Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Jan 10 20:59:00 2021
| Host         : LAPTOP-GL32TFLH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dsed_audio_timing_summary_routed.rpt -rpx dsed_audio_timing_summary_routed.rpx
| Design       : dsed_audio
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 565 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     66.236        0.000                      0                 3064        0.022        0.000                      0                 3064        3.000        0.000                       0                   571  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk_100Mhz                   {0.000 5.000}      10.000          100.000         
  clk_12Mhz_clk_wiz_12mhz    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_12mhz     {0.000 25.000}     50.000          20.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_12Mhz_clk_wiz_12mhz_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_12mhz_1   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_12Mhz_clk_wiz_12mhz         66.236        0.000                      0                 3064        0.198        0.000                      0                 3064       41.167        0.000                       0                   567  
  clkfbout_clk_wiz_12mhz                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_12Mhz_clk_wiz_12mhz_1       66.247        0.000                      0                 3064        0.198        0.000                      0                 3064       41.167        0.000                       0                   567  
  clkfbout_clk_wiz_12mhz_1                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_12Mhz_clk_wiz_12mhz_1  clk_12Mhz_clk_wiz_12mhz         66.236        0.000                      0                 3064        0.022        0.000                      0                 3064  
clk_12Mhz_clk_wiz_12mhz    clk_12Mhz_clk_wiz_12mhz_1       66.236        0.000                      0                 3064        0.022        0.000                      0                 3064  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_wiz_12mhz
  To Clock:  clk_12Mhz_clk_wiz_12mhz

Setup :            0  Failing Endpoints,  Worst Slack       66.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.236ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.714ns  (logic 6.956ns (41.618%)  route 9.758ns (58.382%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 81.892 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.696 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.697    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_0
    SLICE_X72Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.031 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.031    AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1_n_6
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.580    81.892    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[17]/C
                         clock pessimism              0.488    82.381    
                         clock uncertainty           -0.176    82.204    
    SLICE_X72Y100        FDCE (Setup_fdce_C_D)        0.062    82.266    AUDIO_INTER/POWER_LEDS/total_power_reg[17]
  -------------------------------------------------------------------
                         required time                         82.266    
                         arrival time                         -16.031    
  -------------------------------------------------------------------
                         slack                                 66.236    

Slack (MET) :             66.347ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.603ns  (logic 6.845ns (41.228%)  route 9.758ns (58.772%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 81.892 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.696 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.697    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_0
    SLICE_X72Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.920 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.920    AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1_n_7
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.580    81.892    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/C
                         clock pessimism              0.488    82.381    
                         clock uncertainty           -0.176    82.204    
    SLICE_X72Y100        FDCE (Setup_fdce_C_D)        0.062    82.266    AUDIO_INTER/POWER_LEDS/total_power_reg[16]
  -------------------------------------------------------------------
                         required time                         82.266    
                         arrival time                         -15.920    
  -------------------------------------------------------------------
                         slack                                 66.347    

Slack (MET) :             66.359ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.599ns  (logic 6.842ns (41.219%)  route 9.757ns (58.781%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.916 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.916    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_6
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[13]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y99         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[13]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.916    
  -------------------------------------------------------------------
                         slack                                 66.359    

Slack (MET) :             66.380ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.578ns  (logic 6.821ns (41.145%)  route 9.757ns (58.855%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.895 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.895    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_4
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[15]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y99         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[15]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.895    
  -------------------------------------------------------------------
                         slack                                 66.380    

Slack (MET) :             66.454ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.504ns  (logic 6.747ns (40.881%)  route 9.757ns (59.119%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.821 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.821    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_5
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y99         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[14]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                 66.454    

Slack (MET) :             66.470ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.488ns  (logic 6.731ns (40.823%)  route 9.757ns (59.177%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.805 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.805    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_7
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y99         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[12]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.805    
  -------------------------------------------------------------------
                         slack                                 66.470    

Slack (MET) :             66.473ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.485ns  (logic 6.728ns (40.813%)  route 9.757ns (59.187%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.802 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.802    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_6
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[9]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y98         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[9]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.802    
  -------------------------------------------------------------------
                         slack                                 66.473    

Slack (MET) :             66.494ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.464ns  (logic 6.707ns (40.737%)  route 9.757ns (59.263%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.781 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.781    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_4
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[11]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y98         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[11]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.781    
  -------------------------------------------------------------------
                         slack                                 66.494    

Slack (MET) :             66.568ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.390ns  (logic 6.633ns (40.470%)  route 9.757ns (59.530%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.707 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.707    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_5
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[10]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y98         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[10]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.707    
  -------------------------------------------------------------------
                         slack                                 66.568    

Slack (MET) :             66.584ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.374ns  (logic 6.617ns (40.411%)  route 9.757ns (59.589%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.691 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.691    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_7
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y98         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[8]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                 66.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 middle_filter_in_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filter_in_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.567    -0.597    clk_12Mhz
    SLICE_X70Y90         FDRE                                         r  middle_filter_in_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  middle_filter_in_enable_reg/Q
                         net (fo=2, routed)           0.093    -0.340    middle_filter_in_enable
    SLICE_X71Y90         LUT3 (Prop_lut3_I0_O)        0.045    -0.295 r  filter_in_enable_i_1/O
                         net (fo=1, routed)           0.000    -0.295    filter_in_enable_i_1_n_0
    SLICE_X71Y90         FDRE                                         r  filter_in_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.839    -0.834    clk_12Mhz
    SLICE_X71Y90         FDRE                                         r  filter_in_enable_reg/C
                         clock pessimism              0.250    -0.584    
    SLICE_X71Y90         FDRE (Hold_fdre_C_D)         0.091    -0.493    filter_in_enable_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 FILTER/U0/x3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x4_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.870%)  route 0.159ns (46.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.596    -0.568    FILTER/U0/clk_12Mhz
    SLICE_X75Y91         FDCE                                         r  FILTER/U0/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  FILTER/U0/x3_reg[4]/Q
                         net (fo=2, routed)           0.159    -0.268    FILTER/U0/x3[4]
    SLICE_X74Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.223 r  FILTER/U0/x4[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    FILTER/U0/x4[4]_i_1_n_0
    SLICE_X74Y91         FDCE                                         r  FILTER/U0/x4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.869    -0.804    FILTER/U0/clk_12Mhz
    SLICE_X74Y91         FDCE                                         r  FILTER/U0/x4_reg[4]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X74Y91         FDCE (Hold_fdce_C_D)         0.121    -0.434    FILTER/U0/x4_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.231ns (65.414%)  route 0.122ns (34.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X67Y109        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[3]/Q
                         net (fo=5, routed)           0.066    -0.396    AUDIO_INTER/MICRO_SAMPLER/data1[3]
    SLICE_X66Y109        LUT4 (Prop_lut4_I3_O)        0.045    -0.351 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[3]_i_2/O
                         net (fo=1, routed)           0.056    -0.295    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[3]_i_2_n_0
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    AUDIO_INTER/MICRO_SAMPLER/next_sample_out_unsig[3]
    SLICE_X66Y109        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.833    -0.840    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X66Y109        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[3]/C
                         clock pessimism              0.250    -0.590    
    SLICE_X66Y109        FDCE (Hold_fdce_C_D)         0.120    -0.470    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/total_power_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.433ns (72.819%)  route 0.162ns (27.181%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.596    -0.568    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y97         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  AUDIO_INTER/POWER_LEDS/total_power_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.266    VOLUME/total_power_reg[7]_0
    SLICE_X72Y97         LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  VOLUME/total_power[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.221    VOLUME/total_power[4]_i_2_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.106 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.106    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.067 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.067    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.028 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.028    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_0
    SLICE_X72Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.026 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.026    AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1_n_7
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.862    -0.811    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/C
                         clock pessimism              0.509    -0.302    
    SLICE_X72Y100        FDCE (Hold_fdce_C_D)         0.105    -0.197    AUDIO_INTER/POWER_LEDS/total_power_reg[16]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.252ns (71.854%)  route 0.099ns (28.146%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.568    -0.596    FILTER/U0/U0/clk_12Mhz
    SLICE_X69Y95         FDCE                                         r  FILTER/U0/U0/mult_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTER/U0/U0/mult_reg[14]/Q
                         net (fo=2, routed)           0.099    -0.357    FILTER/U1/Q[14]
    SLICE_X68Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  FILTER/U1/add_carry__2_i_2/O
                         net (fo=1, routed)           0.000    -0.312    FILTER/U0/mult_reg[14]_5[2]
    SLICE_X68Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.246 r  FILTER/U0/add_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.246    FILTER/U0/next_r1[14]
    SLICE_X68Y95         FDCE                                         r  FILTER/U0/r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.840    -0.833    FILTER/U0/clk_12Mhz
    SLICE_X68Y95         FDCE                                         r  FILTER/U0/r1_reg[14]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X68Y95         FDCE (Hold_fdce_C_D)         0.105    -0.478    FILTER/U0/r1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 AUDIO_INTER/EN_GENERATOR/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/EN_GENERATOR/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.504%)  route 0.214ns (53.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.595    -0.569    AUDIO_INTER/EN_GENERATOR/clk_12Mhz
    SLICE_X73Y96         FDCE                                         r  AUDIO_INTER/EN_GENERATOR/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  AUDIO_INTER/EN_GENERATOR/count_reg[0]/Q
                         net (fo=12, routed)          0.214    -0.214    AUDIO_INTER/EN_GENERATOR/Q[0]
    SLICE_X74Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.169 r  AUDIO_INTER/EN_GENERATOR/count[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.169    AUDIO_INTER/EN_GENERATOR/plusOp_0[1]
    SLICE_X74Y96         FDCE                                         r  AUDIO_INTER/EN_GENERATOR/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.870    -0.803    AUDIO_INTER/EN_GENERATOR/clk_12Mhz
    SLICE_X74Y96         FDCE                                         r  AUDIO_INTER/EN_GENERATOR/count_reg[1]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X74Y96         FDCE (Hold_fdce_C_D)         0.120    -0.408    AUDIO_INTER/EN_GENERATOR/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 FILTER/U0/x1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.183%)  route 0.157ns (45.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.595    -0.569    FILTER/U0/clk_12Mhz
    SLICE_X73Y94         FDCE                                         r  FILTER/U0/x1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  FILTER/U0/x1_reg[6]/Q
                         net (fo=2, routed)           0.157    -0.271    FILTER/U0/x1[6]
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.045    -0.226 r  FILTER/U0/x2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    FILTER/U0/x2[6]_i_1_n_0
    SLICE_X72Y94         FDCE                                         r  FILTER/U0/x2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.867    -0.806    FILTER/U0/clk_12Mhz
    SLICE_X72Y94         FDCE                                         r  FILTER/U0/x2_reg[6]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X72Y94         FDCE (Hold_fdce_C_D)         0.091    -0.465    FILTER/U0/x2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.012%)  route 0.146ns (43.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.590    -0.574    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  AUDIO_INTER/POWER_LEDS/count_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.287    AUDIO_INTER/POWER_LEDS/count_reg__0[0]
    SLICE_X73Y100        LUT6 (Prop_lut6_I4_O)        0.045    -0.242 r  AUDIO_INTER/POWER_LEDS/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.242    AUDIO_INTER/POWER_LEDS/count_next[5]
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.862    -0.811    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[5]/C
                         clock pessimism              0.237    -0.574    
    SLICE_X73Y100        FDCE (Hold_fdce_C_D)         0.092    -0.482    AUDIO_INTER/POWER_LEDS/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 FILTER/U0/x3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x4_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.232ns (65.678%)  route 0.121ns (34.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.595    -0.569    FILTER/U0/clk_12Mhz
    SLICE_X72Y94         FDCE                                         r  FILTER/U0/x3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDCE (Prop_fdce_C_Q)         0.128    -0.441 r  FILTER/U0/x3_reg[7]/Q
                         net (fo=2, routed)           0.121    -0.320    FILTER/U0/x3[7]
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.104    -0.216 r  FILTER/U0/x4[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    FILTER/U0/x4[7]_i_1_n_0
    SLICE_X72Y94         FDCE                                         r  FILTER/U0/x4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.867    -0.806    FILTER/U0/clk_12Mhz
    SLICE_X72Y94         FDCE                                         r  FILTER/U0/x4_reg[7]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X72Y94         FDCE (Hold_fdce_C_D)         0.107    -0.462    FILTER/U0/x4_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.590    -0.574    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDCE (Prop_fdce_C_Q)         0.128    -0.446 r  AUDIO_INTER/POWER_LEDS/count_reg[3]/Q
                         net (fo=4, routed)           0.115    -0.332    AUDIO_INTER/POWER_LEDS/count_reg__0[3]
    SLICE_X73Y100        LUT5 (Prop_lut5_I0_O)        0.098    -0.234 r  AUDIO_INTER/POWER_LEDS/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.234    AUDIO_INTER/POWER_LEDS/count_next[4]
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.862    -0.811    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[4]/C
                         clock pessimism              0.237    -0.574    
    SLICE_X73Y100        FDCE (Hold_fdce_C_D)         0.092    -0.482    AUDIO_INTER/POWER_LEDS/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12Mhz_clk_wiz_12mhz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y34     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y15     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y12     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y3      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y10     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y25     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y22     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y13     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y16     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y29     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X54Y98     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_308_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X4Y90      SEVEN_SEG_MANAGER/count_info_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X4Y90      SEVEN_SEG_MANAGER/count_info_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X4Y90      SEVEN_SEG_MANAGER/count_info_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X5Y90      SEVEN_SEG_MANAGER/eco_0_vol_1_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X80Y95     VOLUME/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X80Y95     VOLUME/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X80Y95     VOLUME/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X63Y90     act_address_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y90     act_address_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X73Y96     AUDIO_INTER/EN_GENERATOR/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X73Y96     AUDIO_INTER/EN_GENERATOR/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X74Y96     AUDIO_INTER/EN_GENERATOR/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X4Y94      SEVEN_SEG_MANAGER/count_info_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X4Y94      SEVEN_SEG_MANAGER/count_info_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X4Y94      SEVEN_SEG_MANAGER/count_info_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X4Y95      SEVEN_SEG_MANAGER/count_info_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X4Y95      SEVEN_SEG_MANAGER/count_info_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X4Y95      SEVEN_SEG_MANAGER/count_info_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X4Y95      SEVEN_SEG_MANAGER/count_info_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_12mhz
  To Clock:  clkfbout_clk_wiz_12mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_12mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK_WIZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_wiz_12mhz_1
  To Clock:  clk_12Mhz_clk_wiz_12mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       66.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.247ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.714ns  (logic 6.956ns (41.618%)  route 9.758ns (58.382%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 81.892 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.696 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.697    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_0
    SLICE_X72Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.031 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.031    AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1_n_6
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.580    81.892    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[17]/C
                         clock pessimism              0.488    82.381    
                         clock uncertainty           -0.166    82.215    
    SLICE_X72Y100        FDCE (Setup_fdce_C_D)        0.062    82.277    AUDIO_INTER/POWER_LEDS/total_power_reg[17]
  -------------------------------------------------------------------
                         required time                         82.277    
                         arrival time                         -16.031    
  -------------------------------------------------------------------
                         slack                                 66.247    

Slack (MET) :             66.358ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.603ns  (logic 6.845ns (41.228%)  route 9.758ns (58.772%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 81.892 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.696 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.697    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_0
    SLICE_X72Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.920 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.920    AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1_n_7
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.580    81.892    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/C
                         clock pessimism              0.488    82.381    
                         clock uncertainty           -0.166    82.215    
    SLICE_X72Y100        FDCE (Setup_fdce_C_D)        0.062    82.277    AUDIO_INTER/POWER_LEDS/total_power_reg[16]
  -------------------------------------------------------------------
                         required time                         82.277    
                         arrival time                         -15.920    
  -------------------------------------------------------------------
                         slack                                 66.358    

Slack (MET) :             66.370ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.599ns  (logic 6.842ns (41.219%)  route 9.757ns (58.781%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.916 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.916    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_6
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[13]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.166    82.224    
    SLICE_X72Y99         FDCE (Setup_fdce_C_D)        0.062    82.286    AUDIO_INTER/POWER_LEDS/total_power_reg[13]
  -------------------------------------------------------------------
                         required time                         82.286    
                         arrival time                         -15.916    
  -------------------------------------------------------------------
                         slack                                 66.370    

Slack (MET) :             66.391ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.578ns  (logic 6.821ns (41.145%)  route 9.757ns (58.855%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.895 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.895    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_4
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[15]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.166    82.224    
    SLICE_X72Y99         FDCE (Setup_fdce_C_D)        0.062    82.286    AUDIO_INTER/POWER_LEDS/total_power_reg[15]
  -------------------------------------------------------------------
                         required time                         82.286    
                         arrival time                         -15.895    
  -------------------------------------------------------------------
                         slack                                 66.391    

Slack (MET) :             66.465ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.504ns  (logic 6.747ns (40.881%)  route 9.757ns (59.119%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.821 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.821    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_5
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.166    82.224    
    SLICE_X72Y99         FDCE (Setup_fdce_C_D)        0.062    82.286    AUDIO_INTER/POWER_LEDS/total_power_reg[14]
  -------------------------------------------------------------------
                         required time                         82.286    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                 66.465    

Slack (MET) :             66.481ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.488ns  (logic 6.731ns (40.823%)  route 9.757ns (59.177%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.805 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.805    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_7
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.166    82.224    
    SLICE_X72Y99         FDCE (Setup_fdce_C_D)        0.062    82.286    AUDIO_INTER/POWER_LEDS/total_power_reg[12]
  -------------------------------------------------------------------
                         required time                         82.286    
                         arrival time                         -15.805    
  -------------------------------------------------------------------
                         slack                                 66.481    

Slack (MET) :             66.484ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.485ns  (logic 6.728ns (40.813%)  route 9.757ns (59.187%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.802 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.802    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_6
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[9]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.166    82.224    
    SLICE_X72Y98         FDCE (Setup_fdce_C_D)        0.062    82.286    AUDIO_INTER/POWER_LEDS/total_power_reg[9]
  -------------------------------------------------------------------
                         required time                         82.286    
                         arrival time                         -15.802    
  -------------------------------------------------------------------
                         slack                                 66.484    

Slack (MET) :             66.505ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.464ns  (logic 6.707ns (40.737%)  route 9.757ns (59.263%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.781 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.781    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_4
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[11]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.166    82.224    
    SLICE_X72Y98         FDCE (Setup_fdce_C_D)        0.062    82.286    AUDIO_INTER/POWER_LEDS/total_power_reg[11]
  -------------------------------------------------------------------
                         required time                         82.286    
                         arrival time                         -15.781    
  -------------------------------------------------------------------
                         slack                                 66.505    

Slack (MET) :             66.579ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.390ns  (logic 6.633ns (40.470%)  route 9.757ns (59.530%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.707 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.707    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_5
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[10]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.166    82.224    
    SLICE_X72Y98         FDCE (Setup_fdce_C_D)        0.062    82.286    AUDIO_INTER/POWER_LEDS/total_power_reg[10]
  -------------------------------------------------------------------
                         required time                         82.286    
                         arrival time                         -15.707    
  -------------------------------------------------------------------
                         slack                                 66.579    

Slack (MET) :             66.595ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.374ns  (logic 6.617ns (40.411%)  route 9.757ns (59.589%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.691 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.691    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_7
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.166    82.224    
    SLICE_X72Y98         FDCE (Setup_fdce_C_D)        0.062    82.286    AUDIO_INTER/POWER_LEDS/total_power_reg[8]
  -------------------------------------------------------------------
                         required time                         82.286    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                 66.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 middle_filter_in_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filter_in_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.567    -0.597    clk_12Mhz
    SLICE_X70Y90         FDRE                                         r  middle_filter_in_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  middle_filter_in_enable_reg/Q
                         net (fo=2, routed)           0.093    -0.340    middle_filter_in_enable
    SLICE_X71Y90         LUT3 (Prop_lut3_I0_O)        0.045    -0.295 r  filter_in_enable_i_1/O
                         net (fo=1, routed)           0.000    -0.295    filter_in_enable_i_1_n_0
    SLICE_X71Y90         FDRE                                         r  filter_in_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.839    -0.834    clk_12Mhz
    SLICE_X71Y90         FDRE                                         r  filter_in_enable_reg/C
                         clock pessimism              0.250    -0.584    
    SLICE_X71Y90         FDRE (Hold_fdre_C_D)         0.091    -0.493    filter_in_enable_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 FILTER/U0/x3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x4_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.870%)  route 0.159ns (46.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.596    -0.568    FILTER/U0/clk_12Mhz
    SLICE_X75Y91         FDCE                                         r  FILTER/U0/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  FILTER/U0/x3_reg[4]/Q
                         net (fo=2, routed)           0.159    -0.268    FILTER/U0/x3[4]
    SLICE_X74Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.223 r  FILTER/U0/x4[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    FILTER/U0/x4[4]_i_1_n_0
    SLICE_X74Y91         FDCE                                         r  FILTER/U0/x4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.869    -0.804    FILTER/U0/clk_12Mhz
    SLICE_X74Y91         FDCE                                         r  FILTER/U0/x4_reg[4]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X74Y91         FDCE (Hold_fdce_C_D)         0.121    -0.434    FILTER/U0/x4_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.231ns (65.414%)  route 0.122ns (34.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X67Y109        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[3]/Q
                         net (fo=5, routed)           0.066    -0.396    AUDIO_INTER/MICRO_SAMPLER/data1[3]
    SLICE_X66Y109        LUT4 (Prop_lut4_I3_O)        0.045    -0.351 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[3]_i_2/O
                         net (fo=1, routed)           0.056    -0.295    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[3]_i_2_n_0
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    AUDIO_INTER/MICRO_SAMPLER/next_sample_out_unsig[3]
    SLICE_X66Y109        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.833    -0.840    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X66Y109        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[3]/C
                         clock pessimism              0.250    -0.590    
    SLICE_X66Y109        FDCE (Hold_fdce_C_D)         0.120    -0.470    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/total_power_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.433ns (72.819%)  route 0.162ns (27.181%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.596    -0.568    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y97         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  AUDIO_INTER/POWER_LEDS/total_power_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.266    VOLUME/total_power_reg[7]_0
    SLICE_X72Y97         LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  VOLUME/total_power[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.221    VOLUME/total_power[4]_i_2_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.106 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.106    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.067 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.067    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.028 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.028    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_0
    SLICE_X72Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.026 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.026    AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1_n_7
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.862    -0.811    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/C
                         clock pessimism              0.509    -0.302    
    SLICE_X72Y100        FDCE (Hold_fdce_C_D)         0.105    -0.197    AUDIO_INTER/POWER_LEDS/total_power_reg[16]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.252ns (71.854%)  route 0.099ns (28.146%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.568    -0.596    FILTER/U0/U0/clk_12Mhz
    SLICE_X69Y95         FDCE                                         r  FILTER/U0/U0/mult_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTER/U0/U0/mult_reg[14]/Q
                         net (fo=2, routed)           0.099    -0.357    FILTER/U1/Q[14]
    SLICE_X68Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  FILTER/U1/add_carry__2_i_2/O
                         net (fo=1, routed)           0.000    -0.312    FILTER/U0/mult_reg[14]_5[2]
    SLICE_X68Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.246 r  FILTER/U0/add_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.246    FILTER/U0/next_r1[14]
    SLICE_X68Y95         FDCE                                         r  FILTER/U0/r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.840    -0.833    FILTER/U0/clk_12Mhz
    SLICE_X68Y95         FDCE                                         r  FILTER/U0/r1_reg[14]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X68Y95         FDCE (Hold_fdce_C_D)         0.105    -0.478    FILTER/U0/r1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 AUDIO_INTER/EN_GENERATOR/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/EN_GENERATOR/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.504%)  route 0.214ns (53.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.595    -0.569    AUDIO_INTER/EN_GENERATOR/clk_12Mhz
    SLICE_X73Y96         FDCE                                         r  AUDIO_INTER/EN_GENERATOR/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  AUDIO_INTER/EN_GENERATOR/count_reg[0]/Q
                         net (fo=12, routed)          0.214    -0.214    AUDIO_INTER/EN_GENERATOR/Q[0]
    SLICE_X74Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.169 r  AUDIO_INTER/EN_GENERATOR/count[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.169    AUDIO_INTER/EN_GENERATOR/plusOp_0[1]
    SLICE_X74Y96         FDCE                                         r  AUDIO_INTER/EN_GENERATOR/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.870    -0.803    AUDIO_INTER/EN_GENERATOR/clk_12Mhz
    SLICE_X74Y96         FDCE                                         r  AUDIO_INTER/EN_GENERATOR/count_reg[1]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X74Y96         FDCE (Hold_fdce_C_D)         0.120    -0.408    AUDIO_INTER/EN_GENERATOR/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 FILTER/U0/x1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.183%)  route 0.157ns (45.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.595    -0.569    FILTER/U0/clk_12Mhz
    SLICE_X73Y94         FDCE                                         r  FILTER/U0/x1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  FILTER/U0/x1_reg[6]/Q
                         net (fo=2, routed)           0.157    -0.271    FILTER/U0/x1[6]
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.045    -0.226 r  FILTER/U0/x2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    FILTER/U0/x2[6]_i_1_n_0
    SLICE_X72Y94         FDCE                                         r  FILTER/U0/x2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.867    -0.806    FILTER/U0/clk_12Mhz
    SLICE_X72Y94         FDCE                                         r  FILTER/U0/x2_reg[6]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X72Y94         FDCE (Hold_fdce_C_D)         0.091    -0.465    FILTER/U0/x2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.012%)  route 0.146ns (43.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.590    -0.574    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  AUDIO_INTER/POWER_LEDS/count_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.287    AUDIO_INTER/POWER_LEDS/count_reg__0[0]
    SLICE_X73Y100        LUT6 (Prop_lut6_I4_O)        0.045    -0.242 r  AUDIO_INTER/POWER_LEDS/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.242    AUDIO_INTER/POWER_LEDS/count_next[5]
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.862    -0.811    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[5]/C
                         clock pessimism              0.237    -0.574    
    SLICE_X73Y100        FDCE (Hold_fdce_C_D)         0.092    -0.482    AUDIO_INTER/POWER_LEDS/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 FILTER/U0/x3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x4_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.232ns (65.678%)  route 0.121ns (34.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.595    -0.569    FILTER/U0/clk_12Mhz
    SLICE_X72Y94         FDCE                                         r  FILTER/U0/x3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDCE (Prop_fdce_C_Q)         0.128    -0.441 r  FILTER/U0/x3_reg[7]/Q
                         net (fo=2, routed)           0.121    -0.320    FILTER/U0/x3[7]
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.104    -0.216 r  FILTER/U0/x4[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    FILTER/U0/x4[7]_i_1_n_0
    SLICE_X72Y94         FDCE                                         r  FILTER/U0/x4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.867    -0.806    FILTER/U0/clk_12Mhz
    SLICE_X72Y94         FDCE                                         r  FILTER/U0/x4_reg[7]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X72Y94         FDCE (Hold_fdce_C_D)         0.107    -0.462    FILTER/U0/x4_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.590    -0.574    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDCE (Prop_fdce_C_Q)         0.128    -0.446 r  AUDIO_INTER/POWER_LEDS/count_reg[3]/Q
                         net (fo=4, routed)           0.115    -0.332    AUDIO_INTER/POWER_LEDS/count_reg__0[3]
    SLICE_X73Y100        LUT5 (Prop_lut5_I0_O)        0.098    -0.234 r  AUDIO_INTER/POWER_LEDS/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.234    AUDIO_INTER/POWER_LEDS/count_next[4]
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.862    -0.811    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[4]/C
                         clock pessimism              0.237    -0.574    
    SLICE_X73Y100        FDCE (Hold_fdce_C_D)         0.092    -0.482    AUDIO_INTER/POWER_LEDS/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12Mhz_clk_wiz_12mhz_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y34     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y15     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y12     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y3      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y10     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y25     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y22     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y13     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y16     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y29     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X54Y98     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_308_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X4Y90      SEVEN_SEG_MANAGER/count_info_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X4Y90      SEVEN_SEG_MANAGER/count_info_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X4Y90      SEVEN_SEG_MANAGER/count_info_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X5Y90      SEVEN_SEG_MANAGER/eco_0_vol_1_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X80Y95     VOLUME/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X80Y95     VOLUME/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X80Y95     VOLUME/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X63Y90     act_address_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y90     act_address_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X73Y96     AUDIO_INTER/EN_GENERATOR/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X73Y96     AUDIO_INTER/EN_GENERATOR/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X74Y96     AUDIO_INTER/EN_GENERATOR/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X4Y94      SEVEN_SEG_MANAGER/count_info_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X4Y94      SEVEN_SEG_MANAGER/count_info_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X4Y94      SEVEN_SEG_MANAGER/count_info_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X4Y95      SEVEN_SEG_MANAGER/count_info_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X4Y95      SEVEN_SEG_MANAGER/count_info_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X4Y95      SEVEN_SEG_MANAGER/count_info_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X4Y95      SEVEN_SEG_MANAGER/count_info_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_12mhz_1
  To Clock:  clkfbout_clk_wiz_12mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_12mhz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK_WIZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_wiz_12mhz_1
  To Clock:  clk_12Mhz_clk_wiz_12mhz

Setup :            0  Failing Endpoints,  Worst Slack       66.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.236ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.714ns  (logic 6.956ns (41.618%)  route 9.758ns (58.382%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 81.892 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.696 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.697    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_0
    SLICE_X72Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.031 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.031    AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1_n_6
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.580    81.892    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[17]/C
                         clock pessimism              0.488    82.381    
                         clock uncertainty           -0.176    82.204    
    SLICE_X72Y100        FDCE (Setup_fdce_C_D)        0.062    82.266    AUDIO_INTER/POWER_LEDS/total_power_reg[17]
  -------------------------------------------------------------------
                         required time                         82.266    
                         arrival time                         -16.031    
  -------------------------------------------------------------------
                         slack                                 66.236    

Slack (MET) :             66.347ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.603ns  (logic 6.845ns (41.228%)  route 9.758ns (58.772%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 81.892 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.696 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.697    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_0
    SLICE_X72Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.920 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.920    AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1_n_7
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.580    81.892    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/C
                         clock pessimism              0.488    82.381    
                         clock uncertainty           -0.176    82.204    
    SLICE_X72Y100        FDCE (Setup_fdce_C_D)        0.062    82.266    AUDIO_INTER/POWER_LEDS/total_power_reg[16]
  -------------------------------------------------------------------
                         required time                         82.266    
                         arrival time                         -15.920    
  -------------------------------------------------------------------
                         slack                                 66.347    

Slack (MET) :             66.359ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.599ns  (logic 6.842ns (41.219%)  route 9.757ns (58.781%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.916 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.916    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_6
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[13]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y99         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[13]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.916    
  -------------------------------------------------------------------
                         slack                                 66.359    

Slack (MET) :             66.380ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.578ns  (logic 6.821ns (41.145%)  route 9.757ns (58.855%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.895 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.895    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_4
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[15]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y99         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[15]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.895    
  -------------------------------------------------------------------
                         slack                                 66.380    

Slack (MET) :             66.454ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.504ns  (logic 6.747ns (40.881%)  route 9.757ns (59.119%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.821 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.821    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_5
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y99         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[14]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                 66.454    

Slack (MET) :             66.470ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.488ns  (logic 6.731ns (40.823%)  route 9.757ns (59.177%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.805 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.805    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_7
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y99         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[12]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.805    
  -------------------------------------------------------------------
                         slack                                 66.470    

Slack (MET) :             66.473ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.485ns  (logic 6.728ns (40.813%)  route 9.757ns (59.187%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.802 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.802    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_6
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[9]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y98         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[9]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.802    
  -------------------------------------------------------------------
                         slack                                 66.473    

Slack (MET) :             66.494ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.464ns  (logic 6.707ns (40.737%)  route 9.757ns (59.263%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.781 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.781    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_4
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[11]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y98         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[11]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.781    
  -------------------------------------------------------------------
                         slack                                 66.494    

Slack (MET) :             66.568ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.390ns  (logic 6.633ns (40.470%)  route 9.757ns (59.530%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.707 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.707    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_5
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[10]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y98         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[10]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.707    
  -------------------------------------------------------------------
                         slack                                 66.568    

Slack (MET) :             66.584ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.374ns  (logic 6.617ns (40.411%)  route 9.757ns (59.589%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.691 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.691    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_7
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y98         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[8]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                 66.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 middle_filter_in_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filter_in_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.567    -0.597    clk_12Mhz
    SLICE_X70Y90         FDRE                                         r  middle_filter_in_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  middle_filter_in_enable_reg/Q
                         net (fo=2, routed)           0.093    -0.340    middle_filter_in_enable
    SLICE_X71Y90         LUT3 (Prop_lut3_I0_O)        0.045    -0.295 r  filter_in_enable_i_1/O
                         net (fo=1, routed)           0.000    -0.295    filter_in_enable_i_1_n_0
    SLICE_X71Y90         FDRE                                         r  filter_in_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.839    -0.834    clk_12Mhz
    SLICE_X71Y90         FDRE                                         r  filter_in_enable_reg/C
                         clock pessimism              0.250    -0.584    
                         clock uncertainty            0.176    -0.408    
    SLICE_X71Y90         FDRE (Hold_fdre_C_D)         0.091    -0.317    filter_in_enable_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 FILTER/U0/x3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x4_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.870%)  route 0.159ns (46.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.596    -0.568    FILTER/U0/clk_12Mhz
    SLICE_X75Y91         FDCE                                         r  FILTER/U0/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  FILTER/U0/x3_reg[4]/Q
                         net (fo=2, routed)           0.159    -0.268    FILTER/U0/x3[4]
    SLICE_X74Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.223 r  FILTER/U0/x4[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    FILTER/U0/x4[4]_i_1_n_0
    SLICE_X74Y91         FDCE                                         r  FILTER/U0/x4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.869    -0.804    FILTER/U0/clk_12Mhz
    SLICE_X74Y91         FDCE                                         r  FILTER/U0/x4_reg[4]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.176    -0.379    
    SLICE_X74Y91         FDCE (Hold_fdce_C_D)         0.121    -0.258    FILTER/U0/x4_reg[4]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.231ns (65.414%)  route 0.122ns (34.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X67Y109        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[3]/Q
                         net (fo=5, routed)           0.066    -0.396    AUDIO_INTER/MICRO_SAMPLER/data1[3]
    SLICE_X66Y109        LUT4 (Prop_lut4_I3_O)        0.045    -0.351 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[3]_i_2/O
                         net (fo=1, routed)           0.056    -0.295    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[3]_i_2_n_0
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    AUDIO_INTER/MICRO_SAMPLER/next_sample_out_unsig[3]
    SLICE_X66Y109        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.833    -0.840    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X66Y109        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[3]/C
                         clock pessimism              0.250    -0.590    
                         clock uncertainty            0.176    -0.414    
    SLICE_X66Y109        FDCE (Hold_fdce_C_D)         0.120    -0.294    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[3]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/total_power_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.433ns (72.819%)  route 0.162ns (27.181%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.596    -0.568    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y97         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  AUDIO_INTER/POWER_LEDS/total_power_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.266    VOLUME/total_power_reg[7]_0
    SLICE_X72Y97         LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  VOLUME/total_power[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.221    VOLUME/total_power[4]_i_2_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.106 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.106    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.067 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.067    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.028 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.028    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_0
    SLICE_X72Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.026 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.026    AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1_n_7
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.862    -0.811    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/C
                         clock pessimism              0.509    -0.302    
                         clock uncertainty            0.176    -0.126    
    SLICE_X72Y100        FDCE (Hold_fdce_C_D)         0.105    -0.021    AUDIO_INTER/POWER_LEDS/total_power_reg[16]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.252ns (71.854%)  route 0.099ns (28.146%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.568    -0.596    FILTER/U0/U0/clk_12Mhz
    SLICE_X69Y95         FDCE                                         r  FILTER/U0/U0/mult_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTER/U0/U0/mult_reg[14]/Q
                         net (fo=2, routed)           0.099    -0.357    FILTER/U1/Q[14]
    SLICE_X68Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  FILTER/U1/add_carry__2_i_2/O
                         net (fo=1, routed)           0.000    -0.312    FILTER/U0/mult_reg[14]_5[2]
    SLICE_X68Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.246 r  FILTER/U0/add_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.246    FILTER/U0/next_r1[14]
    SLICE_X68Y95         FDCE                                         r  FILTER/U0/r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.840    -0.833    FILTER/U0/clk_12Mhz
    SLICE_X68Y95         FDCE                                         r  FILTER/U0/r1_reg[14]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X68Y95         FDCE (Hold_fdce_C_D)         0.105    -0.302    FILTER/U0/r1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 AUDIO_INTER/EN_GENERATOR/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/EN_GENERATOR/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.504%)  route 0.214ns (53.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.595    -0.569    AUDIO_INTER/EN_GENERATOR/clk_12Mhz
    SLICE_X73Y96         FDCE                                         r  AUDIO_INTER/EN_GENERATOR/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  AUDIO_INTER/EN_GENERATOR/count_reg[0]/Q
                         net (fo=12, routed)          0.214    -0.214    AUDIO_INTER/EN_GENERATOR/Q[0]
    SLICE_X74Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.169 r  AUDIO_INTER/EN_GENERATOR/count[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.169    AUDIO_INTER/EN_GENERATOR/plusOp_0[1]
    SLICE_X74Y96         FDCE                                         r  AUDIO_INTER/EN_GENERATOR/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.870    -0.803    AUDIO_INTER/EN_GENERATOR/clk_12Mhz
    SLICE_X74Y96         FDCE                                         r  AUDIO_INTER/EN_GENERATOR/count_reg[1]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.176    -0.352    
    SLICE_X74Y96         FDCE (Hold_fdce_C_D)         0.120    -0.232    AUDIO_INTER/EN_GENERATOR/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 FILTER/U0/x1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.183%)  route 0.157ns (45.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.595    -0.569    FILTER/U0/clk_12Mhz
    SLICE_X73Y94         FDCE                                         r  FILTER/U0/x1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  FILTER/U0/x1_reg[6]/Q
                         net (fo=2, routed)           0.157    -0.271    FILTER/U0/x1[6]
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.045    -0.226 r  FILTER/U0/x2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    FILTER/U0/x2[6]_i_1_n_0
    SLICE_X72Y94         FDCE                                         r  FILTER/U0/x2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.867    -0.806    FILTER/U0/clk_12Mhz
    SLICE_X72Y94         FDCE                                         r  FILTER/U0/x2_reg[6]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.176    -0.380    
    SLICE_X72Y94         FDCE (Hold_fdce_C_D)         0.091    -0.289    FILTER/U0/x2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.012%)  route 0.146ns (43.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.590    -0.574    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  AUDIO_INTER/POWER_LEDS/count_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.287    AUDIO_INTER/POWER_LEDS/count_reg__0[0]
    SLICE_X73Y100        LUT6 (Prop_lut6_I4_O)        0.045    -0.242 r  AUDIO_INTER/POWER_LEDS/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.242    AUDIO_INTER/POWER_LEDS/count_next[5]
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.862    -0.811    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[5]/C
                         clock pessimism              0.237    -0.574    
                         clock uncertainty            0.176    -0.398    
    SLICE_X73Y100        FDCE (Hold_fdce_C_D)         0.092    -0.306    AUDIO_INTER/POWER_LEDS/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 FILTER/U0/x3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x4_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.232ns (65.678%)  route 0.121ns (34.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.595    -0.569    FILTER/U0/clk_12Mhz
    SLICE_X72Y94         FDCE                                         r  FILTER/U0/x3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDCE (Prop_fdce_C_Q)         0.128    -0.441 r  FILTER/U0/x3_reg[7]/Q
                         net (fo=2, routed)           0.121    -0.320    FILTER/U0/x3[7]
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.104    -0.216 r  FILTER/U0/x4[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    FILTER/U0/x4[7]_i_1_n_0
    SLICE_X72Y94         FDCE                                         r  FILTER/U0/x4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.867    -0.806    FILTER/U0/clk_12Mhz
    SLICE_X72Y94         FDCE                                         r  FILTER/U0/x4_reg[7]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.176    -0.393    
    SLICE_X72Y94         FDCE (Hold_fdce_C_D)         0.107    -0.286    FILTER/U0/x4_reg[7]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.590    -0.574    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDCE (Prop_fdce_C_Q)         0.128    -0.446 r  AUDIO_INTER/POWER_LEDS/count_reg[3]/Q
                         net (fo=4, routed)           0.115    -0.332    AUDIO_INTER/POWER_LEDS/count_reg__0[3]
    SLICE_X73Y100        LUT5 (Prop_lut5_I0_O)        0.098    -0.234 r  AUDIO_INTER/POWER_LEDS/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.234    AUDIO_INTER/POWER_LEDS/count_next[4]
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.862    -0.811    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[4]/C
                         clock pessimism              0.237    -0.574    
                         clock uncertainty            0.176    -0.398    
    SLICE_X73Y100        FDCE (Hold_fdce_C_D)         0.092    -0.306    AUDIO_INTER/POWER_LEDS/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.072    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_wiz_12mhz
  To Clock:  clk_12Mhz_clk_wiz_12mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       66.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.236ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.714ns  (logic 6.956ns (41.618%)  route 9.758ns (58.382%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 81.892 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.696 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.697    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_0
    SLICE_X72Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.031 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.031    AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1_n_6
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.580    81.892    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[17]/C
                         clock pessimism              0.488    82.381    
                         clock uncertainty           -0.176    82.204    
    SLICE_X72Y100        FDCE (Setup_fdce_C_D)        0.062    82.266    AUDIO_INTER/POWER_LEDS/total_power_reg[17]
  -------------------------------------------------------------------
                         required time                         82.266    
                         arrival time                         -16.031    
  -------------------------------------------------------------------
                         slack                                 66.236    

Slack (MET) :             66.347ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.603ns  (logic 6.845ns (41.228%)  route 9.758ns (58.772%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 81.892 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.696 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.697    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_0
    SLICE_X72Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.920 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.920    AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1_n_7
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.580    81.892    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/C
                         clock pessimism              0.488    82.381    
                         clock uncertainty           -0.176    82.204    
    SLICE_X72Y100        FDCE (Setup_fdce_C_D)        0.062    82.266    AUDIO_INTER/POWER_LEDS/total_power_reg[16]
  -------------------------------------------------------------------
                         required time                         82.266    
                         arrival time                         -15.920    
  -------------------------------------------------------------------
                         slack                                 66.347    

Slack (MET) :             66.359ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.599ns  (logic 6.842ns (41.219%)  route 9.757ns (58.781%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.916 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.916    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_6
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[13]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y99         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[13]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.916    
  -------------------------------------------------------------------
                         slack                                 66.359    

Slack (MET) :             66.380ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.578ns  (logic 6.821ns (41.145%)  route 9.757ns (58.855%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.895 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.895    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_4
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[15]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y99         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[15]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.895    
  -------------------------------------------------------------------
                         slack                                 66.380    

Slack (MET) :             66.454ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.504ns  (logic 6.747ns (40.881%)  route 9.757ns (59.119%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.821 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.821    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_5
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y99         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[14]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                 66.454    

Slack (MET) :             66.470ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.488ns  (logic 6.731ns (40.823%)  route 9.757ns (59.177%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.582 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.582    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.805 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.805    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_7
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y99         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y99         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[12]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.805    
  -------------------------------------------------------------------
                         slack                                 66.470    

Slack (MET) :             66.473ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.485ns  (logic 6.728ns (40.813%)  route 9.757ns (59.187%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.802 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.802    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_6
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[9]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y98         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[9]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.802    
  -------------------------------------------------------------------
                         slack                                 66.473    

Slack (MET) :             66.494ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.464ns  (logic 6.707ns (40.737%)  route 9.757ns (59.263%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.781 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.781    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_4
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[11]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y98         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[11]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.781    
  -------------------------------------------------------------------
                         slack                                 66.494    

Slack (MET) :             66.568ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.390ns  (logic 6.633ns (40.470%)  route 9.757ns (59.530%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.707 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.707    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_5
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[10]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y98         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[10]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.707    
  -------------------------------------------------------------------
                         slack                                 66.568    

Slack (MET) :             66.584ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.374ns  (logic 6.617ns (40.411%)  route 9.757ns (59.589%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT5=2 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.857    -0.683    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.345 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.410    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.835 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.077     4.913    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_58[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.037    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I1_O)      0.214     5.251 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.767     8.017    FILTER/U0/douta[7]
    SLICE_X73Y95         LUT5 (Prop_lut5_I0_O)        0.297     8.314 r  FILTER/U0/sample_out_unsig_i_1/O
                         net (fo=1, routed)           0.694     9.008    VOLUME/B[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[7]_P[17])
                                                      3.656    12.664 r  VOLUME/sample_out_unsig/P[17]
                         net (fo=9, routed)           1.417    14.081    VOLUME/sample_out_unsig__0[17]
    SLICE_X74Y97         LUT5 (Prop_lut5_I1_O)        0.124    14.205 r  VOLUME/sample[4]_i_1/O
                         net (fo=2, routed)           0.737    14.942    VOLUME/sample_reg[7][4]
    SLICE_X72Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.468 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.468    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.691 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.691    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_7
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         1.596    81.909    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y98         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]/C
                         clock pessimism              0.480    82.390    
                         clock uncertainty           -0.176    82.213    
    SLICE_X72Y98         FDCE (Setup_fdce_C_D)        0.062    82.275    AUDIO_INTER/POWER_LEDS/total_power_reg[8]
  -------------------------------------------------------------------
                         required time                         82.275    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                 66.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 middle_filter_in_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            filter_in_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.567    -0.597    clk_12Mhz
    SLICE_X70Y90         FDRE                                         r  middle_filter_in_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  middle_filter_in_enable_reg/Q
                         net (fo=2, routed)           0.093    -0.340    middle_filter_in_enable
    SLICE_X71Y90         LUT3 (Prop_lut3_I0_O)        0.045    -0.295 r  filter_in_enable_i_1/O
                         net (fo=1, routed)           0.000    -0.295    filter_in_enable_i_1_n_0
    SLICE_X71Y90         FDRE                                         r  filter_in_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.839    -0.834    clk_12Mhz
    SLICE_X71Y90         FDRE                                         r  filter_in_enable_reg/C
                         clock pessimism              0.250    -0.584    
                         clock uncertainty            0.176    -0.408    
    SLICE_X71Y90         FDRE (Hold_fdre_C_D)         0.091    -0.317    filter_in_enable_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 FILTER/U0/x3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x4_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.870%)  route 0.159ns (46.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.596    -0.568    FILTER/U0/clk_12Mhz
    SLICE_X75Y91         FDCE                                         r  FILTER/U0/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  FILTER/U0/x3_reg[4]/Q
                         net (fo=2, routed)           0.159    -0.268    FILTER/U0/x3[4]
    SLICE_X74Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.223 r  FILTER/U0/x4[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    FILTER/U0/x4[4]_i_1_n_0
    SLICE_X74Y91         FDCE                                         r  FILTER/U0/x4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.869    -0.804    FILTER/U0/clk_12Mhz
    SLICE_X74Y91         FDCE                                         r  FILTER/U0/x4_reg[4]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.176    -0.379    
    SLICE_X74Y91         FDCE (Hold_fdce_C_D)         0.121    -0.258    FILTER/U0/x4_reg[4]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.231ns (65.414%)  route 0.122ns (34.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X67Y109        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[3]/Q
                         net (fo=5, routed)           0.066    -0.396    AUDIO_INTER/MICRO_SAMPLER/data1[3]
    SLICE_X66Y109        LUT4 (Prop_lut4_I3_O)        0.045    -0.351 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[3]_i_2/O
                         net (fo=1, routed)           0.056    -0.295    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[3]_i_2_n_0
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    AUDIO_INTER/MICRO_SAMPLER/next_sample_out_unsig[3]
    SLICE_X66Y109        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.833    -0.840    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X66Y109        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[3]/C
                         clock pessimism              0.250    -0.590    
                         clock uncertainty            0.176    -0.414    
    SLICE_X66Y109        FDCE (Hold_fdce_C_D)         0.120    -0.294    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[3]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/total_power_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.433ns (72.819%)  route 0.162ns (27.181%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.596    -0.568    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y97         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  AUDIO_INTER/POWER_LEDS/total_power_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.266    VOLUME/total_power_reg[7]_0
    SLICE_X72Y97         LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  VOLUME/total_power[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.221    VOLUME/total_power[4]_i_2_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.106 r  VOLUME/total_power_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.106    AUDIO_INTER/POWER_LEDS/sample_out_unsig_0[0]
    SLICE_X72Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.067 r  AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.067    AUDIO_INTER/POWER_LEDS/total_power_reg[8]_i_1_n_0
    SLICE_X72Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.028 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.028    AUDIO_INTER/POWER_LEDS/total_power_reg[12]_i_1_n_0
    SLICE_X72Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.026 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.026    AUDIO_INTER/POWER_LEDS/total_power_reg[16]_i_1_n_7
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.862    -0.811    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X72Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/C
                         clock pessimism              0.509    -0.302    
                         clock uncertainty            0.176    -0.126    
    SLICE_X72Y100        FDCE (Hold_fdce_C_D)         0.105    -0.021    AUDIO_INTER/POWER_LEDS/total_power_reg[16]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.252ns (71.854%)  route 0.099ns (28.146%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.568    -0.596    FILTER/U0/U0/clk_12Mhz
    SLICE_X69Y95         FDCE                                         r  FILTER/U0/U0/mult_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTER/U0/U0/mult_reg[14]/Q
                         net (fo=2, routed)           0.099    -0.357    FILTER/U1/Q[14]
    SLICE_X68Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  FILTER/U1/add_carry__2_i_2/O
                         net (fo=1, routed)           0.000    -0.312    FILTER/U0/mult_reg[14]_5[2]
    SLICE_X68Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.246 r  FILTER/U0/add_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.246    FILTER/U0/next_r1[14]
    SLICE_X68Y95         FDCE                                         r  FILTER/U0/r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.840    -0.833    FILTER/U0/clk_12Mhz
    SLICE_X68Y95         FDCE                                         r  FILTER/U0/r1_reg[14]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X68Y95         FDCE (Hold_fdce_C_D)         0.105    -0.302    FILTER/U0/r1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 AUDIO_INTER/EN_GENERATOR/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/EN_GENERATOR/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.504%)  route 0.214ns (53.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.595    -0.569    AUDIO_INTER/EN_GENERATOR/clk_12Mhz
    SLICE_X73Y96         FDCE                                         r  AUDIO_INTER/EN_GENERATOR/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  AUDIO_INTER/EN_GENERATOR/count_reg[0]/Q
                         net (fo=12, routed)          0.214    -0.214    AUDIO_INTER/EN_GENERATOR/Q[0]
    SLICE_X74Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.169 r  AUDIO_INTER/EN_GENERATOR/count[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.169    AUDIO_INTER/EN_GENERATOR/plusOp_0[1]
    SLICE_X74Y96         FDCE                                         r  AUDIO_INTER/EN_GENERATOR/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.870    -0.803    AUDIO_INTER/EN_GENERATOR/clk_12Mhz
    SLICE_X74Y96         FDCE                                         r  AUDIO_INTER/EN_GENERATOR/count_reg[1]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.176    -0.352    
    SLICE_X74Y96         FDCE (Hold_fdce_C_D)         0.120    -0.232    AUDIO_INTER/EN_GENERATOR/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 FILTER/U0/x1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.183%)  route 0.157ns (45.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.595    -0.569    FILTER/U0/clk_12Mhz
    SLICE_X73Y94         FDCE                                         r  FILTER/U0/x1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  FILTER/U0/x1_reg[6]/Q
                         net (fo=2, routed)           0.157    -0.271    FILTER/U0/x1[6]
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.045    -0.226 r  FILTER/U0/x2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    FILTER/U0/x2[6]_i_1_n_0
    SLICE_X72Y94         FDCE                                         r  FILTER/U0/x2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.867    -0.806    FILTER/U0/clk_12Mhz
    SLICE_X72Y94         FDCE                                         r  FILTER/U0/x2_reg[6]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.176    -0.380    
    SLICE_X72Y94         FDCE (Hold_fdce_C_D)         0.091    -0.289    FILTER/U0/x2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.012%)  route 0.146ns (43.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.590    -0.574    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  AUDIO_INTER/POWER_LEDS/count_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.287    AUDIO_INTER/POWER_LEDS/count_reg__0[0]
    SLICE_X73Y100        LUT6 (Prop_lut6_I4_O)        0.045    -0.242 r  AUDIO_INTER/POWER_LEDS/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.242    AUDIO_INTER/POWER_LEDS/count_next[5]
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.862    -0.811    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[5]/C
                         clock pessimism              0.237    -0.574    
                         clock uncertainty            0.176    -0.398    
    SLICE_X73Y100        FDCE (Hold_fdce_C_D)         0.092    -0.306    AUDIO_INTER/POWER_LEDS/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 FILTER/U0/x3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x4_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.232ns (65.678%)  route 0.121ns (34.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.595    -0.569    FILTER/U0/clk_12Mhz
    SLICE_X72Y94         FDCE                                         r  FILTER/U0/x3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDCE (Prop_fdce_C_Q)         0.128    -0.441 r  FILTER/U0/x3_reg[7]/Q
                         net (fo=2, routed)           0.121    -0.320    FILTER/U0/x3[7]
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.104    -0.216 r  FILTER/U0/x4[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    FILTER/U0/x4[7]_i_1_n_0
    SLICE_X72Y94         FDCE                                         r  FILTER/U0/x4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.867    -0.806    FILTER/U0/clk_12Mhz
    SLICE_X72Y94         FDCE                                         r  FILTER/U0/x4_reg[7]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.176    -0.393    
    SLICE_X72Y94         FDCE (Hold_fdce_C_D)         0.107    -0.286    FILTER/U0/x4_reg[7]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.590    -0.574    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDCE (Prop_fdce_C_Q)         0.128    -0.446 r  AUDIO_INTER/POWER_LEDS/count_reg[3]/Q
                         net (fo=4, routed)           0.115    -0.332    AUDIO_INTER/POWER_LEDS/count_reg__0[3]
    SLICE_X73Y100        LUT5 (Prop_lut5_I0_O)        0.098    -0.234 r  AUDIO_INTER/POWER_LEDS/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.234    AUDIO_INTER/POWER_LEDS/count_next[4]
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=565, routed)         0.862    -0.811    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X73Y100        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[4]/C
                         clock pessimism              0.237    -0.574    
                         clock uncertainty            0.176    -0.398    
    SLICE_X73Y100        FDCE (Hold_fdce_C_D)         0.092    -0.306    AUDIO_INTER/POWER_LEDS/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.072    





