<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="affine_scale" language="c" vlnv="xilinx.com:hls:affine_scale:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="M_AXI_SRC" mode="master" range="0xFFFFFFFF" dataWidth="1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_DST" mode="master" range="0xFFFFFFFF" dataWidth="1" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="64" portType="addressable" base="0x00000000"/>
      <arg name="srcin" addressQualifier="1" id="0" port="M_AXI_SRC" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="int*"/>
      <arg name="dstin" addressQualifier="1" id="1" port="M_AXI_DST" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type="int*"/>
      <arg name="dstout" addressQualifier="1" id="2" port="M_AXI_DST" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="int*"/>
      <arg name="mapchip_maxwidth" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="mapchip_maxheight" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x3C" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="mapchip_draw_xsize" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x44" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="mapchip_draw_ysize" addressQualifier="0" id="6" port="S_AXI_CONTROL" size="0x4" offset="0x4C" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="xstart_pos" addressQualifier="0" id="7" port="S_AXI_CONTROL" size="0x4" offset="0x54" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="ystart_pos" addressQualifier="0" id="8" port="S_AXI_CONTROL" size="0x4" offset="0x5C" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="frame_size" addressQualifier="0" id="9" port="S_AXI_CONTROL" size="0x4" offset="0x64" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="alpha" addressQualifier="0" id="10" port="S_AXI_CONTROL" size="0x4" offset="0x6C" hostOffset="0x0" hostSize="0x4" type="char"/>
      <arg name="id" addressQualifier="0" id="11" port="S_AXI_CONTROL" size="0x4" offset="0x74" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="a" addressQualifier="0" id="12" port="S_AXI_CONTROL" size="0x4" offset="0x7C" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="b" addressQualifier="0" id="13" port="S_AXI_CONTROL" size="0x4" offset="0x84" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="c" addressQualifier="0" id="14" port="S_AXI_CONTROL" size="0x4" offset="0x8C" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="d" addressQualifier="0" id="15" port="S_AXI_CONTROL" size="0x4" offset="0x94" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="m" addressQualifier="0" id="16" port="S_AXI_CONTROL" size="0x4" offset="0x9C" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="n" addressQualifier="0" id="17" port="S_AXI_CONTROL" size="0x4" offset="0xA4" hostOffset="0x0" hostSize="0x4" type="int"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
