$date
	Thu May 29 21:38:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_level $end
$var reg 1 ! clk $end
$upscope $end
$scope module top_level $end
$var wire 1 " a $end
$upscope $end
$scope module top_level $end
$var wire 1 # b $end
$upscope $end
$scope module top_level $end
$var wire 1 $ c $end
$upscope $end
$scope module top_level $end
$var wire 1 % d $end
$upscope $end
$scope module top_level $end
$var wire 1 & e $end
$upscope $end
$scope module top_level $end
$var wire 1 ' f $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#5
1!
#10
0!
1'
1$
#15
1#
1"
0$
1&
0'
1%
1!
#20
0!
0%
0"
#25
1"
1$
1'
1%
1!
#30
0!
0%
0"
#35
1!
#40
0!
0'
0&
1%
0$
0#
1"
#45
1#
1&
1!
#50
0!
1'
0&
1$
0#
#55
1#
0"
0$
1&
0'
0%
1!
#60
0!
1%
1"
#65
0#
0"
1$
0&
1'
0%
1!
#70
0!
1&
1%
1#
1"
#75
1!
#80
0!
