Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\vboxsvr\compartir\Procesador_V1\FSM.v" into library work
Parsing module <FSM>.
Analyzing Verilog file "\\vboxsvr\compartir\Procesador_V1\Data_path.v" into library work
Parsing module <Data_path>.
Analyzing Verilog file "\\vboxsvr\compartir\Procesador_V1\Main.v" into library work
Parsing module <Main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Main>.

Elaborating module <Data_path>.
WARNING:HDLCompiler:413 - "\\vboxsvr\compartir\Procesador_V1\Data_path.v" Line 28: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\vboxsvr\compartir\Procesador_V1\Data_path.v" Line 37: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <FSM>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Main>.
    Related source file is "\\vboxsvr\compartir\Procesador_V1\Main.v".
    Summary:
	no macro.
Unit <Main> synthesized.

Synthesizing Unit <Data_path>.
    Related source file is "\\vboxsvr\compartir\Procesador_V1\Data_path.v".
    Found 8-bit register for signal <E>.
    Found 8-bit register for signal <K>.
    Found 8-bit register for signal <C>.
    Found 1-bit register for signal <P>.
    Found 8-bit register for signal <A>.
    Found 8-bit subtractor for signal <A[7]_K[7]_sub_1_OUT> created at line 13.
    Found 9-bit subtractor for signal <GND_2_o_GND_2_o_sub_9_OUT> created at line 28.
    Found 9-bit subtractor for signal <GND_2_o_GND_2_o_sub_10_OUT> created at line 28.
    Found 9-bit adder for signal <n0039[8:0]> created at line 37.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Data_path> synthesized.

Synthesizing Unit <FSM>.
    Related source file is "\\vboxsvr\compartir\Procesador_V1\FSM.v".
        Esperar = 3'b000
        Divisor = 3'b001
        Selector = 3'b010
        Restar = 3'b011
        Sumar = 3'b100
        Imprimir = 3'b101
    Found 3-bit register for signal <presente>.
    Found 8x7-bit Read Only RAM for signal <_n0053>
    Found 3-bit 7-to-1 multiplexer for signal <futuro> created at line 22.
WARNING:Xst:737 - Found 1-bit latch for signal <a1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 9-bit comparator lessequal for signal <n0003> created at line 31
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <presente> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 RAM(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Latch(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <FSM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x7-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 4
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 2
# Registers                                            : 6
 1-bit register                                        : 1
 3-bit register                                        : 1
 8-bit register                                        : 4
# Latches                                              : 6
 1-bit latch                                           : 6
# Comparators                                          : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 4
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Data_path>.
The following registers are absorbed into accumulator <A>: 1 register on signal <A>.
Unit <Data_path> synthesized (advanced).

Synthesizing (advanced) Unit <FSM>.
INFO:Xst:3231 - The small RAM <Mram__n0053> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <presente>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <FSM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x7-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 3
 9-bit adder                                           : 1
 9-bit subtractor                                      : 2
# Accumulators                                         : 1
 8-bit down loadable accumulator                       : 1
# Registers                                            : 28
 Flip-Flops                                            : 28
# Comparators                                          : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 3
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Main> ...

Optimizing unit <Data_path> ...

Optimizing unit <FSM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 88
#      INV                         : 3
#      LUT2                        : 12
#      LUT3                        : 14
#      LUT4                        : 12
#      LUT5                        : 9
#      LUT6                        : 18
#      MUXCY                       : 7
#      MUXF7                       : 5
#      XORCY                       : 8
# FlipFlops/Latches                : 42
#      FD                          : 12
#      FDE                         : 24
#      LD                          : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 9
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              42  out of  11440     0%  
 Number of Slice LUTs:                   68  out of   5720     1%  
    Number used as Logic:                68  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     75
   Number with an unused Flip Flop:      33  out of     75    44%  
   Number with an unused LUT:             7  out of     75     9%  
   Number of fully used LUT-FF pairs:    35  out of     75    46%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    186     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 36    |
U2/Mram__n0053(U2/Mram__n005311:O) | NONE(*)(U2/a7)         | 6     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.061ns (Maximum Frequency: 246.245MHz)
   Minimum input arrival time before clock: 4.240ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 4.061ns (frequency: 246.245MHz)
  Total number of paths / destination ports: 279 / 36
-------------------------------------------------------------------------
Delay:               4.061ns (Levels of Logic = 4)
  Source:            U1/A_4 (FF)
  Destination:       U2/presente_1 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: U1/A_4 to U2/presente_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.117  U1/A_4 (U1/A_4)
     LUT4:I0->O            1   0.254   0.682  U2/K[7]_GND_3_o_LessThan_5_o1_SW1 (N13)
     LUT5:I4->O            1   0.254   0.000  U2/Mmux_futuro13_G (N41)
     MUXF7:I1->O           2   0.175   0.726  U2/Mmux_futuro13 (U2/Mmux_futuro12)
     LUT6:I5->O            1   0.254   0.000  U2/Mmux_futuro14 (U2/futuro<0>)
     FD:D                      0.074          U2/presente_0
    ----------------------------------------
    Total                      4.061ns (1.536ns logic, 2.525ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 73 / 17
-------------------------------------------------------------------------
Offset:              4.240ns (Levels of Logic = 4)
  Source:            N<0> (PAD)
  Destination:       U1/K_6 (FF)
  Destination Clock: Clk rising

  Data Path: N<0> to U1/K_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   1.069  N_0_IBUF (N_0_IBUF)
     LUT3:I0->O            5   0.235   1.117  U1/n0024<3>21 (U1/n0024<3>_bdd1)
     LUT4:I0->O            1   0.254   0.000  U1/n0024<5>_F (N36)
     MUXF7:I0->O           1   0.163   0.000  U1/n0024<5> (U1/n0024<5>)
     FDE:D                     0.074          U1/K_5
    ----------------------------------------
    Total                      4.240ns (2.054ns logic, 2.186ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            U1/P (FF)
  Destination:       Salida (PAD)
  Source Clock:      Clk rising

  Data Path: U1/P to Salida
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  U1/P (U1/P)
     OBUF:I->O                 2.912          Salida_OBUF (Salida)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.061|         |         |         |
U2/Mram__n0053 |         |    2.928|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U2/Mram__n0053
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    2.063|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.25 secs
 
--> 

Total memory usage is 257308 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    2 (   0 filtered)

