Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Tue Nov 20 12:43:14 2018
| Host         : WIN-MJ2I8SI0RJV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file base_wrapper_control_sets_placed.rpt
| Design       : base_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    59 |
| Unused register locations in slices containing registers |   134 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            7 |
|     10 |            1 |
|     12 |            1 |
|    16+ |           49 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1552 |          179 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1304 |          230 |
| Yes          | No                    | No                     |             904 |          115 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             922 |          111 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                                        Enable Signal                                                                       |                                                            Set/Reset Signal                                                            | Slice Load Count | Bel Load Count |
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                        |                1 |              4 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                            | base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                            | base_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                            | base_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                2 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                            | base_i/rst_ps7_0_99M/U0/EXT_LPF/lpf_int                                                                                                |                3 |             10 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/rst_ps7_0_99M/U0/SEQ/seq_cnt_en                                                                                                                     | base_i/rst_ps7_0_99M/U0/SEQ/SEQ_COUNTER/clear                                                                                          |                1 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | base_i/axi_gpio_2/U0/bus2ip_reset                                                                                                      |                1 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | base_i/axi_gpio_1/U0/bus2ip_reset                                                                                                      |                2 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | base_i/axi_gpio_0/U0/bus2ip_reset                                                                                                      |                3 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                2 |             16 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                        |                6 |             24 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                        |                3 |             24 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                        |                3 |             24 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                        |                6 |             24 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                4 |             26 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                        |                4 |             26 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                        |                2 |             28 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                        |                3 |             28 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                        |                9 |             30 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                        |                3 |             32 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                        |                9 |             40 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                        |                9 |             40 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | base_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                4 |             42 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | base_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                4 |             42 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                4 |             42 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                8 |             46 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                  | base_i/axi_gpio_0/U0/bus2ip_reset                                                                                                      |                6 |             50 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | base_i/axi_gpio_0/U0/bus2ip_reset                                                                                                      |                4 |             50 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | base_i/axi_gpio_2/U0/bus2ip_reset                                                                                                      |                5 |             50 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                               | base_i/axi_gpio_2/U0/bus2ip_reset                                                                                                      |                5 |             50 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | base_i/axi_gpio_1/U0/bus2ip_reset                                                                                                      |                6 |             50 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                            | base_i/axi_gpio_1/U0/bus2ip_reset                                                                                                      |                6 |             50 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                  | base_i/axi_gpio_1/U0/bus2ip_reset                                                                                                      |                4 |             50 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                   | base_i/axi_gpio_1/U0/bus2ip_reset                                                                                                      |                7 |             50 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                   | base_i/axi_gpio_0/U0/bus2ip_reset                                                                                                      |                4 |             50 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                            | base_i/axi_gpio_0/U0/bus2ip_reset                                                                                                      |                7 |             50 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | base_i/axi_gpio_0/U0/bus2ip_reset                                                                                                      |                7 |             52 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | base_i/axi_gpio_1/U0/bus2ip_reset                                                                                                      |               10 |             52 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | base_i/axi_gpio_2/U0/bus2ip_reset                                                                                                      |                8 |             54 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                        |                9 |             68 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                        |               10 |             70 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                        |                8 |             94 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                        |                6 |             94 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                        |               11 |             96 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                        |                9 |             96 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                        |               11 |             96 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                        |               10 |             96 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                            | base_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst                                                                                          |               14 |            100 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               15 |            120 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                            | base_i/axi_gpio_2/U0/bus2ip_reset                                                                                                      |               30 |            164 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                            | base_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[7]_0                    |               39 |            200 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                            | base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[7]_0                    |               36 |            200 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                            | base_i/axi_gpio_1/U0/bus2ip_reset                                                                                                      |               42 |            222 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                            | base_i/axi_gpio_0/U0/bus2ip_reset                                                                                                      |               39 |            222 |
|  base_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                            |                                                                                                                                        |              180 |           1554 |
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


