=====
SETUP
-4.975
12.553
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
3.169
3.991
SPI_MCP3202/n292_s6
5.940
6.972
SPI_MCP3202/n297_s6
8.448
9.547
SPI_MCP3202/n298_s8
9.558
10.380
SPI_MCP3202/n298_s7
11.190
12.216
SPI_MCP3202/r_DATA_3_s0
12.553
=====
SETUP
-4.176
11.754
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
3.169
3.991
SPI_MCP3202/n292_s6
5.940
6.972
SPI_MCP3202/n297_s6
8.448
9.547
SPI_MCP3202/n298_s8
9.558
10.380
SPI_MCP3202/n299_s6
10.391
11.417
SPI_MCP3202/r_DATA_2_s0
11.754
=====
SETUP
-3.354
10.932
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
3.169
3.991
SPI_MCP3202/n292_s6
5.940
6.972
SPI_MCP3202/n294_s7
8.448
9.074
SPI_MCP3202/n295_s5
9.570
10.596
SPI_MCP3202/r_DATA_6_s0
10.932
=====
SETUP
-3.314
10.892
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
3.169
3.991
SPI_MCP3202/n292_s6
5.940
6.972
SPI_MCP3202/n294_s7
8.448
9.073
SPI_MCP3202/n294_s5
9.494
10.555
SPI_MCP3202/r_DATA_7_s0
10.892
=====
SETUP
-3.119
10.697
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
3.169
3.991
SPI_MCP3202/n292_s6
5.940
6.972
SPI_MCP3202/n297_s6
8.448
9.547
SPI_MCP3202/n297_s5
9.558
10.360
SPI_MCP3202/r_DATA_4_s0
10.697
=====
SETUP
-2.598
9.819
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s17
4.165
5.226
SPI_MCP3202/n257_s16
5.649
6.471
SPI_MCP3202/n303_s10
7.776
8.578
SPI_MCP3202/n303_s6
8.997
9.819
SPI_MCP3202/r_STATE_1_s1
9.819
=====
SETUP
-2.347
9.568
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
3.169
3.991
SPI_MCP3202/n256_s7
6.425
7.486
SPI_MCP3202/n256_s12
7.905
8.531
SPI_MCP3202/n256_s13
8.536
9.568
SPI_MCP3202/r_SCK_enable_s4
9.568
=====
SETUP
-2.237
9.815
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
3.169
3.991
SPI_MCP3202/n292_s6
5.940
6.972
SPI_MCP3202/n296_s5
8.453
9.479
SPI_MCP3202/r_DATA_5_s0
9.815
=====
SETUP
-2.080
9.658
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
3.169
3.991
SPI_MCP3202/n292_s6
5.940
6.972
SPI_MCP3202/n293_s5
8.261
9.322
SPI_MCP3202/r_DATA_8_s0
9.658
=====
SETUP
-2.071
9.293
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s17
4.165
5.226
SPI_MCP3202/n257_s16
5.649
6.471
SPI_MCP3202/n304_s10
8.261
9.293
SPI_MCP3202/r_STATE_0_s2
9.293
=====
SETUP
-1.887
9.108
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s17
4.165
5.264
SPI_MCP3202/n257_s6
6.564
7.590
SPI_MCP3202/n257_s5
8.009
9.108
SPI_MCP3202/r_MOSI_s1
9.108
=====
SETUP
-1.102
8.324
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s17
4.165
5.226
SPI_MCP3202/n257_s16
5.649
6.471
SPI_MCP3202/r_CS_s14
7.292
8.324
SPI_MCP3202/r_CS_s10
8.324
=====
SETUP
-0.833
8.411
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s14
4.964
5.590
SPI_MCP3202/r_STATE_1_s6
6.410
7.036
SPI_MCP3202/r_STATE_1_s3
7.041
8.067
SPI_MCP3202/r_STATE_0_s2
8.411
=====
SETUP
-0.833
8.411
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s14
4.964
5.590
SPI_MCP3202/r_STATE_1_s6
6.410
7.036
SPI_MCP3202/r_STATE_1_s3
7.041
8.067
SPI_MCP3202/r_STATE_1_s1
8.411
=====
SETUP
-0.774
8.352
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
3.169
3.991
SPI_MCP3202/n292_s6
5.940
6.966
SPI_MCP3202/n292_s5
7.391
8.016
SPI_MCP3202/r_DATA_9_s0
8.352
=====
SETUP
-0.742
8.320
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s17
4.165
5.264
SPI_MCP3202/n290_s6
5.770
6.869
SPI_MCP3202/n290_s10
7.359
7.984
SPI_MCP3202/r_DATA_11_s0
8.320
=====
SETUP
-0.384
7.605
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n32_s4
4.165
5.197
SPI_MCP3202/sample_counter_0_s3
6.506
7.605
SPI_MCP3202/sample_counter_0_s1
7.605
=====
SETUP
0.060
7.518
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s14
4.964
5.589
SPI_MCP3202/n302_s5
6.012
6.814
SPI_MCP3202/r_DV_s1
7.518
=====
SETUP
0.339
7.239
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s17
4.165
5.264
SPI_MCP3202/n291_s8
6.101
6.903
SPI_MCP3202/r_DATA_10_s0
7.239
=====
SETUP
0.489
6.762
7.251
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n13_s4
1.225
2.324
SPI_MCP3202/r_STATE_1_s10
2.329
3.355
SPI_MCP3202/n12_s4
3.782
4.814
SPI_MCP3202/n9_s5
4.825
5.647
SPI_MCP3202/n7_s2
5.663
6.762
SPI_MCP3202/sample_counter_11_s0
6.762
=====
SETUP
0.489
6.762
7.251
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n13_s4
1.225
2.324
SPI_MCP3202/r_STATE_1_s10
2.329
3.355
SPI_MCP3202/n12_s4
3.782
4.814
SPI_MCP3202/n9_s5
4.825
5.647
SPI_MCP3202/n9_s3
5.663
6.762
SPI_MCP3202/sample_counter_9_s0
6.762
=====
SETUP
0.489
6.762
7.251
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n13_s4
1.225
2.324
SPI_MCP3202/r_STATE_1_s10
2.329
3.355
SPI_MCP3202/n12_s4
3.782
4.814
SPI_MCP3202/n9_s5
4.825
5.647
SPI_MCP3202/n8_s3
5.663
6.762
SPI_MCP3202/sample_counter_10_s0
6.762
=====
SETUP
1.220
6.358
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n32_s4
4.165
5.191
SPI_MCP3202/sample_counter_1_s0
6.358
=====
SETUP
1.220
6.358
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n32_s4
4.165
5.191
SPI_MCP3202/sample_counter_3_s0
6.358
=====
SETUP
1.220
6.358
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n32_s4
4.165
5.191
SPI_MCP3202/sample_counter_5_s0
6.358
=====
HOLD
-0.685
0.374
1.059
n367_s1
0.002
0.374
clk_audio_w_s0
0.374
=====
HOLD
0.141
1.944
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_1_s0
1.944
=====
HOLD
0.249
1.308
1.059
csrn_108_r_s0
0.185
0.518
n187_s1
0.752
1.308
CpuReq_s0
1.308
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1
1.029
1.362
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.341
2.143
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_2_s0
2.143
=====
HOLD
0.374
1.433
1.059
sample_13_s0
0.185
0.518
audio_sample_word0[1]_13_s0
1.433
=====
HOLD
0.405
1.594
1.189
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.414
1.473
1.059
sample_4_s0
0.185
0.518
audio_sample_word0[1]_4_s0
1.473
=====
HOLD
0.414
1.473
1.059
sample_6_s0
0.185
0.518
audio_sample_word0[1]_6_s0
1.473
=====
HOLD
0.414
1.473
1.059
sample_7_s0
0.185
0.518
audio_sample_word0[1]_7_s0
1.473
=====
HOLD
0.416
1.474
1.059
sample_9_s0
0.185
0.518
audio_sample_word0[1]_9_s0
1.474
=====
HOLD
0.419
1.478
1.059
csrn_108_r_s0
0.185
0.518
cs_latch_1_s0
1.478
=====
HOLD
0.423
1.482
1.059
cswn_108_r_s0
0.185
0.518
cs_latch_0_s0
1.482
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_3_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_2_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s
1.594
=====
HOLD
0.608
1.667
1.059
sample_8_s0
0.185
0.518
audio_sample_word0[1]_8_s0
1.667
=====
HOLD
0.635
1.694
1.059
hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s2
0.755
1.088
hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0
1.694
=====
HOLD
0.636
1.695
1.059
sample_5_s0
0.185
0.518
audio_sample_word0[1]_5_s0
1.695
=====
HOLD
0.638
1.697
1.059
sample_11_s0
0.185
0.518
audio_sample_word0[1]_11_s0
1.697
=====
HOLD
0.640
2.443
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_0_s0
2.443
=====
HOLD
0.652
1.710
1.059
hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0
0.755
1.088
hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0
1.710
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1
1.029
1.362
hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n51_s6
1.365
1.737
hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
hdmi_pal/cy_6_s0
1.029
1.362
hdmi_pal/n374_s1
1.365
1.737
hdmi_pal/cy_6_s0
1.737
