# EE5811-FPGA
Repo of codes related to Sem 6 IDP and FPGA

All verilog codes can be executed by running the following command:

make v_fname=filename(without .v)
