#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12535c370 .scope module, "cpu_run_tb" "cpu_run_tb" 2 3;
 .timescale -9 -12;
P_0x12535c660 .param/l "ADDR_SIZE" 1 2 7, +C4<00000000000000000000000000000101>;
P_0x12535c6a0 .param/l "END_PC" 1 2 9, +C4<00000000000000000000000000010110>;
P_0x12535c6e0 .param/l "PC_BITS" 1 2 8, +C4<00000000000000000000000000010100>;
P_0x12535c720 .param/l "REG_NUM" 1 2 6, +C4<00000000000000000000000000100000>;
P_0x12535c760 .param/l "XLEN" 1 2 5, +C4<00000000000000000000000000100000>;
v0x1253adfa0_0 .var "clk", 0 0;
v0x1253ae030_0 .var "curr_inst", 31 0;
v0x1253ae0c0_0 .var/i "cycles", 31 0;
v0x1253ae150_0 .var/i "i", 31 0;
v0x1253ae1e0_0 .var "rst", 0 0;
S_0x12535c060 .scope module, "dut" "cpu" 2 19, 3 3 0, S_0x12535c370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
P_0x125357fc0 .param/l "ADDR_SIZE" 0 3 6, +C4<00000000000000000000000000000101>;
P_0x125358000 .param/l "PC_BITS" 0 3 7, +C4<00000000000000000000000000010100>;
P_0x125358040 .param/l "REG_NUM" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x125358080 .param/l "RESET_PC" 0 3 9, C4<00000000000000000000000000000000>;
P_0x1253580c0 .param/l "VPC_BITS" 0 3 8, +C4<00000000000000000000000000100000>;
P_0x125358100 .param/l "XLEN" 0 3 4, +C4<00000000000000000000000000100000>;
v0x1253aa4c0_0 .net "D_BP_taken", 0 0, L_0x1253b01a0;  1 drivers
v0x1253aa550_0 .net "D_BP_target_pc", 31 0, L_0x1253b0230;  1 drivers
v0x1253aa5e0_0 .net "D_a", 31 0, L_0x1253b67b0;  1 drivers
v0x1253aa6b0_0 .net "D_a2", 31 0, L_0x1253b66c0;  1 drivers
v0x1253aa780_0 .net "D_addi", 0 0, L_0x1253b1cf0;  1 drivers
v0x1253aa890_0 .net "D_alu_op", 3 0, L_0x1253b3cb0;  1 drivers
v0x1253aa960_0 .net "D_b", 31 0, L_0x1253b7180;  1 drivers
v0x1253aaa30_0 .net "D_b2", 31 0, L_0x1253a4f10;  1 drivers
v0x1253aab00_0 .net "D_brn", 0 0, L_0x1253b1c00;  1 drivers
v0x1253aac10_0 .net "D_byt", 0 0, L_0x1253b1650;  1 drivers
v0x1253aaca0_0 .net "D_imd", 10 0, L_0x1253b0780;  1 drivers
v0x1253aad30_0 .net "D_inst", 31 0, v0x1253a0490_0;  1 drivers
v0x1253aae00_0 .net "D_ld", 0 0, L_0x1253b1300;  1 drivers
v0x1253aae90_0 .net "D_mul", 0 0, L_0x1253b1770;  1 drivers
v0x1253aaf60_0 .net "D_opc", 5 0, L_0x1253b02c0;  1 drivers
v0x1253aaff0_0 .net "D_pc", 31 0, v0x1253a0520_0;  1 drivers
v0x1253ab0c0_0 .net "D_ra", 4 0, L_0x1253b0420;  1 drivers
v0x1253ab250_0 .net "D_rb", 4 0, L_0x1253b0540;  1 drivers
v0x1253ab2e0_0 .net "D_rd", 4 0, L_0x1253b0660;  1 drivers
v0x1253ab370_0 .net "D_str", 0 0, L_0x1253b1530;  1 drivers
v0x1253ab400_0 .net "D_we", 0 0, L_0x1253b03a0;  1 drivers
v0x1253ab490_0 .net "Dc_mem_addr", 15 0, v0x125397e70_0;  1 drivers
v0x1253ab520_0 .net "Dc_mem_req", 0 0, v0x125397f30_0;  1 drivers
v0x1253ab5b0_0 .net "Dc_wb_addr", 15 0, v0x125397fd0_0;  1 drivers
v0x1253ab680_0 .net "Dc_wb_we", 0 0, v0x125398090_0;  1 drivers
v0x1253ab710_0 .net "Dc_wb_wline", 127 0, v0x125398130_0;  1 drivers
v0x1253ab7e0_0 .net "EX_BP_taken", 0 0, L_0x1253b7650;  1 drivers
v0x1253ab8b0_0 .net "EX_BP_target_pc", 31 0, L_0x1253b7a50;  1 drivers
v0x1253ab980_0 .net "EX_D_bp", 1 0, L_0x1253b4f90;  1 drivers
v0x1253aba50_0 .net "EX_a", 31 0, L_0x1253b6850;  1 drivers
v0x1253abae0_0 .net "EX_a2", 31 0, L_0x1253b72a0;  1 drivers
v0x1253abb70_0 .net "EX_alu_op", 3 0, L_0x1253b74f0;  1 drivers
v0x1253abc40_0 .net "EX_alu_out", 31 0, v0x125392250_0;  1 drivers
v0x1253ab150_0 .net "EX_b", 31 0, L_0x1253b7390;  1 drivers
v0x1253abed0_0 .net "EX_b2", 31 0, L_0x1253b7400;  1 drivers
v0x1253abf60_0 .net "EX_brn", 0 0, L_0x1253b7560;  1 drivers
v0x1253abff0_0 .net "EX_byt", 0 0, L_0x1253b7810;  1 drivers
v0x1253ac0c0_0 .net "EX_ld", 0 0, v0x125397170_0;  1 drivers
v0x1253ac150_0 .net "EX_mul", 0 0, v0x125397210_0;  1 drivers
v0x1253ac220_0 .net "EX_rd", 4 0, v0x1253972b0_0;  1 drivers
v0x1253ac2b0_0 .net "EX_str", 0 0, L_0x1253b77a0;  1 drivers
v0x1253ac340_0 .net "EX_taken", 0 0, v0x125392560_0;  1 drivers
v0x1253ac3d0_0 .net "EX_true_taken", 0 0, v0x125392600_0;  1 drivers
v0x1253ac4a0_0 .net "EX_we", 0 0, v0x125397400_0;  1 drivers
v0x1253ac530_0 .net "F_BP_taken", 0 0, L_0x1253aec30;  1 drivers
v0x1253ac600_0 .net "F_BP_target_pc", 31 0, L_0x1253aefa0;  1 drivers
L_0x128078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1253ac690_0 .net "F_admin", 0 0, L_0x128078010;  1 drivers
v0x1253ac720_0 .net "F_inst", 31 0, v0x1253a0e50_0;  1 drivers
v0x1253ac7f0_0 .net "F_mem_inst", 127 0, v0x1253a9a10_0;  1 drivers
v0x1253ac8c0_0 .net "F_mem_valid", 0 0, v0x1253a9ac0_0;  1 drivers
v0x1253ac990_0 .net "F_pc", 19 0, L_0x1253b8550;  1 drivers
v0x1253aca60_0 .net "F_pc_va", 31 0, v0x1253a53c0_0;  1 drivers
v0x1253acb70_0 .net "F_ptw_pa", 7 0, v0x1253a5bd0_0;  1 drivers
v0x1253acc00_0 .net "F_ptw_valid", 0 0, v0x1253a5ca0_0;  1 drivers
v0x1253acc90_0 .net "F_stall", 0 0, v0x1253a10d0_0;  1 drivers
v0x1253acd60_0 .net "Ic_mem_addr", 15 0, v0x1253a11a0_0;  1 drivers
v0x1253ace30_0 .net "Ic_mem_req", 0 0, v0x1253a1230_0;  1 drivers
v0x1253acf00_0 .net "Itlb_pa_request", 0 0, L_0x1253afd90;  1 drivers
v0x1253acfd0_0 .net "Itlb_stall", 0 0, L_0x1253af8a0;  1 drivers
v0x1253ad060_0 .net "Itlb_va", 19 0, L_0x1253afe40;  1 drivers
v0x1253ad130_0 .net "MEM_D_bp", 1 0, L_0x1253b5110;  1 drivers
v0x1253ad200_0 .net "MEM_a2", 31 0, L_0x1253b7c10;  1 drivers
v0x1253ad290_0 .net "MEM_alu_out", 31 0, v0x12539ee60_0;  1 drivers
v0x1253ad320_0 .net "MEM_b2", 31 0, L_0x1253b7ba0;  1 drivers
v0x1253ad3f0_0 .net "MEM_byt", 0 0, L_0x1253b7f50;  1 drivers
v0x1253abd10_0 .net "MEM_data_line", 127 0, v0x1253a9e30_0;  1 drivers
v0x1253abde0_0 .net "MEM_data_mem", 31 0, v0x125398530_0;  1 drivers
v0x1253ad480_0 .net "MEM_ld", 0 0, v0x12539f010_0;  1 drivers
v0x1253ad510_0 .net "MEM_mem_valid", 0 0, v0x1253a9ee0_0;  1 drivers
v0x1253ad5e0_0 .net "MEM_rd", 4 0, v0x12539f0a0_0;  1 drivers
v0x1253ad670_0 .net "MEM_stall", 0 0, v0x125398720_0;  1 drivers
v0x1253ad700_0 .net "MEM_str", 0 0, v0x12539f130_0;  1 drivers
v0x1253ad7d0_0 .net "MEM_taken", 0 0, L_0x1253b7b30;  1 drivers
v0x1253ad860_0 .net "MEM_we", 0 0, v0x12539f260_0;  1 drivers
v0x1253ad8f0_0 .net "WB_D_bp", 1 0, L_0x1253b51f0;  1 drivers
v0x1253ad9c0_0 .net "WB_data_mem", 31 0, v0x1253a4a80_0;  1 drivers
v0x1253ada90_0 .net "WB_rd", 4 0, v0x1253a4b10_0;  1 drivers
v0x1253adb20_0 .net "WB_we", 0 0, v0x1253a4bb0_0;  1 drivers
v0x1253adbb0_0 .net "clk", 0 0, v0x1253adfa0_0;  1 drivers
v0x1253adc40_0 .net "rst", 0 0, v0x1253ae1e0_0;  1 drivers
v0x1253adcd0_0 .net "stall_D", 0 0, L_0x1253b4c10;  1 drivers
S_0x1253326b0 .scope module, "u_Hazard_unit" "Hazard_unit" 3 268, 4 1 0, S_0x12535c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "D_rd";
    .port_info 3 /INPUT 5 "D_ra";
    .port_info 4 /INPUT 5 "D_rb";
    .port_info 5 /INPUT 32 "EX_alu_out";
    .port_info 6 /INPUT 5 "EX_rd";
    .port_info 7 /INPUT 1 "EX_we";
    .port_info 8 /INPUT 1 "EX_ld";
    .port_info 9 /INPUT 1 "EX_mul";
    .port_info 10 /INPUT 5 "MEM_rd";
    .port_info 11 /INPUT 1 "MEM_we";
    .port_info 12 /INPUT 5 "WB_rd";
    .port_info 13 /INPUT 1 "WB_we";
    .port_info 14 /OUTPUT 1 "stall_D";
    .port_info 15 /OUTPUT 2 "EX_D_bp";
    .port_info 16 /OUTPUT 2 "MEM_D_bp";
    .port_info 17 /OUTPUT 2 "WB_D_bp";
P_0x125380830 .param/l "ADDR_SIZE" 0 4 3, +C4<00000000000000000000000000000101>;
P_0x125380870 .param/l "MUL_STALLS" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x1253808b0 .param/l "XLEN" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x1253b3e30 .functor AND 1, v0x125397210_0, L_0x1253b3d50, C4<1>, C4<1>;
L_0x1253b4120 .functor AND 1, v0x125397400_0, L_0x1253b4000, C4<1>, C4<1>;
L_0x1253b42b0 .functor AND 1, v0x125397400_0, L_0x1253b4210, C4<1>, C4<1>;
L_0x1253b4440 .functor AND 1, v0x12539f260_0, L_0x1253b4320, C4<1>, C4<1>;
L_0x1253b45d0 .functor AND 1, v0x12539f260_0, L_0x1253b4530, C4<1>, C4<1>;
L_0x1253b4760 .functor AND 1, v0x1253a4bb0_0, L_0x1253b4640, C4<1>, C4<1>;
L_0x1253b48f0 .functor AND 1, v0x1253a4bb0_0, L_0x1253b4850, C4<1>, C4<1>;
L_0x1253b49e0 .functor OR 1, L_0x1253b4120, L_0x1253b42b0, C4<0>, C4<0>;
L_0x1253b4ad0 .functor AND 1, v0x125397170_0, L_0x1253b49e0, C4<1>, C4<1>;
L_0x1253b4c10 .functor OR 1, L_0x1253b4ad0, L_0x1253b3ee0, C4<0>, C4<0>;
L_0x1253b4db0 .functor AND 1, L_0x1253b4120, L_0x1253b4cc0, C4<1>, C4<1>;
L_0x1253b4f20 .functor AND 1, L_0x1253b42b0, L_0x1253b4e80, C4<1>, C4<1>;
v0x125379e90_0 .net "D_ra", 4 0, L_0x1253b0420;  alias, 1 drivers
v0x12538fb40_0 .net "D_rb", 4 0, L_0x1253b0540;  alias, 1 drivers
v0x12538fbe0_0 .net "D_rd", 4 0, L_0x1253b0660;  alias, 1 drivers
v0x12538fc70_0 .net "EX_D_bp", 1 0, L_0x1253b4f90;  alias, 1 drivers
v0x12538fd00_0 .net "EX_alu_out", 31 0, v0x125392250_0;  alias, 1 drivers
v0x12538fdd0_0 .net "EX_ld", 0 0, v0x125397170_0;  alias, 1 drivers
v0x12538fe70_0 .net "EX_mul", 0 0, v0x125397210_0;  alias, 1 drivers
v0x12538ff10_0 .net "EX_rd", 4 0, v0x1253972b0_0;  alias, 1 drivers
v0x12538ffc0_0 .net "EX_we", 0 0, v0x125397400_0;  alias, 1 drivers
v0x1253900d0_0 .net "MEM_D_bp", 1 0, L_0x1253b5110;  alias, 1 drivers
v0x125390170_0 .net "MEM_rd", 4 0, v0x12539f0a0_0;  alias, 1 drivers
v0x125390220_0 .net "MEM_we", 0 0, v0x12539f260_0;  alias, 1 drivers
v0x1253902c0_0 .net "WB_D_bp", 1 0, L_0x1253b51f0;  alias, 1 drivers
v0x125390370_0 .net "WB_rd", 4 0, v0x1253a4b10_0;  alias, 1 drivers
v0x125390420_0 .net "WB_we", 0 0, v0x1253a4bb0_0;  alias, 1 drivers
L_0x128078b98 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1253904c0_0 .net/2u *"_ivl_0", 2 0, L_0x128078b98;  1 drivers
v0x125390570_0 .net *"_ivl_10", 0 0, L_0x1253b4000;  1 drivers
v0x125390700_0 .net *"_ivl_14", 0 0, L_0x1253b4210;  1 drivers
v0x125390790_0 .net *"_ivl_18", 0 0, L_0x1253b4320;  1 drivers
v0x125390820_0 .net *"_ivl_2", 0 0, L_0x1253b3d50;  1 drivers
v0x1253908b0_0 .net *"_ivl_22", 0 0, L_0x1253b4530;  1 drivers
v0x125390950_0 .net *"_ivl_26", 0 0, L_0x1253b4640;  1 drivers
v0x1253909f0_0 .net *"_ivl_30", 0 0, L_0x1253b4850;  1 drivers
v0x125390a90_0 .net *"_ivl_35", 0 0, L_0x1253b49e0;  1 drivers
v0x125390b30_0 .net *"_ivl_37", 0 0, L_0x1253b4ad0;  1 drivers
v0x125390bd0_0 .net *"_ivl_41", 0 0, L_0x1253b4cc0;  1 drivers
v0x125390c70_0 .net *"_ivl_43", 0 0, L_0x1253b4db0;  1 drivers
v0x125390d10_0 .net *"_ivl_45", 0 0, L_0x1253b4e80;  1 drivers
v0x125390db0_0 .net *"_ivl_47", 0 0, L_0x1253b4f20;  1 drivers
L_0x128078be0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x125390e50_0 .net/2u *"_ivl_6", 2 0, L_0x128078be0;  1 drivers
v0x125390f00_0 .net "clk", 0 0, v0x1253adfa0_0;  alias, 1 drivers
v0x125390fa0_0 .net "ex_hit_ra", 0 0, L_0x1253b4120;  1 drivers
v0x125391040_0 .net "ex_hit_rb", 0 0, L_0x1253b42b0;  1 drivers
v0x125390610_0 .net "mem_hit_ra", 0 0, L_0x1253b4440;  1 drivers
v0x1253912d0_0 .net "mem_hit_rb", 0 0, L_0x1253b45d0;  1 drivers
v0x125391360_0 .var "mul_cnt", 2 0;
v0x1253913f0_0 .net "mul_stall", 0 0, L_0x1253b3ee0;  1 drivers
v0x125391480_0 .net "mul_start", 0 0, L_0x1253b3e30;  1 drivers
v0x125391510_0 .net "rst", 0 0, v0x1253ae1e0_0;  alias, 1 drivers
v0x1253915b0_0 .net "stall_D", 0 0, L_0x1253b4c10;  alias, 1 drivers
v0x125391650_0 .net "wb_hit_ra", 0 0, L_0x1253b4760;  1 drivers
v0x1253916f0_0 .net "wb_hit_rb", 0 0, L_0x1253b48f0;  1 drivers
E_0x12533a3a0 .event posedge, v0x125390f00_0;
L_0x1253b3d50 .cmp/eq 3, v0x125391360_0, L_0x128078b98;
L_0x1253b3ee0 .cmp/ne 3, v0x125391360_0, L_0x128078be0;
L_0x1253b4000 .cmp/eq 5, v0x1253972b0_0, L_0x1253b0420;
L_0x1253b4210 .cmp/eq 5, v0x1253972b0_0, L_0x1253b0540;
L_0x1253b4320 .cmp/eq 5, v0x12539f0a0_0, L_0x1253b0420;
L_0x1253b4530 .cmp/eq 5, v0x12539f0a0_0, L_0x1253b0540;
L_0x1253b4640 .cmp/eq 5, v0x1253a4b10_0, L_0x1253b0420;
L_0x1253b4850 .cmp/eq 5, v0x1253a4b10_0, L_0x1253b0540;
L_0x1253b4cc0 .reduce/nor v0x125397170_0;
L_0x1253b4e80 .reduce/nor v0x125397170_0;
L_0x1253b4f90 .concat [ 1 1 0 0], L_0x1253b4f20, L_0x1253b4db0;
L_0x1253b5110 .concat [ 1 1 0 0], L_0x1253b45d0, L_0x1253b4440;
L_0x1253b51f0 .concat [ 1 1 0 0], L_0x1253b48f0, L_0x1253b4760;
S_0x125391940 .scope module, "u_alu" "alu" 3 395, 5 1 0, S_0x12535c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "EX_a";
    .port_info 1 /INPUT 32 "EX_a2";
    .port_info 2 /INPUT 32 "EX_b";
    .port_info 3 /INPUT 32 "EX_b2";
    .port_info 4 /INPUT 4 "EX_alu_op";
    .port_info 5 /INPUT 1 "EX_brn";
    .port_info 6 /INPUT 1 "EX_BP_taken";
    .port_info 7 /INPUT 32 "EX_BP_target_pc";
    .port_info 8 /OUTPUT 32 "EX_alu_out";
    .port_info 9 /OUTPUT 1 "EX_taken";
    .port_info 10 /OUTPUT 1 "EX_true_taken";
P_0x125391ab0 .param/l "PC_BITS" 0 5 3, +C4<00000000000000000000000000010100>;
P_0x125391af0 .param/l "SHW" 1 5 21, +C4<00000000000000000000000000000101>;
P_0x125391b30 .param/l "VPC_BITS" 0 5 4, +C4<00000000000000000000000000100000>;
P_0x125391b70 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
v0x125391f20_0 .net "EX_BP_taken", 0 0, L_0x1253b7650;  alias, 1 drivers
v0x125391fc0_0 .net "EX_BP_target_pc", 31 0, L_0x1253b7a50;  alias, 1 drivers
v0x125392060_0 .net "EX_a", 31 0, L_0x1253b6850;  alias, 1 drivers
v0x1253920f0_0 .net "EX_a2", 31 0, L_0x1253b72a0;  alias, 1 drivers
v0x125392180_0 .net "EX_alu_op", 3 0, L_0x1253b74f0;  alias, 1 drivers
v0x125392250_0 .var "EX_alu_out", 31 0;
v0x1253922f0_0 .net "EX_b", 31 0, L_0x1253b7390;  alias, 1 drivers
v0x125392390_0 .net "EX_b2", 31 0, L_0x1253b7400;  alias, 1 drivers
v0x125392440_0 .net "EX_brn", 0 0, L_0x1253b7560;  alias, 1 drivers
v0x125392560_0 .var "EX_taken", 0 0;
v0x125392600_0 .var "EX_true_taken", 0 0;
v0x1253926a0_0 .var "next_pc", 31 0;
E_0x125391e80/0 .event anyedge, v0x125392440_0, v0x125392180_0, v0x1253920f0_0, v0x125392390_0;
E_0x125391e80/1 .event anyedge, v0x125392600_0, v0x125392060_0, v0x1253922f0_0, v0x1253926a0_0;
E_0x125391e80/2 .event anyedge, v0x125391f20_0, v0x125391fc0_0, v0x12538fd00_0;
E_0x125391e80 .event/or E_0x125391e80/0, E_0x125391e80/1, E_0x125391e80/2;
S_0x125392860 .scope module, "u_branch_buffer" "branch_buffer" 3 152, 6 1 0, S_0x12535c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "F_pc_va";
    .port_info 3 /INPUT 1 "EX_brn";
    .port_info 4 /INPUT 32 "EX_pc";
    .port_info 5 /INPUT 32 "EX_alu_out";
    .port_info 6 /INPUT 1 "EX_true_taken";
    .port_info 7 /INPUT 1 "F_stall";
    .port_info 8 /INPUT 1 "MEM_stall";
    .port_info 9 /INPUT 1 "Itlb_stall";
    .port_info 10 /OUTPUT 32 "F_BP_target_pc";
    .port_info 11 /OUTPUT 1 "F_BP_taken";
P_0x125392a20 .param/l "DEPTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x125392a60 .param/l "INDX" 0 6 4, +C4<00000000000000000000000000000011>;
P_0x125392aa0 .param/l "PC_BITS" 0 6 2, +C4<00000000000000000000000000100000>;
L_0x1253ae6d0 .functor AND 1, L_0x1253ae590, L_0x1253ae630, C4<1>, C4<1>;
L_0x1253ae860 .functor AND 1, L_0x1253ae6d0, L_0x1253ae7c0, C4<1>, C4<1>;
L_0x1253aec30 .functor BUFZ 1, L_0x1253ae470, C4<0>, C4<0>, C4<0>;
L_0x1253aece0 .functor AND 1, v0x125394530_0, L_0x1253ae470, C4<1>, C4<1>;
v0x125393130_0 .net "EX_alu_out", 31 0, v0x125392250_0;  alias, 1 drivers
v0x125393220_0 .net "EX_brn", 0 0, L_0x1253b7560;  alias, 1 drivers
v0x1253932b0_0 .net "EX_pc", 31 0, L_0x1253b6850;  alias, 1 drivers
v0x125393340_0 .net "EX_true_taken", 0 0, v0x125392600_0;  alias, 1 drivers
v0x1253933d0_0 .net "F_BP_taken", 0 0, L_0x1253aec30;  alias, 1 drivers
v0x1253934a0_0 .net "F_BP_target_pc", 31 0, L_0x1253aefa0;  alias, 1 drivers
v0x125393530_0 .net "F_pc_va", 31 0, v0x1253a53c0_0;  alias, 1 drivers
v0x1253935c0_0 .net "F_stall", 0 0, v0x1253a10d0_0;  alias, 1 drivers
v0x125393660_0 .net "Itlb_stall", 0 0, L_0x1253af8a0;  alias, 1 drivers
v0x125393770_0 .net "MEM_stall", 0 0, v0x125398720_0;  alias, 1 drivers
v0x125393800_0 .net *"_ivl_0", 0 0, L_0x1253ae2b0;  1 drivers
v0x1253938b0_0 .net *"_ivl_11", 0 0, L_0x1253ae590;  1 drivers
v0x125393950_0 .net *"_ivl_13", 0 0, L_0x1253ae630;  1 drivers
v0x1253939f0_0 .net *"_ivl_15", 0 0, L_0x1253ae6d0;  1 drivers
v0x125393a90_0 .net *"_ivl_17", 0 0, L_0x1253ae7c0;  1 drivers
v0x125393b30_0 .net *"_ivl_19", 0 0, L_0x1253ae860;  1 drivers
v0x125393bd0_0 .net *"_ivl_2", 4 0, L_0x1253ae350;  1 drivers
L_0x1280780e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x125393d60_0 .net/2u *"_ivl_20", 31 0, L_0x1280780e8;  1 drivers
L_0x128078130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125393df0_0 .net/2u *"_ivl_22", 31 0, L_0x128078130;  1 drivers
v0x125393ea0_0 .net *"_ivl_24", 31 0, L_0x1253ae990;  1 drivers
v0x125393f50_0 .net *"_ivl_31", 0 0, L_0x1253aece0;  1 drivers
v0x125393ff0_0 .net *"_ivl_32", 31 0, L_0x1253aed90;  1 drivers
v0x1253940a0_0 .net *"_ivl_34", 4 0, L_0x1253aee80;  1 drivers
L_0x128078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x125394150_0 .net *"_ivl_37", 1 0, L_0x128078178;  1 drivers
L_0x128078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x125394200_0 .net *"_ivl_5", 1 0, L_0x128078058;  1 drivers
L_0x1280780a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1253942b0_0 .net/2u *"_ivl_6", 0 0, L_0x1280780a0;  1 drivers
v0x125394360_0 .net "clk", 0 0, v0x1253adfa0_0;  alias, 1 drivers
v0x125394410_0 .var "ex_hit", 0 0;
v0x1253944a0_0 .var "ex_hit_idx", 2 0;
v0x125394530_0 .var "f_hit", 0 0;
v0x1253945c0_0 .var "f_hit_idx", 2 0;
v0x125394650_0 .var/i "i", 31 0;
v0x1253946e0 .array "pc_buf", 7 0, 31 0;
v0x125394970_0 .net "rst", 0 0, v0x1253ae1e0_0;  alias, 1 drivers
v0x125394a00_0 .net "seq_pc", 31 0, L_0x1253aeb30;  1 drivers
v0x125394a90 .array "taken_buf", 7 0, 0 0;
v0x125394b20_0 .net "taken_on_hit", 0 0, L_0x1253ae470;  1 drivers
v0x125394bb0 .array "target_buf", 7 0, 31 0;
v0x1253946e0_0 .array/port v0x1253946e0, 0;
v0x1253946e0_1 .array/port v0x1253946e0, 1;
v0x1253946e0_2 .array/port v0x1253946e0, 2;
E_0x125392d80/0 .event anyedge, v0x125394410_0, v0x1253946e0_0, v0x1253946e0_1, v0x1253946e0_2;
v0x1253946e0_3 .array/port v0x1253946e0, 3;
v0x1253946e0_4 .array/port v0x1253946e0, 4;
v0x1253946e0_5 .array/port v0x1253946e0, 5;
v0x1253946e0_6 .array/port v0x1253946e0, 6;
E_0x125392d80/1 .event anyedge, v0x1253946e0_3, v0x1253946e0_4, v0x1253946e0_5, v0x1253946e0_6;
v0x1253946e0_7 .array/port v0x1253946e0, 7;
E_0x125392d80/2 .event anyedge, v0x1253946e0_7, v0x125392060_0;
E_0x125392d80 .event/or E_0x125392d80/0, E_0x125392d80/1, E_0x125392d80/2;
E_0x125392e10/0 .event anyedge, v0x125394530_0, v0x1253946e0_0, v0x1253946e0_1, v0x1253946e0_2;
E_0x125392e10/1 .event anyedge, v0x1253946e0_3, v0x1253946e0_4, v0x1253946e0_5, v0x1253946e0_6;
E_0x125392e10/2 .event anyedge, v0x1253946e0_7, v0x125393530_0;
E_0x125392e10 .event/or E_0x125392e10/0, E_0x125392e10/1, E_0x125392e10/2;
L_0x1253ae2b0 .array/port v0x125394a90, L_0x1253ae350;
L_0x1253ae350 .concat [ 3 2 0 0], v0x1253945c0_0, L_0x128078058;
L_0x1253ae470 .functor MUXZ 1, L_0x1280780a0, L_0x1253ae2b0, v0x125394530_0, C4<>;
L_0x1253ae590 .reduce/nor v0x1253a10d0_0;
L_0x1253ae630 .reduce/nor v0x125398720_0;
L_0x1253ae7c0 .reduce/nor L_0x1253af8a0;
L_0x1253ae990 .functor MUXZ 32, L_0x128078130, L_0x1280780e8, L_0x1253ae860, C4<>;
L_0x1253aeb30 .arith/sum 32, v0x1253a53c0_0, L_0x1253ae990;
L_0x1253aed90 .array/port v0x125394bb0, L_0x1253aee80;
L_0x1253aee80 .concat [ 3 2 0 0], v0x1253945c0_0, L_0x128078178;
L_0x1253aefa0 .functor MUXZ 32, L_0x1253aeb30, L_0x1253aed90, L_0x1253aece0, C4<>;
S_0x125392ea0 .scope autotask, "fifo_insert_new" "fifo_insert_new" 6 76, 6 76 0, S_0x125392860;
 .timescale -9 -12;
v0x125393070_0 .var/i "k", 31 0;
TD_cpu_run_tb.dut.u_branch_buffer.fifo_insert_new ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x125393070_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x125393070_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x125393070_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1253946e0, 4;
    %ix/getv/s 3, v0x125393070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253946e0, 0, 4;
    %load/vec4 v0x125393070_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x125394bb0, 4;
    %ix/getv/s 3, v0x125393070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125394bb0, 0, 4;
    %load/vec4 v0x125393070_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x125394a90, 4;
    %ix/getv/s 3, v0x125393070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125394a90, 0, 4;
    %load/vec4 v0x125393070_0;
    %subi 1, 0, 32;
    %store/vec4 v0x125393070_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x1253932b0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253946e0, 0, 4;
    %load/vec4 v0x125393130_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125394bb0, 0, 4;
    %load/vec4 v0x125393340_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125394a90, 0, 4;
    %end;
S_0x125394d70 .scope module, "u_d_to_ex_reg" "d_to_ex_reg" 3 347, 7 1 0, S_0x12535c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "D_a";
    .port_info 3 /INPUT 32 "D_a2";
    .port_info 4 /INPUT 32 "D_b";
    .port_info 5 /INPUT 32 "D_b2";
    .port_info 6 /INPUT 4 "D_alu_op";
    .port_info 7 /INPUT 1 "D_brn";
    .port_info 8 /INPUT 5 "D_rd";
    .port_info 9 /INPUT 1 "D_ld";
    .port_info 10 /INPUT 1 "D_str";
    .port_info 11 /INPUT 1 "D_byt";
    .port_info 12 /INPUT 1 "D_we";
    .port_info 13 /INPUT 1 "D_mul";
    .port_info 14 /INPUT 1 "D_BP_taken";
    .port_info 15 /INPUT 32 "D_BP_target_pc";
    .port_info 16 /INPUT 1 "stall_D";
    .port_info 17 /INPUT 1 "MEM_stall";
    .port_info 18 /INPUT 1 "EX_taken";
    .port_info 19 /OUTPUT 32 "EX_a";
    .port_info 20 /OUTPUT 32 "EX_a2";
    .port_info 21 /OUTPUT 32 "EX_b";
    .port_info 22 /OUTPUT 32 "EX_b2";
    .port_info 23 /OUTPUT 4 "EX_alu_op";
    .port_info 24 /OUTPUT 5 "EX_rd";
    .port_info 25 /OUTPUT 1 "EX_ld";
    .port_info 26 /OUTPUT 1 "EX_str";
    .port_info 27 /OUTPUT 1 "EX_byt";
    .port_info 28 /OUTPUT 1 "EX_we";
    .port_info 29 /OUTPUT 1 "EX_brn";
    .port_info 30 /OUTPUT 1 "EX_BP_taken";
    .port_info 31 /OUTPUT 32 "EX_BP_target_pc";
    .port_info 32 /OUTPUT 1 "EX_mul";
P_0x125394f30 .param/l "PC_BITS" 0 7 3, +C4<00000000000000000000000000010100>;
P_0x125394f70 .param/l "VPC_BITS" 0 7 4, +C4<00000000000000000000000000100000>;
P_0x125394fb0 .param/l "XLEN" 0 7 2, +C4<00000000000000000000000000100000>;
L_0x1253b6850 .functor BUFZ 32, v0x125396b40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1253b72a0 .functor BUFZ 32, v0x125396ab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1253b7390 .functor BUFZ 32, v0x125396e60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1253b7400 .functor BUFZ 32, v0x125396dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1253b74f0 .functor BUFZ 4, v0x125396090_0, C4<0000>, C4<0000>, C4<0000>;
L_0x1253b7560 .functor BUFZ 1, v0x125397030_0, C4<0>, C4<0>, C4<0>;
L_0x1253b7650 .functor BUFZ 1, v0x125396ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1253b77a0 .functor BUFZ 1, v0x125397360_0, C4<0>, C4<0>, C4<0>;
L_0x1253b7810 .functor BUFZ 1, v0x1253970d0_0, C4<0>, C4<0>, C4<0>;
L_0x1253b7a50 .functor BUFZ 32, v0x125396f80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x125395560_0 .net "D_BP_taken", 0 0, L_0x1253b01a0;  alias, 1 drivers
v0x125395610_0 .net "D_BP_target_pc", 31 0, L_0x1253b0230;  alias, 1 drivers
v0x1253956b0_0 .net "D_a", 31 0, L_0x1253b67b0;  alias, 1 drivers
v0x125395740_0 .net "D_a2", 31 0, L_0x1253b66c0;  alias, 1 drivers
v0x1253957d0_0 .net "D_alu_op", 3 0, L_0x1253b3cb0;  alias, 1 drivers
v0x1253958a0_0 .net "D_b", 31 0, L_0x1253b7180;  alias, 1 drivers
v0x125395950_0 .net "D_b2", 31 0, L_0x1253a4f10;  alias, 1 drivers
v0x125395a00_0 .net "D_brn", 0 0, L_0x1253b1c00;  alias, 1 drivers
v0x125395aa0_0 .net "D_byt", 0 0, L_0x1253b1650;  alias, 1 drivers
v0x125395bb0_0 .net "D_ld", 0 0, L_0x1253b1300;  alias, 1 drivers
v0x125395c40_0 .net "D_mul", 0 0, L_0x1253b1770;  alias, 1 drivers
v0x125395ce0_0 .net "D_rd", 4 0, L_0x1253b0660;  alias, 1 drivers
v0x125395da0_0 .net "D_str", 0 0, L_0x1253b1530;  alias, 1 drivers
v0x125395e30_0 .net "D_we", 0 0, L_0x1253b03a0;  alias, 1 drivers
v0x125395ec0_0 .net "EX_BP_taken", 0 0, L_0x1253b7650;  alias, 1 drivers
v0x125395f50_0 .net "EX_BP_target_pc", 31 0, L_0x1253b7a50;  alias, 1 drivers
v0x125396000_0 .net "EX_a", 31 0, L_0x1253b6850;  alias, 1 drivers
v0x1253961d0_0 .net "EX_a2", 31 0, L_0x1253b72a0;  alias, 1 drivers
v0x125396260_0 .net "EX_alu_op", 3 0, L_0x1253b74f0;  alias, 1 drivers
v0x1253962f0_0 .net "EX_b", 31 0, L_0x1253b7390;  alias, 1 drivers
v0x125396380_0 .net "EX_b2", 31 0, L_0x1253b7400;  alias, 1 drivers
v0x125396410_0 .net "EX_brn", 0 0, L_0x1253b7560;  alias, 1 drivers
v0x1253964e0_0 .net "EX_byt", 0 0, L_0x1253b7810;  alias, 1 drivers
v0x125396570_0 .net "EX_ld", 0 0, v0x125397170_0;  alias, 1 drivers
v0x125396600_0 .net "EX_mul", 0 0, v0x125397210_0;  alias, 1 drivers
v0x125396690_0 .net "EX_rd", 4 0, v0x1253972b0_0;  alias, 1 drivers
v0x125396740_0 .net "EX_str", 0 0, L_0x1253b77a0;  alias, 1 drivers
v0x1253967d0_0 .net "EX_taken", 0 0, v0x125392560_0;  alias, 1 drivers
v0x125396880_0 .net "EX_we", 0 0, v0x125397400_0;  alias, 1 drivers
v0x125396930_0 .net "MEM_stall", 0 0, v0x125398720_0;  alias, 1 drivers
v0x1253969e0_0 .net "clk", 0 0, v0x1253adfa0_0;  alias, 1 drivers
v0x125396ab0_0 .var "ex_a2_r", 31 0;
v0x125396b40_0 .var "ex_a_r", 31 0;
v0x125396090_0 .var "ex_alu_op_r", 3 0;
v0x125396dd0_0 .var "ex_b2_r", 31 0;
v0x125396e60_0 .var "ex_b_r", 31 0;
v0x125396ef0_0 .var "ex_bp_taken_r", 0 0;
v0x125396f80_0 .var "ex_bp_target_pc_r", 31 0;
v0x125397030_0 .var "ex_brn_r", 0 0;
v0x1253970d0_0 .var "ex_byt_r", 0 0;
v0x125397170_0 .var "ex_ld_r", 0 0;
v0x125397210_0 .var "ex_mul_r", 0 0;
v0x1253972b0_0 .var "ex_rd_r", 4 0;
v0x125397360_0 .var "ex_str_r", 0 0;
v0x125397400_0 .var "ex_we_r", 0 0;
v0x1253974a0_0 .net "rst", 0 0, v0x1253ae1e0_0;  alias, 1 drivers
v0x125397570_0 .net "stall_D", 0 0, L_0x1253b4c10;  alias, 1 drivers
S_0x1253978f0 .scope module, "u_dcache" "dcache" 3 447, 8 1 0, S_0x12535c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "MEM_ld";
    .port_info 3 /INPUT 1 "MEM_str";
    .port_info 4 /INPUT 1 "MEM_byt";
    .port_info 5 /INPUT 32 "MEM_alu_out";
    .port_info 6 /INPUT 32 "MEM_b2";
    .port_info 7 /OUTPUT 32 "MEM_data_mem";
    .port_info 8 /OUTPUT 1 "MEM_stall";
    .port_info 9 /OUTPUT 1 "Dc_mem_req";
    .port_info 10 /OUTPUT 16 "Dc_mem_addr";
    .port_info 11 /INPUT 128 "MEM_data_line";
    .port_info 12 /INPUT 1 "MEM_mem_valid";
    .port_info 13 /OUTPUT 1 "Dc_wb_we";
    .port_info 14 /OUTPUT 16 "Dc_wb_addr";
    .port_info 15 /OUTPUT 128 "Dc_wb_wline";
P_0x1253951c0 .param/l "LINE_BITS" 0 8 3, +C4<00000000000000000000000000010000>;
P_0x125395200 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
L_0x1253b8270 .functor OR 1, v0x12539f010_0, v0x12539f130_0, C4<0>, C4<0>;
v0x125397e70_0 .var "Dc_mem_addr", 15 0;
v0x125397f30_0 .var "Dc_mem_req", 0 0;
v0x125397fd0_0 .var "Dc_wb_addr", 15 0;
v0x125398090_0 .var "Dc_wb_we", 0 0;
v0x125398130_0 .var "Dc_wb_wline", 127 0;
v0x125398220_0 .net "MEM_alu_out", 31 0, v0x12539ee60_0;  alias, 1 drivers
v0x1253982d0_0 .net "MEM_b2", 31 0, L_0x1253b7ba0;  alias, 1 drivers
v0x125398380_0 .net "MEM_byt", 0 0, L_0x1253b7f50;  alias, 1 drivers
v0x125398420_0 .net "MEM_data_line", 127 0, v0x1253a9e30_0;  alias, 1 drivers
v0x125398530_0 .var "MEM_data_mem", 31 0;
v0x1253985e0_0 .net "MEM_ld", 0 0, v0x12539f010_0;  alias, 1 drivers
v0x125398680_0 .net "MEM_mem_valid", 0 0, v0x1253a9ee0_0;  alias, 1 drivers
v0x125398720_0 .var "MEM_stall", 0 0;
v0x1253987b0_0 .net "MEM_str", 0 0, v0x12539f130_0;  alias, 1 drivers
v0x125398850_0 .net "addr_byte", 1 0, L_0x1253b81d0;  1 drivers
v0x125398900_0 .net "addr_line", 15 0, L_0x1253b8010;  1 drivers
v0x1253989b0_0 .net "addr_word", 1 0, L_0x1253b8130;  1 drivers
v0x125398b40_0 .net "clk", 0 0, v0x1253adfa0_0;  alias, 1 drivers
v0x125398bd0 .array "data", 15 0, 31 0;
v0x125398d70 .array "dirty", 3 0, 0 0;
v0x125398e00_0 .var "fifo_ptr", 1 0;
v0x125398eb0_0 .var "hit", 0 0;
v0x125398f50_0 .var "hit_idx", 1 0;
v0x125399000_0 .var/i "i", 31 0;
v0x1253990b0_0 .var "miss_line", 15 0;
v0x125399160_0 .net "op_active", 0 0, L_0x1253b8270;  1 drivers
v0x125399200_0 .net "rst", 0 0, v0x1253ae1e0_0;  alias, 1 drivers
v0x125399290 .array "tag", 3 0, 15 0;
v0x125399390_0 .var "tmp_load_word", 31 0;
v0x125399440_0 .var "tmp_store_word", 31 0;
v0x1253994f0 .array "valid", 3 0, 0 0;
E_0x125397d00/0 .event anyedge, v0x125398220_0, v0x125398900_0, v0x125399160_0, v0x125398680_0;
v0x1253994f0_0 .array/port v0x1253994f0, 0;
v0x1253994f0_1 .array/port v0x1253994f0, 1;
v0x1253994f0_2 .array/port v0x1253994f0, 2;
v0x1253994f0_3 .array/port v0x1253994f0, 3;
E_0x125397d00/1 .event anyedge, v0x1253994f0_0, v0x1253994f0_1, v0x1253994f0_2, v0x1253994f0_3;
v0x125399290_0 .array/port v0x125399290, 0;
v0x125399290_1 .array/port v0x125399290, 1;
v0x125399290_2 .array/port v0x125399290, 2;
v0x125399290_3 .array/port v0x125399290, 3;
E_0x125397d00/2 .event anyedge, v0x125399290_0, v0x125399290_1, v0x125399290_2, v0x125399290_3;
E_0x125397d00/3 .event anyedge, v0x1253985e0_0, v0x125398eb0_0, v0x125398f50_0, v0x1253989b0_0;
v0x125398bd0_0 .array/port v0x125398bd0, 0;
v0x125398bd0_1 .array/port v0x125398bd0, 1;
v0x125398bd0_2 .array/port v0x125398bd0, 2;
v0x125398bd0_3 .array/port v0x125398bd0, 3;
E_0x125397d00/4 .event anyedge, v0x125398bd0_0, v0x125398bd0_1, v0x125398bd0_2, v0x125398bd0_3;
v0x125398bd0_4 .array/port v0x125398bd0, 4;
v0x125398bd0_5 .array/port v0x125398bd0, 5;
v0x125398bd0_6 .array/port v0x125398bd0, 6;
v0x125398bd0_7 .array/port v0x125398bd0, 7;
E_0x125397d00/5 .event anyedge, v0x125398bd0_4, v0x125398bd0_5, v0x125398bd0_6, v0x125398bd0_7;
v0x125398bd0_8 .array/port v0x125398bd0, 8;
v0x125398bd0_9 .array/port v0x125398bd0, 9;
v0x125398bd0_10 .array/port v0x125398bd0, 10;
v0x125398bd0_11 .array/port v0x125398bd0, 11;
E_0x125397d00/6 .event anyedge, v0x125398bd0_8, v0x125398bd0_9, v0x125398bd0_10, v0x125398bd0_11;
v0x125398bd0_12 .array/port v0x125398bd0, 12;
v0x125398bd0_13 .array/port v0x125398bd0, 13;
v0x125398bd0_14 .array/port v0x125398bd0, 14;
v0x125398bd0_15 .array/port v0x125398bd0, 15;
E_0x125397d00/7 .event anyedge, v0x125398bd0_12, v0x125398bd0_13, v0x125398bd0_14, v0x125398bd0_15;
E_0x125397d00/8 .event anyedge, v0x125398380_0, v0x125398850_0, v0x125399390_0, v0x1253987b0_0;
E_0x125397d00 .event/or E_0x125397d00/0, E_0x125397d00/1, E_0x125397d00/2, E_0x125397d00/3, E_0x125397d00/4, E_0x125397d00/5, E_0x125397d00/6, E_0x125397d00/7, E_0x125397d00/8;
L_0x1253b8010 .part v0x12539ee60_0, 4, 16;
L_0x1253b8130 .part v0x12539ee60_0, 2, 2;
L_0x1253b81d0 .part v0x12539ee60_0, 0, 2;
S_0x125399760 .scope module, "u_decode" "decode" 3 244, 9 1 0, S_0x12535c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D_inst";
    .port_info 2 /OUTPUT 6 "D_opc";
    .port_info 3 /OUTPUT 5 "D_ra";
    .port_info 4 /OUTPUT 5 "D_rb";
    .port_info 5 /OUTPUT 5 "D_rd";
    .port_info 6 /OUTPUT 11 "D_imd";
    .port_info 7 /OUTPUT 1 "D_we";
    .port_info 8 /OUTPUT 4 "D_alu_op";
    .port_info 9 /OUTPUT 1 "D_ld";
    .port_info 10 /OUTPUT 1 "D_str";
    .port_info 11 /OUTPUT 1 "D_byt";
    .port_info 12 /OUTPUT 1 "D_brn";
    .port_info 13 /OUTPUT 1 "D_addi";
    .port_info 14 /OUTPUT 1 "D_mul";
P_0x12580b400 .param/l "OPC_ADD" 1 9 32, C4<000000>;
P_0x12580b440 .param/l "OPC_ADDI" 1 9 40, C4<001000>;
P_0x12580b480 .param/l "OPC_AND" 1 9 34, C4<000010>;
P_0x12580b4c0 .param/l "OPC_CTRL" 1 9 54, C4<001101>;
P_0x12580b500 .param/l "OPC_GT" 1 9 47, C4<001010>;
P_0x12580b540 .param/l "OPC_LOAD" 1 9 50, C4<01011>;
P_0x12580b580 .param/l "OPC_LT" 1 9 46, C4<001001>;
P_0x12580b5c0 .param/l "OPC_MUL" 1 9 56, C4<001110>;
P_0x12580b600 .param/l "OPC_NOT" 1 9 37, C4<000101>;
P_0x12580b640 .param/l "OPC_OR" 1 9 35, C4<000011>;
P_0x12580b680 .param/l "OPC_SHL" 1 9 38, C4<000110>;
P_0x12580b6c0 .param/l "OPC_SHR" 1 9 39, C4<000111>;
P_0x12580b700 .param/l "OPC_STORE" 1 9 51, C4<01100>;
P_0x12580b740 .param/l "OPC_SUB" 1 9 33, C4<000001>;
P_0x12580b780 .param/l "OPC_XOR" 1 9 36, C4<000100>;
P_0x12580b7c0 .param/l "RD_BEQ" 1 9 59, C4<00001>;
P_0x12580b800 .param/l "RD_BGT" 1 9 61, C4<00011>;
P_0x12580b840 .param/l "RD_BLT" 1 9 60, C4<00010>;
P_0x12580b880 .param/l "RD_JMP" 1 9 58, C4<00000>;
P_0x12580b8c0 .param/l "XLEN" 0 9 1, +C4<00000000000000000000000000100000>;
L_0x1253b0a60 .functor AND 1, L_0x1253b0920, L_0x1253b09c0, C4<1>, C4<1>;
L_0x1253b0c30 .functor AND 1, L_0x1253b0920, L_0x1253b0b50, C4<1>, C4<1>;
L_0x1253b0e30 .functor AND 1, L_0x1253b0920, L_0x1253b0ce0, C4<1>, C4<1>;
L_0x1253b0700 .functor AND 1, L_0x1253b0920, L_0x1253b0f40, C4<1>, C4<1>;
L_0x1253b1220 .functor OR 1, L_0x1253b1910, L_0x1253b1300, C4<0>, C4<0>;
L_0x1253b03a0 .functor OR 1, L_0x1253b1220, L_0x1253b1770, C4<0>, C4<0>;
L_0x1253b1c00 .functor BUFZ 1, L_0x1253b0920, C4<0>, C4<0>, C4<0>;
L_0x1253b2ab0 .functor OR 1, L_0x1253b1810, L_0x1253b0e30, C4<0>, C4<0>;
L_0x1253b2c00 .functor OR 1, L_0x1253b2b20, L_0x1253b0700, C4<0>, C4<0>;
v0x12539a0e0_0 .net "D_addi", 0 0, L_0x1253b1cf0;  alias, 1 drivers
v0x12539a190_0 .net "D_alu_op", 3 0, L_0x1253b3cb0;  alias, 1 drivers
v0x12539a250_0 .net "D_brn", 0 0, L_0x1253b1c00;  alias, 1 drivers
v0x12539a320_0 .net "D_byt", 0 0, L_0x1253b1650;  alias, 1 drivers
v0x12539a3d0_0 .net "D_imd", 10 0, L_0x1253b0780;  alias, 1 drivers
v0x12539a4a0_0 .net "D_inst", 31 0, v0x1253a0490_0;  alias, 1 drivers
v0x12539a530_0 .net "D_ld", 0 0, L_0x1253b1300;  alias, 1 drivers
v0x12539a5c0_0 .net "D_mul", 0 0, L_0x1253b1770;  alias, 1 drivers
v0x12539a670_0 .net "D_opc", 5 0, L_0x1253b02c0;  alias, 1 drivers
v0x12539a780_0 .net "D_ra", 4 0, L_0x1253b0420;  alias, 1 drivers
v0x12539a840_0 .net "D_rb", 4 0, L_0x1253b0540;  alias, 1 drivers
v0x12539a8d0_0 .net "D_rd", 4 0, L_0x1253b0660;  alias, 1 drivers
v0x12539a9a0_0 .net "D_str", 0 0, L_0x1253b1530;  alias, 1 drivers
v0x12539aa30_0 .net "D_we", 0 0, L_0x1253b03a0;  alias, 1 drivers
L_0x128078250 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x12539aac0_0 .net/2u *"_ivl_10", 5 0, L_0x128078250;  1 drivers
L_0x1280787f0 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x12539ab50_0 .net/2u *"_ivl_100", 5 0, L_0x1280787f0;  1 drivers
v0x12539ac00_0 .net *"_ivl_102", 0 0, L_0x1253b23a0;  1 drivers
L_0x128078838 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x12539ada0_0 .net/2u *"_ivl_104", 3 0, L_0x128078838;  1 drivers
L_0x128078880 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0x12539ae50_0 .net/2u *"_ivl_106", 5 0, L_0x128078880;  1 drivers
v0x12539af00_0 .net *"_ivl_108", 0 0, L_0x1253b2440;  1 drivers
L_0x1280788c8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x12539afa0_0 .net/2u *"_ivl_110", 3 0, L_0x1280788c8;  1 drivers
L_0x128078910 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v0x12539b050_0 .net/2u *"_ivl_112", 5 0, L_0x128078910;  1 drivers
v0x12539b100_0 .net *"_ivl_114", 0 0, L_0x1253b2300;  1 drivers
L_0x128078958 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x12539b1a0_0 .net/2u *"_ivl_116", 3 0, L_0x128078958;  1 drivers
L_0x1280789a0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x12539b250_0 .net/2u *"_ivl_118", 3 0, L_0x1280789a0;  1 drivers
L_0x1280789e8 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x12539b300_0 .net/2u *"_ivl_120", 5 0, L_0x1280789e8;  1 drivers
v0x12539b3b0_0 .net *"_ivl_122", 0 0, L_0x1253b1810;  1 drivers
v0x12539b450_0 .net *"_ivl_125", 0 0, L_0x1253b2ab0;  1 drivers
L_0x128078a30 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x12539b4f0_0 .net/2u *"_ivl_126", 3 0, L_0x128078a30;  1 drivers
L_0x128078a78 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x12539b5a0_0 .net/2u *"_ivl_128", 5 0, L_0x128078a78;  1 drivers
v0x12539b650_0 .net *"_ivl_130", 0 0, L_0x1253b2b20;  1 drivers
v0x12539b6f0_0 .net *"_ivl_133", 0 0, L_0x1253b2c00;  1 drivers
L_0x128078ac0 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x12539b790_0 .net/2u *"_ivl_134", 3 0, L_0x128078ac0;  1 drivers
L_0x128078b08 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x12539acb0_0 .net/2u *"_ivl_136", 3 0, L_0x128078b08;  1 drivers
L_0x128078b50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12539ba20_0 .net/2u *"_ivl_138", 3 0, L_0x128078b50;  1 drivers
L_0x128078298 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12539bab0_0 .net/2u *"_ivl_14", 4 0, L_0x128078298;  1 drivers
v0x12539bb50_0 .net *"_ivl_140", 3 0, L_0x1253b2d40;  1 drivers
v0x12539bc00_0 .net *"_ivl_142", 3 0, L_0x1253b2ed0;  1 drivers
v0x12539bcb0_0 .net *"_ivl_144", 3 0, L_0x1253b2ff0;  1 drivers
v0x12539bd60_0 .net *"_ivl_146", 3 0, L_0x1253b3190;  1 drivers
v0x12539be10_0 .net *"_ivl_148", 3 0, L_0x1253b3270;  1 drivers
v0x12539bec0_0 .net *"_ivl_150", 3 0, L_0x1253b3420;  1 drivers
v0x12539bf70_0 .net *"_ivl_152", 3 0, L_0x1253b3540;  1 drivers
v0x12539c020_0 .net *"_ivl_154", 3 0, L_0x1253b3700;  1 drivers
v0x12539c0d0_0 .net *"_ivl_156", 3 0, L_0x1253b3820;  1 drivers
v0x12539c180_0 .net *"_ivl_158", 3 0, L_0x1253b39f0;  1 drivers
v0x12539c230_0 .net *"_ivl_16", 0 0, L_0x1253b09c0;  1 drivers
v0x12539c2d0_0 .net *"_ivl_160", 3 0, L_0x1253b3ad0;  1 drivers
L_0x1280782e0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x12539c380_0 .net/2u *"_ivl_20", 4 0, L_0x1280782e0;  1 drivers
v0x12539c430_0 .net *"_ivl_22", 0 0, L_0x1253b0b50;  1 drivers
L_0x128078328 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x12539c4d0_0 .net/2u *"_ivl_26", 4 0, L_0x128078328;  1 drivers
v0x12539c580_0 .net *"_ivl_28", 0 0, L_0x1253b0ce0;  1 drivers
L_0x128078370 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x12539c620_0 .net/2u *"_ivl_32", 4 0, L_0x128078370;  1 drivers
v0x12539c6d0_0 .net *"_ivl_34", 0 0, L_0x1253b0f40;  1 drivers
v0x12539c770_0 .net *"_ivl_39", 4 0, L_0x1253b1180;  1 drivers
L_0x1280783b8 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v0x12539c820_0 .net/2u *"_ivl_40", 4 0, L_0x1280783b8;  1 drivers
v0x12539c8d0_0 .net *"_ivl_45", 4 0, L_0x1253b1420;  1 drivers
L_0x128078400 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x12539c980_0 .net/2u *"_ivl_46", 4 0, L_0x128078400;  1 drivers
L_0x128078448 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x12539ca30_0 .net/2u *"_ivl_52", 5 0, L_0x128078448;  1 drivers
L_0x128078490 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x12539cae0_0 .net/2u *"_ivl_56", 5 0, L_0x128078490;  1 drivers
v0x12539cb90_0 .net *"_ivl_58", 0 0, L_0x1253b1910;  1 drivers
v0x12539cc30_0 .net *"_ivl_61", 0 0, L_0x1253b1220;  1 drivers
L_0x1280784d8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x12539ccd0_0 .net/2u *"_ivl_66", 5 0, L_0x1280784d8;  1 drivers
L_0x128078520 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x12539cd80_0 .net/2u *"_ivl_70", 5 0, L_0x128078520;  1 drivers
v0x12539ce30_0 .net *"_ivl_72", 0 0, L_0x1253b1d90;  1 drivers
L_0x128078568 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12539b830_0 .net/2u *"_ivl_74", 3 0, L_0x128078568;  1 drivers
L_0x1280785b0 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x12539b8e0_0 .net/2u *"_ivl_76", 5 0, L_0x1280785b0;  1 drivers
v0x12539b990_0 .net *"_ivl_78", 0 0, L_0x1253b1ed0;  1 drivers
L_0x1280785f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x12539ced0_0 .net/2u *"_ivl_80", 3 0, L_0x1280785f8;  1 drivers
L_0x128078640 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x12539cf80_0 .net/2u *"_ivl_82", 5 0, L_0x128078640;  1 drivers
v0x12539d030_0 .net *"_ivl_84", 0 0, L_0x1253b1f90;  1 drivers
L_0x128078688 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x12539d0d0_0 .net/2u *"_ivl_86", 3 0, L_0x128078688;  1 drivers
L_0x1280786d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x12539d180_0 .net/2u *"_ivl_88", 5 0, L_0x1280786d0;  1 drivers
v0x12539d230_0 .net *"_ivl_90", 0 0, L_0x1253b2140;  1 drivers
L_0x128078718 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x12539d2d0_0 .net/2u *"_ivl_92", 3 0, L_0x128078718;  1 drivers
L_0x128078760 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x12539d380_0 .net/2u *"_ivl_94", 5 0, L_0x128078760;  1 drivers
v0x12539d430_0 .net *"_ivl_96", 0 0, L_0x1253b21e0;  1 drivers
L_0x1280787a8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x12539d4d0_0 .net/2u *"_ivl_98", 3 0, L_0x1280787a8;  1 drivers
v0x12539d580_0 .net "clk", 0 0, v0x1253adfa0_0;  alias, 1 drivers
v0x12539d610_0 .net "is_beq", 0 0, L_0x1253b0c30;  1 drivers
v0x12539d6b0_0 .net "is_bgt", 0 0, L_0x1253b0700;  1 drivers
v0x12539d750_0 .net "is_blt", 0 0, L_0x1253b0e30;  1 drivers
v0x12539d7f0_0 .net "is_ctrl", 0 0, L_0x1253b0920;  1 drivers
v0x12539d890_0 .net "is_jmp", 0 0, L_0x1253b0a60;  1 drivers
L_0x1253b02c0 .part v0x1253a0490_0, 26, 6;
L_0x1253b0420 .part v0x1253a0490_0, 21, 5;
L_0x1253b0540 .part v0x1253a0490_0, 16, 5;
L_0x1253b0660 .part v0x1253a0490_0, 11, 5;
L_0x1253b0780 .part v0x1253a0490_0, 0, 11;
L_0x1253b0920 .cmp/eq 6, L_0x1253b02c0, L_0x128078250;
L_0x1253b09c0 .cmp/eq 5, L_0x1253b0660, L_0x128078298;
L_0x1253b0b50 .cmp/eq 5, L_0x1253b0660, L_0x1280782e0;
L_0x1253b0ce0 .cmp/eq 5, L_0x1253b0660, L_0x128078328;
L_0x1253b0f40 .cmp/eq 5, L_0x1253b0660, L_0x128078370;
L_0x1253b1180 .part L_0x1253b02c0, 0, 5;
L_0x1253b1300 .cmp/eq 5, L_0x1253b1180, L_0x1280783b8;
L_0x1253b1420 .part L_0x1253b02c0, 0, 5;
L_0x1253b1530 .cmp/eq 5, L_0x1253b1420, L_0x128078400;
L_0x1253b1650 .part L_0x1253b02c0, 5, 1;
L_0x1253b1770 .cmp/eq 6, L_0x1253b02c0, L_0x128078448;
L_0x1253b1910 .cmp/ge 6, L_0x128078490, L_0x1253b02c0;
L_0x1253b1cf0 .cmp/eq 6, L_0x1253b02c0, L_0x1280784d8;
L_0x1253b1d90 .cmp/eq 6, L_0x1253b02c0, L_0x128078520;
L_0x1253b1ed0 .cmp/eq 6, L_0x1253b02c0, L_0x1280785b0;
L_0x1253b1f90 .cmp/eq 6, L_0x1253b02c0, L_0x128078640;
L_0x1253b2140 .cmp/eq 6, L_0x1253b02c0, L_0x1280786d0;
L_0x1253b21e0 .cmp/eq 6, L_0x1253b02c0, L_0x128078760;
L_0x1253b23a0 .cmp/eq 6, L_0x1253b02c0, L_0x1280787f0;
L_0x1253b2440 .cmp/eq 6, L_0x1253b02c0, L_0x128078880;
L_0x1253b2300 .cmp/eq 6, L_0x1253b02c0, L_0x128078910;
L_0x1253b1810 .cmp/eq 6, L_0x1253b02c0, L_0x1280789e8;
L_0x1253b2b20 .cmp/eq 6, L_0x1253b02c0, L_0x128078a78;
L_0x1253b2d40 .functor MUXZ 4, L_0x128078b50, L_0x128078b08, L_0x1253b1770, C4<>;
L_0x1253b2ed0 .functor MUXZ 4, L_0x1253b2d40, L_0x128078ac0, L_0x1253b2c00, C4<>;
L_0x1253b2ff0 .functor MUXZ 4, L_0x1253b2ed0, L_0x128078a30, L_0x1253b2ab0, C4<>;
L_0x1253b3190 .functor MUXZ 4, L_0x1253b2ff0, L_0x1280789a0, L_0x1253b0c30, C4<>;
L_0x1253b3270 .functor MUXZ 4, L_0x1253b3190, L_0x128078958, L_0x1253b2300, C4<>;
L_0x1253b3420 .functor MUXZ 4, L_0x1253b3270, L_0x1280788c8, L_0x1253b2440, C4<>;
L_0x1253b3540 .functor MUXZ 4, L_0x1253b3420, L_0x128078838, L_0x1253b23a0, C4<>;
L_0x1253b3700 .functor MUXZ 4, L_0x1253b3540, L_0x1280787a8, L_0x1253b21e0, C4<>;
L_0x1253b3820 .functor MUXZ 4, L_0x1253b3700, L_0x128078718, L_0x1253b2140, C4<>;
L_0x1253b39f0 .functor MUXZ 4, L_0x1253b3820, L_0x128078688, L_0x1253b1f90, C4<>;
L_0x1253b3ad0 .functor MUXZ 4, L_0x1253b39f0, L_0x1280785f8, L_0x1253b1ed0, C4<>;
L_0x1253b3cb0 .functor MUXZ 4, L_0x1253b3ad0, L_0x128078568, L_0x1253b1d90, C4<>;
S_0x12539daa0 .scope module, "u_ex_to_mem_reg" "ex_to_mem_reg" 3 414, 10 1 0, S_0x12535c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_alu_out";
    .port_info 3 /INPUT 1 "EX_taken";
    .port_info 4 /INPUT 32 "EX_b2";
    .port_info 5 /INPUT 32 "EX_a2";
    .port_info 6 /INPUT 5 "EX_rd";
    .port_info 7 /INPUT 1 "EX_we";
    .port_info 8 /INPUT 1 "EX_ld";
    .port_info 9 /INPUT 1 "EX_str";
    .port_info 10 /INPUT 1 "EX_byt";
    .port_info 11 /INPUT 1 "MEM_stall";
    .port_info 12 /OUTPUT 32 "MEM_alu_out";
    .port_info 13 /OUTPUT 1 "MEM_taken";
    .port_info 14 /OUTPUT 32 "MEM_b2";
    .port_info 15 /OUTPUT 32 "MEM_a2";
    .port_info 16 /OUTPUT 5 "MEM_rd";
    .port_info 17 /OUTPUT 1 "MEM_we";
    .port_info 18 /OUTPUT 1 "MEM_ld";
    .port_info 19 /OUTPUT 1 "MEM_str";
    .port_info 20 /OUTPUT 1 "MEM_byt";
P_0x125396a70 .param/l "XLEN" 0 10 2, +C4<00000000000000000000000000100000>;
L_0x1253b7b30 .functor BUFZ 1, v0x12539f1c0_0, C4<0>, C4<0>, C4<0>;
L_0x1253b7ba0 .functor BUFZ 32, v0x12539eef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1253b7c10 .functor BUFZ 32, v0x12539edd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1253b7f50 .functor BUFZ 1, v0x12539ef80_0, C4<0>, C4<0>, C4<0>;
v0x12539df70_0 .net "EX_a2", 31 0, L_0x1253b72a0;  alias, 1 drivers
v0x12539e060_0 .net "EX_alu_out", 31 0, v0x125392250_0;  alias, 1 drivers
v0x12539e0f0_0 .net "EX_b2", 31 0, L_0x1253b7400;  alias, 1 drivers
v0x12539e180_0 .net "EX_byt", 0 0, L_0x1253b7810;  alias, 1 drivers
v0x12539e210_0 .net "EX_ld", 0 0, v0x125397170_0;  alias, 1 drivers
v0x12539e320_0 .net "EX_rd", 4 0, v0x1253972b0_0;  alias, 1 drivers
v0x12539e3f0_0 .net "EX_str", 0 0, L_0x1253b77a0;  alias, 1 drivers
v0x12539e480_0 .net "EX_taken", 0 0, v0x125392560_0;  alias, 1 drivers
v0x12539e550_0 .net "EX_we", 0 0, v0x125397400_0;  alias, 1 drivers
v0x12539e660_0 .net "MEM_a2", 31 0, L_0x1253b7c10;  alias, 1 drivers
v0x12539e6f0_0 .net "MEM_alu_out", 31 0, v0x12539ee60_0;  alias, 1 drivers
v0x12539e780_0 .net "MEM_b2", 31 0, L_0x1253b7ba0;  alias, 1 drivers
v0x12539e810_0 .net "MEM_byt", 0 0, L_0x1253b7f50;  alias, 1 drivers
v0x12539e8a0_0 .net "MEM_ld", 0 0, v0x12539f010_0;  alias, 1 drivers
v0x12539e930_0 .net "MEM_rd", 4 0, v0x12539f0a0_0;  alias, 1 drivers
v0x12539e9e0_0 .net "MEM_stall", 0 0, v0x125398720_0;  alias, 1 drivers
v0x12539ea70_0 .net "MEM_str", 0 0, v0x12539f130_0;  alias, 1 drivers
v0x12539ec20_0 .net "MEM_taken", 0 0, L_0x1253b7b30;  alias, 1 drivers
v0x12539ecb0_0 .net "MEM_we", 0 0, v0x12539f260_0;  alias, 1 drivers
v0x12539ed40_0 .net "clk", 0 0, v0x1253adfa0_0;  alias, 1 drivers
v0x12539edd0_0 .var "mem_a2_r", 31 0;
v0x12539ee60_0 .var "mem_alu_out_r", 31 0;
v0x12539eef0_0 .var "mem_b2_r", 31 0;
v0x12539ef80_0 .var "mem_byt_r", 0 0;
v0x12539f010_0 .var "mem_ld_r", 0 0;
v0x12539f0a0_0 .var "mem_rd_r", 4 0;
v0x12539f130_0 .var "mem_str_r", 0 0;
v0x12539f1c0_0 .var "mem_taken_r", 0 0;
v0x12539f260_0 .var "mem_we_r", 0 0;
v0x12539f300_0 .net "rst", 0 0, v0x1253ae1e0_0;  alias, 1 drivers
S_0x12539f610 .scope module, "u_f2d" "f_to_d_reg" 3 223, 11 1 0, S_0x12535c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "F_pc";
    .port_info 3 /INPUT 32 "F_inst";
    .port_info 4 /INPUT 1 "F_BP_taken";
    .port_info 5 /INPUT 1 "stall_D";
    .port_info 6 /INPUT 1 "MEM_stall";
    .port_info 7 /INPUT 1 "EX_taken";
    .port_info 8 /INPUT 32 "F_BP_target_pc";
    .port_info 9 /OUTPUT 32 "D_pc";
    .port_info 10 /OUTPUT 32 "D_inst";
    .port_info 11 /OUTPUT 1 "D_BP_taken";
    .port_info 12 /OUTPUT 32 "D_BP_target_pc";
P_0x12539f7d0 .param/l "NOP" 1 11 29, C4<00100000000000000000000000000000>;
P_0x12539f810 .param/l "PC_BITS" 0 11 3, +C4<00000000000000000000000000010100>;
P_0x12539f850 .param/l "VPC_BITS" 0 11 4, +C4<00000000000000000000000000100000>;
P_0x12539f890 .param/l "XLEN" 0 11 2, +C4<00000000000000000000000000100000>;
L_0x1253b01a0 .functor BUFZ 1, v0x1253a0370_0, C4<0>, C4<0>, C4<0>;
L_0x1253b0230 .functor BUFZ 32, v0x1253a0400_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12539fba0_0 .net "D_BP_taken", 0 0, L_0x1253b01a0;  alias, 1 drivers
v0x12539fc50_0 .net "D_BP_target_pc", 31 0, L_0x1253b0230;  alias, 1 drivers
v0x12539fce0_0 .net "D_inst", 31 0, v0x1253a0490_0;  alias, 1 drivers
v0x12539fd70_0 .net "D_pc", 31 0, v0x1253a0520_0;  alias, 1 drivers
v0x12539fe00_0 .net "EX_taken", 0 0, v0x125392560_0;  alias, 1 drivers
v0x12539fed0_0 .net "F_BP_taken", 0 0, L_0x1253aec30;  alias, 1 drivers
v0x12539ff60_0 .net "F_BP_target_pc", 31 0, L_0x1253aefa0;  alias, 1 drivers
v0x12539fff0_0 .net "F_inst", 31 0, v0x1253a0e50_0;  alias, 1 drivers
v0x1253a0090_0 .net "F_pc", 31 0, v0x1253a53c0_0;  alias, 1 drivers
v0x1253a01d0_0 .net "MEM_stall", 0 0, v0x125398720_0;  alias, 1 drivers
v0x1253a02e0_0 .net "clk", 0 0, v0x1253adfa0_0;  alias, 1 drivers
v0x1253a0370_0 .var "d_bp_taken", 0 0;
v0x1253a0400_0 .var "d_bp_target_pc", 31 0;
v0x1253a0490_0 .var "d_inst", 31 0;
v0x1253a0520_0 .var "d_pc", 31 0;
v0x1253a05d0_0 .net "rst", 0 0, v0x1253ae1e0_0;  alias, 1 drivers
v0x1253a0660_0 .net "stall_D", 0 0, L_0x1253b4c10;  alias, 1 drivers
S_0x1253a08b0 .scope module, "u_icache" "icache" 3 200, 12 1 0, S_0x12535c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 20 "F_pc";
    .port_info 3 /INPUT 128 "F_mem_inst";
    .port_info 4 /INPUT 1 "F_mem_valid";
    .port_info 5 /OUTPUT 1 "Ic_mem_req";
    .port_info 6 /OUTPUT 16 "Ic_mem_addr";
    .port_info 7 /OUTPUT 32 "F_inst";
    .port_info 8 /OUTPUT 1 "F_stall";
P_0x1253a0af0 .param/l "LINE_BITS" 0 12 3, +C4<00000000000000000000000000010000>;
P_0x1253a0b30 .param/l "PC_BITS" 0 12 2, +C4<00000000000000000000000000010100>;
v0x1253a0e50_0 .var "F_inst", 31 0;
v0x1253a0f20_0 .net "F_mem_inst", 127 0, v0x1253a9a10_0;  alias, 1 drivers
v0x1253a0fb0_0 .net "F_mem_valid", 0 0, v0x1253a9ac0_0;  alias, 1 drivers
v0x1253a1040_0 .net "F_pc", 19 0, L_0x1253b8550;  alias, 1 drivers
v0x1253a10d0_0 .var "F_stall", 0 0;
v0x1253a11a0_0 .var "Ic_mem_addr", 15 0;
v0x1253a1230_0 .var "Ic_mem_req", 0 0;
v0x1253a12c0_0 .net "clk", 0 0, v0x1253adfa0_0;  alias, 1 drivers
v0x1253a1350 .array "data", 15 0, 31 0;
v0x1253a15e0_0 .var "fifo_ptr", 1 0;
v0x1253a1690_0 .var "hit", 0 0;
v0x1253a1730_0 .var "hit_idx", 1 0;
v0x1253a17e0_0 .var/i "i", 31 0;
v0x1253a1890_0 .var "miss_line", 15 0;
v0x1253a1940_0 .net "pc_line", 15 0, L_0x1253afee0;  1 drivers
v0x1253a19f0_0 .net "pc_word", 1 0, L_0x1253aff80;  1 drivers
v0x1253a1aa0_0 .net "rst", 0 0, v0x1253ae1e0_0;  alias, 1 drivers
v0x1253a1c30 .array "tag", 3 0, 15 0;
v0x1253a1cf0 .array "valid", 3 0, 0 0;
v0x1253a1cf0_0 .array/port v0x1253a1cf0, 0;
v0x1253a1cf0_1 .array/port v0x1253a1cf0, 1;
E_0x1253a0d20/0 .event anyedge, v0x1253a1940_0, v0x1253a0fb0_0, v0x1253a1cf0_0, v0x1253a1cf0_1;
v0x1253a1cf0_2 .array/port v0x1253a1cf0, 2;
v0x1253a1cf0_3 .array/port v0x1253a1cf0, 3;
v0x1253a1c30_0 .array/port v0x1253a1c30, 0;
v0x1253a1c30_1 .array/port v0x1253a1c30, 1;
E_0x1253a0d20/1 .event anyedge, v0x1253a1cf0_2, v0x1253a1cf0_3, v0x1253a1c30_0, v0x1253a1c30_1;
v0x1253a1c30_2 .array/port v0x1253a1c30, 2;
v0x1253a1c30_3 .array/port v0x1253a1c30, 3;
E_0x1253a0d20/2 .event anyedge, v0x1253a1c30_2, v0x1253a1c30_3, v0x1253a1690_0, v0x1253a1730_0;
v0x1253a1350_0 .array/port v0x1253a1350, 0;
v0x1253a1350_1 .array/port v0x1253a1350, 1;
v0x1253a1350_2 .array/port v0x1253a1350, 2;
E_0x1253a0d20/3 .event anyedge, v0x1253a19f0_0, v0x1253a1350_0, v0x1253a1350_1, v0x1253a1350_2;
v0x1253a1350_3 .array/port v0x1253a1350, 3;
v0x1253a1350_4 .array/port v0x1253a1350, 4;
v0x1253a1350_5 .array/port v0x1253a1350, 5;
v0x1253a1350_6 .array/port v0x1253a1350, 6;
E_0x1253a0d20/4 .event anyedge, v0x1253a1350_3, v0x1253a1350_4, v0x1253a1350_5, v0x1253a1350_6;
v0x1253a1350_7 .array/port v0x1253a1350, 7;
v0x1253a1350_8 .array/port v0x1253a1350, 8;
v0x1253a1350_9 .array/port v0x1253a1350, 9;
v0x1253a1350_10 .array/port v0x1253a1350, 10;
E_0x1253a0d20/5 .event anyedge, v0x1253a1350_7, v0x1253a1350_8, v0x1253a1350_9, v0x1253a1350_10;
v0x1253a1350_11 .array/port v0x1253a1350, 11;
v0x1253a1350_12 .array/port v0x1253a1350, 12;
v0x1253a1350_13 .array/port v0x1253a1350, 13;
v0x1253a1350_14 .array/port v0x1253a1350, 14;
E_0x1253a0d20/6 .event anyedge, v0x1253a1350_11, v0x1253a1350_12, v0x1253a1350_13, v0x1253a1350_14;
v0x1253a1350_15 .array/port v0x1253a1350, 15;
E_0x1253a0d20/7 .event anyedge, v0x1253a1350_15;
E_0x1253a0d20 .event/or E_0x1253a0d20/0, E_0x1253a0d20/1, E_0x1253a0d20/2, E_0x1253a0d20/3, E_0x1253a0d20/4, E_0x1253a0d20/5, E_0x1253a0d20/6, E_0x1253a0d20/7;
L_0x1253afee0 .part L_0x1253b8550, 4, 16;
L_0x1253aff80 .part L_0x1253b8550, 2, 2;
S_0x1253a1ec0 .scope module, "u_itlb" "itlb" 3 168, 13 1 0, S_0x12535c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "va_in";
    .port_info 3 /INPUT 1 "F_admin";
    .port_info 4 /INPUT 1 "F_ptw_valid";
    .port_info 5 /INPUT 8 "F_ptw_pa";
    .port_info 6 /OUTPUT 20 "F_pc";
    .port_info 7 /OUTPUT 1 "Itlb_stall";
    .port_info 8 /OUTPUT 1 "Itlb_pa_request";
    .port_info 9 /OUTPUT 20 "Itlb_va";
P_0x1253a2030 .param/l "NUM_ENTRIES" 0 13 7, +C4<00000000000000000000000000010000>;
P_0x1253a2070 .param/l "PAGE_OFFSET_WIDTH" 0 13 4, +C4<00000000000000000000000000001100>;
P_0x1253a20b0 .param/l "PC_BITS" 0 13 3, +C4<00000000000000000000000000010100>;
P_0x1253a20f0 .param/l "PPN_WIDTH" 0 13 6, +C4<000000000000000000000000000001000>;
P_0x1253a2130 .param/l "VA_WIDTH" 0 13 2, +C4<00000000000000000000000000100000>;
P_0x1253a2170 .param/l "VPN_WIDTH" 0 13 5, +C4<000000000000000000000000000010100>;
L_0x1253af8a0 .functor AND 1, L_0x1253af6e0, L_0x1253af7c0, C4<1>, C4<1>;
L_0x1253afbe0 .functor AND 1, L_0x1253af9d0, L_0x1253afb40, C4<1>, C4<1>;
L_0x1253afd90 .functor AND 1, L_0x1253afbe0, L_0x1253afc90, C4<1>, C4<1>;
L_0x1253b8550 .functor BUFT 20, L_0x1253af5c0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x1253a2450_0 .net "F_admin", 0 0, L_0x128078010;  alias, 1 drivers
v0x1253a2740_0 .net "F_pc", 19 0, L_0x1253b8550;  alias, 1 drivers
v0x1253a27d0_0 .net "F_ptw_pa", 7 0, v0x1253a5bd0_0;  alias, 1 drivers
v0x1253a2880_0 .net "F_ptw_valid", 0 0, v0x1253a5ca0_0;  alias, 1 drivers
v0x1253a2910_0 .net "Itlb_pa_request", 0 0, L_0x1253afd90;  alias, 1 drivers
v0x1253a29f0_0 .net "Itlb_stall", 0 0, L_0x1253af8a0;  alias, 1 drivers
v0x1253a2a80_0 .net "Itlb_va", 19 0, L_0x1253afe40;  alias, 1 drivers
v0x1253a2b20_0 .net *"_ivl_10", 19 0, L_0x1253af520;  1 drivers
L_0x128078208 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1253a2bd0_0 .net/2u *"_ivl_12", 19 0, L_0x128078208;  1 drivers
v0x1253a2d00_0 .net *"_ivl_14", 19 0, L_0x1253af5c0;  1 drivers
v0x1253a2db0_0 .net *"_ivl_19", 0 0, L_0x1253af6e0;  1 drivers
v0x1253a2e50_0 .net *"_ivl_21", 0 0, L_0x1253af7c0;  1 drivers
v0x1253a2ef0_0 .net *"_ivl_25", 0 0, L_0x1253af9d0;  1 drivers
v0x1253a2f90_0 .net *"_ivl_27", 0 0, L_0x1253afb40;  1 drivers
v0x1253a3030_0 .net *"_ivl_29", 0 0, L_0x1253afbe0;  1 drivers
v0x1253a30d0_0 .net *"_ivl_3", 7 0, L_0x1253af1c0;  1 drivers
v0x1253a3180_0 .net *"_ivl_31", 0 0, L_0x1253afc90;  1 drivers
v0x1253a3310_0 .net *"_ivl_4", 19 0, L_0x1253af260;  1 drivers
L_0x1280781c0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x1253a33a0_0 .net *"_ivl_7", 11 0, L_0x1280781c0;  1 drivers
v0x1253a3440_0 .net *"_ivl_9", 11 0, L_0x1253af380;  1 drivers
v0x1253a34f0_0 .net "clk", 0 0, v0x1253adfa0_0;  alias, 1 drivers
v0x1253a3680_0 .var "fifo_ptr", 3 0;
v0x1253a3710_0 .var "hit", 0 0;
v0x1253a37a0_0 .var "hit_ppn", 7 0;
v0x1253a3830_0 .var/i "i", 31 0;
v0x1253a38c0_0 .var "miss_vpn", 19 0;
v0x1253a3960 .array "ppn_buf", 15 0, 7 0;
v0x1253a3b00_0 .net "rst", 0 0, v0x1253ae1e0_0;  alias, 1 drivers
v0x1253a3b90_0 .net "va_in", 31 0, v0x1253a53c0_0;  alias, 1 drivers
v0x1253a3c70_0 .net "va_vpn", 19 0, L_0x1253af120;  1 drivers
v0x1253a3d20_0 .var "valid", 15 0;
v0x1253a3dd0 .array "vpn_buf", 15 0, 19 0;
E_0x1253a25d0/0 .event anyedge, v0x1253a2450_0, v0x1253a2880_0, v0x1253a3710_0, v0x1253a3d20_0;
v0x1253a3dd0_0 .array/port v0x1253a3dd0, 0;
v0x1253a3dd0_1 .array/port v0x1253a3dd0, 1;
v0x1253a3dd0_2 .array/port v0x1253a3dd0, 2;
v0x1253a3dd0_3 .array/port v0x1253a3dd0, 3;
E_0x1253a25d0/1 .event anyedge, v0x1253a3dd0_0, v0x1253a3dd0_1, v0x1253a3dd0_2, v0x1253a3dd0_3;
v0x1253a3dd0_4 .array/port v0x1253a3dd0, 4;
v0x1253a3dd0_5 .array/port v0x1253a3dd0, 5;
v0x1253a3dd0_6 .array/port v0x1253a3dd0, 6;
v0x1253a3dd0_7 .array/port v0x1253a3dd0, 7;
E_0x1253a25d0/2 .event anyedge, v0x1253a3dd0_4, v0x1253a3dd0_5, v0x1253a3dd0_6, v0x1253a3dd0_7;
v0x1253a3dd0_8 .array/port v0x1253a3dd0, 8;
v0x1253a3dd0_9 .array/port v0x1253a3dd0, 9;
v0x1253a3dd0_10 .array/port v0x1253a3dd0, 10;
v0x1253a3dd0_11 .array/port v0x1253a3dd0, 11;
E_0x1253a25d0/3 .event anyedge, v0x1253a3dd0_8, v0x1253a3dd0_9, v0x1253a3dd0_10, v0x1253a3dd0_11;
v0x1253a3dd0_12 .array/port v0x1253a3dd0, 12;
v0x1253a3dd0_13 .array/port v0x1253a3dd0, 13;
v0x1253a3dd0_14 .array/port v0x1253a3dd0, 14;
v0x1253a3dd0_15 .array/port v0x1253a3dd0, 15;
E_0x1253a25d0/4 .event anyedge, v0x1253a3dd0_12, v0x1253a3dd0_13, v0x1253a3dd0_14, v0x1253a3dd0_15;
v0x1253a3960_0 .array/port v0x1253a3960, 0;
v0x1253a3960_1 .array/port v0x1253a3960, 1;
v0x1253a3960_2 .array/port v0x1253a3960, 2;
E_0x1253a25d0/5 .event anyedge, v0x1253a3c70_0, v0x1253a3960_0, v0x1253a3960_1, v0x1253a3960_2;
v0x1253a3960_3 .array/port v0x1253a3960, 3;
v0x1253a3960_4 .array/port v0x1253a3960, 4;
v0x1253a3960_5 .array/port v0x1253a3960, 5;
v0x1253a3960_6 .array/port v0x1253a3960, 6;
E_0x1253a25d0/6 .event anyedge, v0x1253a3960_3, v0x1253a3960_4, v0x1253a3960_5, v0x1253a3960_6;
v0x1253a3960_7 .array/port v0x1253a3960, 7;
v0x1253a3960_8 .array/port v0x1253a3960, 8;
v0x1253a3960_9 .array/port v0x1253a3960, 9;
v0x1253a3960_10 .array/port v0x1253a3960, 10;
E_0x1253a25d0/7 .event anyedge, v0x1253a3960_7, v0x1253a3960_8, v0x1253a3960_9, v0x1253a3960_10;
v0x1253a3960_11 .array/port v0x1253a3960, 11;
v0x1253a3960_12 .array/port v0x1253a3960, 12;
v0x1253a3960_13 .array/port v0x1253a3960, 13;
v0x1253a3960_14 .array/port v0x1253a3960, 14;
E_0x1253a25d0/8 .event anyedge, v0x1253a3960_11, v0x1253a3960_12, v0x1253a3960_13, v0x1253a3960_14;
v0x1253a3960_15 .array/port v0x1253a3960, 15;
E_0x1253a25d0/9 .event anyedge, v0x1253a3960_15;
E_0x1253a25d0 .event/or E_0x1253a25d0/0, E_0x1253a25d0/1, E_0x1253a25d0/2, E_0x1253a25d0/3, E_0x1253a25d0/4, E_0x1253a25d0/5, E_0x1253a25d0/6, E_0x1253a25d0/7, E_0x1253a25d0/8, E_0x1253a25d0/9;
L_0x1253af120 .part v0x1253a53c0_0, 12, 20;
L_0x1253af1c0 .part v0x1253a53c0_0, 0, 8;
L_0x1253af260 .concat [ 8 12 0 0], L_0x1253af1c0, L_0x1280781c0;
L_0x1253af380 .part v0x1253a53c0_0, 0, 12;
L_0x1253af520 .concat [ 12 8 0 0], L_0x1253af380, v0x1253a37a0_0;
L_0x1253af5c0 .functor MUXZ 20, L_0x128078208, L_0x1253af520, v0x1253a3710_0, C4<>;
L_0x1253af6e0 .reduce/nor L_0x128078010;
L_0x1253af7c0 .reduce/nor v0x1253a3710_0;
L_0x1253af9d0 .reduce/nor L_0x128078010;
L_0x1253afb40 .reduce/nor v0x1253a3710_0;
L_0x1253afc90 .reduce/nor v0x1253a5ca0_0;
L_0x1253afe40 .part v0x1253a53c0_0, 0, 20;
S_0x1253a40e0 .scope module, "u_mem_to_wb_reg" "mem_to_wb_reg" 3 505, 14 1 0, S_0x12535c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "MEM_data_mem";
    .port_info 3 /INPUT 5 "MEM_rd";
    .port_info 4 /INPUT 1 "MEM_we";
    .port_info 5 /OUTPUT 32 "WB_data_mem";
    .port_info 6 /OUTPUT 5 "WB_rd";
    .port_info 7 /OUTPUT 1 "WB_we";
P_0x1253a4250 .param/l "XLEN" 0 14 2, +C4<00000000000000000000000000100000>;
v0x1253a4450_0 .net "MEM_data_mem", 31 0, v0x125398530_0;  alias, 1 drivers
v0x1253a4520_0 .net "MEM_rd", 4 0, v0x12539f0a0_0;  alias, 1 drivers
v0x1253a45b0_0 .net "MEM_we", 0 0, v0x12539f260_0;  alias, 1 drivers
v0x1253a4640_0 .net "WB_data_mem", 31 0, v0x1253a4a80_0;  alias, 1 drivers
v0x1253a46e0_0 .net "WB_rd", 4 0, v0x1253a4b10_0;  alias, 1 drivers
v0x1253a47b0_0 .net "WB_we", 0 0, v0x1253a4bb0_0;  alias, 1 drivers
v0x1253a4860_0 .net "clk", 0 0, v0x1253adfa0_0;  alias, 1 drivers
v0x1253a48f0_0 .net "rst", 0 0, v0x1253ae1e0_0;  alias, 1 drivers
v0x1253a4a80_0 .var "wb_data_mem_r", 31 0;
v0x1253a4b10_0 .var "wb_rd_r", 4 0;
v0x1253a4bb0_0 .var "wb_we_r", 0 0;
S_0x1253a4cd0 .scope module, "u_pc" "pc" 3 137, 15 4 0, S_0x12535c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "EX_taken";
    .port_info 3 /INPUT 32 "EX_alt_pc";
    .port_info 4 /INPUT 1 "stall_D";
    .port_info 5 /INPUT 32 "F_BP_target_pc";
    .port_info 6 /OUTPUT 32 "F_pc_va";
P_0x1253a4e90 .param/l "PCLEN" 0 15 5, +C4<00000000000000000000000000100000>;
P_0x1253a4ed0 .param/l "RESET_PC" 0 15 6, C4<00000000000000000000000000000000>;
v0x1253a5160_0 .net "EX_alt_pc", 31 0, v0x125392250_0;  alias, 1 drivers
v0x1253a5210_0 .net "EX_taken", 0 0, v0x125392560_0;  alias, 1 drivers
v0x1253a5330_0 .net "F_BP_target_pc", 31 0, L_0x1253aefa0;  alias, 1 drivers
v0x1253a53c0_0 .var "F_pc_va", 31 0;
v0x1253a5450_0 .net "clk", 0 0, v0x1253adfa0_0;  alias, 1 drivers
v0x1253a5520_0 .net "rst", 0 0, v0x1253ae1e0_0;  alias, 1 drivers
v0x1253a55b0_0 .net "stall_D", 0 0, L_0x1253b4c10;  alias, 1 drivers
E_0x1253a5100 .event posedge, v0x125391510_0, v0x125390f00_0;
S_0x1253a56b0 .scope module, "u_ptw" "ptw" 3 185, 16 10 0, S_0x12535c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Itlb_pa_request";
    .port_info 3 /INPUT 20 "Itlb_va";
    .port_info 4 /OUTPUT 1 "F_ptw_valid";
    .port_info 5 /OUTPUT 8 "F_ptw_pa";
P_0x1253a5870 .param/l "CNT_BITS" 1 16 33, +C4<00000000000000000000000000000010>;
P_0x1253a58b0 .param/l "PPN_WIDTH" 0 16 12, +C4<00000000000000000000000000001000>;
P_0x1253a58f0 .param/l "PTW_LATENCY" 0 16 13, +C4<00000000000000000000000000000011>;
P_0x1253a5930 .param/l "VA_WIDTH" 0 16 11, +C4<00000000000000000000000000010100>;
v0x1253a5bd0_0 .var "F_ptw_pa", 7 0;
v0x1253a5ca0_0 .var "F_ptw_valid", 0 0;
v0x1253a5d30_0 .net "Itlb_pa_request", 0 0, L_0x1253afd90;  alias, 1 drivers
v0x1253a5dc0_0 .net "Itlb_va", 19 0, L_0x1253afe40;  alias, 1 drivers
v0x1253a5e50_0 .var "busy", 0 0;
v0x1253a5f20_0 .net "clk", 0 0, v0x1253adfa0_0;  alias, 1 drivers
v0x1253a5fb0_0 .var "cnt", 1 0;
v0x1253a6040_0 .net "rst", 0 0, v0x1253ae1e0_0;  alias, 1 drivers
v0x1253a60d0_0 .var "va_latched", 19 0;
S_0x1253a6260 .scope module, "u_regfile" "regfile" 3 308, 17 1 0, S_0x12535c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "D_ra";
    .port_info 2 /INPUT 5 "D_rb";
    .port_info 3 /INPUT 11 "D_imd";
    .port_info 4 /INPUT 32 "D_pc";
    .port_info 5 /INPUT 1 "D_ld";
    .port_info 6 /INPUT 1 "D_str";
    .port_info 7 /INPUT 1 "D_brn";
    .port_info 8 /INPUT 1 "D_addi";
    .port_info 9 /INPUT 2 "EX_D_bp";
    .port_info 10 /INPUT 2 "MEM_D_bp";
    .port_info 11 /INPUT 2 "WB_D_bp";
    .port_info 12 /INPUT 32 "EX_alu_out";
    .port_info 13 /INPUT 32 "MEM_data_mem";
    .port_info 14 /INPUT 1 "WB_we";
    .port_info 15 /INPUT 5 "WB_rd";
    .port_info 16 /INPUT 32 "WB_data_mem";
    .port_info 17 /OUTPUT 32 "D_a";
    .port_info 18 /OUTPUT 32 "D_b";
    .port_info 19 /OUTPUT 32 "D_a2";
    .port_info 20 /OUTPUT 32 "D_b2";
P_0x1253a6420 .param/l "ADDR_SIZE" 0 17 4, +C4<00000000000000000000000000000101>;
P_0x1253a6460 .param/l "PC_BITS" 0 17 5, +C4<00000000000000000000000000010100>;
P_0x1253a64a0 .param/l "REG_NUM" 0 17 3, +C4<00000000000000000000000000100000>;
P_0x1253a64e0 .param/l "VPC_BITS" 0 17 6, +C4<00000000000000000000000000100000>;
P_0x1253a6520 .param/l "XLEN" 0 17 2, +C4<00000000000000000000000000100000>;
L_0x1253b55c0 .functor BUFZ 32, L_0x1253b5380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1253b58b0 .functor BUFZ 32, L_0x1253b5630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1253b66c0 .functor BUFZ 32, L_0x1253b5f10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1253a4f10 .functor BUFZ 32, L_0x1253b64a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1253b68e0 .functor OR 1, L_0x1253b1530, L_0x1253b1300, C4<0>, C4<0>;
L_0x1253b6950 .functor OR 1, L_0x1253b68e0, L_0x1253b1cf0, C4<0>, C4<0>;
L_0x1253b6a40 .functor OR 1, L_0x1253b6950, L_0x1253b1c00, C4<0>, C4<0>;
v0x1253a6a10_0 .net "D_a", 31 0, L_0x1253b67b0;  alias, 1 drivers
v0x1253a6ad0_0 .net "D_a2", 31 0, L_0x1253b66c0;  alias, 1 drivers
v0x1253a6b60_0 .net "D_addi", 0 0, L_0x1253b1cf0;  alias, 1 drivers
v0x1253a6bf0_0 .net "D_b", 31 0, L_0x1253b7180;  alias, 1 drivers
v0x1253a6c80_0 .net "D_b2", 31 0, L_0x1253a4f10;  alias, 1 drivers
v0x1253a6d50_0 .net "D_brn", 0 0, L_0x1253b1c00;  alias, 1 drivers
v0x1253a6e20_0 .net "D_imd", 10 0, L_0x1253b0780;  alias, 1 drivers
v0x1253a6eb0_0 .net "D_ld", 0 0, L_0x1253b1300;  alias, 1 drivers
v0x1253a6f80_0 .net "D_pc", 31 0, v0x1253a0520_0;  alias, 1 drivers
v0x1253a7090_0 .net "D_ra", 4 0, L_0x1253b0420;  alias, 1 drivers
v0x1253a7120_0 .net "D_rb", 4 0, L_0x1253b0540;  alias, 1 drivers
v0x1253a71f0_0 .net "D_str", 0 0, L_0x1253b1530;  alias, 1 drivers
v0x1253a72c0_0 .net "EX_D_bp", 1 0, L_0x1253b4f90;  alias, 1 drivers
v0x1253a7350_0 .net "EX_alu_out", 31 0, v0x125392250_0;  alias, 1 drivers
v0x1253a73e0_0 .net "MEM_D_bp", 1 0, L_0x1253b5110;  alias, 1 drivers
v0x1253a7470_0 .net "MEM_data_mem", 31 0, v0x125398530_0;  alias, 1 drivers
v0x1253a7540_0 .net "WB_D_bp", 1 0, L_0x1253b51f0;  alias, 1 drivers
v0x1253a76d0_0 .net "WB_data_mem", 31 0, v0x1253a4a80_0;  alias, 1 drivers
v0x1253a7760_0 .net "WB_rd", 4 0, v0x1253a4b10_0;  alias, 1 drivers
v0x1253a77f0_0 .net "WB_we", 0 0, v0x1253a4bb0_0;  alias, 1 drivers
v0x1253a78c0_0 .net *"_ivl_0", 31 0, L_0x1253b5380;  1 drivers
v0x1253a7950_0 .net *"_ivl_10", 6 0, L_0x1253b56d0;  1 drivers
L_0x128078c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1253a79e0_0 .net *"_ivl_13", 1 0, L_0x128078c70;  1 drivers
v0x1253a7a90_0 .net *"_ivl_17", 0 0, L_0x1253b5920;  1 drivers
v0x1253a7b40_0 .net *"_ivl_19", 0 0, L_0x1253b5a40;  1 drivers
v0x1253a7bf0_0 .net *"_ivl_2", 6 0, L_0x1253b5420;  1 drivers
v0x1253a7ca0_0 .net *"_ivl_21", 0 0, L_0x1253b5b60;  1 drivers
v0x1253a7d50_0 .net *"_ivl_22", 31 0, L_0x1253b5c80;  1 drivers
v0x1253a7e00_0 .net *"_ivl_24", 31 0, L_0x1253b5d60;  1 drivers
v0x1253a7eb0_0 .net *"_ivl_29", 0 0, L_0x1253b5fb0;  1 drivers
v0x1253a7f60_0 .net *"_ivl_31", 0 0, L_0x1253b60b0;  1 drivers
v0x1253a8010_0 .net *"_ivl_33", 0 0, L_0x1253b6150;  1 drivers
v0x1253a80c0_0 .net *"_ivl_34", 31 0, L_0x1253b6260;  1 drivers
v0x1253a75f0_0 .net *"_ivl_36", 31 0, L_0x1253b6380;  1 drivers
v0x1253a8350_0 .net *"_ivl_47", 0 0, L_0x1253b68e0;  1 drivers
v0x1253a83e0_0 .net *"_ivl_49", 0 0, L_0x1253b6950;  1 drivers
L_0x128078c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1253a8470_0 .net *"_ivl_5", 1 0, L_0x128078c28;  1 drivers
v0x1253a8510_0 .net *"_ivl_51", 0 0, L_0x1253b6a40;  1 drivers
v0x1253a85b0_0 .net *"_ivl_53", 0 0, L_0x1253b6af0;  1 drivers
v0x1253a8660_0 .net *"_ivl_54", 20 0, L_0x1253b6c10;  1 drivers
v0x1253a8710_0 .net *"_ivl_56", 31 0, L_0x1253b70e0;  1 drivers
v0x1253a87c0_0 .net *"_ivl_8", 31 0, L_0x1253b5630;  1 drivers
v0x1253a8870_0 .net "clk", 0 0, v0x1253adfa0_0;  alias, 1 drivers
v0x1253a8900_0 .var/i "i", 31 0;
v0x1253a89b0_0 .net "ra_fwd", 31 0, L_0x1253b5f10;  1 drivers
v0x1253a8a60_0 .net "ra_raw", 31 0, L_0x1253b55c0;  1 drivers
v0x1253a8b10_0 .net "rb_fwd", 31 0, L_0x1253b64a0;  1 drivers
v0x1253a8bc0_0 .net "rb_raw", 31 0, L_0x1253b58b0;  1 drivers
v0x1253a8c70 .array "regs", 31 0, 31 0;
L_0x1253b5380 .array/port v0x1253a8c70, L_0x1253b5420;
L_0x1253b5420 .concat [ 5 2 0 0], L_0x1253b0420, L_0x128078c28;
L_0x1253b5630 .array/port v0x1253a8c70, L_0x1253b56d0;
L_0x1253b56d0 .concat [ 5 2 0 0], L_0x1253b0540, L_0x128078c70;
L_0x1253b5920 .part L_0x1253b4f90, 1, 1;
L_0x1253b5a40 .part L_0x1253b5110, 1, 1;
L_0x1253b5b60 .part L_0x1253b51f0, 1, 1;
L_0x1253b5c80 .functor MUXZ 32, L_0x1253b55c0, v0x1253a4a80_0, L_0x1253b5b60, C4<>;
L_0x1253b5d60 .functor MUXZ 32, L_0x1253b5c80, v0x125398530_0, L_0x1253b5a40, C4<>;
L_0x1253b5f10 .functor MUXZ 32, L_0x1253b5d60, v0x125392250_0, L_0x1253b5920, C4<>;
L_0x1253b5fb0 .part L_0x1253b4f90, 0, 1;
L_0x1253b60b0 .part L_0x1253b5110, 0, 1;
L_0x1253b6150 .part L_0x1253b51f0, 0, 1;
L_0x1253b6260 .functor MUXZ 32, L_0x1253b58b0, v0x1253a4a80_0, L_0x1253b6150, C4<>;
L_0x1253b6380 .functor MUXZ 32, L_0x1253b6260, v0x125398530_0, L_0x1253b60b0, C4<>;
L_0x1253b64a0 .functor MUXZ 32, L_0x1253b6380, v0x125392250_0, L_0x1253b5fb0, C4<>;
L_0x1253b67b0 .functor MUXZ 32, L_0x1253b5f10, v0x1253a0520_0, L_0x1253b1c00, C4<>;
L_0x1253b6af0 .part L_0x1253b0780, 10, 1;
LS_0x1253b6c10_0_0 .concat [ 1 1 1 1], L_0x1253b6af0, L_0x1253b6af0, L_0x1253b6af0, L_0x1253b6af0;
LS_0x1253b6c10_0_4 .concat [ 1 1 1 1], L_0x1253b6af0, L_0x1253b6af0, L_0x1253b6af0, L_0x1253b6af0;
LS_0x1253b6c10_0_8 .concat [ 1 1 1 1], L_0x1253b6af0, L_0x1253b6af0, L_0x1253b6af0, L_0x1253b6af0;
LS_0x1253b6c10_0_12 .concat [ 1 1 1 1], L_0x1253b6af0, L_0x1253b6af0, L_0x1253b6af0, L_0x1253b6af0;
LS_0x1253b6c10_0_16 .concat [ 1 1 1 1], L_0x1253b6af0, L_0x1253b6af0, L_0x1253b6af0, L_0x1253b6af0;
LS_0x1253b6c10_0_20 .concat [ 1 0 0 0], L_0x1253b6af0;
LS_0x1253b6c10_1_0 .concat [ 4 4 4 4], LS_0x1253b6c10_0_0, LS_0x1253b6c10_0_4, LS_0x1253b6c10_0_8, LS_0x1253b6c10_0_12;
LS_0x1253b6c10_1_4 .concat [ 4 1 0 0], LS_0x1253b6c10_0_16, LS_0x1253b6c10_0_20;
L_0x1253b6c10 .concat [ 16 5 0 0], LS_0x1253b6c10_1_0, LS_0x1253b6c10_1_4;
L_0x1253b70e0 .concat [ 11 21 0 0], L_0x1253b0780, L_0x1253b6c10;
L_0x1253b7180 .functor MUXZ 32, L_0x1253b64a0, L_0x1253b70e0, L_0x1253b6a40, C4<>;
S_0x1253a8f10 .scope module, "u_unified_mem" "unified_mem" 3 478, 18 1 0, S_0x12535c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Ic_mem_req";
    .port_info 3 /INPUT 16 "Ic_mem_addr";
    .port_info 4 /OUTPUT 128 "F_mem_inst";
    .port_info 5 /OUTPUT 1 "F_mem_valid";
    .port_info 6 /INPUT 1 "Dc_mem_req";
    .port_info 7 /INPUT 16 "Dc_mem_addr";
    .port_info 8 /OUTPUT 128 "MEM_data_line";
    .port_info 9 /OUTPUT 1 "MEM_mem_valid";
    .port_info 10 /INPUT 1 "Dc_wb_we";
    .port_info 11 /INPUT 16 "Dc_wb_addr";
    .port_info 12 /INPUT 128 "Dc_wb_wline";
P_0x1253a90d0 .param/l "LATENCY" 0 18 3, +C4<00000000000000000000000000000011>;
P_0x1253a9110 .param/l "LINE_BITS" 0 18 4, +C4<00000000000000000000000000010000>;
P_0x1253a9150 .param/l "NUM_LINES" 1 18 31, +C4<000000000000000000000000000000010000000000000000>;
P_0x1253a9190 .param/l "WORDS_PER_LINE" 0 18 5, +C4<00000000000000000000000000000100>;
P_0x1253a91d0 .param/l "XLEN" 0 18 2, +C4<00000000000000000000000000100000>;
v0x1253a9580_0 .var "D_counter", 1 0;
v0x1253a9620_0 .var "D_saved_line", 15 0;
v0x1253a96c0_0 .net "Dc_mem_addr", 15 0, v0x125397e70_0;  alias, 1 drivers
v0x1253a9750_0 .net "Dc_mem_req", 0 0, v0x125397f30_0;  alias, 1 drivers
v0x1253a97e0_0 .net "Dc_wb_addr", 15 0, v0x125397fd0_0;  alias, 1 drivers
v0x1253a98b0_0 .net "Dc_wb_we", 0 0, v0x125398090_0;  alias, 1 drivers
v0x1253a9960_0 .net "Dc_wb_wline", 127 0, v0x125398130_0;  alias, 1 drivers
v0x1253a9a10_0 .var "F_mem_inst", 127 0;
v0x1253a9ac0_0 .var "F_mem_valid", 0 0;
v0x1253a9bf0_0 .var "I_counter", 1 0;
v0x1253a9c80_0 .var "I_saved_line", 15 0;
v0x1253a9d10_0 .net "Ic_mem_addr", 15 0, v0x1253a11a0_0;  alias, 1 drivers
v0x1253a9da0_0 .net "Ic_mem_req", 0 0, v0x1253a1230_0;  alias, 1 drivers
v0x1253a9e30_0 .var "MEM_data_line", 127 0;
v0x1253a9ee0_0 .var "MEM_mem_valid", 0 0;
v0x1253a9f90_0 .net "clk", 0 0, v0x1253adfa0_0;  alias, 1 drivers
v0x1253aa020_0 .var/i "i", 31 0;
v0x1253aa1b0_0 .var/i "j", 31 0;
v0x1253aa250 .array "line", 262143 0, 31 0;
v0x1253aa2f0_0 .net "rst", 0 0, v0x1253ae1e0_0;  alias, 1 drivers
S_0x1253adde0 .scope begin, "run_loop" "run_loop" 2 45, 2 45 0, S_0x12535c370;
 .timescale -9 -12;
    .scope S_0x1253a4cd0;
T_1 ;
    %wait E_0x1253a5100;
    %load/vec4 v0x1253a5520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1253a53c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1253a5210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1253a5160_0;
    %assign/vec4 v0x1253a53c0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x1253a55b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x1253a53c0_0;
    %assign/vec4 v0x1253a53c0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x1253a5330_0;
    %assign/vec4 v0x1253a53c0_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x125392860;
T_2 ;
    %wait E_0x125392e10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125394530_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1253945c0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x125394650_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x125394650_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x125394530_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %ix/getv/s 4, v0x125394650_0;
    %load/vec4a v0x1253946e0, 4;
    %load/vec4 v0x125393530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125394530_0, 0, 1;
    %load/vec4 v0x125394650_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x1253945c0_0, 0, 3;
T_2.2 ;
    %load/vec4 v0x125394650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x125394650_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x125392860;
T_3 ;
    %wait E_0x125392d80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125394410_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1253944a0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x125394650_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x125394650_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x125394410_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %ix/getv/s 4, v0x125394650_0;
    %load/vec4a v0x1253946e0, 4;
    %load/vec4 v0x1253932b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125394410_0, 0, 1;
    %load/vec4 v0x125394650_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x1253944a0_0, 0, 3;
T_3.2 ;
    %load/vec4 v0x125394650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x125394650_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x125392860;
T_4 ;
    %wait E_0x12533a3a0;
    %load/vec4 v0x125394970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x125394650_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x125394650_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x125394650_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253946e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x125394650_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125394bb0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x125394650_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125394a90, 0, 4;
    %load/vec4 v0x125394650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x125394650_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x125393220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x125394410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x125393340_0;
    %load/vec4 v0x1253944a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125394a90, 0, 4;
    %load/vec4 v0x125393130_0;
    %load/vec4 v0x1253944a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125394bb0, 0, 4;
    %jmp T_4.7;
T_4.6 ;
    %alloc S_0x125392ea0;
    %fork TD_cpu_run_tb.dut.u_branch_buffer.fifo_insert_new, S_0x125392ea0;
    %join;
    %free S_0x125392ea0;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1253a1ec0;
T_5 ;
    %wait E_0x1253a25d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1253a3710_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1253a37a0_0, 0, 8;
    %load/vec4 v0x1253a2450_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x1253a2880_0;
    %nor/r;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1253a3830_0, 0, 32;
T_5.3 ;
    %load/vec4 v0x1253a3830_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.4, 5;
    %load/vec4 v0x1253a3710_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.8, 10;
    %load/vec4 v0x1253a3d20_0;
    %load/vec4 v0x1253a3830_0;
    %part/s 1;
    %and;
T_5.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %ix/getv/s 4, v0x1253a3830_0;
    %load/vec4a v0x1253a3dd0, 4;
    %load/vec4 v0x1253a3c70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1253a3710_0, 0, 1;
    %ix/getv/s 4, v0x1253a3830_0;
    %load/vec4a v0x1253a3960, 4;
    %store/vec4 v0x1253a37a0_0, 0, 8;
T_5.5 ;
    %load/vec4 v0x1253a3830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1253a3830_0, 0, 32;
    %jmp T_5.3;
T_5.4 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1253a1ec0;
T_6 ;
    %wait E_0x12533a3a0;
    %load/vec4 v0x1253a3b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1253a3830_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x1253a3830_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x1253a3830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253a3dd0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x1253a3830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253a3960, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x1253a3830_0;
    %assign/vec4/off/d v0x1253a3d20_0, 4, 5;
    %load/vec4 v0x1253a3830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1253a3830_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1253a3680_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1253a38c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1253a2910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0x1253a3710_0;
    %nor/r;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x1253a3c70_0;
    %assign/vec4 v0x1253a38c0_0, 0;
T_6.4 ;
    %load/vec4 v0x1253a2880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x1253a38c0_0;
    %load/vec4 v0x1253a3680_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253a3dd0, 0, 4;
    %load/vec4 v0x1253a27d0_0;
    %load/vec4 v0x1253a3680_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253a3960, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x1253a3680_0;
    %assign/vec4/off/d v0x1253a3d20_0, 4, 5;
    %load/vec4 v0x1253a3680_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1253a3680_0, 0;
T_6.7 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1253a56b0;
T_7 ;
    %wait E_0x12533a3a0;
    %load/vec4 v0x1253a6040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1253a5e50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1253a60d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1253a5fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1253a5ca0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1253a5bd0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1253a5ca0_0, 0;
    %load/vec4 v0x1253a5e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1253a5d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1253a5e50_0, 0;
    %load/vec4 v0x1253a5dc0_0;
    %assign/vec4 v0x1253a60d0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1253a5fb0_0, 0;
T_7.4 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1253a5fb0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1253a5fb0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x1253a5fb0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1253a5e50_0, 0;
    %load/vec4 v0x1253a60d0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x1253a5bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1253a5ca0_0, 0;
T_7.7 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1253a08b0;
T_8 ;
    %wait E_0x12533a3a0;
    %load/vec4 v0x1253a1aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1253a17e0_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x1253a17e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x1253a17e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253a1cf0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x1253a17e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253a1c30, 0, 4;
    %load/vec4 v0x1253a17e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1253a17e0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1253a15e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1253a1890_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1253a1230_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v0x1253a1690_0;
    %nor/r;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x1253a1940_0;
    %assign/vec4 v0x1253a1890_0, 0;
T_8.4 ;
    %load/vec4 v0x1253a0fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1253a15e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253a1cf0, 0, 4;
    %load/vec4 v0x1253a1890_0;
    %load/vec4 v0x1253a15e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253a1c30, 0, 4;
    %load/vec4 v0x1253a0f20_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x1253a15e0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253a1350, 0, 4;
    %load/vec4 v0x1253a0f20_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x1253a15e0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253a1350, 0, 4;
    %load/vec4 v0x1253a0f20_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x1253a15e0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253a1350, 0, 4;
    %load/vec4 v0x1253a0f20_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x1253a15e0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253a1350, 0, 4;
    %load/vec4 v0x1253a15e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x1253a15e0_0, 0;
T_8.7 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1253a08b0;
T_9 ;
    %wait E_0x1253a0d20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1253a1690_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1253a1730_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1253a10d0_0, 0, 1;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0x1253a0e50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1253a1230_0, 0, 1;
    %load/vec4 v0x1253a1940_0;
    %store/vec4 v0x1253a11a0_0, 0, 16;
    %load/vec4 v0x1253a0fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1253a17e0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x1253a17e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.3, 5;
    %ix/getv/s 4, v0x1253a17e0_0;
    %load/vec4a v0x1253a1cf0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %ix/getv/s 4, v0x1253a17e0_0;
    %load/vec4a v0x1253a1c30, 4;
    %load/vec4 v0x1253a1940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1253a1690_0, 0, 1;
    %load/vec4 v0x1253a17e0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x1253a1730_0, 0, 2;
T_9.4 ;
    %load/vec4 v0x1253a17e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1253a17e0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
T_9.0 ;
    %load/vec4 v0x1253a1690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v0x1253a1730_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x1253a19f0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1253a1350, 4;
    %store/vec4 v0x1253a0e50_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1253a10d0_0, 0, 1;
    %load/vec4 v0x1253a0fb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.9, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_9.10, 8;
T_9.9 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_9.10, 8;
 ; End of false expr.
    %blend;
T_9.10;
    %store/vec4 v0x1253a1230_0, 0, 1;
    %load/vec4 v0x1253a1940_0;
    %store/vec4 v0x1253a11a0_0, 0, 16;
T_9.8 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x12539f610;
T_10 ;
    %wait E_0x12533a3a0;
    %load/vec4 v0x1253a05d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1253a0520_0, 0;
    %pushi/vec4 536870912, 0, 32;
    %assign/vec4 v0x1253a0490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1253a0370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1253a0400_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1253a0660_0;
    %nor/r;
    %load/vec4 v0x1253a01d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x1253a0090_0;
    %assign/vec4 v0x1253a0520_0, 0;
    %load/vec4 v0x12539fff0_0;
    %assign/vec4 v0x1253a0490_0, 0;
    %load/vec4 v0x12539fed0_0;
    %assign/vec4 v0x1253a0370_0, 0;
    %load/vec4 v0x12539ff60_0;
    %assign/vec4 v0x1253a0400_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1253326b0;
T_11 ;
    %wait E_0x12533a3a0;
    %load/vec4 v0x125391510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x125391360_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x125391480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x125391360_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x125391360_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x125391360_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x125391360_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1253a6260;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1253a8900_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x1253a8900_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1253a8900_0;
    %store/vec4a v0x1253a8c70, 4, 0;
    %load/vec4 v0x1253a8900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1253a8900_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x1253a6260;
T_13 ;
    %wait E_0x12533a3a0;
    %load/vec4 v0x1253a77f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v0x1253a7760_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1253a76d0_0;
    %load/vec4 v0x1253a7760_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253a8c70, 0, 4;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253a8c70, 0, 4;
    %jmp T_13;
    .thread T_13;
    .scope S_0x125394d70;
T_14 ;
    %wait E_0x12533a3a0;
    %load/vec4 v0x1253974a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_14.3, 8;
    %load/vec4 v0x125397570_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.3;
    %jmp/1 T_14.2, 8;
    %load/vec4 v0x1253967d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.2;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125396b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125396ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125396e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125396dd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x125396090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125397030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125396ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1253972b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125397170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125397360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1253970d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125397400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125397210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125396f80_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x125396930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x1253956b0_0;
    %assign/vec4 v0x125396b40_0, 0;
    %load/vec4 v0x125395740_0;
    %assign/vec4 v0x125396ab0_0, 0;
    %load/vec4 v0x1253958a0_0;
    %assign/vec4 v0x125396e60_0, 0;
    %load/vec4 v0x125395950_0;
    %assign/vec4 v0x125396dd0_0, 0;
    %load/vec4 v0x1253957d0_0;
    %assign/vec4 v0x125396090_0, 0;
    %load/vec4 v0x125395a00_0;
    %assign/vec4 v0x125397030_0, 0;
    %load/vec4 v0x125395560_0;
    %assign/vec4 v0x125396ef0_0, 0;
    %load/vec4 v0x125395ce0_0;
    %assign/vec4 v0x1253972b0_0, 0;
    %load/vec4 v0x125395bb0_0;
    %assign/vec4 v0x125397170_0, 0;
    %load/vec4 v0x125395da0_0;
    %assign/vec4 v0x125397360_0, 0;
    %load/vec4 v0x125395aa0_0;
    %assign/vec4 v0x1253970d0_0, 0;
    %load/vec4 v0x125395e30_0;
    %assign/vec4 v0x125397400_0, 0;
    %load/vec4 v0x125395c40_0;
    %assign/vec4 v0x125397210_0, 0;
    %load/vec4 v0x125395610_0;
    %assign/vec4 v0x125396f80_0, 0;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x125391940;
T_15 ;
    %wait E_0x125391e80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x125392250_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125392560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125392600_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1253926a0_0, 0, 32;
    %load/vec4 v0x125392440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x125392180_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125392600_0, 0, 1;
    %jmp T_15.6;
T_15.2 ;
    %load/vec4 v0x1253920f0_0;
    %load/vec4 v0x125392390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x125392600_0, 0, 1;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v0x1253920f0_0;
    %load/vec4 v0x125392390_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x125392600_0, 0, 1;
    %jmp T_15.6;
T_15.4 ;
    %load/vec4 v0x125392390_0;
    %load/vec4 v0x1253920f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x125392600_0, 0, 1;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %load/vec4 v0x125392600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %load/vec4 v0x125392060_0;
    %load/vec4 v0x1253922f0_0;
    %add;
    %store/vec4 v0x1253926a0_0, 0, 32;
    %jmp T_15.8;
T_15.7 ;
    %load/vec4 v0x125392060_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1253926a0_0, 0, 32;
T_15.8 ;
    %load/vec4 v0x1253926a0_0;
    %store/vec4 v0x125392250_0, 0, 32;
    %load/vec4 v0x125391f20_0;
    %load/vec4 v0x125392600_0;
    %xor;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_15.9, 8;
    %load/vec4 v0x125391fc0_0;
    %load/vec4 v0x125392250_0;
    %xor;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_15.9;
    %store/vec4 v0x125392560_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x125392180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.20, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.21, 6;
    %load/vec4 v0x125392060_0;
    %load/vec4 v0x1253922f0_0;
    %add;
    %store/vec4 v0x125392250_0, 0, 32;
    %jmp T_15.23;
T_15.10 ;
    %load/vec4 v0x125392060_0;
    %load/vec4 v0x1253922f0_0;
    %add;
    %store/vec4 v0x125392250_0, 0, 32;
    %jmp T_15.23;
T_15.11 ;
    %load/vec4 v0x125392060_0;
    %load/vec4 v0x1253922f0_0;
    %sub;
    %store/vec4 v0x125392250_0, 0, 32;
    %jmp T_15.23;
T_15.12 ;
    %load/vec4 v0x125392060_0;
    %load/vec4 v0x1253922f0_0;
    %and;
    %store/vec4 v0x125392250_0, 0, 32;
    %jmp T_15.23;
T_15.13 ;
    %load/vec4 v0x125392060_0;
    %load/vec4 v0x1253922f0_0;
    %or;
    %store/vec4 v0x125392250_0, 0, 32;
    %jmp T_15.23;
T_15.14 ;
    %load/vec4 v0x125392060_0;
    %load/vec4 v0x1253922f0_0;
    %xor;
    %store/vec4 v0x125392250_0, 0, 32;
    %jmp T_15.23;
T_15.15 ;
    %load/vec4 v0x125392060_0;
    %inv;
    %store/vec4 v0x125392250_0, 0, 32;
    %jmp T_15.23;
T_15.16 ;
    %load/vec4 v0x125392060_0;
    %load/vec4 v0x1253922f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x125392250_0, 0, 32;
    %jmp T_15.23;
T_15.17 ;
    %load/vec4 v0x125392060_0;
    %load/vec4 v0x1253922f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x125392250_0, 0, 32;
    %jmp T_15.23;
T_15.18 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x125392060_0;
    %load/vec4 v0x1253922f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x125392250_0, 0, 32;
    %jmp T_15.23;
T_15.19 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x125392060_0;
    %load/vec4 v0x1253922f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x125392250_0, 0, 32;
    %jmp T_15.23;
T_15.20 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x1253922f0_0;
    %load/vec4 v0x125392060_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x125392250_0, 0, 32;
    %jmp T_15.23;
T_15.21 ;
    %load/vec4 v0x125392060_0;
    %load/vec4 v0x1253922f0_0;
    %mul;
    %store/vec4 v0x125392250_0, 0, 32;
    %jmp T_15.23;
T_15.23 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125392560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125392600_0, 0, 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x12539daa0;
T_16 ;
    %wait E_0x12533a3a0;
    %load/vec4 v0x12539f300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12539ee60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12539f1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12539eef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12539edd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12539f0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12539f260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12539f010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12539f130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12539ef80_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x12539e9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x12539e060_0;
    %assign/vec4 v0x12539ee60_0, 0;
    %load/vec4 v0x12539e480_0;
    %assign/vec4 v0x12539f1c0_0, 0;
    %load/vec4 v0x12539e0f0_0;
    %assign/vec4 v0x12539eef0_0, 0;
    %load/vec4 v0x12539df70_0;
    %assign/vec4 v0x12539edd0_0, 0;
    %load/vec4 v0x12539e320_0;
    %assign/vec4 v0x12539f0a0_0, 0;
    %load/vec4 v0x12539e550_0;
    %assign/vec4 v0x12539f260_0, 0;
    %load/vec4 v0x12539e210_0;
    %assign/vec4 v0x12539f010_0, 0;
    %load/vec4 v0x12539e3f0_0;
    %assign/vec4 v0x12539f130_0, 0;
    %load/vec4 v0x12539e180_0;
    %assign/vec4 v0x12539ef80_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1253978f0;
T_17 ;
    %wait E_0x12533a3a0;
    %load/vec4 v0x125399200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x125399000_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x125399000_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x125399000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253994f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x125399000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125398d70, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x125399000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125399290, 0, 4;
    %load/vec4 v0x125399000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x125399000_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x125398e00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1253990b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125398090_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x125397fd0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x125398130_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125398090_0, 0;
    %load/vec4 v0x125397f30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_17.7, 10;
    %load/vec4 v0x125398eb0_0;
    %nor/r;
    %and;
T_17.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.6, 9;
    %load/vec4 v0x125399160_0;
    %and;
T_17.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x125398900_0;
    %assign/vec4 v0x1253990b0_0, 0;
T_17.4 ;
    %load/vec4 v0x125398680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0x125398e00_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1253994f0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.12, 9;
    %load/vec4 v0x125398e00_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x125398d70, 4;
    %and;
T_17.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x125398090_0, 0;
    %load/vec4 v0x125398e00_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x125399290, 4;
    %assign/vec4 v0x125397fd0_0, 0;
    %load/vec4 v0x125398e00_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x125398bd0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x125398130_0, 4, 5;
    %load/vec4 v0x125398e00_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x125398bd0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x125398130_0, 4, 5;
    %load/vec4 v0x125398e00_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x125398bd0, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x125398130_0, 4, 5;
    %load/vec4 v0x125398e00_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x125398bd0, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x125398130_0, 4, 5;
T_17.10 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x125398e00_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253994f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x125398e00_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125398d70, 0, 4;
    %load/vec4 v0x1253990b0_0;
    %load/vec4 v0x125398e00_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125399290, 0, 4;
    %load/vec4 v0x125398420_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x125398e00_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125398bd0, 0, 4;
    %load/vec4 v0x125398420_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x125398e00_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125398bd0, 0, 4;
    %load/vec4 v0x125398420_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x125398e00_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125398bd0, 0, 4;
    %load/vec4 v0x125398420_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x125398e00_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125398bd0, 0, 4;
    %load/vec4 v0x125398e00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x125398e00_0, 0;
T_17.8 ;
    %load/vec4 v0x1253987b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.15, 9;
    %load/vec4 v0x125398eb0_0;
    %and;
T_17.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.13, 8;
    %load/vec4 v0x125398380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.16, 8;
    %load/vec4 v0x125398f50_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x1253989b0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x125398bd0, 4;
    %store/vec4 v0x125399440_0, 0, 32;
    %load/vec4 v0x125398850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %jmp T_17.22;
T_17.18 ;
    %load/vec4 v0x1253982d0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x125399440_0, 4, 8;
    %jmp T_17.22;
T_17.19 ;
    %load/vec4 v0x1253982d0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x125399440_0, 4, 8;
    %jmp T_17.22;
T_17.20 ;
    %load/vec4 v0x1253982d0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x125399440_0, 4, 8;
    %jmp T_17.22;
T_17.21 ;
    %load/vec4 v0x1253982d0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x125399440_0, 4, 8;
    %jmp T_17.22;
T_17.22 ;
    %pop/vec4 1;
    %load/vec4 v0x125399440_0;
    %load/vec4 v0x125398f50_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x1253989b0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125398bd0, 0, 4;
    %jmp T_17.17;
T_17.16 ;
    %load/vec4 v0x1253982d0_0;
    %load/vec4 v0x125398f50_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x1253989b0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125398bd0, 0, 4;
T_17.17 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x125398f50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125398d70, 0, 4;
T_17.13 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1253978f0;
T_18 ;
    %wait E_0x125397d00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125398eb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x125398f50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125398720_0, 0, 1;
    %load/vec4 v0x125398220_0;
    %store/vec4 v0x125398530_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125397f30_0, 0, 1;
    %load/vec4 v0x125398900_0;
    %store/vec4 v0x125397e70_0, 0, 16;
    %load/vec4 v0x125399160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0x125398680_0;
    %nor/r;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x125399000_0, 0, 32;
T_18.3 ;
    %load/vec4 v0x125399000_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.4, 5;
    %ix/getv/s 4, v0x125399000_0;
    %load/vec4a v0x1253994f0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.7, 9;
    %ix/getv/s 4, v0x125399000_0;
    %load/vec4a v0x125399290, 4;
    %load/vec4 v0x125398900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125398eb0_0, 0, 1;
    %load/vec4 v0x125399000_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x125398f50_0, 0, 2;
T_18.5 ;
    %load/vec4 v0x125399000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x125399000_0, 0, 32;
    %jmp T_18.3;
T_18.4 ;
T_18.0 ;
    %load/vec4 v0x1253985e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %load/vec4 v0x125398eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %load/vec4 v0x125398f50_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x1253989b0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x125398bd0, 4;
    %store/vec4 v0x125399390_0, 0, 32;
    %load/vec4 v0x125398380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %load/vec4 v0x125398850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.17, 6;
    %jmp T_18.18;
T_18.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x125399390_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x125398530_0, 0, 32;
    %jmp T_18.18;
T_18.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x125399390_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x125398530_0, 0, 32;
    %jmp T_18.18;
T_18.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x125399390_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x125398530_0, 0, 32;
    %jmp T_18.18;
T_18.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x125399390_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x125398530_0, 0, 32;
    %jmp T_18.18;
T_18.18 ;
    %pop/vec4 1;
    %jmp T_18.13;
T_18.12 ;
    %load/vec4 v0x125399390_0;
    %store/vec4 v0x125398530_0, 0, 32;
T_18.13 ;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125398720_0, 0, 1;
    %load/vec4 v0x125398680_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.19, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_18.20, 8;
T_18.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_18.20, 8;
 ; End of false expr.
    %blend;
T_18.20;
    %store/vec4 v0x125397f30_0, 0, 1;
    %load/vec4 v0x125398900_0;
    %store/vec4 v0x125397e70_0, 0, 16;
T_18.11 ;
T_18.8 ;
    %load/vec4 v0x1253987b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.21, 8;
    %load/vec4 v0x125398eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125398720_0, 0, 1;
    %load/vec4 v0x125398680_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.25, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_18.26, 8;
T_18.25 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_18.26, 8;
 ; End of false expr.
    %blend;
T_18.26;
    %store/vec4 v0x125397f30_0, 0, 1;
    %load/vec4 v0x125398900_0;
    %store/vec4 v0x125397e70_0, 0, 16;
T_18.23 ;
T_18.21 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1253a8f10;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1253aa020_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x1253aa020_0;
    %pad/s 48;
    %cmpi/s 65536, 0, 48;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1253aa1b0_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x1253aa1b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1253aa020_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1253aa1b0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x1253aa250, 4, 0;
    %load/vec4 v0x1253aa1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1253aa1b0_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %load/vec4 v0x1253aa020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1253aa020_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %vpi_call 18 56 "$readmemh", "program.hex", v0x1253aa250 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x1253a8f10;
T_20 ;
    %wait E_0x12533a3a0;
    %load/vec4 v0x1253aa2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1253a9ac0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1253a9bf0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1253a9ac0_0, 0;
    %load/vec4 v0x1253a9da0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.4, 9;
    %load/vec4 v0x1253a9bf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x1253a9d10_0;
    %assign/vec4 v0x1253a9c80_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1253a9bf0_0, 0;
T_20.2 ;
    %load/vec4 v0x1253a9bf0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_20.5, 4;
    %load/vec4 v0x1253a9bf0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x1253a9bf0_0, 0;
    %load/vec4 v0x1253a9bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.7, 4;
    %load/vec4 v0x1253a9c80_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %ix/vec4 4;
    %load/vec4a v0x1253aa250, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1253a9a10_0, 4, 5;
    %load/vec4 v0x1253a9c80_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 1, 0, 2;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1253aa250, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1253a9a10_0, 4, 5;
    %load/vec4 v0x1253a9c80_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 2, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1253aa250, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1253a9a10_0, 4, 5;
    %load/vec4 v0x1253a9c80_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 3, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1253aa250, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1253a9a10_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1253a9ac0_0, 0;
T_20.7 ;
T_20.5 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1253a8f10;
T_21 ;
    %wait E_0x12533a3a0;
    %load/vec4 v0x1253aa2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1253a9ee0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1253a9580_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1253a9ee0_0, 0;
    %load/vec4 v0x1253a9750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.4, 9;
    %load/vec4 v0x1253a9580_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x1253a96c0_0;
    %assign/vec4 v0x1253a9620_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1253a9580_0, 0;
T_21.2 ;
    %load/vec4 v0x1253a9580_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_21.5, 4;
    %load/vec4 v0x1253a9580_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x1253a9580_0, 0;
    %load/vec4 v0x1253a9580_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.7, 4;
    %load/vec4 v0x1253a9620_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %ix/vec4 4;
    %load/vec4a v0x1253aa250, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1253a9e30_0, 4, 5;
    %load/vec4 v0x1253a9620_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 1, 0, 2;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1253aa250, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1253a9e30_0, 4, 5;
    %load/vec4 v0x1253a9620_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 2, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1253aa250, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1253a9e30_0, 4, 5;
    %load/vec4 v0x1253a9620_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 3, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1253aa250, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1253a9e30_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1253a9ee0_0, 0;
T_21.7 ;
T_21.5 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1253a8f10;
T_22 ;
    %wait E_0x12533a3a0;
    %load/vec4 v0x1253a98b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x1253a9960_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x1253a97e0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253aa250, 0, 4;
    %load/vec4 v0x1253a9960_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x1253a97e0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 1, 0, 2;
    %pad/s 24;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253aa250, 0, 4;
    %load/vec4 v0x1253a9960_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x1253a97e0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 2, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253aa250, 0, 4;
    %load/vec4 v0x1253a9960_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x1253a97e0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 3, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1253aa250, 0, 4;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1253a40e0;
T_23 ;
    %wait E_0x12533a3a0;
    %load/vec4 v0x1253a48f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1253a4a80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1253a4b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1253a4bb0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1253a4450_0;
    %assign/vec4 v0x1253a4a80_0, 0;
    %load/vec4 v0x1253a4520_0;
    %assign/vec4 v0x1253a4b10_0, 0;
    %load/vec4 v0x1253a45b0_0;
    %assign/vec4 v0x1253a4bb0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x12535c370;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1253adfa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1253ae1e0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x12535c370;
T_25 ;
    %delay 5000, 0;
    %load/vec4 v0x1253adfa0_0;
    %inv;
    %store/vec4 v0x1253adfa0_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x12535c370;
T_26 ;
    %vpi_call 2 27 "$dumpfile", "cpu_run_tb.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12535c370 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x12535c370;
T_27 ;
    %vpi_call 2 36 "$display", "===========================================" {0 0 0};
    %vpi_call 2 37 "$display", "CPU RUN TB (Verilog-2005): start @ PC=0, stop at first NOP" {0 0 0};
    %vpi_call 2 38 "$display", "===========================================" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_27.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.1, 5;
    %jmp/1 T_27.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12533a3a0;
    %jmp T_27.0;
T_27.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1253ae1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1253ae0c0_0, 0, 32;
    %fork t_1, S_0x1253adde0;
    %jmp t_0;
    .scope S_0x1253adde0;
t_1 ;
T_27.2 ;
    %wait E_0x12533a3a0;
    %load/vec4 v0x1253ae0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1253ae0c0_0, 0, 32;
    %load/vec4 v0x1253ac720_0;
    %store/vec4 v0x1253ae030_0, 0, 32;
    %load/vec4 v0x1253ae0c0_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_27.3, 5;
    %vpi_call 2 54 "$display", "C%0d | F_pc_va=%0d F_inst=0x%08h | F_pc=%0d | F_admin=%0b -> Itlb_stall=%0d | F_ptw_pa=%0d | F_ptw_valid=%0b F_BP_target_pc=%0b", v0x1253ae0c0_0, v0x1253aca60_0, v0x1253ae030_0, v0x1253ac990_0, v0x1253ac690_0, v0x1253acfd0_0, v0x1253acb70_0, v0x1253acc00_0, v0x1253ac600_0 {0 0 0};
T_27.3 ;
    %load/vec4 v0x1253ae030_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.5, 4;
    %pushi/vec4 5, 0, 32;
T_27.7 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.8, 5;
    %jmp/1 T_27.8, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12533a3a0;
    %jmp T_27.7;
T_27.8 ;
    %pop/vec4 1;
    %vpi_call 2 69 "$display", "---- End of program reached at PC=%0d after %0d cycles ----", v0x1253ac990_0, v0x1253ae0c0_0 {0 0 0};
    %disable S_0x1253adde0;
T_27.5 ;
    %load/vec4 v0x1253ae0c0_0;
    %cmpi/s 2000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.9, 5;
    %vpi_call 2 75 "$display", "** TIMEOUT: exceeded cycle limit, stopping." {0 0 0};
    %disable S_0x1253adde0;
T_27.9 ;
    %jmp T_27.2;
    %end;
    .scope S_0x12535c370;
t_0 %join;
    %vpi_call 2 81 "$display", "\012==== REGISTER FILE DUMP ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1253ae150_0, 0, 32;
T_27.11 ;
    %load/vec4 v0x1253ae150_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_27.12, 5;
    %vpi_call 2 83 "$display", "x%0d = 0x%08h (%0d)", v0x1253ae150_0, &A<v0x1253a8c70, v0x1253ae150_0 >, &A<v0x1253a8c70, v0x1253ae150_0 > {0 0 0};
    %load/vec4 v0x1253ae150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1253ae150_0, 0, 32;
    %jmp T_27.11;
T_27.12 ;
    %vpi_call 2 85 "$display", "============================\012" {0 0 0};
    %vpi_call 2 87 "$display", "\012==== MEMORY LINES (0..3) ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1253ae150_0, 0, 32;
T_27.13 ;
    %load/vec4 v0x1253ae150_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_27.14, 5;
    %load/vec4 v0x1253ae150_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x1253aa250, 4;
    %load/vec4 v0x1253ae150_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1253aa250, 4;
    %load/vec4 v0x1253ae150_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1253aa250, 4;
    %load/vec4 v0x1253ae150_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1253aa250, 4;
    %vpi_call 2 89 "$display", "Line %0d: %08h  %08h  %08h  %08h", v0x1253ae150_0, S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x1253ae150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1253ae150_0, 0, 32;
    %jmp T_27.13;
T_27.14 ;
    %vpi_call 2 100 "$display", "\012==== BACKING DATA MEMORY (u_data_mem) ====" {0 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x1253ae150_0, 0, 32;
T_27.15 ;
    %load/vec4 v0x1253ae150_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_27.16, 5;
    %load/vec4 v0x1253ae150_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x1253aa250, 4;
    %load/vec4 v0x1253ae150_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1253aa250, 4;
    %load/vec4 v0x1253ae150_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1253aa250, 4;
    %load/vec4 v0x1253ae150_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1253aa250, 4;
    %vpi_call 2 102 "$display", "Line %0d: %08d %08d %08d %08d", v0x1253ae150_0, S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x1253ae150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1253ae150_0, 0, 32;
    %jmp T_27.15;
T_27.16 ;
    %vpi_call 2 114 "$display", "\012==== D-CACHE CONTENT ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1253ae150_0, 0, 32;
T_27.17 ;
    %load/vec4 v0x1253ae150_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.18, 5;
    %vpi_call 2 116 "$display", "Entry %0d | valid=%0b dirty=%0b tag=%0d", v0x1253ae150_0, &A<v0x1253994f0, v0x1253ae150_0 >, &A<v0x125398d70, v0x1253ae150_0 >, &A<v0x125399290, v0x1253ae150_0 > {0 0 0};
    %load/vec4 v0x1253ae150_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x125398bd0, 4;
    %load/vec4 v0x1253ae150_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x125398bd0, 4;
    %load/vec4 v0x1253ae150_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x125398bd0, 4;
    %load/vec4 v0x1253ae150_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x125398bd0, 4;
    %vpi_call 2 122 "$display", "    DATA: %08h %08h %08h %08h", S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x1253ae150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1253ae150_0, 0, 32;
    %jmp T_27.17;
T_27.18 ;
    %vpi_call 2 129 "$display", "==========================================" {0 0 0};
    %vpi_call 2 130 "$display", "               END OF TEST" {0 0 0};
    %vpi_call 2 131 "$display", "==========================================" {0 0 0};
    %vpi_call 2 133 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "tb_cpu.v";
    "cpu.v";
    "Extras/Hazard_unit.v";
    "Stages/alu.v";
    "Extras/Branch_Predictor.v";
    "pipeline_brakes/decode.v";
    "Extras/Caches/Dcache.v";
    "Stages/decode.v";
    "pipeline_brakes/execute.v";
    "pipeline_brakes/fetch.v";
    "Extras/Caches/Icache.v";
    "Extras/tlbs/tlb.v";
    "pipeline_brakes/memory.v";
    "pc.v";
    "Extras/tlbs/ptw.v";
    "Memory/regfile.v";
    "Memory/joined_mem.v";
