 arch	                           circuit	                        script_params	                                        vtr_flow_elapsed_time	  error	  odin_synth_time	  max_odin_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	                  vpr_build_info	                  vpr_compiler	                                 vpr_compiled	         hostname	                             rundir	                                               max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_time	  placed_wirelength_est	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  placement_technique	        reward	  uniform_percentage	  median_percentage	  wmedian_percentage	  wcent_percentage	  fr_percentage	  critUni_percentage	  centroid_percentage	  num_global_nets	  num_routed_nets	 
 timing/k6_N10_40nm.xml	         microbenchmarks/d_flip_flop.v	  common_--clock_modeling_ideal_--route_chan_width_60	  0.16	                   	       0.00	             5156	          1	          0.01	            -1	            -1	            29776	        -1	        -1	           1	        2	       -1	            -1	        success	     v8.0.0-3089-gea721f319-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-09T09:48:15	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  18932	        2	                   1	                    3	                    4	                      1	                   3	                     4	                       3	             3	              9	                  -1	                         auto	         0.00	       4	                      0.00	        0.00	               0.571526	        -0.946421	             -0.571526	             0.571526	                                                       2.0369e-05	                         1.3424e-05	             9.972e-05	                         6.7367e-05	            -1	              2	                  2	                                       53894	                   53894	                  12370.0	                            1374.45	                               0.00	                       0.000249701	                                0.000166226	                    -1	                           -1	                                 -1	                           -1	                                  -1	                           -1	                         -1	                   -1	                                                  -1	         -1	         -1	        -1	        -1	                            -1	                               -1	                    -1	                                    -1	                        simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   1	                2	               
 timing/k6_N10_40nm.xml	         microbenchmarks/d_flip_flop.v	  common_--clock_modeling_route_--route_chan_width_60	  0.16	                   	       0.00	             5160	          1	          0.00	            -1	            -1	            29828	        -1	        -1	           1	        2	       -1	            -1	        success	     v8.0.0-3089-gea721f319-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-09T09:48:15	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  19212	        2	                   1	                    3	                    4	                      1	                   3	                     4	                       3	             3	              9	                  -1	                         auto	         0.00	       6	                      0.00	        0.00	               0.526189	        -0.94819	              -0.526189	             0.526189	                                                       1.3526e-05	                         8.909e-06	              8.1881e-05	                        5.2953e-05	            -1	              8	                  2	                                       53894	                   53894	                  14028.3	                            1558.70	                               0.00	                       0.00023614	                                 0.000155532	                    -1	                           -1	                                 -1	                           -1	                                  -1	                           -1	                         -1	                   -1	                                                  -1	         -1	         -1	        -1	        -1	                            -1	                               -1	                    -1	                                    -1	                        simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   0	                3	               
 timing/k6_N10_40nm.xml	         verilog/mkPktMerge.v	           common_--clock_modeling_ideal_--route_chan_width_60	  3.25	                   	       0.24	             55676	         2	          1.00	            -1	            -1	            61252	        -1	        -1	           155	      5	       -1	            -1	        success	     v8.0.0-3089-gea721f319-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-09T09:48:15	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  26860	        5	                   156	                  191	                  347	                    1	                   163	                   316	                     15	            15	             225	                clb	                        auto	         0.03	       22	                     0.18	        0.00	               1.10064	         -11.4028	              -1.10064	              1.10064	                                                        0.000174742	                        0.000151608	            0.0273048	                         0.0235099	             -1	              34	                 6	                                       9.10809e+06	             8.35357e+06	            828754.	                            3683.35	                               0.01	                       0.0310735	                                  0.0267999	                      -1	                           -1	                                 -1	                           -1	                                  -1	                           -1	                         -1	                   -1	                                                  -1	         -1	         -1	        -1	        -1	                            -1	                               -1	                    -1	                                    -1	                        simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   154	              9	               
 timing/k6_N10_40nm.xml	         verilog/mkPktMerge.v	           common_--clock_modeling_route_--route_chan_width_60	  3.55	                   	       0.24	             55752	         2	          1.12	            -1	            -1	            61272	        -1	        -1	           155	      5	       -1	            -1	        success	     v8.0.0-3089-gea721f319-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-09T09:48:15	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  27692	        5	                   156	                  191	                  347	                    1	                   163	                   316	                     15	            15	             225	                clb	                        auto	         0.05	       25	                     0.32	        0.00	               1.12309	         -11.8205	              -1.12309	              1.12309	                                                        0.000283691	                        0.000245114	            0.0452077	                         0.0384474	             -1	              52	                 7	                                       9.10809e+06	             8.35357e+06	            858153.	                            3814.01	                               0.01	                       0.0524381	                                  0.0448862	                      -1	                           -1	                                 -1	                           -1	                                  -1	                           -1	                         -1	                   -1	                                                  -1	         -1	         -1	        -1	        -1	                            -1	                               -1	                    -1	                                    -1	                        simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   153	              10	              
 timing/k6_N10_mem32K_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_ideal_--route_chan_width_60	  0.22	                   	       0.01	             5708	          1	          0.01	            -1	            -1	            29780	        -1	        -1	           1	        2	       0	             0	         success	     v8.0.0-3089-gea721f319-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-09T09:48:15	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  24732	        2	                   1	                    3	                    4	                      1	                   3	                     4	                       3	             3	              9	                  -1	                         auto	         0.00	       4	                      0.00	        0.00	               0.571526	        -0.946421	             -0.571526	             0.571526	                                                       1.974e-05	                          1.3527e-05	             0.000123437	                       8.666e-05	             -1	              2	                  2	                                       53894	                   53894	                  12370.0	                            1374.45	                               0.00	                       0.000325287	                                0.000222622	                    -1	                           -1	                                 -1	                           -1	                                  -1	                           -1	                         -1	                   -1	                                                  -1	         -1	         -1	        -1	        -1	                            -1	                               -1	                    -1	                                    -1	                        simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   1	                2	               
 timing/k6_N10_mem32K_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_route_--route_chan_width_60	  0.21	                   	       0.01	             5660	          1	          0.01	            -1	            -1	            29828	        -1	        -1	           1	        2	       0	             0	         success	     v8.0.0-3089-gea721f319-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-09T09:48:15	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  24832	        2	                   1	                    3	                    4	                      1	                   3	                     4	                       3	             3	              9	                  -1	                         auto	         0.00	       6	                      0.00	        0.00	               0.526189	        -0.94819	              -0.526189	             0.526189	                                                       1.3302e-05	                         8.813e-06	              8.3443e-05	                        5.7358e-05	            -1	              8	                  2	                                       53894	                   53894	                  14028.3	                            1558.70	                               0.00	                       0.000246186	                                0.000166772	                    -1	                           -1	                                 -1	                           -1	                                  -1	                           -1	                         -1	                   -1	                                                  -1	         -1	         -1	        -1	        -1	                            -1	                               -1	                    -1	                                    -1	                        simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   0	                3	               
 timing/k6_N10_mem32K_40nm.xml	  verilog/mkPktMerge.v	           common_--clock_modeling_ideal_--route_chan_width_60	  4.61	                   	       0.14	             16644	         2	          0.07	            -1	            -1	            33760	        -1	        -1	           32	       311	     15	            0	         success	     v8.0.0-3089-gea721f319-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-09T09:48:15	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  51268	        311	                 156	                  972	                  1128	                   1	                   953	                   514	                     28	            28	             784	                memory	                     auto	         0.36	       8025	                   1.42	        0.01	               3.95279	         -4118.28	              -3.95279	              3.95279	                                                        0.00226716	                         0.00193663	             0.497686	                          0.415979	              -1	              12626	              15	                                      4.25198e+07	             9.94461e+06	            2.96205e+06	                        3778.13	                               0.99	                       0.619704	                                   0.526556	                       -1	                           -1	                                 -1	                           -1	                                  -1	                           -1	                         -1	                   -1	                                                  -1	         -1	         -1	        -1	        -1	                            -1	                               -1	                    -1	                                    -1	                        simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   15	               938	             
 timing/k6_N10_mem32K_40nm.xml	  verilog/mkPktMerge.v	           common_--clock_modeling_route_--route_chan_width_60	  4.29	                   	       0.15	             16628	         2	          0.09	            -1	            -1	            33776	        -1	        -1	           32	       311	     15	            0	         success	     v8.0.0-3089-gea721f319-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-09T09:48:15	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  50816	        311	                 156	                  972	                  1128	                   1	                   953	                   514	                     28	            28	             784	                memory	                     auto	         0.36	       8111	                   1.06	        0.01	               4.23143	         -3605.28	              -4.23143	              4.23143	                                                        0.0037407	                          0.0032011	              0.356088	                          0.295218	              -1	              12670	              14	                                      4.25198e+07	             9.94461e+06	            3.02951e+06	                        3864.17	                               0.96	                       0.486904	                                   0.413284	                       -1	                           -1	                                 -1	                           -1	                                  -1	                           -1	                         -1	                   -1	                                                  -1	         -1	         -1	        -1	        -1	                            -1	                               -1	                    -1	                                    -1	                        simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   14	               939	             
