# do sim.fdo 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity pfpga_config
# -- Compiling architecture rtl of pfpga_config
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity sim
# -- Compiling architecture testbench_arch of sim
# -- Loading entity pfpga_config
# -- Compiling configuration pfpga_config_cfg
# -- Loading entity sim
# -- Loading architecture testbench_arch of sim
# vsim -lib work -t 1ps sim 
# Loading c:/Modeltech_xe/win32xoem/../std.standard
# Loading c:/Modeltech_xe/win32xoem/../ieee.std_logic_1164(body)
# Loading c:/Modeltech_xe/win32xoem/../ieee.std_logic_arith(body)
# Loading c:/Modeltech_xe/win32xoem/../ieee.std_logic_unsigned(body)
# Loading c:/Modeltech_xe/win32xoem/../std.textio(body)
# Loading c:/Modeltech_xe/win32xoem/../ieee.std_logic_textio(body)
# Loading work.sim(testbench_arch)
# Loading work.pfpga_config(rtl)
# .wave
# .structure
# .signals
# ** Failure: Simulation successful (not a failure).  No problems detected. 
#    Time: 6455 us  Iteration: 0  Process: /sim/line__98 File: sim.vhw
# Break at sim.vhw line 407
# Simulation Breakpoint: Break at sim.vhw line 407
# MACRO ./sim.fdo PAUSED at line 13
exit
