==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2577-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2577-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 28.37 seconds. CPU system time: 7.72 seconds. Elapsed time: 52.54 seconds; current allocated memory: 4.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Analyzing design file '/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:75:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:97:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:119:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:141:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:296:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/coder/Desktop/s2n2/finn-hlslib-lif/mac.hpp:116:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/coder/Desktop/s2n2/finn-hlslib-lif/mac.hpp:142:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:49:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:50:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:53:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp
WARNING: [HLS 207-5292] unused parameter 'reps' (/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:837:77)
WARNING: [HLS 207-5292] unused parameter 'reps' (/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:869:78)
WARNING: [HLS 207-5292] unused parameter 'mmv' (/home/coder/Desktop/s2n2/finn-hlslib-lif/interpret.hpp:149:53)
WARNING: [HLS 207-5292] unused parameter 'mmv' (/home/coder/Desktop/s2n2/finn-hlslib-lif/interpret.hpp:166:58)
WARNING: [HLS 207-5292] unused parameter 'mmv' (/home/coder/Desktop/s2n2/finn-hlslib-lif/interpret.hpp:209:56)
WARNING: [HLS 207-5292] unused parameter 'flag' (/home/coder/Desktop/s2n2/finn-hlslib-lif/interpret.hpp:209:72)
WARNING: [HLS 207-5292] unused parameter 'mmv' (/home/coder/Desktop/s2n2/finn-hlslib-lif/interpret.hpp:213:53)
WARNING: [HLS 207-5292] unused parameter 'mmv' (/home/coder/Desktop/s2n2/finn-hlslib-lif/interpret.hpp:218:30)
WARNING: [HLS 207-5292] unused parameter 'mmv' (/home/coder/Desktop/s2n2/finn-hlslib-lif/interpret.hpp:240:53)
WARNING: [HLS 207-5292] unused parameter 'mmv' (/home/coder/Desktop/s2n2/finn-hlslib-lif/interpret.hpp:262:39)
WARNING: [HLS 207-5292] unused parameter 'flag' (/home/coder/Desktop/s2n2/finn-hlslib-lif/interpret.hpp:273:72)
WARNING: [HLS 207-5292] unused parameter 'mmv' (/home/coder/Desktop/s2n2/finn-hlslib-lif/interpret.hpp:300:52)
WARNING: [HLS 207-5292] unused parameter 'decay' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:115:16)
WARNING: [HLS 207-5292] unused parameter 'r' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:117:16)
WARNING: [HLS 207-5292] unused parameter 'nf' (/home/coder/Desktop/s2n2/finn-hlslib-lif/activations.hpp:68:26)
WARNING: [HLS 207-5292] unused parameter 'pe' (/home/coder/Desktop/s2n2/finn-hlslib-lif/activations.hpp:68:45)
WARNING: [HLS 207-5292] unused parameter 'nf' (/home/coder/Desktop/s2n2/finn-hlslib-lif/activations.hpp:86:29)
WARNING: [HLS 207-5292] unused parameter 'pe' (/home/coder/Desktop/s2n2/finn-hlslib-lif/activations.hpp:86:48)
WARNING: [HLS 207-5292] unused parameter 'nf' (/home/coder/Desktop/s2n2/finn-hlslib-lif/activations.hpp:108:32)
WARNING: [HLS 207-5292] unused parameter 'pe' (/home/coder/Desktop/s2n2/finn-hlslib-lif/activations.hpp:108:51)
WARNING: [HLS 207-5292] unused parameter 'nf' (/home/coder/Desktop/s2n2/finn-hlslib-lif/activations.hpp:131:26)
WARNING: [HLS 207-5292] unused parameter 'pe' (/home/coder/Desktop/s2n2/finn-hlslib-lif/activations.hpp:131:45)
WARNING: [HLS 207-5292] unused parameter 'nf' (/home/coder/Desktop/s2n2/finn-hlslib-lif/activations.hpp:170:26)
WARNING: [HLS 207-5292] unused parameter 'pe' (/home/coder/Desktop/s2n2/finn-hlslib-lif/activations.hpp:170:45)
WARNING: [HLS 207-5547] Invalid variable in '#pragma HLS reset': expect variable to be static or global (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:195:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.95 seconds. CPU system time: 4.33 seconds. Elapsed time: 36.65 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,186 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,401 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 820 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 751 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'void ConvLayer_Batch<1u, 3u, 10u, 32u, 10u, 3u, 3u, 32u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 32, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u> const&, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, unsigned int, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_resource_dsp const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:112:0)
INFO: [HLS 214-131] Inlining function 'void memory_resource<ap_uint<3> (*) [10]>(ap_uint<3> (*) [10], ap_resource_dflt const&)' into 'void ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>(hls::stream<ap_uint<(3u) * (1u)>, 0>&, hls::stream<ap_uint<(3u) * (1u)>, 0>&, unsigned int, ap_resource_dflt const&)' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:183:2)
INFO: [HLS 214-131] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>::TileIndex::TileIndex(FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u> const&, unsigned int, ap_uint<3>)' into 'FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>::weights(unsigned int, ap_uint<3>) const' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:216:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<32> >::operator ap_uint<32> const&() const' into 'void Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u> const&, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, int, ap_resource_dsp const&)' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:207:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<32> >::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u> const&, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, int, ap_resource_dsp const&)' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:203:8)
INFO: [HLS 214-131] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u> const&, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, int, ap_resource_dsp const&)' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:189:21)
INFO: [HLS 214-131] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u> const&, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, int, ap_resource_dsp const&)' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:186:57)
INFO: [HLS 214-131] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>::weights(unsigned int, ap_uint<3>) const' into 'void Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u> const&, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, int, ap_resource_dsp const&)' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:178:29)
INFO: [HLS 214-131] Inlining function 'void ConvLayer_Batch<1u, 3u, 10u, 32u, 10u, 3u, 3u, 32u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 32, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u> const&, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, unsigned int, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_resource_dsp const&)' into 'conv1_lif_top(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, unsigned int)' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:27:2)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'current_block_write'. (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:260:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_166_2' is marked as complete unroll implied by the pipeline pragma (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:166:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_184_3' is marked as complete unroll implied by the pipeline pragma (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:184:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_200_1' is marked as complete unroll implied by the pipeline pragma (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_200_4' is marked as complete unroll implied by the pipeline pragma (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:200:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_166_2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:166:24) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 32 (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:117:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:184:23) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 32 (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:117:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_200_1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200:25) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 3 (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:117:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_200_4' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:200:25) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 32 (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:117:0)
INFO: [HLS 214-178] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::DebugThresholdActivation(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv1_lif_top(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, unsigned int)' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<3u, 3u, 100u>::WidthAdjustedInputStream(hls::stream<ap_uint<3>, 0>&, unsigned int)' into 'conv1_lif_top(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, unsigned int)' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<32u, 32u, 100u>::WidthAdjustedOutputStream(hls::stream<ap_uint<32>, 0>&, unsigned int)' into 'conv1_lif_top(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, unsigned int)' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<3u, 3u, 100u>::operator hls::stream<ap_uint<3>, 0>&()' into 'conv1_lif_top(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, unsigned int)' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<32u, 32u, 100u>::operator hls::stream<ap_uint<32>, 0>&()' into 'conv1_lif_top(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, unsigned int)' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to 'inputBuf': Complete partitioning on dimension 1. (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180:33)
INFO: [HLS 214-248] Applying array_partition to 'neust': Complete partitioning on dimension 2. (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132:22)
INFO: [HLS 214-248] Applying array_partition to 'accu': Complete partitioning on dimension 1. (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:136:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out' with compact=bit mode in 32-bits (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:22:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in' with compact=bit mode in 3-bits (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:22:0)
INFO: [HLS 214-364] Automatically inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) const' to improve effectiveness of pipeline pragma in function 'void Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u> const&, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, int, ap_resource_dsp const&)' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.49 seconds. CPU system time: 4.71 seconds. Elapsed time: 24.1 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.461 GB.
WARNING: [HLS 200-805] An internal stream 'convInp' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:119) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'conv1_lif_top' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:18:1), detected/extracted 3 process function(s): 
	 'ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>'
	 'Block_entry13_proc'
	 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.485 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:196:20) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>'.
WARNING: [HLS 200-1946] Dependence pragma (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:250:9) in loop 'VITIS_LOOP_197_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_196_1'.
WARNING: [HLS 200-1946] Dependence pragma (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:250:9) in loop 'VITIS_LOOP_197_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_196_1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.516 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv1_lif_top' ...
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>' to 'ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_197_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_196_1_VITIS_LOOP_197_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.41 seconds. Elapsed time: 2.66 seconds; current allocated memory: 1.519 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.519 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.519 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_147_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.3 seconds; current allocated memory: 1.523 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_lif_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_196_1_VITIS_LOOP_197_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_197_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_inputBuf_RAM_2P_AUTO_1R1W' to 'ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_inputBuf_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_inputBuf_1_RAM_2P_AUTO_1R1W' to 'ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_inputBuf_cud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s'.
INFO: [RTMG 210-278] Implementing memory 'conv1_lif_top_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_inputBuf_bkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.08 seconds; current allocated memory: 1.526 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry13_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Matrix_Vector_Activate_Batch' pipeline 'VITIS_LOOP_147_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch'.
INFO: [RTMG 210-278] Implementing memory 'conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.531 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_lif_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/in_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/numReps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1_lif_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_lif_top'.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_U(conv1_lif_top_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln125_loc_channel_U(conv1_lif_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.77 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.33 seconds; current allocated memory: 1.545 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.08 seconds. CPU system time: 0.19 seconds. Elapsed time: 5.88 seconds; current allocated memory: 1.545 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.4 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.56 seconds; current allocated memory: 1.554 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv1_lif_top.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1_lif_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 315.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 66.49 seconds. CPU system time: 10.31 seconds. Elapsed time: 103.77 seconds; current allocated memory: 103.316 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -version 2.0.1 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file convSNN_conv1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 73.11 seconds. CPU system time: 7.86 seconds. Elapsed time: 157.59 seconds; current allocated memory: 7.602 MB.
