

================================================================
== Vitis HLS Report for 'store_block_C_proc_Pipeline_store_block_C'
================================================================
* Date:           Mon Sep  4 09:33:43 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- store_block_C  |       10|       10|         8|          1|          1|     4|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.63>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_09, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_110, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_211, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_312, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sub_ln87_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sub_ln87"   --->   Operation 16 'read' 'sub_ln87_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_udiv135_i_i_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_udiv135_i_i"   --->   Operation 17 'read' 'p_udiv135_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond54.i.i.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_1 = load i3 %j" [gemm_systolic_array.cpp:87]   --->   Operation 20 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.13ns)   --->   "%icmp_ln84 = icmp_eq  i3 %j_1, i3 4" [gemm_systolic_array.cpp:84]   --->   Operation 21 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.65ns)   --->   "%add_ln84 = add i3 %j_1, i3 1" [gemm_systolic_array.cpp:84]   --->   Operation 23 'add' 'add_ln84' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %for.inc74.i.i.i, void %store_block_C_proc.exit.exitStub" [gemm_systolic_array.cpp:84]   --->   Operation 24 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i3 %j_1" [gemm_systolic_array.cpp:84]   --->   Operation 25 'trunc' 'trunc_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %j_1, i32 2" [gemm_systolic_array.cpp:87]   --->   Operation 26 'bitselect' 'tmp_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i1 %tmp_1" [gemm_systolic_array.cpp:87]   --->   Operation 27 'zext' 'zext_ln87' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87 = add i4 %p_udiv135_i_i_read, i4 %zext_ln87" [gemm_systolic_array.cpp:87]   --->   Operation 28 'add' 'add_ln87' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln87_1 = add i4 %sub_ln87_read, i4 %add_ln87" [gemm_systolic_array.cpp:87]   --->   Operation 29 'add' 'add_ln87_1' <Predicate = (!icmp_ln84)> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i4 %add_ln87_1" [gemm_systolic_array.cpp:87]   --->   Operation 30 'zext' 'zext_ln87_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%C_3_3_addr = getelementptr i32 %C_3_3, i64 0, i64 %zext_ln87_1" [gemm_systolic_array.cpp:87]   --->   Operation 31 'getelementptr' 'C_3_3_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%C_3_2_addr = getelementptr i32 %C_3_2, i64 0, i64 %zext_ln87_1" [gemm_systolic_array.cpp:87]   --->   Operation 32 'getelementptr' 'C_3_2_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%C_3_1_addr = getelementptr i32 %C_3_1, i64 0, i64 %zext_ln87_1" [gemm_systolic_array.cpp:87]   --->   Operation 33 'getelementptr' 'C_3_1_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%C_3_0_addr = getelementptr i32 %C_3_0, i64 0, i64 %zext_ln87_1" [gemm_systolic_array.cpp:87]   --->   Operation 34 'getelementptr' 'C_3_0_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%C_2_3_addr = getelementptr i32 %C_2_3, i64 0, i64 %zext_ln87_1" [gemm_systolic_array.cpp:87]   --->   Operation 35 'getelementptr' 'C_2_3_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%C_2_2_addr = getelementptr i32 %C_2_2, i64 0, i64 %zext_ln87_1" [gemm_systolic_array.cpp:87]   --->   Operation 36 'getelementptr' 'C_2_2_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%C_2_1_addr = getelementptr i32 %C_2_1, i64 0, i64 %zext_ln87_1" [gemm_systolic_array.cpp:87]   --->   Operation 37 'getelementptr' 'C_2_1_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%C_2_0_addr = getelementptr i32 %C_2_0, i64 0, i64 %zext_ln87_1" [gemm_systolic_array.cpp:87]   --->   Operation 38 'getelementptr' 'C_2_0_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%C_1_3_addr = getelementptr i32 %C_1_3, i64 0, i64 %zext_ln87_1" [gemm_systolic_array.cpp:87]   --->   Operation 39 'getelementptr' 'C_1_3_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%C_1_2_addr = getelementptr i32 %C_1_2, i64 0, i64 %zext_ln87_1" [gemm_systolic_array.cpp:87]   --->   Operation 40 'getelementptr' 'C_1_2_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%C_1_1_addr = getelementptr i32 %C_1_1, i64 0, i64 %zext_ln87_1" [gemm_systolic_array.cpp:87]   --->   Operation 41 'getelementptr' 'C_1_1_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%C_1_0_addr = getelementptr i32 %C_1_0, i64 0, i64 %zext_ln87_1" [gemm_systolic_array.cpp:87]   --->   Operation 42 'getelementptr' 'C_1_0_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%C_0_3_addr = getelementptr i32 %C_0_3, i64 0, i64 %zext_ln87_1" [gemm_systolic_array.cpp:87]   --->   Operation 43 'getelementptr' 'C_0_3_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%C_0_2_addr = getelementptr i32 %C_0_2, i64 0, i64 %zext_ln87_1" [gemm_systolic_array.cpp:87]   --->   Operation 44 'getelementptr' 'C_0_2_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%C_0_1_addr = getelementptr i32 %C_0_1, i64 0, i64 %zext_ln87_1" [gemm_systolic_array.cpp:87]   --->   Operation 45 'getelementptr' 'C_0_1_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%C_0_0_addr = getelementptr i32 %C_0_0, i64 0, i64 %zext_ln87_1" [gemm_systolic_array.cpp:87]   --->   Operation 46 'getelementptr' 'C_0_0_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%C_0_0_load = load i4 %C_0_0_addr" [gemm_systolic_array.cpp:87]   --->   Operation 47 'load' 'C_0_0_load' <Predicate = (!icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 48 [2/2] (2.32ns)   --->   "%C_0_1_load = load i4 %C_0_1_addr" [gemm_systolic_array.cpp:87]   --->   Operation 48 'load' 'C_0_1_load' <Predicate = (!icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%C_0_2_load = load i4 %C_0_2_addr" [gemm_systolic_array.cpp:87]   --->   Operation 49 'load' 'C_0_2_load' <Predicate = (!icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 50 [2/2] (2.32ns)   --->   "%C_0_3_load = load i4 %C_0_3_addr" [gemm_systolic_array.cpp:87]   --->   Operation 50 'load' 'C_0_3_load' <Predicate = (!icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 51 [1/1] (0.95ns)   --->   "%switch_ln87 = switch i2 %trunc_ln84, void %arrayidx721.34.case.344.i.i.i, i2 0, void %arrayidx721.34.case.0.i.i.i, i2 1, void %arrayidx721.34.case.1.i.i.i, i2 2, void %arrayidx721.34.case.2.i.i.i" [gemm_systolic_array.cpp:87]   --->   Operation 51 'switch' 'switch_ln87' <Predicate = (!icmp_ln84)> <Delay = 0.95>
ST_1 : Operation 52 [2/2] (2.32ns)   --->   "%C_1_2_load_1 = load i4 %C_1_2_addr" [gemm_systolic_array.cpp:87]   --->   Operation 52 'load' 'C_1_2_load_1' <Predicate = (!icmp_ln84 & trunc_ln84 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%C_2_2_load_1 = load i4 %C_2_2_addr" [gemm_systolic_array.cpp:87]   --->   Operation 53 'load' 'C_2_2_load_1' <Predicate = (!icmp_ln84 & trunc_ln84 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 54 [2/2] (2.32ns)   --->   "%C_3_2_load_1 = load i4 %C_3_2_addr" [gemm_systolic_array.cpp:87]   --->   Operation 54 'load' 'C_3_2_load_1' <Predicate = (!icmp_ln84 & trunc_ln84 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 55 [2/2] (2.32ns)   --->   "%C_1_1_load_1 = load i4 %C_1_1_addr" [gemm_systolic_array.cpp:87]   --->   Operation 55 'load' 'C_1_1_load_1' <Predicate = (!icmp_ln84 & trunc_ln84 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 56 [2/2] (2.32ns)   --->   "%C_2_1_load_1 = load i4 %C_2_1_addr" [gemm_systolic_array.cpp:87]   --->   Operation 56 'load' 'C_2_1_load_1' <Predicate = (!icmp_ln84 & trunc_ln84 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 57 [2/2] (2.32ns)   --->   "%C_3_1_load_1 = load i4 %C_3_1_addr" [gemm_systolic_array.cpp:87]   --->   Operation 57 'load' 'C_3_1_load_1' <Predicate = (!icmp_ln84 & trunc_ln84 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 58 [2/2] (2.32ns)   --->   "%C_1_0_load_1 = load i4 %C_1_0_addr" [gemm_systolic_array.cpp:87]   --->   Operation 58 'load' 'C_1_0_load_1' <Predicate = (!icmp_ln84 & trunc_ln84 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 59 [2/2] (2.32ns)   --->   "%C_2_0_load_1 = load i4 %C_2_0_addr" [gemm_systolic_array.cpp:87]   --->   Operation 59 'load' 'C_2_0_load_1' <Predicate = (!icmp_ln84 & trunc_ln84 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 60 [2/2] (2.32ns)   --->   "%C_3_0_load_1 = load i4 %C_3_0_addr" [gemm_systolic_array.cpp:87]   --->   Operation 60 'load' 'C_3_0_load_1' <Predicate = (!icmp_ln84 & trunc_ln84 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 61 [2/2] (2.32ns)   --->   "%C_1_0_load = load i4 %C_1_0_addr" [gemm_systolic_array.cpp:87]   --->   Operation 61 'load' 'C_1_0_load' <Predicate = (!icmp_ln84 & trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 62 [2/2] (2.32ns)   --->   "%C_1_1_load = load i4 %C_1_1_addr" [gemm_systolic_array.cpp:87]   --->   Operation 62 'load' 'C_1_1_load' <Predicate = (!icmp_ln84 & trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 63 [2/2] (2.32ns)   --->   "%C_1_2_load = load i4 %C_1_2_addr" [gemm_systolic_array.cpp:87]   --->   Operation 63 'load' 'C_1_2_load' <Predicate = (!icmp_ln84 & trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 64 [2/2] (2.32ns)   --->   "%C_1_3_load = load i4 %C_1_3_addr" [gemm_systolic_array.cpp:87]   --->   Operation 64 'load' 'C_1_3_load' <Predicate = (!icmp_ln84 & trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 65 [2/2] (2.32ns)   --->   "%C_2_0_load = load i4 %C_2_0_addr" [gemm_systolic_array.cpp:87]   --->   Operation 65 'load' 'C_2_0_load' <Predicate = (!icmp_ln84 & trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 66 [2/2] (2.32ns)   --->   "%C_2_1_load = load i4 %C_2_1_addr" [gemm_systolic_array.cpp:87]   --->   Operation 66 'load' 'C_2_1_load' <Predicate = (!icmp_ln84 & trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 67 [2/2] (2.32ns)   --->   "%C_2_2_load = load i4 %C_2_2_addr" [gemm_systolic_array.cpp:87]   --->   Operation 67 'load' 'C_2_2_load' <Predicate = (!icmp_ln84 & trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 68 [2/2] (2.32ns)   --->   "%C_2_3_load = load i4 %C_2_3_addr" [gemm_systolic_array.cpp:87]   --->   Operation 68 'load' 'C_2_3_load' <Predicate = (!icmp_ln84 & trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 69 [2/2] (2.32ns)   --->   "%C_3_0_load = load i4 %C_3_0_addr" [gemm_systolic_array.cpp:87]   --->   Operation 69 'load' 'C_3_0_load' <Predicate = (!icmp_ln84 & trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 70 [2/2] (2.32ns)   --->   "%C_3_1_load = load i4 %C_3_1_addr" [gemm_systolic_array.cpp:87]   --->   Operation 70 'load' 'C_3_1_load' <Predicate = (!icmp_ln84 & trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 71 [2/2] (2.32ns)   --->   "%C_3_2_load = load i4 %C_3_2_addr" [gemm_systolic_array.cpp:87]   --->   Operation 71 'load' 'C_3_2_load' <Predicate = (!icmp_ln84 & trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 72 [2/2] (2.32ns)   --->   "%C_3_3_load = load i4 %C_3_3_addr" [gemm_systolic_array.cpp:87]   --->   Operation 72 'load' 'C_3_3_load' <Predicate = (!icmp_ln84 & trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln84 = store i3 %add_ln84, i3 %j" [gemm_systolic_array.cpp:84]   --->   Operation 73 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln84 = br void %for.cond54.i.i.i" [gemm_systolic_array.cpp:84]   --->   Operation 74 'br' 'br_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 75 [1/1] (3.63ns)   --->   "%block_C_drainer_09_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_09" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 75 'read' 'block_C_drainer_09_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 76 [1/2] (2.32ns)   --->   "%C_0_0_load = load i4 %C_0_0_addr" [gemm_systolic_array.cpp:87]   --->   Operation 76 'load' 'C_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 77 [1/2] (2.32ns)   --->   "%C_0_1_load = load i4 %C_0_1_addr" [gemm_systolic_array.cpp:87]   --->   Operation 77 'load' 'C_0_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 78 [1/2] (2.32ns)   --->   "%C_0_2_load = load i4 %C_0_2_addr" [gemm_systolic_array.cpp:87]   --->   Operation 78 'load' 'C_0_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 79 [1/2] (2.32ns)   --->   "%C_0_3_load = load i4 %C_0_3_addr" [gemm_systolic_array.cpp:87]   --->   Operation 79 'load' 'C_0_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 80 [1/1] (1.82ns)   --->   "%tmp_664_i_i = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %C_0_0_load, i32 %C_0_1_load, i32 %C_0_2_load, i32 %C_0_3_load, i2 %trunc_ln84" [gemm_systolic_array.cpp:87]   --->   Operation 80 'mux' 'tmp_664_i_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (3.63ns)   --->   "%block_C_drainer_110_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_110" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'read' 'block_C_drainer_110_read_3' <Predicate = (trunc_ln84 == 2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 82 [1/2] (2.32ns)   --->   "%C_1_2_load_1 = load i4 %C_1_2_addr" [gemm_systolic_array.cpp:87]   --->   Operation 82 'load' 'C_1_2_load_1' <Predicate = (trunc_ln84 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 83 [1/1] (3.63ns)   --->   "%block_C_drainer_211_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_211" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'read' 'block_C_drainer_211_read_3' <Predicate = (trunc_ln84 == 2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 84 [1/2] (2.32ns)   --->   "%C_2_2_load_1 = load i4 %C_2_2_addr" [gemm_systolic_array.cpp:87]   --->   Operation 84 'load' 'C_2_2_load_1' <Predicate = (trunc_ln84 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 85 [1/1] (3.63ns)   --->   "%block_C_drainer_312_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_312" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'read' 'block_C_drainer_312_read_3' <Predicate = (trunc_ln84 == 2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 86 [1/2] (2.32ns)   --->   "%C_3_2_load_1 = load i4 %C_3_2_addr" [gemm_systolic_array.cpp:87]   --->   Operation 86 'load' 'C_3_2_load_1' <Predicate = (trunc_ln84 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 87 [1/1] (3.63ns)   --->   "%block_C_drainer_110_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_110" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'read' 'block_C_drainer_110_read_2' <Predicate = (trunc_ln84 == 1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 88 [1/2] (2.32ns)   --->   "%C_1_1_load_1 = load i4 %C_1_1_addr" [gemm_systolic_array.cpp:87]   --->   Operation 88 'load' 'C_1_1_load_1' <Predicate = (trunc_ln84 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 89 [1/1] (3.63ns)   --->   "%block_C_drainer_211_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_211" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'read' 'block_C_drainer_211_read_2' <Predicate = (trunc_ln84 == 1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 90 [1/2] (2.32ns)   --->   "%C_2_1_load_1 = load i4 %C_2_1_addr" [gemm_systolic_array.cpp:87]   --->   Operation 90 'load' 'C_2_1_load_1' <Predicate = (trunc_ln84 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 91 [1/1] (3.63ns)   --->   "%block_C_drainer_312_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_312" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'read' 'block_C_drainer_312_read_2' <Predicate = (trunc_ln84 == 1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 92 [1/2] (2.32ns)   --->   "%C_3_1_load_1 = load i4 %C_3_1_addr" [gemm_systolic_array.cpp:87]   --->   Operation 92 'load' 'C_3_1_load_1' <Predicate = (trunc_ln84 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 93 [1/1] (3.63ns)   --->   "%block_C_drainer_110_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_110" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'read' 'block_C_drainer_110_read_1' <Predicate = (trunc_ln84 == 0)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 94 [1/2] (2.32ns)   --->   "%C_1_0_load_1 = load i4 %C_1_0_addr" [gemm_systolic_array.cpp:87]   --->   Operation 94 'load' 'C_1_0_load_1' <Predicate = (trunc_ln84 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 95 [1/1] (3.63ns)   --->   "%block_C_drainer_211_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_211" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'read' 'block_C_drainer_211_read_1' <Predicate = (trunc_ln84 == 0)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 96 [1/2] (2.32ns)   --->   "%C_2_0_load_1 = load i4 %C_2_0_addr" [gemm_systolic_array.cpp:87]   --->   Operation 96 'load' 'C_2_0_load_1' <Predicate = (trunc_ln84 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 97 [1/1] (3.63ns)   --->   "%block_C_drainer_312_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_312" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'read' 'block_C_drainer_312_read_1' <Predicate = (trunc_ln84 == 0)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 98 [1/2] (2.32ns)   --->   "%C_3_0_load_1 = load i4 %C_3_0_addr" [gemm_systolic_array.cpp:87]   --->   Operation 98 'load' 'C_3_0_load_1' <Predicate = (trunc_ln84 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 99 [1/1] (3.63ns)   --->   "%block_C_drainer_110_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_110" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 99 'read' 'block_C_drainer_110_read' <Predicate = (trunc_ln84 == 3)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 100 [1/2] (2.32ns)   --->   "%C_1_0_load = load i4 %C_1_0_addr" [gemm_systolic_array.cpp:87]   --->   Operation 100 'load' 'C_1_0_load' <Predicate = (trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 101 [1/2] (2.32ns)   --->   "%C_1_1_load = load i4 %C_1_1_addr" [gemm_systolic_array.cpp:87]   --->   Operation 101 'load' 'C_1_1_load' <Predicate = (trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 102 [1/2] (2.32ns)   --->   "%C_1_2_load = load i4 %C_1_2_addr" [gemm_systolic_array.cpp:87]   --->   Operation 102 'load' 'C_1_2_load' <Predicate = (trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 103 [1/2] (2.32ns)   --->   "%C_1_3_load = load i4 %C_1_3_addr" [gemm_systolic_array.cpp:87]   --->   Operation 103 'load' 'C_1_3_load' <Predicate = (trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 104 [1/1] (1.82ns)   --->   "%tmp_666_i_i = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %C_1_0_load, i32 %C_1_1_load, i32 %C_1_2_load, i32 %C_1_3_load, i2 %trunc_ln84" [gemm_systolic_array.cpp:87]   --->   Operation 104 'mux' 'tmp_666_i_i' <Predicate = (trunc_ln84 == 3)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (3.63ns)   --->   "%block_C_drainer_211_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_211" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'read' 'block_C_drainer_211_read' <Predicate = (trunc_ln84 == 3)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 106 [1/2] (2.32ns)   --->   "%C_2_0_load = load i4 %C_2_0_addr" [gemm_systolic_array.cpp:87]   --->   Operation 106 'load' 'C_2_0_load' <Predicate = (trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 107 [1/2] (2.32ns)   --->   "%C_2_1_load = load i4 %C_2_1_addr" [gemm_systolic_array.cpp:87]   --->   Operation 107 'load' 'C_2_1_load' <Predicate = (trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 108 [1/2] (2.32ns)   --->   "%C_2_2_load = load i4 %C_2_2_addr" [gemm_systolic_array.cpp:87]   --->   Operation 108 'load' 'C_2_2_load' <Predicate = (trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 109 [1/2] (2.32ns)   --->   "%C_2_3_load = load i4 %C_2_3_addr" [gemm_systolic_array.cpp:87]   --->   Operation 109 'load' 'C_2_3_load' <Predicate = (trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 110 [1/1] (1.82ns)   --->   "%tmp_668_i_i = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %C_2_0_load, i32 %C_2_1_load, i32 %C_2_2_load, i32 %C_2_3_load, i2 %trunc_ln84" [gemm_systolic_array.cpp:87]   --->   Operation 110 'mux' 'tmp_668_i_i' <Predicate = (trunc_ln84 == 3)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (3.63ns)   --->   "%block_C_drainer_312_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_312" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'read' 'block_C_drainer_312_read' <Predicate = (trunc_ln84 == 3)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 112 [1/2] (2.32ns)   --->   "%C_3_0_load = load i4 %C_3_0_addr" [gemm_systolic_array.cpp:87]   --->   Operation 112 'load' 'C_3_0_load' <Predicate = (trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 113 [1/2] (2.32ns)   --->   "%C_3_1_load = load i4 %C_3_1_addr" [gemm_systolic_array.cpp:87]   --->   Operation 113 'load' 'C_3_1_load' <Predicate = (trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 114 [1/2] (2.32ns)   --->   "%C_3_2_load = load i4 %C_3_2_addr" [gemm_systolic_array.cpp:87]   --->   Operation 114 'load' 'C_3_2_load' <Predicate = (trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 115 [1/2] (2.32ns)   --->   "%C_3_3_load = load i4 %C_3_3_addr" [gemm_systolic_array.cpp:87]   --->   Operation 115 'load' 'C_3_3_load' <Predicate = (trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 116 [1/1] (1.82ns)   --->   "%tmp_670_i_i = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %C_3_0_load, i32 %C_3_1_load, i32 %C_3_2_load, i32 %C_3_3_load, i2 %trunc_ln84" [gemm_systolic_array.cpp:87]   --->   Operation 116 'mux' 'tmp_670_i_i' <Predicate = (trunc_ln84 == 3)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %block_C_drainer_09_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'bitcast' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [5/5] (7.25ns)   --->   "%add73_i_i_i = fadd i32 %tmp_664_i_i, i32 %tmp" [gemm_systolic_array.cpp:87]   --->   Operation 118 'fadd' 'add73_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_5 = bitcast i32 %block_C_drainer_110_read_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 119 'bitcast' 'tmp_5' <Predicate = (trunc_ln84 == 2)> <Delay = 0.00>
ST_3 : Operation 120 [5/5] (7.25ns)   --->   "%add73_1_i_i_i = fadd i32 %C_1_2_load_1, i32 %tmp_5" [gemm_systolic_array.cpp:87]   --->   Operation 120 'fadd' 'add73_1_i_i_i' <Predicate = (trunc_ln84 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_6 = bitcast i32 %block_C_drainer_211_read_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 121 'bitcast' 'tmp_6' <Predicate = (trunc_ln84 == 2)> <Delay = 0.00>
ST_3 : Operation 122 [5/5] (7.25ns)   --->   "%add73_2_i_i_i = fadd i32 %C_2_2_load_1, i32 %tmp_6" [gemm_systolic_array.cpp:87]   --->   Operation 122 'fadd' 'add73_2_i_i_i' <Predicate = (trunc_ln84 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_7 = bitcast i32 %block_C_drainer_312_read_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'bitcast' 'tmp_7' <Predicate = (trunc_ln84 == 2)> <Delay = 0.00>
ST_3 : Operation 124 [5/5] (7.25ns)   --->   "%add73_3_i_i_i = fadd i32 %C_3_2_load_1, i32 %tmp_7" [gemm_systolic_array.cpp:87]   --->   Operation 124 'fadd' 'add73_3_i_i_i' <Predicate = (trunc_ln84 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln145_7 = bitcast i32 %block_C_drainer_110_read_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'bitcast' 'bitcast_ln145_7' <Predicate = (trunc_ln84 == 1)> <Delay = 0.00>
ST_3 : Operation 126 [5/5] (7.25ns)   --->   "%add73_136_i_i_i = fadd i32 %C_1_1_load_1, i32 %bitcast_ln145_7" [gemm_systolic_array.cpp:87]   --->   Operation 126 'fadd' 'add73_136_i_i_i' <Predicate = (trunc_ln84 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln145_8 = bitcast i32 %block_C_drainer_211_read_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'bitcast' 'bitcast_ln145_8' <Predicate = (trunc_ln84 == 1)> <Delay = 0.00>
ST_3 : Operation 128 [5/5] (7.25ns)   --->   "%add73_274_i_i_i = fadd i32 %C_2_1_load_1, i32 %bitcast_ln145_8" [gemm_systolic_array.cpp:87]   --->   Operation 128 'fadd' 'add73_274_i_i_i' <Predicate = (trunc_ln84 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln145_9 = bitcast i32 %block_C_drainer_312_read_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 129 'bitcast' 'bitcast_ln145_9' <Predicate = (trunc_ln84 == 1)> <Delay = 0.00>
ST_3 : Operation 130 [5/5] (7.25ns)   --->   "%add73_3112_i_i_i = fadd i32 %C_3_1_load_1, i32 %bitcast_ln145_9" [gemm_systolic_array.cpp:87]   --->   Operation 130 'fadd' 'add73_3112_i_i_i' <Predicate = (trunc_ln84 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln145_4 = bitcast i32 %block_C_drainer_110_read_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 131 'bitcast' 'bitcast_ln145_4' <Predicate = (trunc_ln84 == 0)> <Delay = 0.00>
ST_3 : Operation 132 [5/5] (7.25ns)   --->   "%add73_123_i_i_i = fadd i32 %C_1_0_load_1, i32 %bitcast_ln145_4" [gemm_systolic_array.cpp:87]   --->   Operation 132 'fadd' 'add73_123_i_i_i' <Predicate = (trunc_ln84 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln145_5 = bitcast i32 %block_C_drainer_211_read_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 133 'bitcast' 'bitcast_ln145_5' <Predicate = (trunc_ln84 == 0)> <Delay = 0.00>
ST_3 : Operation 134 [5/5] (7.25ns)   --->   "%add73_261_i_i_i = fadd i32 %C_2_0_load_1, i32 %bitcast_ln145_5" [gemm_systolic_array.cpp:87]   --->   Operation 134 'fadd' 'add73_261_i_i_i' <Predicate = (trunc_ln84 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln145_6 = bitcast i32 %block_C_drainer_312_read_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 135 'bitcast' 'bitcast_ln145_6' <Predicate = (trunc_ln84 == 0)> <Delay = 0.00>
ST_3 : Operation 136 [5/5] (7.25ns)   --->   "%add73_399_i_i_i = fadd i32 %C_3_0_load_1, i32 %bitcast_ln145_6" [gemm_systolic_array.cpp:87]   --->   Operation 136 'fadd' 'add73_399_i_i_i' <Predicate = (trunc_ln84 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln145 = bitcast i32 %block_C_drainer_110_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 137 'bitcast' 'bitcast_ln145' <Predicate = (trunc_ln84 == 3)> <Delay = 0.00>
ST_3 : Operation 138 [5/5] (7.25ns)   --->   "%add73_110_i_i_i = fadd i32 %tmp_666_i_i, i32 %bitcast_ln145" [gemm_systolic_array.cpp:87]   --->   Operation 138 'fadd' 'add73_110_i_i_i' <Predicate = (trunc_ln84 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln145_2 = bitcast i32 %block_C_drainer_211_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 139 'bitcast' 'bitcast_ln145_2' <Predicate = (trunc_ln84 == 3)> <Delay = 0.00>
ST_3 : Operation 140 [5/5] (7.25ns)   --->   "%add73_248_i_i_i = fadd i32 %tmp_668_i_i, i32 %bitcast_ln145_2" [gemm_systolic_array.cpp:87]   --->   Operation 140 'fadd' 'add73_248_i_i_i' <Predicate = (trunc_ln84 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln145_3 = bitcast i32 %block_C_drainer_312_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 141 'bitcast' 'bitcast_ln145_3' <Predicate = (trunc_ln84 == 3)> <Delay = 0.00>
ST_3 : Operation 142 [5/5] (7.25ns)   --->   "%add73_386_i_i_i = fadd i32 %tmp_670_i_i, i32 %bitcast_ln145_3" [gemm_systolic_array.cpp:87]   --->   Operation 142 'fadd' 'add73_386_i_i_i' <Predicate = (trunc_ln84 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 143 [4/5] (7.25ns)   --->   "%add73_i_i_i = fadd i32 %tmp_664_i_i, i32 %tmp" [gemm_systolic_array.cpp:87]   --->   Operation 143 'fadd' 'add73_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [4/5] (7.25ns)   --->   "%add73_1_i_i_i = fadd i32 %C_1_2_load_1, i32 %tmp_5" [gemm_systolic_array.cpp:87]   --->   Operation 144 'fadd' 'add73_1_i_i_i' <Predicate = (trunc_ln84 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [4/5] (7.25ns)   --->   "%add73_2_i_i_i = fadd i32 %C_2_2_load_1, i32 %tmp_6" [gemm_systolic_array.cpp:87]   --->   Operation 145 'fadd' 'add73_2_i_i_i' <Predicate = (trunc_ln84 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [4/5] (7.25ns)   --->   "%add73_3_i_i_i = fadd i32 %C_3_2_load_1, i32 %tmp_7" [gemm_systolic_array.cpp:87]   --->   Operation 146 'fadd' 'add73_3_i_i_i' <Predicate = (trunc_ln84 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [4/5] (7.25ns)   --->   "%add73_136_i_i_i = fadd i32 %C_1_1_load_1, i32 %bitcast_ln145_7" [gemm_systolic_array.cpp:87]   --->   Operation 147 'fadd' 'add73_136_i_i_i' <Predicate = (trunc_ln84 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [4/5] (7.25ns)   --->   "%add73_274_i_i_i = fadd i32 %C_2_1_load_1, i32 %bitcast_ln145_8" [gemm_systolic_array.cpp:87]   --->   Operation 148 'fadd' 'add73_274_i_i_i' <Predicate = (trunc_ln84 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [4/5] (7.25ns)   --->   "%add73_3112_i_i_i = fadd i32 %C_3_1_load_1, i32 %bitcast_ln145_9" [gemm_systolic_array.cpp:87]   --->   Operation 149 'fadd' 'add73_3112_i_i_i' <Predicate = (trunc_ln84 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [4/5] (7.25ns)   --->   "%add73_123_i_i_i = fadd i32 %C_1_0_load_1, i32 %bitcast_ln145_4" [gemm_systolic_array.cpp:87]   --->   Operation 150 'fadd' 'add73_123_i_i_i' <Predicate = (trunc_ln84 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [4/5] (7.25ns)   --->   "%add73_261_i_i_i = fadd i32 %C_2_0_load_1, i32 %bitcast_ln145_5" [gemm_systolic_array.cpp:87]   --->   Operation 151 'fadd' 'add73_261_i_i_i' <Predicate = (trunc_ln84 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [4/5] (7.25ns)   --->   "%add73_399_i_i_i = fadd i32 %C_3_0_load_1, i32 %bitcast_ln145_6" [gemm_systolic_array.cpp:87]   --->   Operation 152 'fadd' 'add73_399_i_i_i' <Predicate = (trunc_ln84 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [4/5] (7.25ns)   --->   "%add73_110_i_i_i = fadd i32 %tmp_666_i_i, i32 %bitcast_ln145" [gemm_systolic_array.cpp:87]   --->   Operation 153 'fadd' 'add73_110_i_i_i' <Predicate = (trunc_ln84 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [4/5] (7.25ns)   --->   "%add73_248_i_i_i = fadd i32 %tmp_668_i_i, i32 %bitcast_ln145_2" [gemm_systolic_array.cpp:87]   --->   Operation 154 'fadd' 'add73_248_i_i_i' <Predicate = (trunc_ln84 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [4/5] (7.25ns)   --->   "%add73_386_i_i_i = fadd i32 %tmp_670_i_i, i32 %bitcast_ln145_3" [gemm_systolic_array.cpp:87]   --->   Operation 155 'fadd' 'add73_386_i_i_i' <Predicate = (trunc_ln84 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 156 [3/5] (7.25ns)   --->   "%add73_i_i_i = fadd i32 %tmp_664_i_i, i32 %tmp" [gemm_systolic_array.cpp:87]   --->   Operation 156 'fadd' 'add73_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [3/5] (7.25ns)   --->   "%add73_1_i_i_i = fadd i32 %C_1_2_load_1, i32 %tmp_5" [gemm_systolic_array.cpp:87]   --->   Operation 157 'fadd' 'add73_1_i_i_i' <Predicate = (trunc_ln84 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [3/5] (7.25ns)   --->   "%add73_2_i_i_i = fadd i32 %C_2_2_load_1, i32 %tmp_6" [gemm_systolic_array.cpp:87]   --->   Operation 158 'fadd' 'add73_2_i_i_i' <Predicate = (trunc_ln84 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [3/5] (7.25ns)   --->   "%add73_3_i_i_i = fadd i32 %C_3_2_load_1, i32 %tmp_7" [gemm_systolic_array.cpp:87]   --->   Operation 159 'fadd' 'add73_3_i_i_i' <Predicate = (trunc_ln84 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [3/5] (7.25ns)   --->   "%add73_136_i_i_i = fadd i32 %C_1_1_load_1, i32 %bitcast_ln145_7" [gemm_systolic_array.cpp:87]   --->   Operation 160 'fadd' 'add73_136_i_i_i' <Predicate = (trunc_ln84 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [3/5] (7.25ns)   --->   "%add73_274_i_i_i = fadd i32 %C_2_1_load_1, i32 %bitcast_ln145_8" [gemm_systolic_array.cpp:87]   --->   Operation 161 'fadd' 'add73_274_i_i_i' <Predicate = (trunc_ln84 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [3/5] (7.25ns)   --->   "%add73_3112_i_i_i = fadd i32 %C_3_1_load_1, i32 %bitcast_ln145_9" [gemm_systolic_array.cpp:87]   --->   Operation 162 'fadd' 'add73_3112_i_i_i' <Predicate = (trunc_ln84 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [3/5] (7.25ns)   --->   "%add73_123_i_i_i = fadd i32 %C_1_0_load_1, i32 %bitcast_ln145_4" [gemm_systolic_array.cpp:87]   --->   Operation 163 'fadd' 'add73_123_i_i_i' <Predicate = (trunc_ln84 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [3/5] (7.25ns)   --->   "%add73_261_i_i_i = fadd i32 %C_2_0_load_1, i32 %bitcast_ln145_5" [gemm_systolic_array.cpp:87]   --->   Operation 164 'fadd' 'add73_261_i_i_i' <Predicate = (trunc_ln84 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [3/5] (7.25ns)   --->   "%add73_399_i_i_i = fadd i32 %C_3_0_load_1, i32 %bitcast_ln145_6" [gemm_systolic_array.cpp:87]   --->   Operation 165 'fadd' 'add73_399_i_i_i' <Predicate = (trunc_ln84 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [3/5] (7.25ns)   --->   "%add73_110_i_i_i = fadd i32 %tmp_666_i_i, i32 %bitcast_ln145" [gemm_systolic_array.cpp:87]   --->   Operation 166 'fadd' 'add73_110_i_i_i' <Predicate = (trunc_ln84 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [3/5] (7.25ns)   --->   "%add73_248_i_i_i = fadd i32 %tmp_668_i_i, i32 %bitcast_ln145_2" [gemm_systolic_array.cpp:87]   --->   Operation 167 'fadd' 'add73_248_i_i_i' <Predicate = (trunc_ln84 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [3/5] (7.25ns)   --->   "%add73_386_i_i_i = fadd i32 %tmp_670_i_i, i32 %bitcast_ln145_3" [gemm_systolic_array.cpp:87]   --->   Operation 168 'fadd' 'add73_386_i_i_i' <Predicate = (trunc_ln84 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 169 [2/5] (7.25ns)   --->   "%add73_i_i_i = fadd i32 %tmp_664_i_i, i32 %tmp" [gemm_systolic_array.cpp:87]   --->   Operation 169 'fadd' 'add73_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [2/5] (7.25ns)   --->   "%add73_1_i_i_i = fadd i32 %C_1_2_load_1, i32 %tmp_5" [gemm_systolic_array.cpp:87]   --->   Operation 170 'fadd' 'add73_1_i_i_i' <Predicate = (trunc_ln84 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [2/5] (7.25ns)   --->   "%add73_2_i_i_i = fadd i32 %C_2_2_load_1, i32 %tmp_6" [gemm_systolic_array.cpp:87]   --->   Operation 171 'fadd' 'add73_2_i_i_i' <Predicate = (trunc_ln84 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [2/5] (7.25ns)   --->   "%add73_3_i_i_i = fadd i32 %C_3_2_load_1, i32 %tmp_7" [gemm_systolic_array.cpp:87]   --->   Operation 172 'fadd' 'add73_3_i_i_i' <Predicate = (trunc_ln84 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [2/5] (7.25ns)   --->   "%add73_136_i_i_i = fadd i32 %C_1_1_load_1, i32 %bitcast_ln145_7" [gemm_systolic_array.cpp:87]   --->   Operation 173 'fadd' 'add73_136_i_i_i' <Predicate = (trunc_ln84 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [2/5] (7.25ns)   --->   "%add73_274_i_i_i = fadd i32 %C_2_1_load_1, i32 %bitcast_ln145_8" [gemm_systolic_array.cpp:87]   --->   Operation 174 'fadd' 'add73_274_i_i_i' <Predicate = (trunc_ln84 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [2/5] (7.25ns)   --->   "%add73_3112_i_i_i = fadd i32 %C_3_1_load_1, i32 %bitcast_ln145_9" [gemm_systolic_array.cpp:87]   --->   Operation 175 'fadd' 'add73_3112_i_i_i' <Predicate = (trunc_ln84 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [2/5] (7.25ns)   --->   "%add73_123_i_i_i = fadd i32 %C_1_0_load_1, i32 %bitcast_ln145_4" [gemm_systolic_array.cpp:87]   --->   Operation 176 'fadd' 'add73_123_i_i_i' <Predicate = (trunc_ln84 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [2/5] (7.25ns)   --->   "%add73_261_i_i_i = fadd i32 %C_2_0_load_1, i32 %bitcast_ln145_5" [gemm_systolic_array.cpp:87]   --->   Operation 177 'fadd' 'add73_261_i_i_i' <Predicate = (trunc_ln84 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [2/5] (7.25ns)   --->   "%add73_399_i_i_i = fadd i32 %C_3_0_load_1, i32 %bitcast_ln145_6" [gemm_systolic_array.cpp:87]   --->   Operation 178 'fadd' 'add73_399_i_i_i' <Predicate = (trunc_ln84 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [2/5] (7.25ns)   --->   "%add73_110_i_i_i = fadd i32 %tmp_666_i_i, i32 %bitcast_ln145" [gemm_systolic_array.cpp:87]   --->   Operation 179 'fadd' 'add73_110_i_i_i' <Predicate = (trunc_ln84 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [2/5] (7.25ns)   --->   "%add73_248_i_i_i = fadd i32 %tmp_668_i_i, i32 %bitcast_ln145_2" [gemm_systolic_array.cpp:87]   --->   Operation 180 'fadd' 'add73_248_i_i_i' <Predicate = (trunc_ln84 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [2/5] (7.25ns)   --->   "%add73_386_i_i_i = fadd i32 %tmp_670_i_i, i32 %bitcast_ln145_3" [gemm_systolic_array.cpp:87]   --->   Operation 181 'fadd' 'add73_386_i_i_i' <Predicate = (trunc_ln84 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln85 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [gemm_systolic_array.cpp:85]   --->   Operation 182 'specpipeline' 'specpipeline_ln85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [gemm_systolic_array.cpp:86]   --->   Operation 183 'specloopname' 'specloopname_ln86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/5] (7.25ns)   --->   "%add73_i_i_i = fadd i32 %tmp_664_i_i, i32 %tmp" [gemm_systolic_array.cpp:87]   --->   Operation 184 'fadd' 'add73_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/5] (7.25ns)   --->   "%add73_1_i_i_i = fadd i32 %C_1_2_load_1, i32 %tmp_5" [gemm_systolic_array.cpp:87]   --->   Operation 185 'fadd' 'add73_1_i_i_i' <Predicate = (trunc_ln84 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/5] (7.25ns)   --->   "%add73_2_i_i_i = fadd i32 %C_2_2_load_1, i32 %tmp_6" [gemm_systolic_array.cpp:87]   --->   Operation 186 'fadd' 'add73_2_i_i_i' <Predicate = (trunc_ln84 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/5] (7.25ns)   --->   "%add73_3_i_i_i = fadd i32 %C_3_2_load_1, i32 %tmp_7" [gemm_systolic_array.cpp:87]   --->   Operation 187 'fadd' 'add73_3_i_i_i' <Predicate = (trunc_ln84 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/5] (7.25ns)   --->   "%add73_136_i_i_i = fadd i32 %C_1_1_load_1, i32 %bitcast_ln145_7" [gemm_systolic_array.cpp:87]   --->   Operation 188 'fadd' 'add73_136_i_i_i' <Predicate = (trunc_ln84 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/5] (7.25ns)   --->   "%add73_274_i_i_i = fadd i32 %C_2_1_load_1, i32 %bitcast_ln145_8" [gemm_systolic_array.cpp:87]   --->   Operation 189 'fadd' 'add73_274_i_i_i' <Predicate = (trunc_ln84 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/5] (7.25ns)   --->   "%add73_3112_i_i_i = fadd i32 %C_3_1_load_1, i32 %bitcast_ln145_9" [gemm_systolic_array.cpp:87]   --->   Operation 190 'fadd' 'add73_3112_i_i_i' <Predicate = (trunc_ln84 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/5] (7.25ns)   --->   "%add73_123_i_i_i = fadd i32 %C_1_0_load_1, i32 %bitcast_ln145_4" [gemm_systolic_array.cpp:87]   --->   Operation 191 'fadd' 'add73_123_i_i_i' <Predicate = (trunc_ln84 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/5] (7.25ns)   --->   "%add73_261_i_i_i = fadd i32 %C_2_0_load_1, i32 %bitcast_ln145_5" [gemm_systolic_array.cpp:87]   --->   Operation 192 'fadd' 'add73_261_i_i_i' <Predicate = (trunc_ln84 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/5] (7.25ns)   --->   "%add73_399_i_i_i = fadd i32 %C_3_0_load_1, i32 %bitcast_ln145_6" [gemm_systolic_array.cpp:87]   --->   Operation 193 'fadd' 'add73_399_i_i_i' <Predicate = (trunc_ln84 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/5] (7.25ns)   --->   "%add73_110_i_i_i = fadd i32 %tmp_666_i_i, i32 %bitcast_ln145" [gemm_systolic_array.cpp:87]   --->   Operation 194 'fadd' 'add73_110_i_i_i' <Predicate = (trunc_ln84 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/5] (7.25ns)   --->   "%add73_248_i_i_i = fadd i32 %tmp_668_i_i, i32 %bitcast_ln145_2" [gemm_systolic_array.cpp:87]   --->   Operation 195 'fadd' 'add73_248_i_i_i' <Predicate = (trunc_ln84 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/5] (7.25ns)   --->   "%add73_386_i_i_i = fadd i32 %tmp_670_i_i, i32 %bitcast_ln145_3" [gemm_systolic_array.cpp:87]   --->   Operation 196 'fadd' 'add73_386_i_i_i' <Predicate = (trunc_ln84 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 217 'ret' 'ret_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 197 [1/1] (2.32ns)   --->   "%store_ln87 = store i32 %add73_i_i_i, i4 %C_0_2_addr" [gemm_systolic_array.cpp:87]   --->   Operation 197 'store' 'store_ln87' <Predicate = (trunc_ln84 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 198 [1/1] (2.32ns)   --->   "%store_ln87 = store i32 %add73_1_i_i_i, i4 %C_1_2_addr" [gemm_systolic_array.cpp:87]   --->   Operation 198 'store' 'store_ln87' <Predicate = (trunc_ln84 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 199 [1/1] (2.32ns)   --->   "%store_ln87 = store i32 %add73_2_i_i_i, i4 %C_2_2_addr" [gemm_systolic_array.cpp:87]   --->   Operation 199 'store' 'store_ln87' <Predicate = (trunc_ln84 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 200 [1/1] (2.32ns)   --->   "%store_ln87 = store i32 %add73_3_i_i_i, i4 %C_3_2_addr" [gemm_systolic_array.cpp:87]   --->   Operation 200 'store' 'store_ln87' <Predicate = (trunc_ln84 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx721.34.exit43.i.i.i" [gemm_systolic_array.cpp:87]   --->   Operation 201 'br' 'br_ln87' <Predicate = (trunc_ln84 == 2)> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (2.32ns)   --->   "%store_ln87 = store i32 %add73_i_i_i, i4 %C_0_1_addr" [gemm_systolic_array.cpp:87]   --->   Operation 202 'store' 'store_ln87' <Predicate = (trunc_ln84 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 203 [1/1] (2.32ns)   --->   "%store_ln87 = store i32 %add73_136_i_i_i, i4 %C_1_1_addr" [gemm_systolic_array.cpp:87]   --->   Operation 203 'store' 'store_ln87' <Predicate = (trunc_ln84 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 204 [1/1] (2.32ns)   --->   "%store_ln87 = store i32 %add73_274_i_i_i, i4 %C_2_1_addr" [gemm_systolic_array.cpp:87]   --->   Operation 204 'store' 'store_ln87' <Predicate = (trunc_ln84 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 205 [1/1] (2.32ns)   --->   "%store_ln87 = store i32 %add73_3112_i_i_i, i4 %C_3_1_addr" [gemm_systolic_array.cpp:87]   --->   Operation 205 'store' 'store_ln87' <Predicate = (trunc_ln84 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx721.34.exit43.i.i.i" [gemm_systolic_array.cpp:87]   --->   Operation 206 'br' 'br_ln87' <Predicate = (trunc_ln84 == 1)> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (2.32ns)   --->   "%store_ln87 = store i32 %add73_i_i_i, i4 %C_0_0_addr" [gemm_systolic_array.cpp:87]   --->   Operation 207 'store' 'store_ln87' <Predicate = (trunc_ln84 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 208 [1/1] (2.32ns)   --->   "%store_ln87 = store i32 %add73_123_i_i_i, i4 %C_1_0_addr" [gemm_systolic_array.cpp:87]   --->   Operation 208 'store' 'store_ln87' <Predicate = (trunc_ln84 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 209 [1/1] (2.32ns)   --->   "%store_ln87 = store i32 %add73_261_i_i_i, i4 %C_2_0_addr" [gemm_systolic_array.cpp:87]   --->   Operation 209 'store' 'store_ln87' <Predicate = (trunc_ln84 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 210 [1/1] (2.32ns)   --->   "%store_ln87 = store i32 %add73_399_i_i_i, i4 %C_3_0_addr" [gemm_systolic_array.cpp:87]   --->   Operation 210 'store' 'store_ln87' <Predicate = (trunc_ln84 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx721.34.exit43.i.i.i" [gemm_systolic_array.cpp:87]   --->   Operation 211 'br' 'br_ln87' <Predicate = (trunc_ln84 == 0)> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (2.32ns)   --->   "%store_ln87 = store i32 %add73_i_i_i, i4 %C_0_3_addr" [gemm_systolic_array.cpp:87]   --->   Operation 212 'store' 'store_ln87' <Predicate = (trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 213 [1/1] (2.32ns)   --->   "%store_ln87 = store i32 %add73_110_i_i_i, i4 %C_1_3_addr" [gemm_systolic_array.cpp:87]   --->   Operation 213 'store' 'store_ln87' <Predicate = (trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 214 [1/1] (2.32ns)   --->   "%store_ln87 = store i32 %add73_248_i_i_i, i4 %C_2_3_addr" [gemm_systolic_array.cpp:87]   --->   Operation 214 'store' 'store_ln87' <Predicate = (trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 215 [1/1] (2.32ns)   --->   "%store_ln87 = store i32 %add73_386_i_i_i, i4 %C_3_3_addr" [gemm_systolic_array.cpp:87]   --->   Operation 215 'store' 'store_ln87' <Predicate = (trunc_ln84 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx721.34.exit43.i.i.i" [gemm_systolic_array.cpp:87]   --->   Operation 216 'br' 'br_ln87' <Predicate = (trunc_ln84 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ block_C_drainer_110]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_211]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_312]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_09]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_udiv135_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln87]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                          (alloca           ) [ 010000000]
specinterface_ln0          (specinterface    ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
sub_ln87_read              (read             ) [ 000000000]
p_udiv135_i_i_read         (read             ) [ 000000000]
store_ln0                  (store            ) [ 000000000]
br_ln0                     (br               ) [ 000000000]
j_1                        (load             ) [ 000000000]
icmp_ln84                  (icmp             ) [ 011111110]
empty                      (speclooptripcount) [ 000000000]
add_ln84                   (add              ) [ 000000000]
br_ln84                    (br               ) [ 000000000]
trunc_ln84                 (trunc            ) [ 011111111]
tmp_1                      (bitselect        ) [ 000000000]
zext_ln87                  (zext             ) [ 000000000]
add_ln87                   (add              ) [ 000000000]
add_ln87_1                 (add              ) [ 000000000]
zext_ln87_1                (zext             ) [ 000000000]
C_3_3_addr                 (getelementptr    ) [ 011111111]
C_3_2_addr                 (getelementptr    ) [ 011111111]
C_3_1_addr                 (getelementptr    ) [ 011111111]
C_3_0_addr                 (getelementptr    ) [ 011111111]
C_2_3_addr                 (getelementptr    ) [ 011111111]
C_2_2_addr                 (getelementptr    ) [ 011111111]
C_2_1_addr                 (getelementptr    ) [ 011111111]
C_2_0_addr                 (getelementptr    ) [ 011111111]
C_1_3_addr                 (getelementptr    ) [ 011111111]
C_1_2_addr                 (getelementptr    ) [ 011111111]
C_1_1_addr                 (getelementptr    ) [ 011111111]
C_1_0_addr                 (getelementptr    ) [ 011111111]
C_0_3_addr                 (getelementptr    ) [ 011111111]
C_0_2_addr                 (getelementptr    ) [ 011111111]
C_0_1_addr                 (getelementptr    ) [ 011111111]
C_0_0_addr                 (getelementptr    ) [ 011111111]
switch_ln87                (switch           ) [ 000000000]
store_ln84                 (store            ) [ 000000000]
br_ln84                    (br               ) [ 000000000]
block_C_drainer_09_read    (read             ) [ 010100000]
C_0_0_load                 (load             ) [ 000000000]
C_0_1_load                 (load             ) [ 000000000]
C_0_2_load                 (load             ) [ 000000000]
C_0_3_load                 (load             ) [ 000000000]
tmp_664_i_i                (mux              ) [ 010111110]
block_C_drainer_110_read_3 (read             ) [ 010100000]
C_1_2_load_1               (load             ) [ 010111110]
block_C_drainer_211_read_3 (read             ) [ 010100000]
C_2_2_load_1               (load             ) [ 010111110]
block_C_drainer_312_read_3 (read             ) [ 010100000]
C_3_2_load_1               (load             ) [ 010111110]
block_C_drainer_110_read_2 (read             ) [ 010100000]
C_1_1_load_1               (load             ) [ 010111110]
block_C_drainer_211_read_2 (read             ) [ 010100000]
C_2_1_load_1               (load             ) [ 010111110]
block_C_drainer_312_read_2 (read             ) [ 010100000]
C_3_1_load_1               (load             ) [ 010111110]
block_C_drainer_110_read_1 (read             ) [ 010100000]
C_1_0_load_1               (load             ) [ 010111110]
block_C_drainer_211_read_1 (read             ) [ 010100000]
C_2_0_load_1               (load             ) [ 010111110]
block_C_drainer_312_read_1 (read             ) [ 010100000]
C_3_0_load_1               (load             ) [ 010111110]
block_C_drainer_110_read   (read             ) [ 010100000]
C_1_0_load                 (load             ) [ 000000000]
C_1_1_load                 (load             ) [ 000000000]
C_1_2_load                 (load             ) [ 000000000]
C_1_3_load                 (load             ) [ 000000000]
tmp_666_i_i                (mux              ) [ 010111110]
block_C_drainer_211_read   (read             ) [ 010100000]
C_2_0_load                 (load             ) [ 000000000]
C_2_1_load                 (load             ) [ 000000000]
C_2_2_load                 (load             ) [ 000000000]
C_2_3_load                 (load             ) [ 000000000]
tmp_668_i_i                (mux              ) [ 010111110]
block_C_drainer_312_read   (read             ) [ 010100000]
C_3_0_load                 (load             ) [ 000000000]
C_3_1_load                 (load             ) [ 000000000]
C_3_2_load                 (load             ) [ 000000000]
C_3_3_load                 (load             ) [ 000000000]
tmp_670_i_i                (mux              ) [ 010111110]
tmp                        (bitcast          ) [ 010011110]
tmp_5                      (bitcast          ) [ 010011110]
tmp_6                      (bitcast          ) [ 010011110]
tmp_7                      (bitcast          ) [ 010011110]
bitcast_ln145_7            (bitcast          ) [ 010011110]
bitcast_ln145_8            (bitcast          ) [ 010011110]
bitcast_ln145_9            (bitcast          ) [ 010011110]
bitcast_ln145_4            (bitcast          ) [ 010011110]
bitcast_ln145_5            (bitcast          ) [ 010011110]
bitcast_ln145_6            (bitcast          ) [ 010011110]
bitcast_ln145              (bitcast          ) [ 010011110]
bitcast_ln145_2            (bitcast          ) [ 010011110]
bitcast_ln145_3            (bitcast          ) [ 010011110]
specpipeline_ln85          (specpipeline     ) [ 000000000]
specloopname_ln86          (specloopname     ) [ 000000000]
add73_i_i_i                (fadd             ) [ 010000001]
add73_1_i_i_i              (fadd             ) [ 010000001]
add73_2_i_i_i              (fadd             ) [ 010000001]
add73_3_i_i_i              (fadd             ) [ 010000001]
add73_136_i_i_i            (fadd             ) [ 010000001]
add73_274_i_i_i            (fadd             ) [ 010000001]
add73_3112_i_i_i           (fadd             ) [ 010000001]
add73_123_i_i_i            (fadd             ) [ 010000001]
add73_261_i_i_i            (fadd             ) [ 010000001]
add73_399_i_i_i            (fadd             ) [ 010000001]
add73_110_i_i_i            (fadd             ) [ 010000001]
add73_248_i_i_i            (fadd             ) [ 010000001]
add73_386_i_i_i            (fadd             ) [ 010000001]
store_ln87                 (store            ) [ 000000000]
store_ln87                 (store            ) [ 000000000]
store_ln87                 (store            ) [ 000000000]
store_ln87                 (store            ) [ 000000000]
br_ln87                    (br               ) [ 000000000]
store_ln87                 (store            ) [ 000000000]
store_ln87                 (store            ) [ 000000000]
store_ln87                 (store            ) [ 000000000]
store_ln87                 (store            ) [ 000000000]
br_ln87                    (br               ) [ 000000000]
store_ln87                 (store            ) [ 000000000]
store_ln87                 (store            ) [ 000000000]
store_ln87                 (store            ) [ 000000000]
store_ln87                 (store            ) [ 000000000]
br_ln87                    (br               ) [ 000000000]
store_ln87                 (store            ) [ 000000000]
store_ln87                 (store            ) [ 000000000]
store_ln87                 (store            ) [ 000000000]
store_ln87                 (store            ) [ 000000000]
br_ln87                    (br               ) [ 000000000]
ret_ln0                    (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_3_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_3_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3_2"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_3_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3_1"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_3_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3_0"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_2_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_2_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2_2"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C_2_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2_1"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C_2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2_0"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="C_1_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="C_1_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_2"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_1_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_1"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_1_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_0"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="C_0_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="C_0_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="C_0_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="C_0_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="block_C_drainer_110">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_110"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="block_C_drainer_211">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_211"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="block_C_drainer_312">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_312"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="block_C_drainer_09">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_09"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_udiv135_i_i">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_udiv135_i_i"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="sub_ln87">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln87"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="j_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sub_ln87_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln87_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_udiv135_i_i_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_udiv135_i_i_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="block_C_drainer_09_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_09_read/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_110_read_3/2 block_C_drainer_110_read_2/2 block_C_drainer_110_read_1/2 block_C_drainer_110_read/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_211_read_3/2 block_C_drainer_211_read_2/2 block_C_drainer_211_read_1/2 block_C_drainer_211_read/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_312_read_3/2 block_C_drainer_312_read_2/2 block_C_drainer_312_read_1/2 block_C_drainer_312_read/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="C_3_3_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_3_3_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="C_3_2_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_3_2_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="C_3_1_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_3_1_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="C_3_0_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="4" slack="0"/>
<pin id="155" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_3_0_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="C_2_3_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_2_3_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="C_2_2_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_2_2_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="C_2_1_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_2_1_addr/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="C_2_0_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="4" slack="0"/>
<pin id="183" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_2_0_addr/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="C_1_3_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_3_addr/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="C_1_2_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="4" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_2_addr/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="C_1_1_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_1_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="C_1_0_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="4" slack="0"/>
<pin id="211" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_0_addr/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="C_0_3_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_3_addr/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="C_0_2_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_2_addr/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="C_0_1_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_1_addr/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="C_0_0_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="4" slack="0"/>
<pin id="239" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_0_addr/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="7"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="0" index="2" bw="0" slack="0"/>
<pin id="247" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="248" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="250" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_0_0_load/1 store_ln87/8 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="7"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="0" index="2" bw="0" slack="0"/>
<pin id="257" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="258" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="260" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_0_1_load/1 store_ln87/8 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="7"/>
<pin id="264" dir="0" index="1" bw="32" slack="1"/>
<pin id="265" dir="0" index="2" bw="0" slack="0"/>
<pin id="267" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="268" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="270" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_0_2_load/1 store_ln87/8 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="7"/>
<pin id="274" dir="0" index="1" bw="32" slack="1"/>
<pin id="275" dir="0" index="2" bw="0" slack="0"/>
<pin id="277" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="278" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="280" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_0_3_load/1 store_ln87/8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="7"/>
<pin id="284" dir="0" index="1" bw="32" slack="1"/>
<pin id="285" dir="0" index="2" bw="0" slack="0"/>
<pin id="287" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="288" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="290" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_1_2_load_1/1 C_1_2_load/1 store_ln87/8 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="7"/>
<pin id="294" dir="0" index="1" bw="32" slack="1"/>
<pin id="295" dir="0" index="2" bw="0" slack="0"/>
<pin id="297" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="298" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="300" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_2_2_load_1/1 C_2_2_load/1 store_ln87/8 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="7"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="0" index="2" bw="0" slack="0"/>
<pin id="307" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="308" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="310" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_3_2_load_1/1 C_3_2_load/1 store_ln87/8 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="7"/>
<pin id="314" dir="0" index="1" bw="32" slack="1"/>
<pin id="315" dir="0" index="2" bw="0" slack="0"/>
<pin id="317" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="318" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="320" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_1_1_load_1/1 C_1_1_load/1 store_ln87/8 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="7"/>
<pin id="324" dir="0" index="1" bw="32" slack="1"/>
<pin id="325" dir="0" index="2" bw="0" slack="0"/>
<pin id="327" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="328" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="330" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_2_1_load_1/1 C_2_1_load/1 store_ln87/8 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="7"/>
<pin id="334" dir="0" index="1" bw="32" slack="1"/>
<pin id="335" dir="0" index="2" bw="0" slack="0"/>
<pin id="337" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="338" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="340" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_3_1_load_1/1 C_3_1_load/1 store_ln87/8 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="7"/>
<pin id="344" dir="0" index="1" bw="32" slack="1"/>
<pin id="345" dir="0" index="2" bw="0" slack="0"/>
<pin id="347" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="348" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="350" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_1_0_load_1/1 C_1_0_load/1 store_ln87/8 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="7"/>
<pin id="354" dir="0" index="1" bw="32" slack="1"/>
<pin id="355" dir="0" index="2" bw="0" slack="0"/>
<pin id="357" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="358" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="359" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="360" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_2_0_load_1/1 C_2_0_load/1 store_ln87/8 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="7"/>
<pin id="364" dir="0" index="1" bw="32" slack="1"/>
<pin id="365" dir="0" index="2" bw="0" slack="0"/>
<pin id="367" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="368" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="370" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_3_0_load_1/1 C_3_0_load/1 store_ln87/8 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="7"/>
<pin id="374" dir="0" index="1" bw="32" slack="1"/>
<pin id="375" dir="0" index="2" bw="0" slack="0"/>
<pin id="377" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="378" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="379" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="380" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_1_3_load/1 store_ln87/8 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_access_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="7"/>
<pin id="384" dir="0" index="1" bw="32" slack="1"/>
<pin id="385" dir="0" index="2" bw="0" slack="0"/>
<pin id="387" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="388" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="389" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="390" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_2_3_load/1 store_ln87/8 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_access_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="7"/>
<pin id="394" dir="0" index="1" bw="32" slack="1"/>
<pin id="395" dir="0" index="2" bw="0" slack="0"/>
<pin id="397" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="398" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="400" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_3_3_load/1 store_ln87/8 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add73_i_i_i/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add73_1_i_i_i/3 add73_136_i_i_i/3 add73_123_i_i_i/3 add73_110_i_i_i/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add73_2_i_i_i/3 add73_274_i_i_i/3 add73_261_i_i_i/3 add73_248_i_i_i/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add73_3_i_i_i/3 add73_3112_i_i_i/3 add73_399_i_i_i/3 add73_386_i_i_i/3 "/>
</bind>
</comp>

<comp id="418" class="1005" name="reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_110_read_3 block_C_drainer_110_read_2 block_C_drainer_110_read_1 block_C_drainer_110_read "/>
</bind>
</comp>

<comp id="422" class="1005" name="reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_211_read_3 block_C_drainer_211_read_2 block_C_drainer_211_read_1 block_C_drainer_211_read "/>
</bind>
</comp>

<comp id="426" class="1005" name="reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_312_read_3 block_C_drainer_312_read_2 block_C_drainer_312_read_1 block_C_drainer_312_read "/>
</bind>
</comp>

<comp id="430" class="1005" name="reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add73_1_i_i_i add73_136_i_i_i add73_123_i_i_i add73_110_i_i_i "/>
</bind>
</comp>

<comp id="438" class="1005" name="reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add73_2_i_i_i add73_274_i_i_i add73_261_i_i_i add73_248_i_i_i "/>
</bind>
</comp>

<comp id="446" class="1005" name="reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add73_3_i_i_i add73_3112_i_i_i add73_399_i_i_i add73_386_i_i_i "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln0_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="3" slack="0"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="j_1_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="0"/>
<pin id="461" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln84_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="0"/>
<pin id="464" dir="0" index="1" bw="3" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln84_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="3" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="trunc_ln84_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="0"/>
<pin id="476" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="3" slack="0"/>
<pin id="481" dir="0" index="2" bw="3" slack="0"/>
<pin id="482" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln87_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln87_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln87_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="0"/>
<pin id="498" dir="0" index="1" bw="4" slack="0"/>
<pin id="499" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_1/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln87_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_1/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln84_store_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="0"/>
<pin id="524" dir="0" index="1" bw="3" slack="0"/>
<pin id="525" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_664_i_i_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="0" index="2" bw="32" slack="0"/>
<pin id="531" dir="0" index="3" bw="32" slack="0"/>
<pin id="532" dir="0" index="4" bw="32" slack="0"/>
<pin id="533" dir="0" index="5" bw="2" slack="1"/>
<pin id="534" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_664_i_i/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_666_i_i_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="0" index="2" bw="32" slack="0"/>
<pin id="544" dir="0" index="3" bw="32" slack="0"/>
<pin id="545" dir="0" index="4" bw="32" slack="0"/>
<pin id="546" dir="0" index="5" bw="2" slack="1"/>
<pin id="547" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_666_i_i/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_668_i_i_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="0" index="2" bw="32" slack="0"/>
<pin id="557" dir="0" index="3" bw="32" slack="0"/>
<pin id="558" dir="0" index="4" bw="32" slack="0"/>
<pin id="559" dir="0" index="5" bw="2" slack="1"/>
<pin id="560" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_668_i_i/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_670_i_i_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="0" index="2" bw="32" slack="0"/>
<pin id="570" dir="0" index="3" bw="32" slack="0"/>
<pin id="571" dir="0" index="4" bw="32" slack="0"/>
<pin id="572" dir="0" index="5" bw="2" slack="1"/>
<pin id="573" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_670_i_i/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_5_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_6_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_7_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="bitcast_ln145_7_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_7/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="bitcast_ln145_8_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_8/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="bitcast_ln145_9_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_9/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="bitcast_ln145_4_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_4/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="bitcast_ln145_5_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_5/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="bitcast_ln145_6_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_6/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="bitcast_ln145_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="bitcast_ln145_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_2/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="bitcast_ln145_3_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln145_3/3 "/>
</bind>
</comp>

<comp id="643" class="1005" name="j_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="3" slack="0"/>
<pin id="645" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="650" class="1005" name="icmp_ln84_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="6"/>
<pin id="652" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln84 "/>
</bind>
</comp>

<comp id="654" class="1005" name="trunc_ln84_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="2" slack="1"/>
<pin id="656" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln84 "/>
</bind>
</comp>

<comp id="662" class="1005" name="C_3_3_addr_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="1"/>
<pin id="664" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_3_3_addr "/>
</bind>
</comp>

<comp id="668" class="1005" name="C_3_2_addr_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="4" slack="1"/>
<pin id="670" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_3_2_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="C_3_1_addr_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="4" slack="1"/>
<pin id="676" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_3_1_addr "/>
</bind>
</comp>

<comp id="680" class="1005" name="C_3_0_addr_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="4" slack="1"/>
<pin id="682" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_3_0_addr "/>
</bind>
</comp>

<comp id="686" class="1005" name="C_2_3_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="1"/>
<pin id="688" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_2_3_addr "/>
</bind>
</comp>

<comp id="692" class="1005" name="C_2_2_addr_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="1"/>
<pin id="694" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_2_2_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="C_2_1_addr_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="4" slack="1"/>
<pin id="700" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_2_1_addr "/>
</bind>
</comp>

<comp id="704" class="1005" name="C_2_0_addr_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="4" slack="1"/>
<pin id="706" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_2_0_addr "/>
</bind>
</comp>

<comp id="710" class="1005" name="C_1_3_addr_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="4" slack="1"/>
<pin id="712" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_1_3_addr "/>
</bind>
</comp>

<comp id="716" class="1005" name="C_1_2_addr_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="1"/>
<pin id="718" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_1_2_addr "/>
</bind>
</comp>

<comp id="722" class="1005" name="C_1_1_addr_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="4" slack="1"/>
<pin id="724" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_1_1_addr "/>
</bind>
</comp>

<comp id="728" class="1005" name="C_1_0_addr_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="4" slack="1"/>
<pin id="730" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_1_0_addr "/>
</bind>
</comp>

<comp id="734" class="1005" name="C_0_3_addr_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="4" slack="1"/>
<pin id="736" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_0_3_addr "/>
</bind>
</comp>

<comp id="740" class="1005" name="C_0_2_addr_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="4" slack="1"/>
<pin id="742" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_0_2_addr "/>
</bind>
</comp>

<comp id="746" class="1005" name="C_0_1_addr_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="1"/>
<pin id="748" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_0_1_addr "/>
</bind>
</comp>

<comp id="752" class="1005" name="C_0_0_addr_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="4" slack="1"/>
<pin id="754" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_0_0_addr "/>
</bind>
</comp>

<comp id="758" class="1005" name="block_C_drainer_09_read_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="1"/>
<pin id="760" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_09_read "/>
</bind>
</comp>

<comp id="763" class="1005" name="tmp_664_i_i_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="1"/>
<pin id="765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_664_i_i "/>
</bind>
</comp>

<comp id="768" class="1005" name="C_1_2_load_1_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_1_2_load_1 "/>
</bind>
</comp>

<comp id="773" class="1005" name="C_2_2_load_1_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_2_2_load_1 "/>
</bind>
</comp>

<comp id="778" class="1005" name="C_3_2_load_1_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_3_2_load_1 "/>
</bind>
</comp>

<comp id="783" class="1005" name="C_1_1_load_1_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_1_1_load_1 "/>
</bind>
</comp>

<comp id="788" class="1005" name="C_2_1_load_1_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_2_1_load_1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="C_3_1_load_1_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_3_1_load_1 "/>
</bind>
</comp>

<comp id="798" class="1005" name="C_1_0_load_1_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_1_0_load_1 "/>
</bind>
</comp>

<comp id="803" class="1005" name="C_2_0_load_1_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_2_0_load_1 "/>
</bind>
</comp>

<comp id="808" class="1005" name="C_3_0_load_1_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_3_0_load_1 "/>
</bind>
</comp>

<comp id="813" class="1005" name="tmp_666_i_i_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="1"/>
<pin id="815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_666_i_i "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_668_i_i_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_668_i_i "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_670_i_i_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_670_i_i "/>
</bind>
</comp>

<comp id="828" class="1005" name="tmp_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="833" class="1005" name="tmp_5_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="1"/>
<pin id="835" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_6_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="843" class="1005" name="tmp_7_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="848" class="1005" name="bitcast_ln145_7_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="1"/>
<pin id="850" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_7 "/>
</bind>
</comp>

<comp id="853" class="1005" name="bitcast_ln145_8_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_8 "/>
</bind>
</comp>

<comp id="858" class="1005" name="bitcast_ln145_9_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_9 "/>
</bind>
</comp>

<comp id="863" class="1005" name="bitcast_ln145_4_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_4 "/>
</bind>
</comp>

<comp id="868" class="1005" name="bitcast_ln145_5_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_5 "/>
</bind>
</comp>

<comp id="873" class="1005" name="bitcast_ln145_6_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_6 "/>
</bind>
</comp>

<comp id="878" class="1005" name="bitcast_ln145_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145 "/>
</bind>
</comp>

<comp id="883" class="1005" name="bitcast_ln145_2_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_2 "/>
</bind>
</comp>

<comp id="888" class="1005" name="bitcast_ln145_3_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="1"/>
<pin id="890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln145_3 "/>
</bind>
</comp>

<comp id="893" class="1005" name="add73_i_i_i_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add73_i_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="56" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="42" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="56" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="40" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="80" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="38" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="80" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="80" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="80" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="72" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="72" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="72" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="72" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="72" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="72" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="72" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="72" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="72" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="72" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="72" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="72" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="72" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="72" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="28" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="72" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="72" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="251"><net_src comp="235" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="261"><net_src comp="228" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="271"><net_src comp="221" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="281"><net_src comp="214" pin="3"/><net_sink comp="272" pin=2"/></net>

<net id="291"><net_src comp="193" pin="3"/><net_sink comp="282" pin=2"/></net>

<net id="301"><net_src comp="165" pin="3"/><net_sink comp="292" pin=2"/></net>

<net id="311"><net_src comp="137" pin="3"/><net_sink comp="302" pin=2"/></net>

<net id="321"><net_src comp="200" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="331"><net_src comp="172" pin="3"/><net_sink comp="322" pin=2"/></net>

<net id="341"><net_src comp="144" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="351"><net_src comp="207" pin="3"/><net_sink comp="342" pin=2"/></net>

<net id="361"><net_src comp="179" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="371"><net_src comp="151" pin="3"/><net_sink comp="362" pin=2"/></net>

<net id="381"><net_src comp="186" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="391"><net_src comp="158" pin="3"/><net_sink comp="382" pin=2"/></net>

<net id="401"><net_src comp="130" pin="3"/><net_sink comp="392" pin=2"/></net>

<net id="421"><net_src comp="112" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="118" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="124" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="406" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="441"><net_src comp="410" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="444"><net_src comp="438" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="445"><net_src comp="438" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="449"><net_src comp="414" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="453"><net_src comp="446" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="458"><net_src comp="58" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="466"><net_src comp="459" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="60" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="459" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="66" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="459" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="68" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="459" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="70" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="478" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="100" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="94" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="509"><net_src comp="502" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="511"><net_src comp="502" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="512"><net_src comp="502" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="513"><net_src comp="502" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="514"><net_src comp="502" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="515"><net_src comp="502" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="516"><net_src comp="502" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="517"><net_src comp="502" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="518"><net_src comp="502" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="519"><net_src comp="502" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="520"><net_src comp="502" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="521"><net_src comp="502" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="526"><net_src comp="468" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="535"><net_src comp="82" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="242" pin="7"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="252" pin="7"/><net_sink comp="527" pin=2"/></net>

<net id="538"><net_src comp="262" pin="7"/><net_sink comp="527" pin=3"/></net>

<net id="539"><net_src comp="272" pin="7"/><net_sink comp="527" pin=4"/></net>

<net id="548"><net_src comp="82" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="342" pin="7"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="312" pin="7"/><net_sink comp="540" pin=2"/></net>

<net id="551"><net_src comp="282" pin="7"/><net_sink comp="540" pin=3"/></net>

<net id="552"><net_src comp="372" pin="7"/><net_sink comp="540" pin=4"/></net>

<net id="561"><net_src comp="82" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="352" pin="7"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="322" pin="7"/><net_sink comp="553" pin=2"/></net>

<net id="564"><net_src comp="292" pin="7"/><net_sink comp="553" pin=3"/></net>

<net id="565"><net_src comp="382" pin="7"/><net_sink comp="553" pin=4"/></net>

<net id="574"><net_src comp="82" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="362" pin="7"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="332" pin="7"/><net_sink comp="566" pin=2"/></net>

<net id="577"><net_src comp="302" pin="7"/><net_sink comp="566" pin=3"/></net>

<net id="578"><net_src comp="392" pin="7"/><net_sink comp="566" pin=4"/></net>

<net id="582"><net_src comp="579" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="586"><net_src comp="418" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="591"><net_src comp="422" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="596"><net_src comp="426" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="601"><net_src comp="418" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="606"><net_src comp="422" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="611"><net_src comp="426" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="616"><net_src comp="418" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="621"><net_src comp="422" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="626"><net_src comp="426" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="631"><net_src comp="418" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="636"><net_src comp="422" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="641"><net_src comp="426" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="646"><net_src comp="90" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="649"><net_src comp="643" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="653"><net_src comp="462" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="474" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="527" pin=5"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="540" pin=5"/></net>

<net id="660"><net_src comp="654" pin="1"/><net_sink comp="553" pin=5"/></net>

<net id="661"><net_src comp="654" pin="1"/><net_sink comp="566" pin=5"/></net>

<net id="665"><net_src comp="130" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="671"><net_src comp="137" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="677"><net_src comp="144" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="683"><net_src comp="151" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="689"><net_src comp="158" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="695"><net_src comp="165" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="701"><net_src comp="172" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="707"><net_src comp="179" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="713"><net_src comp="186" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="719"><net_src comp="193" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="725"><net_src comp="200" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="731"><net_src comp="207" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="737"><net_src comp="214" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="743"><net_src comp="221" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="749"><net_src comp="228" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="755"><net_src comp="235" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="761"><net_src comp="106" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="766"><net_src comp="527" pin="6"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="771"><net_src comp="282" pin="7"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="776"><net_src comp="292" pin="7"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="781"><net_src comp="302" pin="7"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="786"><net_src comp="312" pin="7"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="791"><net_src comp="322" pin="7"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="796"><net_src comp="332" pin="7"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="801"><net_src comp="342" pin="7"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="806"><net_src comp="352" pin="7"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="811"><net_src comp="362" pin="7"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="816"><net_src comp="540" pin="6"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="821"><net_src comp="553" pin="6"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="826"><net_src comp="566" pin="6"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="831"><net_src comp="579" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="836"><net_src comp="583" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="841"><net_src comp="588" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="846"><net_src comp="593" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="851"><net_src comp="598" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="856"><net_src comp="603" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="861"><net_src comp="608" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="866"><net_src comp="613" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="871"><net_src comp="618" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="876"><net_src comp="623" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="881"><net_src comp="628" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="886"><net_src comp="633" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="891"><net_src comp="638" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="896"><net_src comp="402" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="899"><net_src comp="893" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="900"><net_src comp="893" pin="1"/><net_sink comp="272" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_3_3 | {8 }
	Port: C_3_2 | {8 }
	Port: C_3_1 | {8 }
	Port: C_3_0 | {8 }
	Port: C_2_3 | {8 }
	Port: C_2_2 | {8 }
	Port: C_2_1 | {8 }
	Port: C_2_0 | {8 }
	Port: C_1_3 | {8 }
	Port: C_1_2 | {8 }
	Port: C_1_1 | {8 }
	Port: C_1_0 | {8 }
	Port: C_0_3 | {8 }
	Port: C_0_2 | {8 }
	Port: C_0_1 | {8 }
	Port: C_0_0 | {8 }
 - Input state : 
	Port: store_block_C_proc_Pipeline_store_block_C : C_3_3 | {1 2 }
	Port: store_block_C_proc_Pipeline_store_block_C : C_3_2 | {1 2 }
	Port: store_block_C_proc_Pipeline_store_block_C : C_3_1 | {1 2 }
	Port: store_block_C_proc_Pipeline_store_block_C : C_3_0 | {1 2 }
	Port: store_block_C_proc_Pipeline_store_block_C : C_2_3 | {1 2 }
	Port: store_block_C_proc_Pipeline_store_block_C : C_2_2 | {1 2 }
	Port: store_block_C_proc_Pipeline_store_block_C : C_2_1 | {1 2 }
	Port: store_block_C_proc_Pipeline_store_block_C : C_2_0 | {1 2 }
	Port: store_block_C_proc_Pipeline_store_block_C : C_1_3 | {1 2 }
	Port: store_block_C_proc_Pipeline_store_block_C : C_1_2 | {1 2 }
	Port: store_block_C_proc_Pipeline_store_block_C : C_1_1 | {1 2 }
	Port: store_block_C_proc_Pipeline_store_block_C : C_1_0 | {1 2 }
	Port: store_block_C_proc_Pipeline_store_block_C : C_0_3 | {1 2 }
	Port: store_block_C_proc_Pipeline_store_block_C : C_0_2 | {1 2 }
	Port: store_block_C_proc_Pipeline_store_block_C : C_0_1 | {1 2 }
	Port: store_block_C_proc_Pipeline_store_block_C : C_0_0 | {1 2 }
	Port: store_block_C_proc_Pipeline_store_block_C : block_C_drainer_110 | {2 }
	Port: store_block_C_proc_Pipeline_store_block_C : block_C_drainer_211 | {2 }
	Port: store_block_C_proc_Pipeline_store_block_C : block_C_drainer_312 | {2 }
	Port: store_block_C_proc_Pipeline_store_block_C : block_C_drainer_09 | {2 }
	Port: store_block_C_proc_Pipeline_store_block_C : p_udiv135_i_i | {1 }
	Port: store_block_C_proc_Pipeline_store_block_C : sub_ln87 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln84 : 2
		add_ln84 : 2
		br_ln84 : 3
		trunc_ln84 : 2
		tmp_1 : 2
		zext_ln87 : 3
		add_ln87 : 4
		add_ln87_1 : 5
		zext_ln87_1 : 6
		C_3_3_addr : 7
		C_3_2_addr : 7
		C_3_1_addr : 7
		C_3_0_addr : 7
		C_2_3_addr : 7
		C_2_2_addr : 7
		C_2_1_addr : 7
		C_2_0_addr : 7
		C_1_3_addr : 7
		C_1_2_addr : 7
		C_1_1_addr : 7
		C_1_0_addr : 7
		C_0_3_addr : 7
		C_0_2_addr : 7
		C_0_1_addr : 7
		C_0_0_addr : 7
		C_0_0_load : 8
		C_0_1_load : 8
		C_0_2_load : 8
		C_0_3_load : 8
		switch_ln87 : 3
		C_1_2_load_1 : 8
		C_2_2_load_1 : 8
		C_3_2_load_1 : 8
		C_1_1_load_1 : 8
		C_2_1_load_1 : 8
		C_3_1_load_1 : 8
		C_1_0_load_1 : 8
		C_2_0_load_1 : 8
		C_3_0_load_1 : 8
		C_1_0_load : 8
		C_1_1_load : 8
		C_1_2_load : 8
		C_1_3_load : 8
		C_2_0_load : 8
		C_2_1_load : 8
		C_2_2_load : 8
		C_2_3_load : 8
		C_3_0_load : 8
		C_3_1_load : 8
		C_3_2_load : 8
		C_3_3_load : 8
		store_ln84 : 3
	State 2
		tmp_664_i_i : 1
		tmp_666_i_i : 1
		tmp_668_i_i : 1
		tmp_670_i_i : 1
	State 3
		add73_i_i_i : 1
		add73_1_i_i_i : 1
		add73_2_i_i_i : 1
		add73_3_i_i_i : 1
		add73_136_i_i_i : 1
		add73_274_i_i_i : 1
		add73_3112_i_i_i : 1
		add73_123_i_i_i : 1
		add73_261_i_i_i : 1
		add73_399_i_i_i : 1
		add73_110_i_i_i : 1
		add73_248_i_i_i : 1
		add73_386_i_i_i : 1
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_402             |    2    |   205   |   390   |
|   fadd   |              grp_fu_406             |    2    |   205   |   390   |
|          |              grp_fu_410             |    2    |   205   |   390   |
|          |              grp_fu_414             |    2    |   205   |   390   |
|----------|-------------------------------------|---------|---------|---------|
|          |          tmp_664_i_i_fu_527         |    0    |    0    |    20   |
|    mux   |          tmp_666_i_i_fu_540         |    0    |    0    |    20   |
|          |          tmp_668_i_i_fu_553         |    0    |    0    |    20   |
|          |          tmp_670_i_i_fu_566         |    0    |    0    |    20   |
|----------|-------------------------------------|---------|---------|---------|
|          |           add_ln84_fu_468           |    0    |    0    |    11   |
|    add   |           add_ln87_fu_490           |    0    |    0    |    7    |
|          |          add_ln87_1_fu_496          |    0    |    0    |    7    |
|----------|-------------------------------------|---------|---------|---------|
|   icmp   |           icmp_ln84_fu_462          |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|
|          |       sub_ln87_read_read_fu_94      |    0    |    0    |    0    |
|          |    p_udiv135_i_i_read_read_fu_100   |    0    |    0    |    0    |
|   read   | block_C_drainer_09_read_read_fu_106 |    0    |    0    |    0    |
|          |           grp_read_fu_112           |    0    |    0    |    0    |
|          |           grp_read_fu_118           |    0    |    0    |    0    |
|          |           grp_read_fu_124           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   trunc  |          trunc_ln84_fu_474          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
| bitselect|             tmp_1_fu_478            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   zext   |           zext_ln87_fu_486          |    0    |    0    |    0    |
|          |          zext_ln87_1_fu_502         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    8    |   820   |   1673  |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       C_0_0_addr_reg_752      |    4   |
|       C_0_1_addr_reg_746      |    4   |
|       C_0_2_addr_reg_740      |    4   |
|       C_0_3_addr_reg_734      |    4   |
|       C_1_0_addr_reg_728      |    4   |
|      C_1_0_load_1_reg_798     |   32   |
|       C_1_1_addr_reg_722      |    4   |
|      C_1_1_load_1_reg_783     |   32   |
|       C_1_2_addr_reg_716      |    4   |
|      C_1_2_load_1_reg_768     |   32   |
|       C_1_3_addr_reg_710      |    4   |
|       C_2_0_addr_reg_704      |    4   |
|      C_2_0_load_1_reg_803     |   32   |
|       C_2_1_addr_reg_698      |    4   |
|      C_2_1_load_1_reg_788     |   32   |
|       C_2_2_addr_reg_692      |    4   |
|      C_2_2_load_1_reg_773     |   32   |
|       C_2_3_addr_reg_686      |    4   |
|       C_3_0_addr_reg_680      |    4   |
|      C_3_0_load_1_reg_808     |   32   |
|       C_3_1_addr_reg_674      |    4   |
|      C_3_1_load_1_reg_793     |   32   |
|       C_3_2_addr_reg_668      |    4   |
|      C_3_2_load_1_reg_778     |   32   |
|       C_3_3_addr_reg_662      |    4   |
|      add73_i_i_i_reg_893      |   32   |
|    bitcast_ln145_2_reg_883    |   32   |
|    bitcast_ln145_3_reg_888    |   32   |
|    bitcast_ln145_4_reg_863    |   32   |
|    bitcast_ln145_5_reg_868    |   32   |
|    bitcast_ln145_6_reg_873    |   32   |
|    bitcast_ln145_7_reg_848    |   32   |
|    bitcast_ln145_8_reg_853    |   32   |
|    bitcast_ln145_9_reg_858    |   32   |
|     bitcast_ln145_reg_878     |   32   |
|block_C_drainer_09_read_reg_758|   32   |
|       icmp_ln84_reg_650       |    1   |
|           j_reg_643           |    3   |
|            reg_418            |   32   |
|            reg_422            |   32   |
|            reg_426            |   32   |
|            reg_430            |   32   |
|            reg_438            |   32   |
|            reg_446            |   32   |
|         tmp_5_reg_833         |   32   |
|      tmp_664_i_i_reg_763      |   32   |
|      tmp_666_i_i_reg_813      |   32   |
|      tmp_668_i_i_reg_818      |   32   |
|      tmp_670_i_i_reg_823      |   32   |
|         tmp_6_reg_838         |   32   |
|         tmp_7_reg_843         |   32   |
|          tmp_reg_828          |   32   |
|       trunc_ln84_reg_654      |    2   |
+-------------------------------+--------+
|             Total             |  1158  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_242 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_252 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_262 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_272 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_282 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_292 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_302 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_312 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_322 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_332 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_342 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_352 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_362 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_372 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_382 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_392 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_402    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_406    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_406    |  p1  |   8  |  32  |   256  ||    42   |
|     grp_fu_410    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_410    |  p1  |   8  |  32  |   256  ||    42   |
|     grp_fu_414    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_414    |  p1  |   8  |  32  |   256  ||    42   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1216  || 39.3872 ||   339   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   820  |  1673  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   39   |    -   |   339  |
|  Register |    -   |    -   |  1158  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   39   |  1978  |  2012  |
+-----------+--------+--------+--------+--------+
