// Seed: 4276546886
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    output wire id_2,
    input tri1 id_3,
    output supply0 id_4,
    input wire id_5,
    output wor id_6,
    output tri0 id_7,
    output tri0 id_8,
    input uwire id_9,
    output tri id_10,
    input supply1 id_11,
    output supply1 id_12,
    output wand id_13,
    input uwire id_14,
    input uwire id_15,
    output wire id_16,
    input wand id_17,
    input wand id_18,
    output supply0 id_19,
    input uwire id_20,
    output wire id_21,
    input wire id_22,
    output supply0 id_23,
    output supply1 id_24,
    input tri0 id_25,
    output wor id_26
);
  assign id_26 = ~id_9;
  assign module_1._id_1 = 0;
  assign id_13 = id_22;
  wire id_28 = id_0, id_29;
endmodule
module module_1 #(
    parameter id_1 = 32'd96,
    parameter id_3 = 32'd81
) (
    output tri0 id_0,
    input supply1 _id_1,
    input tri1 id_2,
    output tri _id_3
);
  logic [id_3  -  id_1 : 1] id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0
  );
endmodule
