<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>lane_seg_top</TopModelName>
        <TargetClockPeriod>15.00</TargetClockPeriod>
        <ClockUncertainty>4.05</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>642660</Best-caseLatency>
            <Average-caseLatency>642660</Average-caseLatency>
            <Worst-caseLatency>642660</Worst-caseLatency>
            <Best-caseRealTimeLatency>9.640 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>9.640 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>9.640 ms</Worst-caseRealTimeLatency>
            <Interval-min>642661</Interval-min>
            <Interval-max>642661</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>4118</BRAM_18K>
            <DSP>3478</DSP>
            <FF>253271</FF>
            <LUT>228546</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>lane_seg_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>lane_seg_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>lane_seg_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWADDR</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWLEN</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWSIZE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWBURST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWLOCK</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWCACHE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWPROT</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWQOS</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWREGION</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WDATA</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WSTRB</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WLAST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARADDR</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARLEN</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARSIZE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARBURST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARLOCK</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARCACHE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARPROT</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARQOS</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARREGION</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RDATA</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RLAST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RRESP</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BRESP</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWADDR</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWLEN</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWSIZE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWBURST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWLOCK</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWCACHE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWPROT</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWQOS</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWREGION</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WDATA</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WSTRB</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WLAST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARADDR</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARLEN</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARSIZE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARBURST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARLOCK</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARCACHE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARPROT</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARQOS</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARREGION</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RDATA</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RLAST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RRESP</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BRESP</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>lane_seg_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_encoder0_c1_fu_758</InstName>
                    <ModuleName>encoder0_c1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>758</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_encoder0_c1_Pipeline_1_fu_737</InstName>
                            <ModuleName>encoder0_c1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>737</ID>
                            <BindInstances>empty_34_fu_557_p2 next_mul_fu_566_p2 next_mul3615_fu_672_p2 mac_muladd_7ns_7ns_7ns_13_4_1_U5 mul_10ns_12ns_21_1_1_U2 mul_10ns_12ns_21_1_1_U3 mac_muladd_7ns_7ns_7ns_13_4_1_U5 next_urem3617_fu_707_p2 next_urem_fu_634_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_fu_795</InstName>
                            <ModuleName>encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>795</ID>
                            <BindInstances>indvars_iv_next1473_fu_751_p2 mul_8ns_10ns_17_1_1_U40 add_ln36_fu_570_p2 indvars_iv_next1476_mid1_fu_596_p2 indvars_iv_next14763620_fu_602_p2 mul_8ns_10ns_17_1_1_U37 mac_muladd_7ns_7ns_7ns_13_4_1_U42 indvars_iv_next1473_dup_fu_672_p2 indvars_iv_next1473_mid1_fu_783_p2 mul_8ns_10ns_17_1_1_U41 mac_muladd_7ns_7ns_7ns_13_4_1_U42 add_ln38_fu_706_p2 add_ln37_fu_712_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5_fu_829</InstName>
                            <ModuleName>encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>829</ID>
                            <BindInstances>add_ln50_2_fu_18256_p2 add_ln50_fu_18268_p2 mul_7ns_9ns_15_1_1_U1892 mac_muladd_6ns_6ns_6ns_11_4_1_U2013 mul_8ns_10ns_17_1_1_U1894 mul_7ns_8ns_13_1_1_U1895 mul_8ns_10ns_17_1_1_U1896 mul_7ns_8ns_13_1_1_U1897 add_ln50_1_fu_18400_p2 mul_8ns_10ns_17_1_1_U1898 mul_7ns_8ns_13_1_1_U1899 mul_7ns_9ns_15_1_1_U1900 mac_muladd_6ns_6ns_6ns_11_4_1_U2013 mul_8ns_10ns_17_1_1_U1902 add_ln63_fu_18494_p2 add_ln63_1_fu_18531_p2 add_ln63_2_fu_18568_p2 hadd_16ns_16ns_16_2_full_dsp_1_U100 hmul_16ns_16ns_16_2_max_dsp_1_U996 hadd_16ns_16ns_16_2_full_dsp_1_U132 hmul_16ns_16ns_16_2_max_dsp_1_U1028 hadd_16ns_16ns_16_2_full_dsp_1_U164 mul_8ns_10ns_17_1_1_U1903 add_ln63_3_fu_18635_p2 add_ln63_4_fu_18672_p2 add_ln63_5_fu_18709_p2 hmul_16ns_16ns_16_2_max_dsp_1_U1060 hadd_16ns_16ns_16_2_full_dsp_1_U196 hmul_16ns_16ns_16_2_max_dsp_1_U1092 hadd_16ns_16ns_16_2_full_dsp_1_U228 hmul_16ns_16ns_16_2_max_dsp_1_U1124 hadd_16ns_16ns_16_2_full_dsp_1_U260 empty_33_fu_18746_p2 mul_8ns_10ns_17_1_1_U1904 add_ln63_6_fu_18776_p2 add_ln63_7_fu_18813_p2 add_ln63_8_fu_18850_p2 hmul_16ns_16ns_16_2_max_dsp_1_U1156 hmul_16ns_16ns_16_2_max_dsp_1_U1188 hadd_16ns_16ns_16_2_full_dsp_1_U324 hmul_16ns_16ns_16_2_max_dsp_1_U1220 hadd_16ns_16ns_16_2_full_dsp_1_U356 hmul_16ns_16ns_16_2_max_dsp_1_U1252 hadd_16ns_16ns_16_2_full_dsp_1_U388 hmul_16ns_16ns_16_2_max_dsp_1_U1284 hadd_16ns_16ns_16_2_full_dsp_1_U420 hmul_16ns_16ns_16_2_max_dsp_1_U1316 hadd_16ns_16ns_16_2_full_dsp_1_U452 hmul_16ns_16ns_16_2_max_dsp_1_U1348 hadd_16ns_16ns_16_2_full_dsp_1_U484 hmul_16ns_16ns_16_2_max_dsp_1_U1380 hadd_16ns_16ns_16_2_full_dsp_1_U516 hmul_16ns_16ns_16_2_max_dsp_1_U1412 hadd_16ns_16ns_16_2_full_dsp_1_U548 hmul_16ns_16ns_16_2_max_dsp_1_U1444 hadd_16ns_16ns_16_2_full_dsp_1_U580 hmul_16ns_16ns_16_2_max_dsp_1_U1476 hadd_16ns_16ns_16_2_full_dsp_1_U612 hmul_16ns_16ns_16_2_max_dsp_1_U1508 hadd_16ns_16ns_16_2_full_dsp_1_U644 hmul_16ns_16ns_16_2_max_dsp_1_U1540 hadd_16ns_16ns_16_2_full_dsp_1_U676 hmul_16ns_16ns_16_2_max_dsp_1_U1572 hadd_16ns_16ns_16_2_full_dsp_1_U708 hmul_16ns_16ns_16_2_max_dsp_1_U1604 hadd_16ns_16ns_16_2_full_dsp_1_U740 hmul_16ns_16ns_16_2_max_dsp_1_U1636 hadd_16ns_16ns_16_2_full_dsp_1_U772 hmul_16ns_16ns_16_2_max_dsp_1_U1668 hadd_16ns_16ns_16_2_full_dsp_1_U804 hmul_16ns_16ns_16_2_max_dsp_1_U1700 hadd_16ns_16ns_16_2_full_dsp_1_U836 hmul_16ns_16ns_16_2_max_dsp_1_U1732 hadd_16ns_16ns_16_2_full_dsp_1_U868 hmul_16ns_16ns_16_2_max_dsp_1_U1764 hadd_16ns_16ns_16_2_full_dsp_1_U900 hmul_16ns_16ns_16_2_max_dsp_1_U1796 hadd_16ns_16ns_16_2_full_dsp_1_U932 hadd_16ns_16ns_16_2_full_dsp_1_U101 hmul_16ns_16ns_16_2_max_dsp_1_U997 hadd_16ns_16ns_16_2_full_dsp_1_U133 hmul_16ns_16ns_16_2_max_dsp_1_U1029 hadd_16ns_16ns_16_2_full_dsp_1_U165 hmul_16ns_16ns_16_2_max_dsp_1_U1061 hadd_16ns_16ns_16_2_full_dsp_1_U197 hmul_16ns_16ns_16_2_max_dsp_1_U1093 hadd_16ns_16ns_16_2_full_dsp_1_U229 hmul_16ns_16ns_16_2_max_dsp_1_U1125 hadd_16ns_16ns_16_2_full_dsp_1_U261 hmul_16ns_16ns_16_2_max_dsp_1_U1157 hmul_16ns_16ns_16_2_max_dsp_1_U1189 hadd_16ns_16ns_16_2_full_dsp_1_U325 hmul_16ns_16ns_16_2_max_dsp_1_U1221 hadd_16ns_16ns_16_2_full_dsp_1_U357 hmul_16ns_16ns_16_2_max_dsp_1_U1253 hadd_16ns_16ns_16_2_full_dsp_1_U389 hmul_16ns_16ns_16_2_max_dsp_1_U1285 hadd_16ns_16ns_16_2_full_dsp_1_U421 hmul_16ns_16ns_16_2_max_dsp_1_U1317 hadd_16ns_16ns_16_2_full_dsp_1_U453 hmul_16ns_16ns_16_2_max_dsp_1_U1349 hadd_16ns_16ns_16_2_full_dsp_1_U485 hmul_16ns_16ns_16_2_max_dsp_1_U1381 hadd_16ns_16ns_16_2_full_dsp_1_U517 hmul_16ns_16ns_16_2_max_dsp_1_U1413 hadd_16ns_16ns_16_2_full_dsp_1_U549 hmul_16ns_16ns_16_2_max_dsp_1_U1445 hadd_16ns_16ns_16_2_full_dsp_1_U581 hmul_16ns_16ns_16_2_max_dsp_1_U1477 hadd_16ns_16ns_16_2_full_dsp_1_U613 hmul_16ns_16ns_16_2_max_dsp_1_U1509 hadd_16ns_16ns_16_2_full_dsp_1_U645 hmul_16ns_16ns_16_2_max_dsp_1_U1541 hadd_16ns_16ns_16_2_full_dsp_1_U677 hmul_16ns_16ns_16_2_max_dsp_1_U1573 hadd_16ns_16ns_16_2_full_dsp_1_U709 hmul_16ns_16ns_16_2_max_dsp_1_U1605 hadd_16ns_16ns_16_2_full_dsp_1_U741 hmul_16ns_16ns_16_2_max_dsp_1_U1637 hadd_16ns_16ns_16_2_full_dsp_1_U773 hmul_16ns_16ns_16_2_max_dsp_1_U1669 hadd_16ns_16ns_16_2_full_dsp_1_U805 hmul_16ns_16ns_16_2_max_dsp_1_U1701 hadd_16ns_16ns_16_2_full_dsp_1_U837 hmul_16ns_16ns_16_2_max_dsp_1_U1733 hadd_16ns_16ns_16_2_full_dsp_1_U869 hmul_16ns_16ns_16_2_max_dsp_1_U1765 hadd_16ns_16ns_16_2_full_dsp_1_U901 hmul_16ns_16ns_16_2_max_dsp_1_U1797 hadd_16ns_16ns_16_2_full_dsp_1_U933 hadd_16ns_16ns_16_2_full_dsp_1_U102 hmul_16ns_16ns_16_2_max_dsp_1_U998 hadd_16ns_16ns_16_2_full_dsp_1_U134 hmul_16ns_16ns_16_2_max_dsp_1_U1030 hadd_16ns_16ns_16_2_full_dsp_1_U166 hmul_16ns_16ns_16_2_max_dsp_1_U1062 hadd_16ns_16ns_16_2_full_dsp_1_U198 hmul_16ns_16ns_16_2_max_dsp_1_U1094 hadd_16ns_16ns_16_2_full_dsp_1_U230 hmul_16ns_16ns_16_2_max_dsp_1_U1126 hadd_16ns_16ns_16_2_full_dsp_1_U262 hmul_16ns_16ns_16_2_max_dsp_1_U1158 hmul_16ns_16ns_16_2_max_dsp_1_U1190 hadd_16ns_16ns_16_2_full_dsp_1_U326 hmul_16ns_16ns_16_2_max_dsp_1_U1222 hadd_16ns_16ns_16_2_full_dsp_1_U358 hmul_16ns_16ns_16_2_max_dsp_1_U1254 hadd_16ns_16ns_16_2_full_dsp_1_U390 hmul_16ns_16ns_16_2_max_dsp_1_U1286 hadd_16ns_16ns_16_2_full_dsp_1_U422 hmul_16ns_16ns_16_2_max_dsp_1_U1318 hadd_16ns_16ns_16_2_full_dsp_1_U454 hmul_16ns_16ns_16_2_max_dsp_1_U1350 hadd_16ns_16ns_16_2_full_dsp_1_U486 hmul_16ns_16ns_16_2_max_dsp_1_U1382 hadd_16ns_16ns_16_2_full_dsp_1_U518 hmul_16ns_16ns_16_2_max_dsp_1_U1414 hadd_16ns_16ns_16_2_full_dsp_1_U550 hmul_16ns_16ns_16_2_max_dsp_1_U1446 hadd_16ns_16ns_16_2_full_dsp_1_U582 hmul_16ns_16ns_16_2_max_dsp_1_U1478 hadd_16ns_16ns_16_2_full_dsp_1_U614 hmul_16ns_16ns_16_2_max_dsp_1_U1510 hadd_16ns_16ns_16_2_full_dsp_1_U646 hmul_16ns_16ns_16_2_max_dsp_1_U1542 hadd_16ns_16ns_16_2_full_dsp_1_U678 hmul_16ns_16ns_16_2_max_dsp_1_U1574 hadd_16ns_16ns_16_2_full_dsp_1_U710 hmul_16ns_16ns_16_2_max_dsp_1_U1606 hadd_16ns_16ns_16_2_full_dsp_1_U742 hmul_16ns_16ns_16_2_max_dsp_1_U1638 hadd_16ns_16ns_16_2_full_dsp_1_U774 hmul_16ns_16ns_16_2_max_dsp_1_U1670 hadd_16ns_16ns_16_2_full_dsp_1_U806 hmul_16ns_16ns_16_2_max_dsp_1_U1702 hadd_16ns_16ns_16_2_full_dsp_1_U838 hmul_16ns_16ns_16_2_max_dsp_1_U1734 hadd_16ns_16ns_16_2_full_dsp_1_U870 hmul_16ns_16ns_16_2_max_dsp_1_U1766 hadd_16ns_16ns_16_2_full_dsp_1_U902 hmul_16ns_16ns_16_2_max_dsp_1_U1798 hadd_16ns_16ns_16_2_full_dsp_1_U934 hadd_16ns_16ns_16_2_full_dsp_1_U103 hmul_16ns_16ns_16_2_max_dsp_1_U999 hadd_16ns_16ns_16_2_full_dsp_1_U135 hmul_16ns_16ns_16_2_max_dsp_1_U1031 hadd_16ns_16ns_16_2_full_dsp_1_U167 hmul_16ns_16ns_16_2_max_dsp_1_U1063 hadd_16ns_16ns_16_2_full_dsp_1_U199 hmul_16ns_16ns_16_2_max_dsp_1_U1095 hadd_16ns_16ns_16_2_full_dsp_1_U231 hmul_16ns_16ns_16_2_max_dsp_1_U1127 hadd_16ns_16ns_16_2_full_dsp_1_U263 hmul_16ns_16ns_16_2_max_dsp_1_U1159 hmul_16ns_16ns_16_2_max_dsp_1_U1191 hadd_16ns_16ns_16_2_full_dsp_1_U327 hmul_16ns_16ns_16_2_max_dsp_1_U1223 hadd_16ns_16ns_16_2_full_dsp_1_U359 hmul_16ns_16ns_16_2_max_dsp_1_U1255 hadd_16ns_16ns_16_2_full_dsp_1_U391 hmul_16ns_16ns_16_2_max_dsp_1_U1287 hadd_16ns_16ns_16_2_full_dsp_1_U423 hmul_16ns_16ns_16_2_max_dsp_1_U1319 hadd_16ns_16ns_16_2_full_dsp_1_U455 hmul_16ns_16ns_16_2_max_dsp_1_U1351 hadd_16ns_16ns_16_2_full_dsp_1_U487 hmul_16ns_16ns_16_2_max_dsp_1_U1383 hadd_16ns_16ns_16_2_full_dsp_1_U519 hmul_16ns_16ns_16_2_max_dsp_1_U1415 hadd_16ns_16ns_16_2_full_dsp_1_U551 hmul_16ns_16ns_16_2_max_dsp_1_U1447 hadd_16ns_16ns_16_2_full_dsp_1_U583 hmul_16ns_16ns_16_2_max_dsp_1_U1479 hadd_16ns_16ns_16_2_full_dsp_1_U615 hmul_16ns_16ns_16_2_max_dsp_1_U1511 hadd_16ns_16ns_16_2_full_dsp_1_U647 hmul_16ns_16ns_16_2_max_dsp_1_U1543 hadd_16ns_16ns_16_2_full_dsp_1_U679 hmul_16ns_16ns_16_2_max_dsp_1_U1575 hadd_16ns_16ns_16_2_full_dsp_1_U711 hmul_16ns_16ns_16_2_max_dsp_1_U1607 hadd_16ns_16ns_16_2_full_dsp_1_U743 hmul_16ns_16ns_16_2_max_dsp_1_U1639 hadd_16ns_16ns_16_2_full_dsp_1_U775 hmul_16ns_16ns_16_2_max_dsp_1_U1671 hadd_16ns_16ns_16_2_full_dsp_1_U807 hmul_16ns_16ns_16_2_max_dsp_1_U1703 hadd_16ns_16ns_16_2_full_dsp_1_U839 hmul_16ns_16ns_16_2_max_dsp_1_U1735 hadd_16ns_16ns_16_2_full_dsp_1_U871 hmul_16ns_16ns_16_2_max_dsp_1_U1767 hadd_16ns_16ns_16_2_full_dsp_1_U903 hmul_16ns_16ns_16_2_max_dsp_1_U1799 hadd_16ns_16ns_16_2_full_dsp_1_U935 hadd_16ns_16ns_16_2_full_dsp_1_U104 hmul_16ns_16ns_16_2_max_dsp_1_U1000 hadd_16ns_16ns_16_2_full_dsp_1_U136 hmul_16ns_16ns_16_2_max_dsp_1_U1032 hadd_16ns_16ns_16_2_full_dsp_1_U168 hmul_16ns_16ns_16_2_max_dsp_1_U1064 hadd_16ns_16ns_16_2_full_dsp_1_U200 hmul_16ns_16ns_16_2_max_dsp_1_U1096 hadd_16ns_16ns_16_2_full_dsp_1_U232 hmul_16ns_16ns_16_2_max_dsp_1_U1128 hadd_16ns_16ns_16_2_full_dsp_1_U264 hmul_16ns_16ns_16_2_max_dsp_1_U1160 hmul_16ns_16ns_16_2_max_dsp_1_U1192 hadd_16ns_16ns_16_2_full_dsp_1_U328 hmul_16ns_16ns_16_2_max_dsp_1_U1224 hadd_16ns_16ns_16_2_full_dsp_1_U360 hmul_16ns_16ns_16_2_max_dsp_1_U1256 hadd_16ns_16ns_16_2_full_dsp_1_U392 hmul_16ns_16ns_16_2_max_dsp_1_U1288 hadd_16ns_16ns_16_2_full_dsp_1_U424 hmul_16ns_16ns_16_2_max_dsp_1_U1320 hadd_16ns_16ns_16_2_full_dsp_1_U456 hmul_16ns_16ns_16_2_max_dsp_1_U1352 hadd_16ns_16ns_16_2_full_dsp_1_U488 hmul_16ns_16ns_16_2_max_dsp_1_U1384 hadd_16ns_16ns_16_2_full_dsp_1_U520 hmul_16ns_16ns_16_2_max_dsp_1_U1416 hadd_16ns_16ns_16_2_full_dsp_1_U552 hmul_16ns_16ns_16_2_max_dsp_1_U1448 hadd_16ns_16ns_16_2_full_dsp_1_U584 hmul_16ns_16ns_16_2_max_dsp_1_U1480 hadd_16ns_16ns_16_2_full_dsp_1_U616 hmul_16ns_16ns_16_2_max_dsp_1_U1512 hadd_16ns_16ns_16_2_full_dsp_1_U648 hmul_16ns_16ns_16_2_max_dsp_1_U1544 hadd_16ns_16ns_16_2_full_dsp_1_U680 hmul_16ns_16ns_16_2_max_dsp_1_U1576 hadd_16ns_16ns_16_2_full_dsp_1_U712 hmul_16ns_16ns_16_2_max_dsp_1_U1608 hadd_16ns_16ns_16_2_full_dsp_1_U744 hmul_16ns_16ns_16_2_max_dsp_1_U1640 hadd_16ns_16ns_16_2_full_dsp_1_U776 hmul_16ns_16ns_16_2_max_dsp_1_U1672 hadd_16ns_16ns_16_2_full_dsp_1_U808 hmul_16ns_16ns_16_2_max_dsp_1_U1704 hadd_16ns_16ns_16_2_full_dsp_1_U840 hmul_16ns_16ns_16_2_max_dsp_1_U1736 hadd_16ns_16ns_16_2_full_dsp_1_U872 hmul_16ns_16ns_16_2_max_dsp_1_U1768 hadd_16ns_16ns_16_2_full_dsp_1_U904 hmul_16ns_16ns_16_2_max_dsp_1_U1800 hadd_16ns_16ns_16_2_full_dsp_1_U936 hadd_16ns_16ns_16_2_full_dsp_1_U105 hmul_16ns_16ns_16_2_max_dsp_1_U1001 hadd_16ns_16ns_16_2_full_dsp_1_U137 hmul_16ns_16ns_16_2_max_dsp_1_U1033 hadd_16ns_16ns_16_2_full_dsp_1_U169 hmul_16ns_16ns_16_2_max_dsp_1_U1065 hadd_16ns_16ns_16_2_full_dsp_1_U201 hmul_16ns_16ns_16_2_max_dsp_1_U1097 hadd_16ns_16ns_16_2_full_dsp_1_U233 hmul_16ns_16ns_16_2_max_dsp_1_U1129 hadd_16ns_16ns_16_2_full_dsp_1_U265 hmul_16ns_16ns_16_2_max_dsp_1_U1161 hmul_16ns_16ns_16_2_max_dsp_1_U1193 hadd_16ns_16ns_16_2_full_dsp_1_U329 hmul_16ns_16ns_16_2_max_dsp_1_U1225 hadd_16ns_16ns_16_2_full_dsp_1_U361 hmul_16ns_16ns_16_2_max_dsp_1_U1257 hadd_16ns_16ns_16_2_full_dsp_1_U393 hmul_16ns_16ns_16_2_max_dsp_1_U1289 hadd_16ns_16ns_16_2_full_dsp_1_U425 hmul_16ns_16ns_16_2_max_dsp_1_U1321 hadd_16ns_16ns_16_2_full_dsp_1_U457 hmul_16ns_16ns_16_2_max_dsp_1_U1353 hadd_16ns_16ns_16_2_full_dsp_1_U489 hmul_16ns_16ns_16_2_max_dsp_1_U1385 hadd_16ns_16ns_16_2_full_dsp_1_U521 hmul_16ns_16ns_16_2_max_dsp_1_U1417 hadd_16ns_16ns_16_2_full_dsp_1_U553 hmul_16ns_16ns_16_2_max_dsp_1_U1449 hadd_16ns_16ns_16_2_full_dsp_1_U585 hmul_16ns_16ns_16_2_max_dsp_1_U1481 hadd_16ns_16ns_16_2_full_dsp_1_U617 hmul_16ns_16ns_16_2_max_dsp_1_U1513 hadd_16ns_16ns_16_2_full_dsp_1_U649 hmul_16ns_16ns_16_2_max_dsp_1_U1545 hadd_16ns_16ns_16_2_full_dsp_1_U681 hmul_16ns_16ns_16_2_max_dsp_1_U1577 hadd_16ns_16ns_16_2_full_dsp_1_U713 hmul_16ns_16ns_16_2_max_dsp_1_U1609 hadd_16ns_16ns_16_2_full_dsp_1_U745 hmul_16ns_16ns_16_2_max_dsp_1_U1641 hadd_16ns_16ns_16_2_full_dsp_1_U777 hmul_16ns_16ns_16_2_max_dsp_1_U1673 hadd_16ns_16ns_16_2_full_dsp_1_U809 hmul_16ns_16ns_16_2_max_dsp_1_U1705 hadd_16ns_16ns_16_2_full_dsp_1_U841 hmul_16ns_16ns_16_2_max_dsp_1_U1737 hadd_16ns_16ns_16_2_full_dsp_1_U873 hmul_16ns_16ns_16_2_max_dsp_1_U1769 hadd_16ns_16ns_16_2_full_dsp_1_U905 hmul_16ns_16ns_16_2_max_dsp_1_U1801 hadd_16ns_16ns_16_2_full_dsp_1_U937 hadd_16ns_16ns_16_2_full_dsp_1_U106 hmul_16ns_16ns_16_2_max_dsp_1_U1002 hadd_16ns_16ns_16_2_full_dsp_1_U138 hmul_16ns_16ns_16_2_max_dsp_1_U1034 hadd_16ns_16ns_16_2_full_dsp_1_U170 hmul_16ns_16ns_16_2_max_dsp_1_U1066 hadd_16ns_16ns_16_2_full_dsp_1_U202 hmul_16ns_16ns_16_2_max_dsp_1_U1098 hadd_16ns_16ns_16_2_full_dsp_1_U234 hmul_16ns_16ns_16_2_max_dsp_1_U1130 hadd_16ns_16ns_16_2_full_dsp_1_U266 hmul_16ns_16ns_16_2_max_dsp_1_U1162 hmul_16ns_16ns_16_2_max_dsp_1_U1194 hadd_16ns_16ns_16_2_full_dsp_1_U330 hmul_16ns_16ns_16_2_max_dsp_1_U1226 hadd_16ns_16ns_16_2_full_dsp_1_U362 hmul_16ns_16ns_16_2_max_dsp_1_U1258 hadd_16ns_16ns_16_2_full_dsp_1_U394 hmul_16ns_16ns_16_2_max_dsp_1_U1290 hadd_16ns_16ns_16_2_full_dsp_1_U426 hmul_16ns_16ns_16_2_max_dsp_1_U1322 hadd_16ns_16ns_16_2_full_dsp_1_U458 hmul_16ns_16ns_16_2_max_dsp_1_U1354 hadd_16ns_16ns_16_2_full_dsp_1_U490 hmul_16ns_16ns_16_2_max_dsp_1_U1386 hadd_16ns_16ns_16_2_full_dsp_1_U522 hmul_16ns_16ns_16_2_max_dsp_1_U1418 hadd_16ns_16ns_16_2_full_dsp_1_U554 hmul_16ns_16ns_16_2_max_dsp_1_U1450 hadd_16ns_16ns_16_2_full_dsp_1_U586 hmul_16ns_16ns_16_2_max_dsp_1_U1482 hadd_16ns_16ns_16_2_full_dsp_1_U618 hmul_16ns_16ns_16_2_max_dsp_1_U1514 hadd_16ns_16ns_16_2_full_dsp_1_U650 hmul_16ns_16ns_16_2_max_dsp_1_U1546 hadd_16ns_16ns_16_2_full_dsp_1_U682 hmul_16ns_16ns_16_2_max_dsp_1_U1578 hadd_16ns_16ns_16_2_full_dsp_1_U714 hmul_16ns_16ns_16_2_max_dsp_1_U1610 hadd_16ns_16ns_16_2_full_dsp_1_U746 hmul_16ns_16ns_16_2_max_dsp_1_U1642 hadd_16ns_16ns_16_2_full_dsp_1_U778 hmul_16ns_16ns_16_2_max_dsp_1_U1674 hadd_16ns_16ns_16_2_full_dsp_1_U810 hmul_16ns_16ns_16_2_max_dsp_1_U1706 hadd_16ns_16ns_16_2_full_dsp_1_U842 hmul_16ns_16ns_16_2_max_dsp_1_U1738 hadd_16ns_16ns_16_2_full_dsp_1_U874 hmul_16ns_16ns_16_2_max_dsp_1_U1770 hadd_16ns_16ns_16_2_full_dsp_1_U906 hmul_16ns_16ns_16_2_max_dsp_1_U1802 hadd_16ns_16ns_16_2_full_dsp_1_U938 hadd_16ns_16ns_16_2_full_dsp_1_U107 hmul_16ns_16ns_16_2_max_dsp_1_U1003 hadd_16ns_16ns_16_2_full_dsp_1_U139 hmul_16ns_16ns_16_2_max_dsp_1_U1035 hadd_16ns_16ns_16_2_full_dsp_1_U171 hmul_16ns_16ns_16_2_max_dsp_1_U1067 hadd_16ns_16ns_16_2_full_dsp_1_U203 hmul_16ns_16ns_16_2_max_dsp_1_U1099 hadd_16ns_16ns_16_2_full_dsp_1_U235 hmul_16ns_16ns_16_2_max_dsp_1_U1131 hadd_16ns_16ns_16_2_full_dsp_1_U267 hmul_16ns_16ns_16_2_max_dsp_1_U1163 hmul_16ns_16ns_16_2_max_dsp_1_U1195 hadd_16ns_16ns_16_2_full_dsp_1_U331 hmul_16ns_16ns_16_2_max_dsp_1_U1227 hadd_16ns_16ns_16_2_full_dsp_1_U363 hmul_16ns_16ns_16_2_max_dsp_1_U1259 hadd_16ns_16ns_16_2_full_dsp_1_U395 hmul_16ns_16ns_16_2_max_dsp_1_U1291 hadd_16ns_16ns_16_2_full_dsp_1_U427 hmul_16ns_16ns_16_2_max_dsp_1_U1323 hadd_16ns_16ns_16_2_full_dsp_1_U459 hmul_16ns_16ns_16_2_max_dsp_1_U1355 hadd_16ns_16ns_16_2_full_dsp_1_U491 hmul_16ns_16ns_16_2_max_dsp_1_U1387 hadd_16ns_16ns_16_2_full_dsp_1_U523 hmul_16ns_16ns_16_2_max_dsp_1_U1419 hadd_16ns_16ns_16_2_full_dsp_1_U555 hmul_16ns_16ns_16_2_max_dsp_1_U1451 hadd_16ns_16ns_16_2_full_dsp_1_U587 hmul_16ns_16ns_16_2_max_dsp_1_U1483 hadd_16ns_16ns_16_2_full_dsp_1_U619 hmul_16ns_16ns_16_2_max_dsp_1_U1515 hadd_16ns_16ns_16_2_full_dsp_1_U651 hmul_16ns_16ns_16_2_max_dsp_1_U1547 hadd_16ns_16ns_16_2_full_dsp_1_U683 hmul_16ns_16ns_16_2_max_dsp_1_U1579 hadd_16ns_16ns_16_2_full_dsp_1_U715 hmul_16ns_16ns_16_2_max_dsp_1_U1611 hadd_16ns_16ns_16_2_full_dsp_1_U747 hmul_16ns_16ns_16_2_max_dsp_1_U1643 hadd_16ns_16ns_16_2_full_dsp_1_U779 hmul_16ns_16ns_16_2_max_dsp_1_U1675 hadd_16ns_16ns_16_2_full_dsp_1_U811 hmul_16ns_16ns_16_2_max_dsp_1_U1707 hadd_16ns_16ns_16_2_full_dsp_1_U843 hmul_16ns_16ns_16_2_max_dsp_1_U1739 hadd_16ns_16ns_16_2_full_dsp_1_U875 hmul_16ns_16ns_16_2_max_dsp_1_U1771 hadd_16ns_16ns_16_2_full_dsp_1_U907 hmul_16ns_16ns_16_2_max_dsp_1_U1803 hadd_16ns_16ns_16_2_full_dsp_1_U939 hadd_16ns_16ns_16_2_full_dsp_1_U108 hmul_16ns_16ns_16_2_max_dsp_1_U1004 hadd_16ns_16ns_16_2_full_dsp_1_U140 hmul_16ns_16ns_16_2_max_dsp_1_U1036 hadd_16ns_16ns_16_2_full_dsp_1_U172 hmul_16ns_16ns_16_2_max_dsp_1_U1068 hadd_16ns_16ns_16_2_full_dsp_1_U204 hmul_16ns_16ns_16_2_max_dsp_1_U1100 hadd_16ns_16ns_16_2_full_dsp_1_U236 hmul_16ns_16ns_16_2_max_dsp_1_U1132 hadd_16ns_16ns_16_2_full_dsp_1_U268 hmul_16ns_16ns_16_2_max_dsp_1_U1164 hmul_16ns_16ns_16_2_max_dsp_1_U1196 hadd_16ns_16ns_16_2_full_dsp_1_U332 hmul_16ns_16ns_16_2_max_dsp_1_U1228 hadd_16ns_16ns_16_2_full_dsp_1_U364 hmul_16ns_16ns_16_2_max_dsp_1_U1260 hadd_16ns_16ns_16_2_full_dsp_1_U396 hmul_16ns_16ns_16_2_max_dsp_1_U1292 hadd_16ns_16ns_16_2_full_dsp_1_U428 hmul_16ns_16ns_16_2_max_dsp_1_U1324 hadd_16ns_16ns_16_2_full_dsp_1_U460 hmul_16ns_16ns_16_2_max_dsp_1_U1356 hadd_16ns_16ns_16_2_full_dsp_1_U492 hmul_16ns_16ns_16_2_max_dsp_1_U1388 hadd_16ns_16ns_16_2_full_dsp_1_U524 hmul_16ns_16ns_16_2_max_dsp_1_U1420 hadd_16ns_16ns_16_2_full_dsp_1_U556 hmul_16ns_16ns_16_2_max_dsp_1_U1452 hadd_16ns_16ns_16_2_full_dsp_1_U588 hmul_16ns_16ns_16_2_max_dsp_1_U1484 hadd_16ns_16ns_16_2_full_dsp_1_U620 hmul_16ns_16ns_16_2_max_dsp_1_U1516 hadd_16ns_16ns_16_2_full_dsp_1_U652 hmul_16ns_16ns_16_2_max_dsp_1_U1548 hadd_16ns_16ns_16_2_full_dsp_1_U684 hmul_16ns_16ns_16_2_max_dsp_1_U1580 hadd_16ns_16ns_16_2_full_dsp_1_U716 hmul_16ns_16ns_16_2_max_dsp_1_U1612 hadd_16ns_16ns_16_2_full_dsp_1_U748 hmul_16ns_16ns_16_2_max_dsp_1_U1644 hadd_16ns_16ns_16_2_full_dsp_1_U780 hmul_16ns_16ns_16_2_max_dsp_1_U1676 hadd_16ns_16ns_16_2_full_dsp_1_U812 hmul_16ns_16ns_16_2_max_dsp_1_U1708 hadd_16ns_16ns_16_2_full_dsp_1_U844 hmul_16ns_16ns_16_2_max_dsp_1_U1740 hadd_16ns_16ns_16_2_full_dsp_1_U876 hmul_16ns_16ns_16_2_max_dsp_1_U1772 hadd_16ns_16ns_16_2_full_dsp_1_U908 hmul_16ns_16ns_16_2_max_dsp_1_U1804 hadd_16ns_16ns_16_2_full_dsp_1_U940 hadd_16ns_16ns_16_2_full_dsp_1_U109 hmul_16ns_16ns_16_2_max_dsp_1_U1005 hadd_16ns_16ns_16_2_full_dsp_1_U141 hmul_16ns_16ns_16_2_max_dsp_1_U1037 hadd_16ns_16ns_16_2_full_dsp_1_U173 hmul_16ns_16ns_16_2_max_dsp_1_U1069 hadd_16ns_16ns_16_2_full_dsp_1_U205 hmul_16ns_16ns_16_2_max_dsp_1_U1101 hadd_16ns_16ns_16_2_full_dsp_1_U237 hmul_16ns_16ns_16_2_max_dsp_1_U1133 hadd_16ns_16ns_16_2_full_dsp_1_U269 hmul_16ns_16ns_16_2_max_dsp_1_U1165 hmul_16ns_16ns_16_2_max_dsp_1_U1197 hadd_16ns_16ns_16_2_full_dsp_1_U333 hmul_16ns_16ns_16_2_max_dsp_1_U1229 hadd_16ns_16ns_16_2_full_dsp_1_U365 hmul_16ns_16ns_16_2_max_dsp_1_U1261 hadd_16ns_16ns_16_2_full_dsp_1_U397 hmul_16ns_16ns_16_2_max_dsp_1_U1293 hadd_16ns_16ns_16_2_full_dsp_1_U429 hmul_16ns_16ns_16_2_max_dsp_1_U1325 hadd_16ns_16ns_16_2_full_dsp_1_U461 hmul_16ns_16ns_16_2_max_dsp_1_U1357 hadd_16ns_16ns_16_2_full_dsp_1_U493 hmul_16ns_16ns_16_2_max_dsp_1_U1389 hadd_16ns_16ns_16_2_full_dsp_1_U525 hmul_16ns_16ns_16_2_max_dsp_1_U1421 hadd_16ns_16ns_16_2_full_dsp_1_U557 hmul_16ns_16ns_16_2_max_dsp_1_U1453 hadd_16ns_16ns_16_2_full_dsp_1_U589 hmul_16ns_16ns_16_2_max_dsp_1_U1485 hadd_16ns_16ns_16_2_full_dsp_1_U621 hmul_16ns_16ns_16_2_max_dsp_1_U1517 hadd_16ns_16ns_16_2_full_dsp_1_U653 hmul_16ns_16ns_16_2_max_dsp_1_U1549 hadd_16ns_16ns_16_2_full_dsp_1_U685 hmul_16ns_16ns_16_2_max_dsp_1_U1581 hadd_16ns_16ns_16_2_full_dsp_1_U717 hmul_16ns_16ns_16_2_max_dsp_1_U1613 hadd_16ns_16ns_16_2_full_dsp_1_U749 hmul_16ns_16ns_16_2_max_dsp_1_U1645 hadd_16ns_16ns_16_2_full_dsp_1_U781 hmul_16ns_16ns_16_2_max_dsp_1_U1677 hadd_16ns_16ns_16_2_full_dsp_1_U813 hmul_16ns_16ns_16_2_max_dsp_1_U1709 hadd_16ns_16ns_16_2_full_dsp_1_U845 hmul_16ns_16ns_16_2_max_dsp_1_U1741 hadd_16ns_16ns_16_2_full_dsp_1_U877 hmul_16ns_16ns_16_2_max_dsp_1_U1773 hadd_16ns_16ns_16_2_full_dsp_1_U909 hmul_16ns_16ns_16_2_max_dsp_1_U1805 hadd_16ns_16ns_16_2_full_dsp_1_U941 hadd_16ns_16ns_16_2_full_dsp_1_U110 hmul_16ns_16ns_16_2_max_dsp_1_U1006 hadd_16ns_16ns_16_2_full_dsp_1_U142 hmul_16ns_16ns_16_2_max_dsp_1_U1038 hadd_16ns_16ns_16_2_full_dsp_1_U174 hmul_16ns_16ns_16_2_max_dsp_1_U1070 hadd_16ns_16ns_16_2_full_dsp_1_U206 hmul_16ns_16ns_16_2_max_dsp_1_U1102 hadd_16ns_16ns_16_2_full_dsp_1_U238 hmul_16ns_16ns_16_2_max_dsp_1_U1134 hadd_16ns_16ns_16_2_full_dsp_1_U270 hmul_16ns_16ns_16_2_max_dsp_1_U1166 hmul_16ns_16ns_16_2_max_dsp_1_U1198 hadd_16ns_16ns_16_2_full_dsp_1_U334 hmul_16ns_16ns_16_2_max_dsp_1_U1230 hadd_16ns_16ns_16_2_full_dsp_1_U366 hmul_16ns_16ns_16_2_max_dsp_1_U1262 hadd_16ns_16ns_16_2_full_dsp_1_U398 hmul_16ns_16ns_16_2_max_dsp_1_U1294 hadd_16ns_16ns_16_2_full_dsp_1_U430 hmul_16ns_16ns_16_2_max_dsp_1_U1326 hadd_16ns_16ns_16_2_full_dsp_1_U462 hmul_16ns_16ns_16_2_max_dsp_1_U1358 hadd_16ns_16ns_16_2_full_dsp_1_U494 hmul_16ns_16ns_16_2_max_dsp_1_U1390 hadd_16ns_16ns_16_2_full_dsp_1_U526 hmul_16ns_16ns_16_2_max_dsp_1_U1422 hadd_16ns_16ns_16_2_full_dsp_1_U558 hmul_16ns_16ns_16_2_max_dsp_1_U1454 hadd_16ns_16ns_16_2_full_dsp_1_U590 hmul_16ns_16ns_16_2_max_dsp_1_U1486 hadd_16ns_16ns_16_2_full_dsp_1_U622 hmul_16ns_16ns_16_2_max_dsp_1_U1518 hadd_16ns_16ns_16_2_full_dsp_1_U654 hmul_16ns_16ns_16_2_max_dsp_1_U1550 hadd_16ns_16ns_16_2_full_dsp_1_U686 hmul_16ns_16ns_16_2_max_dsp_1_U1582 hadd_16ns_16ns_16_2_full_dsp_1_U718 hmul_16ns_16ns_16_2_max_dsp_1_U1614 hadd_16ns_16ns_16_2_full_dsp_1_U750 hmul_16ns_16ns_16_2_max_dsp_1_U1646 hadd_16ns_16ns_16_2_full_dsp_1_U782 hmul_16ns_16ns_16_2_max_dsp_1_U1678 hadd_16ns_16ns_16_2_full_dsp_1_U814 hmul_16ns_16ns_16_2_max_dsp_1_U1710 hadd_16ns_16ns_16_2_full_dsp_1_U846 hmul_16ns_16ns_16_2_max_dsp_1_U1742 hadd_16ns_16ns_16_2_full_dsp_1_U878 hmul_16ns_16ns_16_2_max_dsp_1_U1774 hadd_16ns_16ns_16_2_full_dsp_1_U910 hmul_16ns_16ns_16_2_max_dsp_1_U1806 hadd_16ns_16ns_16_2_full_dsp_1_U942 hadd_16ns_16ns_16_2_full_dsp_1_U111 hmul_16ns_16ns_16_2_max_dsp_1_U1007 hadd_16ns_16ns_16_2_full_dsp_1_U143 hmul_16ns_16ns_16_2_max_dsp_1_U1039 hadd_16ns_16ns_16_2_full_dsp_1_U175 hmul_16ns_16ns_16_2_max_dsp_1_U1071 hadd_16ns_16ns_16_2_full_dsp_1_U207 hmul_16ns_16ns_16_2_max_dsp_1_U1103 hadd_16ns_16ns_16_2_full_dsp_1_U239 hmul_16ns_16ns_16_2_max_dsp_1_U1135 hadd_16ns_16ns_16_2_full_dsp_1_U271 hmul_16ns_16ns_16_2_max_dsp_1_U1167 hmul_16ns_16ns_16_2_max_dsp_1_U1199 hadd_16ns_16ns_16_2_full_dsp_1_U335 hmul_16ns_16ns_16_2_max_dsp_1_U1231 hadd_16ns_16ns_16_2_full_dsp_1_U367 hmul_16ns_16ns_16_2_max_dsp_1_U1263 hadd_16ns_16ns_16_2_full_dsp_1_U399 hmul_16ns_16ns_16_2_max_dsp_1_U1295 hadd_16ns_16ns_16_2_full_dsp_1_U431 hmul_16ns_16ns_16_2_max_dsp_1_U1327 hadd_16ns_16ns_16_2_full_dsp_1_U463 hmul_16ns_16ns_16_2_max_dsp_1_U1359 hadd_16ns_16ns_16_2_full_dsp_1_U495 hmul_16ns_16ns_16_2_max_dsp_1_U1391 hadd_16ns_16ns_16_2_full_dsp_1_U527 hmul_16ns_16ns_16_2_max_dsp_1_U1423 hadd_16ns_16ns_16_2_full_dsp_1_U559 hmul_16ns_16ns_16_2_max_dsp_1_U1455 hadd_16ns_16ns_16_2_full_dsp_1_U591 hmul_16ns_16ns_16_2_max_dsp_1_U1487 hadd_16ns_16ns_16_2_full_dsp_1_U623 hmul_16ns_16ns_16_2_max_dsp_1_U1519 hadd_16ns_16ns_16_2_full_dsp_1_U655 hmul_16ns_16ns_16_2_max_dsp_1_U1551 hadd_16ns_16ns_16_2_full_dsp_1_U687 hmul_16ns_16ns_16_2_max_dsp_1_U1583 hadd_16ns_16ns_16_2_full_dsp_1_U719 hmul_16ns_16ns_16_2_max_dsp_1_U1615 hadd_16ns_16ns_16_2_full_dsp_1_U751 hmul_16ns_16ns_16_2_max_dsp_1_U1647 hadd_16ns_16ns_16_2_full_dsp_1_U783 hmul_16ns_16ns_16_2_max_dsp_1_U1679 hadd_16ns_16ns_16_2_full_dsp_1_U815 hmul_16ns_16ns_16_2_max_dsp_1_U1711 hadd_16ns_16ns_16_2_full_dsp_1_U847 hmul_16ns_16ns_16_2_max_dsp_1_U1743 hadd_16ns_16ns_16_2_full_dsp_1_U879 hmul_16ns_16ns_16_2_max_dsp_1_U1775 hadd_16ns_16ns_16_2_full_dsp_1_U911 hmul_16ns_16ns_16_2_max_dsp_1_U1807 hadd_16ns_16ns_16_2_full_dsp_1_U943 hadd_16ns_16ns_16_2_full_dsp_1_U112 hmul_16ns_16ns_16_2_max_dsp_1_U1008 hadd_16ns_16ns_16_2_full_dsp_1_U144 hmul_16ns_16ns_16_2_max_dsp_1_U1040 hadd_16ns_16ns_16_2_full_dsp_1_U176 hmul_16ns_16ns_16_2_max_dsp_1_U1072 hadd_16ns_16ns_16_2_full_dsp_1_U208 hmul_16ns_16ns_16_2_max_dsp_1_U1104 hadd_16ns_16ns_16_2_full_dsp_1_U240 hmul_16ns_16ns_16_2_max_dsp_1_U1136 hadd_16ns_16ns_16_2_full_dsp_1_U272 hmul_16ns_16ns_16_2_max_dsp_1_U1168 hmul_16ns_16ns_16_2_max_dsp_1_U1200 hadd_16ns_16ns_16_2_full_dsp_1_U336 hmul_16ns_16ns_16_2_max_dsp_1_U1232 hadd_16ns_16ns_16_2_full_dsp_1_U368 hmul_16ns_16ns_16_2_max_dsp_1_U1264 hadd_16ns_16ns_16_2_full_dsp_1_U400 hmul_16ns_16ns_16_2_max_dsp_1_U1296 hadd_16ns_16ns_16_2_full_dsp_1_U432 hmul_16ns_16ns_16_2_max_dsp_1_U1328 hadd_16ns_16ns_16_2_full_dsp_1_U464 hmul_16ns_16ns_16_2_max_dsp_1_U1360 hadd_16ns_16ns_16_2_full_dsp_1_U496 hmul_16ns_16ns_16_2_max_dsp_1_U1392 hadd_16ns_16ns_16_2_full_dsp_1_U528 hmul_16ns_16ns_16_2_max_dsp_1_U1424 hadd_16ns_16ns_16_2_full_dsp_1_U560 hmul_16ns_16ns_16_2_max_dsp_1_U1456 hadd_16ns_16ns_16_2_full_dsp_1_U592 hmul_16ns_16ns_16_2_max_dsp_1_U1488 hadd_16ns_16ns_16_2_full_dsp_1_U624 hmul_16ns_16ns_16_2_max_dsp_1_U1520 hadd_16ns_16ns_16_2_full_dsp_1_U656 hmul_16ns_16ns_16_2_max_dsp_1_U1552 hadd_16ns_16ns_16_2_full_dsp_1_U688 hmul_16ns_16ns_16_2_max_dsp_1_U1584 hadd_16ns_16ns_16_2_full_dsp_1_U720 hmul_16ns_16ns_16_2_max_dsp_1_U1616 hadd_16ns_16ns_16_2_full_dsp_1_U752 hmul_16ns_16ns_16_2_max_dsp_1_U1648 hadd_16ns_16ns_16_2_full_dsp_1_U784 hmul_16ns_16ns_16_2_max_dsp_1_U1680 hadd_16ns_16ns_16_2_full_dsp_1_U816 hmul_16ns_16ns_16_2_max_dsp_1_U1712 hadd_16ns_16ns_16_2_full_dsp_1_U848 hmul_16ns_16ns_16_2_max_dsp_1_U1744 hadd_16ns_16ns_16_2_full_dsp_1_U880 hmul_16ns_16ns_16_2_max_dsp_1_U1776 hadd_16ns_16ns_16_2_full_dsp_1_U912 hmul_16ns_16ns_16_2_max_dsp_1_U1808 hadd_16ns_16ns_16_2_full_dsp_1_U944 hadd_16ns_16ns_16_2_full_dsp_1_U113 hmul_16ns_16ns_16_2_max_dsp_1_U1009 hadd_16ns_16ns_16_2_full_dsp_1_U145 hmul_16ns_16ns_16_2_max_dsp_1_U1041 hadd_16ns_16ns_16_2_full_dsp_1_U177 hmul_16ns_16ns_16_2_max_dsp_1_U1073 hadd_16ns_16ns_16_2_full_dsp_1_U209 hmul_16ns_16ns_16_2_max_dsp_1_U1105 hadd_16ns_16ns_16_2_full_dsp_1_U241 hmul_16ns_16ns_16_2_max_dsp_1_U1137 hadd_16ns_16ns_16_2_full_dsp_1_U273 hmul_16ns_16ns_16_2_max_dsp_1_U1169 hmul_16ns_16ns_16_2_max_dsp_1_U1201 hadd_16ns_16ns_16_2_full_dsp_1_U337 hmul_16ns_16ns_16_2_max_dsp_1_U1233 hadd_16ns_16ns_16_2_full_dsp_1_U369 hmul_16ns_16ns_16_2_max_dsp_1_U1265 hadd_16ns_16ns_16_2_full_dsp_1_U401 hmul_16ns_16ns_16_2_max_dsp_1_U1297 hadd_16ns_16ns_16_2_full_dsp_1_U433 hmul_16ns_16ns_16_2_max_dsp_1_U1329 hadd_16ns_16ns_16_2_full_dsp_1_U465 hmul_16ns_16ns_16_2_max_dsp_1_U1361 hadd_16ns_16ns_16_2_full_dsp_1_U497 hmul_16ns_16ns_16_2_max_dsp_1_U1393 hadd_16ns_16ns_16_2_full_dsp_1_U529 hmul_16ns_16ns_16_2_max_dsp_1_U1425 hadd_16ns_16ns_16_2_full_dsp_1_U561 hmul_16ns_16ns_16_2_max_dsp_1_U1457 hadd_16ns_16ns_16_2_full_dsp_1_U593 hmul_16ns_16ns_16_2_max_dsp_1_U1489 hadd_16ns_16ns_16_2_full_dsp_1_U625 hmul_16ns_16ns_16_2_max_dsp_1_U1521 hadd_16ns_16ns_16_2_full_dsp_1_U657 hmul_16ns_16ns_16_2_max_dsp_1_U1553 hadd_16ns_16ns_16_2_full_dsp_1_U689 hmul_16ns_16ns_16_2_max_dsp_1_U1585 hadd_16ns_16ns_16_2_full_dsp_1_U721 hmul_16ns_16ns_16_2_max_dsp_1_U1617 hadd_16ns_16ns_16_2_full_dsp_1_U753 hmul_16ns_16ns_16_2_max_dsp_1_U1649 hadd_16ns_16ns_16_2_full_dsp_1_U785 hmul_16ns_16ns_16_2_max_dsp_1_U1681 hadd_16ns_16ns_16_2_full_dsp_1_U817 hmul_16ns_16ns_16_2_max_dsp_1_U1713 hadd_16ns_16ns_16_2_full_dsp_1_U849 hmul_16ns_16ns_16_2_max_dsp_1_U1745 hadd_16ns_16ns_16_2_full_dsp_1_U881 hmul_16ns_16ns_16_2_max_dsp_1_U1777 hadd_16ns_16ns_16_2_full_dsp_1_U913 hmul_16ns_16ns_16_2_max_dsp_1_U1809 hadd_16ns_16ns_16_2_full_dsp_1_U945 hadd_16ns_16ns_16_2_full_dsp_1_U114 hmul_16ns_16ns_16_2_max_dsp_1_U1010 hadd_16ns_16ns_16_2_full_dsp_1_U146 hmul_16ns_16ns_16_2_max_dsp_1_U1042 hadd_16ns_16ns_16_2_full_dsp_1_U178 hmul_16ns_16ns_16_2_max_dsp_1_U1074 hadd_16ns_16ns_16_2_full_dsp_1_U210 hmul_16ns_16ns_16_2_max_dsp_1_U1106 hadd_16ns_16ns_16_2_full_dsp_1_U242 hmul_16ns_16ns_16_2_max_dsp_1_U1138 hadd_16ns_16ns_16_2_full_dsp_1_U274 hmul_16ns_16ns_16_2_max_dsp_1_U1170 hmul_16ns_16ns_16_2_max_dsp_1_U1202 hadd_16ns_16ns_16_2_full_dsp_1_U338 hmul_16ns_16ns_16_2_max_dsp_1_U1234 hadd_16ns_16ns_16_2_full_dsp_1_U370 hmul_16ns_16ns_16_2_max_dsp_1_U1266 hadd_16ns_16ns_16_2_full_dsp_1_U402 hmul_16ns_16ns_16_2_max_dsp_1_U1298 hadd_16ns_16ns_16_2_full_dsp_1_U434 hmul_16ns_16ns_16_2_max_dsp_1_U1330 hadd_16ns_16ns_16_2_full_dsp_1_U466 hmul_16ns_16ns_16_2_max_dsp_1_U1362 hadd_16ns_16ns_16_2_full_dsp_1_U498 hmul_16ns_16ns_16_2_max_dsp_1_U1394 hadd_16ns_16ns_16_2_full_dsp_1_U530 hmul_16ns_16ns_16_2_max_dsp_1_U1426 hadd_16ns_16ns_16_2_full_dsp_1_U562 hmul_16ns_16ns_16_2_max_dsp_1_U1458 hadd_16ns_16ns_16_2_full_dsp_1_U594 hmul_16ns_16ns_16_2_max_dsp_1_U1490 hadd_16ns_16ns_16_2_full_dsp_1_U626 hmul_16ns_16ns_16_2_max_dsp_1_U1522 hadd_16ns_16ns_16_2_full_dsp_1_U658 hmul_16ns_16ns_16_2_max_dsp_1_U1554 hadd_16ns_16ns_16_2_full_dsp_1_U690 hmul_16ns_16ns_16_2_max_dsp_1_U1586 hadd_16ns_16ns_16_2_full_dsp_1_U722 hmul_16ns_16ns_16_2_max_dsp_1_U1618 hadd_16ns_16ns_16_2_full_dsp_1_U754 hmul_16ns_16ns_16_2_max_dsp_1_U1650 hadd_16ns_16ns_16_2_full_dsp_1_U786 hmul_16ns_16ns_16_2_max_dsp_1_U1682 hadd_16ns_16ns_16_2_full_dsp_1_U818 hmul_16ns_16ns_16_2_max_dsp_1_U1714 hadd_16ns_16ns_16_2_full_dsp_1_U850 hmul_16ns_16ns_16_2_max_dsp_1_U1746 hadd_16ns_16ns_16_2_full_dsp_1_U882 hmul_16ns_16ns_16_2_max_dsp_1_U1778 hadd_16ns_16ns_16_2_full_dsp_1_U914 hmul_16ns_16ns_16_2_max_dsp_1_U1810 hadd_16ns_16ns_16_2_full_dsp_1_U946 hadd_16ns_16ns_16_2_full_dsp_1_U115 hmul_16ns_16ns_16_2_max_dsp_1_U1011 hadd_16ns_16ns_16_2_full_dsp_1_U147 hmul_16ns_16ns_16_2_max_dsp_1_U1043 hadd_16ns_16ns_16_2_full_dsp_1_U179 hmul_16ns_16ns_16_2_max_dsp_1_U1075 hadd_16ns_16ns_16_2_full_dsp_1_U211 hmul_16ns_16ns_16_2_max_dsp_1_U1107 hadd_16ns_16ns_16_2_full_dsp_1_U243 hmul_16ns_16ns_16_2_max_dsp_1_U1139 hadd_16ns_16ns_16_2_full_dsp_1_U275 hmul_16ns_16ns_16_2_max_dsp_1_U1171 hmul_16ns_16ns_16_2_max_dsp_1_U1203 hadd_16ns_16ns_16_2_full_dsp_1_U339 hmul_16ns_16ns_16_2_max_dsp_1_U1235 hadd_16ns_16ns_16_2_full_dsp_1_U371 hmul_16ns_16ns_16_2_max_dsp_1_U1267 hadd_16ns_16ns_16_2_full_dsp_1_U403 hmul_16ns_16ns_16_2_max_dsp_1_U1299 hadd_16ns_16ns_16_2_full_dsp_1_U435 hmul_16ns_16ns_16_2_max_dsp_1_U1331 hadd_16ns_16ns_16_2_full_dsp_1_U467 hmul_16ns_16ns_16_2_max_dsp_1_U1363 hadd_16ns_16ns_16_2_full_dsp_1_U499 hmul_16ns_16ns_16_2_max_dsp_1_U1395 hadd_16ns_16ns_16_2_full_dsp_1_U531 hmul_16ns_16ns_16_2_max_dsp_1_U1427 hadd_16ns_16ns_16_2_full_dsp_1_U563 hmul_16ns_16ns_16_2_max_dsp_1_U1459 hadd_16ns_16ns_16_2_full_dsp_1_U595 hmul_16ns_16ns_16_2_max_dsp_1_U1491 hadd_16ns_16ns_16_2_full_dsp_1_U627 hmul_16ns_16ns_16_2_max_dsp_1_U1523 hadd_16ns_16ns_16_2_full_dsp_1_U659 hmul_16ns_16ns_16_2_max_dsp_1_U1555 hadd_16ns_16ns_16_2_full_dsp_1_U691 hmul_16ns_16ns_16_2_max_dsp_1_U1587 hadd_16ns_16ns_16_2_full_dsp_1_U723 hmul_16ns_16ns_16_2_max_dsp_1_U1619 hadd_16ns_16ns_16_2_full_dsp_1_U755 hmul_16ns_16ns_16_2_max_dsp_1_U1651 hadd_16ns_16ns_16_2_full_dsp_1_U787 hmul_16ns_16ns_16_2_max_dsp_1_U1683 hadd_16ns_16ns_16_2_full_dsp_1_U819 hmul_16ns_16ns_16_2_max_dsp_1_U1715 hadd_16ns_16ns_16_2_full_dsp_1_U851 hmul_16ns_16ns_16_2_max_dsp_1_U1747 hadd_16ns_16ns_16_2_full_dsp_1_U883 hmul_16ns_16ns_16_2_max_dsp_1_U1779 hadd_16ns_16ns_16_2_full_dsp_1_U915 hmul_16ns_16ns_16_2_max_dsp_1_U1811 hadd_16ns_16ns_16_2_full_dsp_1_U947 hadd_16ns_16ns_16_2_full_dsp_1_U116 hmul_16ns_16ns_16_2_max_dsp_1_U1012 hadd_16ns_16ns_16_2_full_dsp_1_U148 hmul_16ns_16ns_16_2_max_dsp_1_U1044 hadd_16ns_16ns_16_2_full_dsp_1_U180 hmul_16ns_16ns_16_2_max_dsp_1_U1076 hadd_16ns_16ns_16_2_full_dsp_1_U212 hmul_16ns_16ns_16_2_max_dsp_1_U1108 hadd_16ns_16ns_16_2_full_dsp_1_U244 hmul_16ns_16ns_16_2_max_dsp_1_U1140 hadd_16ns_16ns_16_2_full_dsp_1_U276 hmul_16ns_16ns_16_2_max_dsp_1_U1172 hmul_16ns_16ns_16_2_max_dsp_1_U1204 hadd_16ns_16ns_16_2_full_dsp_1_U340 hmul_16ns_16ns_16_2_max_dsp_1_U1236 hadd_16ns_16ns_16_2_full_dsp_1_U372 hmul_16ns_16ns_16_2_max_dsp_1_U1268 hadd_16ns_16ns_16_2_full_dsp_1_U404 hmul_16ns_16ns_16_2_max_dsp_1_U1300 hadd_16ns_16ns_16_2_full_dsp_1_U436 hmul_16ns_16ns_16_2_max_dsp_1_U1332 hadd_16ns_16ns_16_2_full_dsp_1_U468 hmul_16ns_16ns_16_2_max_dsp_1_U1364 hadd_16ns_16ns_16_2_full_dsp_1_U500 hmul_16ns_16ns_16_2_max_dsp_1_U1396 hadd_16ns_16ns_16_2_full_dsp_1_U532 hmul_16ns_16ns_16_2_max_dsp_1_U1428 hadd_16ns_16ns_16_2_full_dsp_1_U564 hmul_16ns_16ns_16_2_max_dsp_1_U1460 hadd_16ns_16ns_16_2_full_dsp_1_U596 hmul_16ns_16ns_16_2_max_dsp_1_U1492 hadd_16ns_16ns_16_2_full_dsp_1_U628 hmul_16ns_16ns_16_2_max_dsp_1_U1524 hadd_16ns_16ns_16_2_full_dsp_1_U660 hmul_16ns_16ns_16_2_max_dsp_1_U1556 hadd_16ns_16ns_16_2_full_dsp_1_U692 hmul_16ns_16ns_16_2_max_dsp_1_U1588 hadd_16ns_16ns_16_2_full_dsp_1_U724 hmul_16ns_16ns_16_2_max_dsp_1_U1620 hadd_16ns_16ns_16_2_full_dsp_1_U756 hmul_16ns_16ns_16_2_max_dsp_1_U1652 hadd_16ns_16ns_16_2_full_dsp_1_U788 hmul_16ns_16ns_16_2_max_dsp_1_U1684 hadd_16ns_16ns_16_2_full_dsp_1_U820 hmul_16ns_16ns_16_2_max_dsp_1_U1716 hadd_16ns_16ns_16_2_full_dsp_1_U852 hmul_16ns_16ns_16_2_max_dsp_1_U1748 hadd_16ns_16ns_16_2_full_dsp_1_U884 hmul_16ns_16ns_16_2_max_dsp_1_U1780 hadd_16ns_16ns_16_2_full_dsp_1_U916 hmul_16ns_16ns_16_2_max_dsp_1_U1812 hadd_16ns_16ns_16_2_full_dsp_1_U948 hadd_16ns_16ns_16_2_full_dsp_1_U117 hmul_16ns_16ns_16_2_max_dsp_1_U1013 hadd_16ns_16ns_16_2_full_dsp_1_U149 hmul_16ns_16ns_16_2_max_dsp_1_U1045 hadd_16ns_16ns_16_2_full_dsp_1_U181 hmul_16ns_16ns_16_2_max_dsp_1_U1077 hadd_16ns_16ns_16_2_full_dsp_1_U213 hmul_16ns_16ns_16_2_max_dsp_1_U1109 hadd_16ns_16ns_16_2_full_dsp_1_U245 hmul_16ns_16ns_16_2_max_dsp_1_U1141 hadd_16ns_16ns_16_2_full_dsp_1_U277 hmul_16ns_16ns_16_2_max_dsp_1_U1173 hmul_16ns_16ns_16_2_max_dsp_1_U1205 hadd_16ns_16ns_16_2_full_dsp_1_U341 hmul_16ns_16ns_16_2_max_dsp_1_U1237 hadd_16ns_16ns_16_2_full_dsp_1_U373 hmul_16ns_16ns_16_2_max_dsp_1_U1269 hadd_16ns_16ns_16_2_full_dsp_1_U405 hmul_16ns_16ns_16_2_max_dsp_1_U1301 hadd_16ns_16ns_16_2_full_dsp_1_U437 hmul_16ns_16ns_16_2_max_dsp_1_U1333 hadd_16ns_16ns_16_2_full_dsp_1_U469 hmul_16ns_16ns_16_2_max_dsp_1_U1365 hadd_16ns_16ns_16_2_full_dsp_1_U501 hmul_16ns_16ns_16_2_max_dsp_1_U1397 hadd_16ns_16ns_16_2_full_dsp_1_U533 hmul_16ns_16ns_16_2_max_dsp_1_U1429 hadd_16ns_16ns_16_2_full_dsp_1_U565 hmul_16ns_16ns_16_2_max_dsp_1_U1461 hadd_16ns_16ns_16_2_full_dsp_1_U597 hmul_16ns_16ns_16_2_max_dsp_1_U1493 hadd_16ns_16ns_16_2_full_dsp_1_U629 hmul_16ns_16ns_16_2_max_dsp_1_U1525 hadd_16ns_16ns_16_2_full_dsp_1_U661 hmul_16ns_16ns_16_2_max_dsp_1_U1557 hadd_16ns_16ns_16_2_full_dsp_1_U693 hmul_16ns_16ns_16_2_max_dsp_1_U1589 hadd_16ns_16ns_16_2_full_dsp_1_U725 hmul_16ns_16ns_16_2_max_dsp_1_U1621 hadd_16ns_16ns_16_2_full_dsp_1_U757 hmul_16ns_16ns_16_2_max_dsp_1_U1653 hadd_16ns_16ns_16_2_full_dsp_1_U789 hmul_16ns_16ns_16_2_max_dsp_1_U1685 hadd_16ns_16ns_16_2_full_dsp_1_U821 hmul_16ns_16ns_16_2_max_dsp_1_U1717 hadd_16ns_16ns_16_2_full_dsp_1_U853 hmul_16ns_16ns_16_2_max_dsp_1_U1749 hadd_16ns_16ns_16_2_full_dsp_1_U885 hmul_16ns_16ns_16_2_max_dsp_1_U1781 hadd_16ns_16ns_16_2_full_dsp_1_U917 hmul_16ns_16ns_16_2_max_dsp_1_U1813 hadd_16ns_16ns_16_2_full_dsp_1_U949 hadd_16ns_16ns_16_2_full_dsp_1_U118 hmul_16ns_16ns_16_2_max_dsp_1_U1014 hadd_16ns_16ns_16_2_full_dsp_1_U150 hmul_16ns_16ns_16_2_max_dsp_1_U1046 hadd_16ns_16ns_16_2_full_dsp_1_U182 hmul_16ns_16ns_16_2_max_dsp_1_U1078 hadd_16ns_16ns_16_2_full_dsp_1_U214 hmul_16ns_16ns_16_2_max_dsp_1_U1110 hadd_16ns_16ns_16_2_full_dsp_1_U246 hmul_16ns_16ns_16_2_max_dsp_1_U1142 hadd_16ns_16ns_16_2_full_dsp_1_U278 hmul_16ns_16ns_16_2_max_dsp_1_U1174 hmul_16ns_16ns_16_2_max_dsp_1_U1206 hadd_16ns_16ns_16_2_full_dsp_1_U342 hmul_16ns_16ns_16_2_max_dsp_1_U1238 hadd_16ns_16ns_16_2_full_dsp_1_U374 hmul_16ns_16ns_16_2_max_dsp_1_U1270 hadd_16ns_16ns_16_2_full_dsp_1_U406 hmul_16ns_16ns_16_2_max_dsp_1_U1302 hadd_16ns_16ns_16_2_full_dsp_1_U438 hmul_16ns_16ns_16_2_max_dsp_1_U1334 hadd_16ns_16ns_16_2_full_dsp_1_U470 hmul_16ns_16ns_16_2_max_dsp_1_U1366 hadd_16ns_16ns_16_2_full_dsp_1_U502 hmul_16ns_16ns_16_2_max_dsp_1_U1398 hadd_16ns_16ns_16_2_full_dsp_1_U534 hmul_16ns_16ns_16_2_max_dsp_1_U1430 hadd_16ns_16ns_16_2_full_dsp_1_U566 hmul_16ns_16ns_16_2_max_dsp_1_U1462 hadd_16ns_16ns_16_2_full_dsp_1_U598 hmul_16ns_16ns_16_2_max_dsp_1_U1494 hadd_16ns_16ns_16_2_full_dsp_1_U630 hmul_16ns_16ns_16_2_max_dsp_1_U1526 hadd_16ns_16ns_16_2_full_dsp_1_U662 hmul_16ns_16ns_16_2_max_dsp_1_U1558 hadd_16ns_16ns_16_2_full_dsp_1_U694 hmul_16ns_16ns_16_2_max_dsp_1_U1590 hadd_16ns_16ns_16_2_full_dsp_1_U726 hmul_16ns_16ns_16_2_max_dsp_1_U1622 hadd_16ns_16ns_16_2_full_dsp_1_U758 hmul_16ns_16ns_16_2_max_dsp_1_U1654 hadd_16ns_16ns_16_2_full_dsp_1_U790 hmul_16ns_16ns_16_2_max_dsp_1_U1686 hadd_16ns_16ns_16_2_full_dsp_1_U822 hmul_16ns_16ns_16_2_max_dsp_1_U1718 hadd_16ns_16ns_16_2_full_dsp_1_U854 hmul_16ns_16ns_16_2_max_dsp_1_U1750 hadd_16ns_16ns_16_2_full_dsp_1_U886 hmul_16ns_16ns_16_2_max_dsp_1_U1782 hadd_16ns_16ns_16_2_full_dsp_1_U918 hmul_16ns_16ns_16_2_max_dsp_1_U1814 hadd_16ns_16ns_16_2_full_dsp_1_U950 hadd_16ns_16ns_16_2_full_dsp_1_U119 hmul_16ns_16ns_16_2_max_dsp_1_U1015 hadd_16ns_16ns_16_2_full_dsp_1_U151 hmul_16ns_16ns_16_2_max_dsp_1_U1047 hadd_16ns_16ns_16_2_full_dsp_1_U183 hmul_16ns_16ns_16_2_max_dsp_1_U1079 hadd_16ns_16ns_16_2_full_dsp_1_U215 hmul_16ns_16ns_16_2_max_dsp_1_U1111 hadd_16ns_16ns_16_2_full_dsp_1_U247 hmul_16ns_16ns_16_2_max_dsp_1_U1143 hadd_16ns_16ns_16_2_full_dsp_1_U279 hmul_16ns_16ns_16_2_max_dsp_1_U1175 hmul_16ns_16ns_16_2_max_dsp_1_U1207 hadd_16ns_16ns_16_2_full_dsp_1_U343 hmul_16ns_16ns_16_2_max_dsp_1_U1239 hadd_16ns_16ns_16_2_full_dsp_1_U375 hmul_16ns_16ns_16_2_max_dsp_1_U1271 hadd_16ns_16ns_16_2_full_dsp_1_U407 hmul_16ns_16ns_16_2_max_dsp_1_U1303 hadd_16ns_16ns_16_2_full_dsp_1_U439 hmul_16ns_16ns_16_2_max_dsp_1_U1335 hadd_16ns_16ns_16_2_full_dsp_1_U471 hmul_16ns_16ns_16_2_max_dsp_1_U1367 hadd_16ns_16ns_16_2_full_dsp_1_U503 hmul_16ns_16ns_16_2_max_dsp_1_U1399 hadd_16ns_16ns_16_2_full_dsp_1_U535 hmul_16ns_16ns_16_2_max_dsp_1_U1431 hadd_16ns_16ns_16_2_full_dsp_1_U567 hmul_16ns_16ns_16_2_max_dsp_1_U1463 hadd_16ns_16ns_16_2_full_dsp_1_U599 hmul_16ns_16ns_16_2_max_dsp_1_U1495 hadd_16ns_16ns_16_2_full_dsp_1_U631 hmul_16ns_16ns_16_2_max_dsp_1_U1527 hadd_16ns_16ns_16_2_full_dsp_1_U663 hmul_16ns_16ns_16_2_max_dsp_1_U1559 hadd_16ns_16ns_16_2_full_dsp_1_U695 hmul_16ns_16ns_16_2_max_dsp_1_U1591 hadd_16ns_16ns_16_2_full_dsp_1_U727 hmul_16ns_16ns_16_2_max_dsp_1_U1623 hadd_16ns_16ns_16_2_full_dsp_1_U759 hmul_16ns_16ns_16_2_max_dsp_1_U1655 hadd_16ns_16ns_16_2_full_dsp_1_U791 hmul_16ns_16ns_16_2_max_dsp_1_U1687 hadd_16ns_16ns_16_2_full_dsp_1_U823 hmul_16ns_16ns_16_2_max_dsp_1_U1719 hadd_16ns_16ns_16_2_full_dsp_1_U855 hmul_16ns_16ns_16_2_max_dsp_1_U1751 hadd_16ns_16ns_16_2_full_dsp_1_U887 hmul_16ns_16ns_16_2_max_dsp_1_U1783 hadd_16ns_16ns_16_2_full_dsp_1_U919 hmul_16ns_16ns_16_2_max_dsp_1_U1815 hadd_16ns_16ns_16_2_full_dsp_1_U951 hadd_16ns_16ns_16_2_full_dsp_1_U120 hmul_16ns_16ns_16_2_max_dsp_1_U1016 hadd_16ns_16ns_16_2_full_dsp_1_U152 hmul_16ns_16ns_16_2_max_dsp_1_U1048 hadd_16ns_16ns_16_2_full_dsp_1_U184 hmul_16ns_16ns_16_2_max_dsp_1_U1080 hadd_16ns_16ns_16_2_full_dsp_1_U216 hmul_16ns_16ns_16_2_max_dsp_1_U1112 hadd_16ns_16ns_16_2_full_dsp_1_U248 hmul_16ns_16ns_16_2_max_dsp_1_U1144 hadd_16ns_16ns_16_2_full_dsp_1_U280 hmul_16ns_16ns_16_2_max_dsp_1_U1176 hmul_16ns_16ns_16_2_max_dsp_1_U1208 hadd_16ns_16ns_16_2_full_dsp_1_U344 hmul_16ns_16ns_16_2_max_dsp_1_U1240 hadd_16ns_16ns_16_2_full_dsp_1_U376 hmul_16ns_16ns_16_2_max_dsp_1_U1272 hadd_16ns_16ns_16_2_full_dsp_1_U408 hmul_16ns_16ns_16_2_max_dsp_1_U1304 hadd_16ns_16ns_16_2_full_dsp_1_U440 hmul_16ns_16ns_16_2_max_dsp_1_U1336 hadd_16ns_16ns_16_2_full_dsp_1_U472 hmul_16ns_16ns_16_2_max_dsp_1_U1368 hadd_16ns_16ns_16_2_full_dsp_1_U504 hmul_16ns_16ns_16_2_max_dsp_1_U1400 hadd_16ns_16ns_16_2_full_dsp_1_U536 hmul_16ns_16ns_16_2_max_dsp_1_U1432 hadd_16ns_16ns_16_2_full_dsp_1_U568 hmul_16ns_16ns_16_2_max_dsp_1_U1464 hadd_16ns_16ns_16_2_full_dsp_1_U600 hmul_16ns_16ns_16_2_max_dsp_1_U1496 hadd_16ns_16ns_16_2_full_dsp_1_U632 hmul_16ns_16ns_16_2_max_dsp_1_U1528 hadd_16ns_16ns_16_2_full_dsp_1_U664 hmul_16ns_16ns_16_2_max_dsp_1_U1560 hadd_16ns_16ns_16_2_full_dsp_1_U696 hmul_16ns_16ns_16_2_max_dsp_1_U1592 hadd_16ns_16ns_16_2_full_dsp_1_U728 hmul_16ns_16ns_16_2_max_dsp_1_U1624 hadd_16ns_16ns_16_2_full_dsp_1_U760 hmul_16ns_16ns_16_2_max_dsp_1_U1656 hadd_16ns_16ns_16_2_full_dsp_1_U792 hmul_16ns_16ns_16_2_max_dsp_1_U1688 hadd_16ns_16ns_16_2_full_dsp_1_U824 hmul_16ns_16ns_16_2_max_dsp_1_U1720 hadd_16ns_16ns_16_2_full_dsp_1_U856 hmul_16ns_16ns_16_2_max_dsp_1_U1752 hadd_16ns_16ns_16_2_full_dsp_1_U888 hmul_16ns_16ns_16_2_max_dsp_1_U1784 hadd_16ns_16ns_16_2_full_dsp_1_U920 hmul_16ns_16ns_16_2_max_dsp_1_U1816 hadd_16ns_16ns_16_2_full_dsp_1_U952 hadd_16ns_16ns_16_2_full_dsp_1_U121 hmul_16ns_16ns_16_2_max_dsp_1_U1017 hadd_16ns_16ns_16_2_full_dsp_1_U153 hmul_16ns_16ns_16_2_max_dsp_1_U1049 hadd_16ns_16ns_16_2_full_dsp_1_U185 hmul_16ns_16ns_16_2_max_dsp_1_U1081 hadd_16ns_16ns_16_2_full_dsp_1_U217 hmul_16ns_16ns_16_2_max_dsp_1_U1113 hadd_16ns_16ns_16_2_full_dsp_1_U249 hmul_16ns_16ns_16_2_max_dsp_1_U1145 hadd_16ns_16ns_16_2_full_dsp_1_U281 hmul_16ns_16ns_16_2_max_dsp_1_U1177 hmul_16ns_16ns_16_2_max_dsp_1_U1209 hadd_16ns_16ns_16_2_full_dsp_1_U345 hmul_16ns_16ns_16_2_max_dsp_1_U1241 hadd_16ns_16ns_16_2_full_dsp_1_U377 hmul_16ns_16ns_16_2_max_dsp_1_U1273 hadd_16ns_16ns_16_2_full_dsp_1_U409 hmul_16ns_16ns_16_2_max_dsp_1_U1305 hadd_16ns_16ns_16_2_full_dsp_1_U441 hmul_16ns_16ns_16_2_max_dsp_1_U1337 hadd_16ns_16ns_16_2_full_dsp_1_U473 hmul_16ns_16ns_16_2_max_dsp_1_U1369 hadd_16ns_16ns_16_2_full_dsp_1_U505 hmul_16ns_16ns_16_2_max_dsp_1_U1401 hadd_16ns_16ns_16_2_full_dsp_1_U537 hmul_16ns_16ns_16_2_max_dsp_1_U1433 hadd_16ns_16ns_16_2_full_dsp_1_U569 hmul_16ns_16ns_16_2_max_dsp_1_U1465 hadd_16ns_16ns_16_2_full_dsp_1_U601 hmul_16ns_16ns_16_2_max_dsp_1_U1497 hadd_16ns_16ns_16_2_full_dsp_1_U633 hmul_16ns_16ns_16_2_max_dsp_1_U1529 hadd_16ns_16ns_16_2_full_dsp_1_U665 hmul_16ns_16ns_16_2_max_dsp_1_U1561 hadd_16ns_16ns_16_2_full_dsp_1_U697 hmul_16ns_16ns_16_2_max_dsp_1_U1593 hadd_16ns_16ns_16_2_full_dsp_1_U729 hmul_16ns_16ns_16_2_max_dsp_1_U1625 hadd_16ns_16ns_16_2_full_dsp_1_U761 hmul_16ns_16ns_16_2_max_dsp_1_U1657 hadd_16ns_16ns_16_2_full_dsp_1_U793 hmul_16ns_16ns_16_2_max_dsp_1_U1689 hadd_16ns_16ns_16_2_full_dsp_1_U825 hmul_16ns_16ns_16_2_max_dsp_1_U1721 hadd_16ns_16ns_16_2_full_dsp_1_U857 hmul_16ns_16ns_16_2_max_dsp_1_U1753 hadd_16ns_16ns_16_2_full_dsp_1_U889 hmul_16ns_16ns_16_2_max_dsp_1_U1785 hadd_16ns_16ns_16_2_full_dsp_1_U921 hmul_16ns_16ns_16_2_max_dsp_1_U1817 hadd_16ns_16ns_16_2_full_dsp_1_U953 hadd_16ns_16ns_16_2_full_dsp_1_U122 hmul_16ns_16ns_16_2_max_dsp_1_U1018 hadd_16ns_16ns_16_2_full_dsp_1_U154 hmul_16ns_16ns_16_2_max_dsp_1_U1050 hadd_16ns_16ns_16_2_full_dsp_1_U186 hmul_16ns_16ns_16_2_max_dsp_1_U1082 hadd_16ns_16ns_16_2_full_dsp_1_U218 hmul_16ns_16ns_16_2_max_dsp_1_U1114 hadd_16ns_16ns_16_2_full_dsp_1_U250 hmul_16ns_16ns_16_2_max_dsp_1_U1146 hmul_16ns_16ns_16_2_max_dsp_1_U1178 hadd_16ns_16ns_16_2_full_dsp_1_U314 hmul_16ns_16ns_16_2_max_dsp_1_U1210 hadd_16ns_16ns_16_2_full_dsp_1_U346 hmul_16ns_16ns_16_2_max_dsp_1_U1242 hadd_16ns_16ns_16_2_full_dsp_1_U378 hmul_16ns_16ns_16_2_max_dsp_1_U1274 hadd_16ns_16ns_16_2_full_dsp_1_U410 hmul_16ns_16ns_16_2_max_dsp_1_U1306 hadd_16ns_16ns_16_2_full_dsp_1_U442 hmul_16ns_16ns_16_2_max_dsp_1_U1338 hadd_16ns_16ns_16_2_full_dsp_1_U474 hmul_16ns_16ns_16_2_max_dsp_1_U1370 hadd_16ns_16ns_16_2_full_dsp_1_U506 hmul_16ns_16ns_16_2_max_dsp_1_U1402 hadd_16ns_16ns_16_2_full_dsp_1_U538 hmul_16ns_16ns_16_2_max_dsp_1_U1434 hadd_16ns_16ns_16_2_full_dsp_1_U570 hmul_16ns_16ns_16_2_max_dsp_1_U1466 hadd_16ns_16ns_16_2_full_dsp_1_U602 hmul_16ns_16ns_16_2_max_dsp_1_U1498 hadd_16ns_16ns_16_2_full_dsp_1_U634 hmul_16ns_16ns_16_2_max_dsp_1_U1530 hadd_16ns_16ns_16_2_full_dsp_1_U666 hmul_16ns_16ns_16_2_max_dsp_1_U1562 hadd_16ns_16ns_16_2_full_dsp_1_U698 hmul_16ns_16ns_16_2_max_dsp_1_U1594 hadd_16ns_16ns_16_2_full_dsp_1_U730 hmul_16ns_16ns_16_2_max_dsp_1_U1626 hadd_16ns_16ns_16_2_full_dsp_1_U762 hmul_16ns_16ns_16_2_max_dsp_1_U1658 hadd_16ns_16ns_16_2_full_dsp_1_U794 hmul_16ns_16ns_16_2_max_dsp_1_U1690 hadd_16ns_16ns_16_2_full_dsp_1_U826 hmul_16ns_16ns_16_2_max_dsp_1_U1722 hadd_16ns_16ns_16_2_full_dsp_1_U858 hmul_16ns_16ns_16_2_max_dsp_1_U1754 hadd_16ns_16ns_16_2_full_dsp_1_U890 hmul_16ns_16ns_16_2_max_dsp_1_U1786 hadd_16ns_16ns_16_2_full_dsp_1_U922 hmul_16ns_16ns_16_2_max_dsp_1_U1818 hadd_16ns_16ns_16_2_full_dsp_1_U954 hadd_16ns_16ns_16_2_full_dsp_1_U123 hmul_16ns_16ns_16_2_max_dsp_1_U1019 hadd_16ns_16ns_16_2_full_dsp_1_U155 hmul_16ns_16ns_16_2_max_dsp_1_U1051 hadd_16ns_16ns_16_2_full_dsp_1_U187 hmul_16ns_16ns_16_2_max_dsp_1_U1083 hadd_16ns_16ns_16_2_full_dsp_1_U219 hmul_16ns_16ns_16_2_max_dsp_1_U1115 hadd_16ns_16ns_16_2_full_dsp_1_U251 hmul_16ns_16ns_16_2_max_dsp_1_U1147 hmul_16ns_16ns_16_2_max_dsp_1_U1179 hadd_16ns_16ns_16_2_full_dsp_1_U315 hmul_16ns_16ns_16_2_max_dsp_1_U1211 hadd_16ns_16ns_16_2_full_dsp_1_U347 hmul_16ns_16ns_16_2_max_dsp_1_U1243 hadd_16ns_16ns_16_2_full_dsp_1_U379 hmul_16ns_16ns_16_2_max_dsp_1_U1275 hadd_16ns_16ns_16_2_full_dsp_1_U411 hmul_16ns_16ns_16_2_max_dsp_1_U1307 hadd_16ns_16ns_16_2_full_dsp_1_U443 hmul_16ns_16ns_16_2_max_dsp_1_U1339 hadd_16ns_16ns_16_2_full_dsp_1_U475 hmul_16ns_16ns_16_2_max_dsp_1_U1371 hadd_16ns_16ns_16_2_full_dsp_1_U507 hmul_16ns_16ns_16_2_max_dsp_1_U1403 hadd_16ns_16ns_16_2_full_dsp_1_U539 hmul_16ns_16ns_16_2_max_dsp_1_U1435 hadd_16ns_16ns_16_2_full_dsp_1_U571 hmul_16ns_16ns_16_2_max_dsp_1_U1467 hadd_16ns_16ns_16_2_full_dsp_1_U603 hmul_16ns_16ns_16_2_max_dsp_1_U1499 hadd_16ns_16ns_16_2_full_dsp_1_U635 hmul_16ns_16ns_16_2_max_dsp_1_U1531 hadd_16ns_16ns_16_2_full_dsp_1_U667 hmul_16ns_16ns_16_2_max_dsp_1_U1563 hadd_16ns_16ns_16_2_full_dsp_1_U699 hmul_16ns_16ns_16_2_max_dsp_1_U1595 hadd_16ns_16ns_16_2_full_dsp_1_U731 hmul_16ns_16ns_16_2_max_dsp_1_U1627 hadd_16ns_16ns_16_2_full_dsp_1_U763 hmul_16ns_16ns_16_2_max_dsp_1_U1659 hadd_16ns_16ns_16_2_full_dsp_1_U795 hmul_16ns_16ns_16_2_max_dsp_1_U1691 hadd_16ns_16ns_16_2_full_dsp_1_U827 hmul_16ns_16ns_16_2_max_dsp_1_U1723 hadd_16ns_16ns_16_2_full_dsp_1_U859 hmul_16ns_16ns_16_2_max_dsp_1_U1755 hadd_16ns_16ns_16_2_full_dsp_1_U891 hmul_16ns_16ns_16_2_max_dsp_1_U1787 hadd_16ns_16ns_16_2_full_dsp_1_U923 hmul_16ns_16ns_16_2_max_dsp_1_U1819 hadd_16ns_16ns_16_2_full_dsp_1_U955 hadd_16ns_16ns_16_2_full_dsp_1_U124 hmul_16ns_16ns_16_2_max_dsp_1_U1020 hadd_16ns_16ns_16_2_full_dsp_1_U156 hmul_16ns_16ns_16_2_max_dsp_1_U1052 hadd_16ns_16ns_16_2_full_dsp_1_U188 hmul_16ns_16ns_16_2_max_dsp_1_U1084 hadd_16ns_16ns_16_2_full_dsp_1_U220 hmul_16ns_16ns_16_2_max_dsp_1_U1116 hadd_16ns_16ns_16_2_full_dsp_1_U252 hmul_16ns_16ns_16_2_max_dsp_1_U1148 hmul_16ns_16ns_16_2_max_dsp_1_U1180 hadd_16ns_16ns_16_2_full_dsp_1_U316 hmul_16ns_16ns_16_2_max_dsp_1_U1212 hadd_16ns_16ns_16_2_full_dsp_1_U348 hmul_16ns_16ns_16_2_max_dsp_1_U1244 hadd_16ns_16ns_16_2_full_dsp_1_U380 hmul_16ns_16ns_16_2_max_dsp_1_U1276 hadd_16ns_16ns_16_2_full_dsp_1_U412 hmul_16ns_16ns_16_2_max_dsp_1_U1308 hadd_16ns_16ns_16_2_full_dsp_1_U444 hmul_16ns_16ns_16_2_max_dsp_1_U1340 hadd_16ns_16ns_16_2_full_dsp_1_U476 hmul_16ns_16ns_16_2_max_dsp_1_U1372 hadd_16ns_16ns_16_2_full_dsp_1_U508 hmul_16ns_16ns_16_2_max_dsp_1_U1404 hadd_16ns_16ns_16_2_full_dsp_1_U540 hmul_16ns_16ns_16_2_max_dsp_1_U1436 hadd_16ns_16ns_16_2_full_dsp_1_U572 hmul_16ns_16ns_16_2_max_dsp_1_U1468 hadd_16ns_16ns_16_2_full_dsp_1_U604 hmul_16ns_16ns_16_2_max_dsp_1_U1500 hadd_16ns_16ns_16_2_full_dsp_1_U636 hmul_16ns_16ns_16_2_max_dsp_1_U1532 hadd_16ns_16ns_16_2_full_dsp_1_U668 hmul_16ns_16ns_16_2_max_dsp_1_U1564 hadd_16ns_16ns_16_2_full_dsp_1_U700 hmul_16ns_16ns_16_2_max_dsp_1_U1596 hadd_16ns_16ns_16_2_full_dsp_1_U732 hmul_16ns_16ns_16_2_max_dsp_1_U1628 hadd_16ns_16ns_16_2_full_dsp_1_U764 hmul_16ns_16ns_16_2_max_dsp_1_U1660 hadd_16ns_16ns_16_2_full_dsp_1_U796 hmul_16ns_16ns_16_2_max_dsp_1_U1692 hadd_16ns_16ns_16_2_full_dsp_1_U828 hmul_16ns_16ns_16_2_max_dsp_1_U1724 hadd_16ns_16ns_16_2_full_dsp_1_U860 hmul_16ns_16ns_16_2_max_dsp_1_U1756 hadd_16ns_16ns_16_2_full_dsp_1_U892 hmul_16ns_16ns_16_2_max_dsp_1_U1788 hadd_16ns_16ns_16_2_full_dsp_1_U924 hmul_16ns_16ns_16_2_max_dsp_1_U1820 hadd_16ns_16ns_16_2_full_dsp_1_U956 hadd_16ns_16ns_16_2_full_dsp_1_U125 hmul_16ns_16ns_16_2_max_dsp_1_U1021 hadd_16ns_16ns_16_2_full_dsp_1_U157 hmul_16ns_16ns_16_2_max_dsp_1_U1053 hadd_16ns_16ns_16_2_full_dsp_1_U189 hmul_16ns_16ns_16_2_max_dsp_1_U1085 hadd_16ns_16ns_16_2_full_dsp_1_U221 hmul_16ns_16ns_16_2_max_dsp_1_U1117 hadd_16ns_16ns_16_2_full_dsp_1_U253 hmul_16ns_16ns_16_2_max_dsp_1_U1149 hmul_16ns_16ns_16_2_max_dsp_1_U1181 hadd_16ns_16ns_16_2_full_dsp_1_U317 hmul_16ns_16ns_16_2_max_dsp_1_U1213 hadd_16ns_16ns_16_2_full_dsp_1_U349 hmul_16ns_16ns_16_2_max_dsp_1_U1245 hadd_16ns_16ns_16_2_full_dsp_1_U381 hmul_16ns_16ns_16_2_max_dsp_1_U1277 hadd_16ns_16ns_16_2_full_dsp_1_U413 hmul_16ns_16ns_16_2_max_dsp_1_U1309 hadd_16ns_16ns_16_2_full_dsp_1_U445 hmul_16ns_16ns_16_2_max_dsp_1_U1341 hadd_16ns_16ns_16_2_full_dsp_1_U477 hmul_16ns_16ns_16_2_max_dsp_1_U1373 hadd_16ns_16ns_16_2_full_dsp_1_U509 hmul_16ns_16ns_16_2_max_dsp_1_U1405 hadd_16ns_16ns_16_2_full_dsp_1_U541 hmul_16ns_16ns_16_2_max_dsp_1_U1437 hadd_16ns_16ns_16_2_full_dsp_1_U573 hmul_16ns_16ns_16_2_max_dsp_1_U1469 hadd_16ns_16ns_16_2_full_dsp_1_U605 hmul_16ns_16ns_16_2_max_dsp_1_U1501 hadd_16ns_16ns_16_2_full_dsp_1_U637 hmul_16ns_16ns_16_2_max_dsp_1_U1533 hadd_16ns_16ns_16_2_full_dsp_1_U669 hmul_16ns_16ns_16_2_max_dsp_1_U1565 hadd_16ns_16ns_16_2_full_dsp_1_U701 hmul_16ns_16ns_16_2_max_dsp_1_U1597 hadd_16ns_16ns_16_2_full_dsp_1_U733 hmul_16ns_16ns_16_2_max_dsp_1_U1629 hadd_16ns_16ns_16_2_full_dsp_1_U765 hmul_16ns_16ns_16_2_max_dsp_1_U1661 hadd_16ns_16ns_16_2_full_dsp_1_U797 hmul_16ns_16ns_16_2_max_dsp_1_U1693 hadd_16ns_16ns_16_2_full_dsp_1_U829 hmul_16ns_16ns_16_2_max_dsp_1_U1725 hadd_16ns_16ns_16_2_full_dsp_1_U861 hmul_16ns_16ns_16_2_max_dsp_1_U1757 hadd_16ns_16ns_16_2_full_dsp_1_U893 hmul_16ns_16ns_16_2_max_dsp_1_U1789 hadd_16ns_16ns_16_2_full_dsp_1_U925 hmul_16ns_16ns_16_2_max_dsp_1_U1821 hadd_16ns_16ns_16_2_full_dsp_1_U957 hadd_16ns_16ns_16_2_full_dsp_1_U126 hmul_16ns_16ns_16_2_max_dsp_1_U1022 hadd_16ns_16ns_16_2_full_dsp_1_U158 hmul_16ns_16ns_16_2_max_dsp_1_U1054 hadd_16ns_16ns_16_2_full_dsp_1_U190 hmul_16ns_16ns_16_2_max_dsp_1_U1086 hadd_16ns_16ns_16_2_full_dsp_1_U222 hmul_16ns_16ns_16_2_max_dsp_1_U1118 hadd_16ns_16ns_16_2_full_dsp_1_U254 hmul_16ns_16ns_16_2_max_dsp_1_U1150 hmul_16ns_16ns_16_2_max_dsp_1_U1182 hadd_16ns_16ns_16_2_full_dsp_1_U318 hmul_16ns_16ns_16_2_max_dsp_1_U1214 hadd_16ns_16ns_16_2_full_dsp_1_U350 hmul_16ns_16ns_16_2_max_dsp_1_U1246 hadd_16ns_16ns_16_2_full_dsp_1_U382 hmul_16ns_16ns_16_2_max_dsp_1_U1278 hadd_16ns_16ns_16_2_full_dsp_1_U414 hmul_16ns_16ns_16_2_max_dsp_1_U1310 hadd_16ns_16ns_16_2_full_dsp_1_U446 hmul_16ns_16ns_16_2_max_dsp_1_U1342 hadd_16ns_16ns_16_2_full_dsp_1_U478 hmul_16ns_16ns_16_2_max_dsp_1_U1374 hadd_16ns_16ns_16_2_full_dsp_1_U510 hmul_16ns_16ns_16_2_max_dsp_1_U1406 hadd_16ns_16ns_16_2_full_dsp_1_U542 hmul_16ns_16ns_16_2_max_dsp_1_U1438 hadd_16ns_16ns_16_2_full_dsp_1_U574 hmul_16ns_16ns_16_2_max_dsp_1_U1470 hadd_16ns_16ns_16_2_full_dsp_1_U606 hmul_16ns_16ns_16_2_max_dsp_1_U1502 hadd_16ns_16ns_16_2_full_dsp_1_U638 hmul_16ns_16ns_16_2_max_dsp_1_U1534 hadd_16ns_16ns_16_2_full_dsp_1_U670 hmul_16ns_16ns_16_2_max_dsp_1_U1566 hadd_16ns_16ns_16_2_full_dsp_1_U702 hmul_16ns_16ns_16_2_max_dsp_1_U1598 hadd_16ns_16ns_16_2_full_dsp_1_U734 hmul_16ns_16ns_16_2_max_dsp_1_U1630 hadd_16ns_16ns_16_2_full_dsp_1_U766 hmul_16ns_16ns_16_2_max_dsp_1_U1662 hadd_16ns_16ns_16_2_full_dsp_1_U798 hmul_16ns_16ns_16_2_max_dsp_1_U1694 hadd_16ns_16ns_16_2_full_dsp_1_U830 hmul_16ns_16ns_16_2_max_dsp_1_U1726 hadd_16ns_16ns_16_2_full_dsp_1_U862 hmul_16ns_16ns_16_2_max_dsp_1_U1758 hadd_16ns_16ns_16_2_full_dsp_1_U894 hmul_16ns_16ns_16_2_max_dsp_1_U1790 hadd_16ns_16ns_16_2_full_dsp_1_U926 hmul_16ns_16ns_16_2_max_dsp_1_U1822 hadd_16ns_16ns_16_2_full_dsp_1_U958 hadd_16ns_16ns_16_2_full_dsp_1_U127 hmul_16ns_16ns_16_2_max_dsp_1_U1023 hadd_16ns_16ns_16_2_full_dsp_1_U159 hmul_16ns_16ns_16_2_max_dsp_1_U1055 hadd_16ns_16ns_16_2_full_dsp_1_U191 hmul_16ns_16ns_16_2_max_dsp_1_U1087 hadd_16ns_16ns_16_2_full_dsp_1_U223 hmul_16ns_16ns_16_2_max_dsp_1_U1119 hadd_16ns_16ns_16_2_full_dsp_1_U255 hmul_16ns_16ns_16_2_max_dsp_1_U1151 hmul_16ns_16ns_16_2_max_dsp_1_U1183 hadd_16ns_16ns_16_2_full_dsp_1_U319 hmul_16ns_16ns_16_2_max_dsp_1_U1215 hadd_16ns_16ns_16_2_full_dsp_1_U351 hmul_16ns_16ns_16_2_max_dsp_1_U1247 hadd_16ns_16ns_16_2_full_dsp_1_U383 hmul_16ns_16ns_16_2_max_dsp_1_U1279 hadd_16ns_16ns_16_2_full_dsp_1_U415 hmul_16ns_16ns_16_2_max_dsp_1_U1311 hadd_16ns_16ns_16_2_full_dsp_1_U447 hmul_16ns_16ns_16_2_max_dsp_1_U1343 hadd_16ns_16ns_16_2_full_dsp_1_U479 hmul_16ns_16ns_16_2_max_dsp_1_U1375 hadd_16ns_16ns_16_2_full_dsp_1_U511 hmul_16ns_16ns_16_2_max_dsp_1_U1407 hadd_16ns_16ns_16_2_full_dsp_1_U543 hmul_16ns_16ns_16_2_max_dsp_1_U1439 hadd_16ns_16ns_16_2_full_dsp_1_U575 hmul_16ns_16ns_16_2_max_dsp_1_U1471 hadd_16ns_16ns_16_2_full_dsp_1_U607 hmul_16ns_16ns_16_2_max_dsp_1_U1503 hadd_16ns_16ns_16_2_full_dsp_1_U639 hmul_16ns_16ns_16_2_max_dsp_1_U1535 hadd_16ns_16ns_16_2_full_dsp_1_U671 hmul_16ns_16ns_16_2_max_dsp_1_U1567 hadd_16ns_16ns_16_2_full_dsp_1_U703 hmul_16ns_16ns_16_2_max_dsp_1_U1599 hadd_16ns_16ns_16_2_full_dsp_1_U735 hmul_16ns_16ns_16_2_max_dsp_1_U1631 hadd_16ns_16ns_16_2_full_dsp_1_U767 hmul_16ns_16ns_16_2_max_dsp_1_U1663 hadd_16ns_16ns_16_2_full_dsp_1_U799 hmul_16ns_16ns_16_2_max_dsp_1_U1695 hadd_16ns_16ns_16_2_full_dsp_1_U831 hmul_16ns_16ns_16_2_max_dsp_1_U1727 hadd_16ns_16ns_16_2_full_dsp_1_U863 hmul_16ns_16ns_16_2_max_dsp_1_U1759 hadd_16ns_16ns_16_2_full_dsp_1_U895 hmul_16ns_16ns_16_2_max_dsp_1_U1791 hadd_16ns_16ns_16_2_full_dsp_1_U927 hmul_16ns_16ns_16_2_max_dsp_1_U1823 hadd_16ns_16ns_16_2_full_dsp_1_U959 hadd_16ns_16ns_16_2_full_dsp_1_U128 hmul_16ns_16ns_16_2_max_dsp_1_U1024 hadd_16ns_16ns_16_2_full_dsp_1_U160 hmul_16ns_16ns_16_2_max_dsp_1_U1056 hadd_16ns_16ns_16_2_full_dsp_1_U192 hmul_16ns_16ns_16_2_max_dsp_1_U1088 hadd_16ns_16ns_16_2_full_dsp_1_U224 hmul_16ns_16ns_16_2_max_dsp_1_U1120 hadd_16ns_16ns_16_2_full_dsp_1_U256 hmul_16ns_16ns_16_2_max_dsp_1_U1152 hmul_16ns_16ns_16_2_max_dsp_1_U1184 hadd_16ns_16ns_16_2_full_dsp_1_U320 hmul_16ns_16ns_16_2_max_dsp_1_U1216 hadd_16ns_16ns_16_2_full_dsp_1_U352 hmul_16ns_16ns_16_2_max_dsp_1_U1248 hadd_16ns_16ns_16_2_full_dsp_1_U384 hmul_16ns_16ns_16_2_max_dsp_1_U1280 hadd_16ns_16ns_16_2_full_dsp_1_U416 hmul_16ns_16ns_16_2_max_dsp_1_U1312 hadd_16ns_16ns_16_2_full_dsp_1_U448 hmul_16ns_16ns_16_2_max_dsp_1_U1344 hadd_16ns_16ns_16_2_full_dsp_1_U480 hmul_16ns_16ns_16_2_max_dsp_1_U1376 hadd_16ns_16ns_16_2_full_dsp_1_U512 hmul_16ns_16ns_16_2_max_dsp_1_U1408 hadd_16ns_16ns_16_2_full_dsp_1_U544 hmul_16ns_16ns_16_2_max_dsp_1_U1440 hadd_16ns_16ns_16_2_full_dsp_1_U576 hmul_16ns_16ns_16_2_max_dsp_1_U1472 hadd_16ns_16ns_16_2_full_dsp_1_U608 hmul_16ns_16ns_16_2_max_dsp_1_U1504 hadd_16ns_16ns_16_2_full_dsp_1_U640 hmul_16ns_16ns_16_2_max_dsp_1_U1536 hadd_16ns_16ns_16_2_full_dsp_1_U672 hmul_16ns_16ns_16_2_max_dsp_1_U1568 hadd_16ns_16ns_16_2_full_dsp_1_U704 hmul_16ns_16ns_16_2_max_dsp_1_U1600 hadd_16ns_16ns_16_2_full_dsp_1_U736 hmul_16ns_16ns_16_2_max_dsp_1_U1632 hadd_16ns_16ns_16_2_full_dsp_1_U768 hmul_16ns_16ns_16_2_max_dsp_1_U1664 hadd_16ns_16ns_16_2_full_dsp_1_U800 hmul_16ns_16ns_16_2_max_dsp_1_U1696 hadd_16ns_16ns_16_2_full_dsp_1_U832 hmul_16ns_16ns_16_2_max_dsp_1_U1728 hadd_16ns_16ns_16_2_full_dsp_1_U864 hmul_16ns_16ns_16_2_max_dsp_1_U1760 hadd_16ns_16ns_16_2_full_dsp_1_U896 hmul_16ns_16ns_16_2_max_dsp_1_U1792 hadd_16ns_16ns_16_2_full_dsp_1_U928 hmul_16ns_16ns_16_2_max_dsp_1_U1824 hadd_16ns_16ns_16_2_full_dsp_1_U960 hadd_16ns_16ns_16_2_full_dsp_1_U129 hmul_16ns_16ns_16_2_max_dsp_1_U1025 hadd_16ns_16ns_16_2_full_dsp_1_U161 hmul_16ns_16ns_16_2_max_dsp_1_U1057 hadd_16ns_16ns_16_2_full_dsp_1_U193 hmul_16ns_16ns_16_2_max_dsp_1_U1089 hadd_16ns_16ns_16_2_full_dsp_1_U225 hmul_16ns_16ns_16_2_max_dsp_1_U1121 hadd_16ns_16ns_16_2_full_dsp_1_U257 hmul_16ns_16ns_16_2_max_dsp_1_U1153 hmul_16ns_16ns_16_2_max_dsp_1_U1185 hadd_16ns_16ns_16_2_full_dsp_1_U321 hmul_16ns_16ns_16_2_max_dsp_1_U1217 hadd_16ns_16ns_16_2_full_dsp_1_U353 hmul_16ns_16ns_16_2_max_dsp_1_U1249 hadd_16ns_16ns_16_2_full_dsp_1_U385 hmul_16ns_16ns_16_2_max_dsp_1_U1281 hadd_16ns_16ns_16_2_full_dsp_1_U417 hmul_16ns_16ns_16_2_max_dsp_1_U1313 hadd_16ns_16ns_16_2_full_dsp_1_U449 hmul_16ns_16ns_16_2_max_dsp_1_U1345 hadd_16ns_16ns_16_2_full_dsp_1_U481 hmul_16ns_16ns_16_2_max_dsp_1_U1377 hadd_16ns_16ns_16_2_full_dsp_1_U513 hmul_16ns_16ns_16_2_max_dsp_1_U1409 hadd_16ns_16ns_16_2_full_dsp_1_U545 hmul_16ns_16ns_16_2_max_dsp_1_U1441 hadd_16ns_16ns_16_2_full_dsp_1_U577 hmul_16ns_16ns_16_2_max_dsp_1_U1473 hadd_16ns_16ns_16_2_full_dsp_1_U609 hmul_16ns_16ns_16_2_max_dsp_1_U1505 hadd_16ns_16ns_16_2_full_dsp_1_U641 hmul_16ns_16ns_16_2_max_dsp_1_U1537 hadd_16ns_16ns_16_2_full_dsp_1_U673 hmul_16ns_16ns_16_2_max_dsp_1_U1569 hadd_16ns_16ns_16_2_full_dsp_1_U705 hmul_16ns_16ns_16_2_max_dsp_1_U1601 hadd_16ns_16ns_16_2_full_dsp_1_U737 hmul_16ns_16ns_16_2_max_dsp_1_U1633 hadd_16ns_16ns_16_2_full_dsp_1_U769 hmul_16ns_16ns_16_2_max_dsp_1_U1665 hadd_16ns_16ns_16_2_full_dsp_1_U801 hmul_16ns_16ns_16_2_max_dsp_1_U1697 hadd_16ns_16ns_16_2_full_dsp_1_U833 hmul_16ns_16ns_16_2_max_dsp_1_U1729 hadd_16ns_16ns_16_2_full_dsp_1_U865 hmul_16ns_16ns_16_2_max_dsp_1_U1761 hadd_16ns_16ns_16_2_full_dsp_1_U897 hmul_16ns_16ns_16_2_max_dsp_1_U1793 hadd_16ns_16ns_16_2_full_dsp_1_U929 hmul_16ns_16ns_16_2_max_dsp_1_U1825 hadd_16ns_16ns_16_2_full_dsp_1_U961 hadd_16ns_16ns_16_2_full_dsp_1_U130 hmul_16ns_16ns_16_2_max_dsp_1_U1026 hadd_16ns_16ns_16_2_full_dsp_1_U162 hmul_16ns_16ns_16_2_max_dsp_1_U1058 hadd_16ns_16ns_16_2_full_dsp_1_U194 hmul_16ns_16ns_16_2_max_dsp_1_U1090 hadd_16ns_16ns_16_2_full_dsp_1_U226 hmul_16ns_16ns_16_2_max_dsp_1_U1122 hadd_16ns_16ns_16_2_full_dsp_1_U258 hmul_16ns_16ns_16_2_max_dsp_1_U1154 hmul_16ns_16ns_16_2_max_dsp_1_U1186 hadd_16ns_16ns_16_2_full_dsp_1_U322 hmul_16ns_16ns_16_2_max_dsp_1_U1218 hadd_16ns_16ns_16_2_full_dsp_1_U354 hmul_16ns_16ns_16_2_max_dsp_1_U1250 hadd_16ns_16ns_16_2_full_dsp_1_U386 hmul_16ns_16ns_16_2_max_dsp_1_U1282 hadd_16ns_16ns_16_2_full_dsp_1_U418 hmul_16ns_16ns_16_2_max_dsp_1_U1314 hadd_16ns_16ns_16_2_full_dsp_1_U450 hmul_16ns_16ns_16_2_max_dsp_1_U1346 hadd_16ns_16ns_16_2_full_dsp_1_U482 hmul_16ns_16ns_16_2_max_dsp_1_U1378 hadd_16ns_16ns_16_2_full_dsp_1_U514 hmul_16ns_16ns_16_2_max_dsp_1_U1410 hadd_16ns_16ns_16_2_full_dsp_1_U546 hmul_16ns_16ns_16_2_max_dsp_1_U1442 hadd_16ns_16ns_16_2_full_dsp_1_U578 hmul_16ns_16ns_16_2_max_dsp_1_U1474 hadd_16ns_16ns_16_2_full_dsp_1_U610 hmul_16ns_16ns_16_2_max_dsp_1_U1506 hadd_16ns_16ns_16_2_full_dsp_1_U642 hmul_16ns_16ns_16_2_max_dsp_1_U1538 hadd_16ns_16ns_16_2_full_dsp_1_U674 hmul_16ns_16ns_16_2_max_dsp_1_U1570 hadd_16ns_16ns_16_2_full_dsp_1_U706 hmul_16ns_16ns_16_2_max_dsp_1_U1602 hadd_16ns_16ns_16_2_full_dsp_1_U738 hmul_16ns_16ns_16_2_max_dsp_1_U1634 hadd_16ns_16ns_16_2_full_dsp_1_U770 hmul_16ns_16ns_16_2_max_dsp_1_U1666 hadd_16ns_16ns_16_2_full_dsp_1_U802 hmul_16ns_16ns_16_2_max_dsp_1_U1698 hadd_16ns_16ns_16_2_full_dsp_1_U834 hmul_16ns_16ns_16_2_max_dsp_1_U1730 hadd_16ns_16ns_16_2_full_dsp_1_U866 hmul_16ns_16ns_16_2_max_dsp_1_U1762 hadd_16ns_16ns_16_2_full_dsp_1_U898 hmul_16ns_16ns_16_2_max_dsp_1_U1794 hadd_16ns_16ns_16_2_full_dsp_1_U930 hmul_16ns_16ns_16_2_max_dsp_1_U1826 hadd_16ns_16ns_16_2_full_dsp_1_U962 hadd_16ns_16ns_16_2_full_dsp_1_U131 hmul_16ns_16ns_16_2_max_dsp_1_U1027 hadd_16ns_16ns_16_2_full_dsp_1_U163 hmul_16ns_16ns_16_2_max_dsp_1_U1059 hadd_16ns_16ns_16_2_full_dsp_1_U195 hmul_16ns_16ns_16_2_max_dsp_1_U1091 hadd_16ns_16ns_16_2_full_dsp_1_U227 hmul_16ns_16ns_16_2_max_dsp_1_U1123 hadd_16ns_16ns_16_2_full_dsp_1_U259 hmul_16ns_16ns_16_2_max_dsp_1_U1155 hmul_16ns_16ns_16_2_max_dsp_1_U1187 hadd_16ns_16ns_16_2_full_dsp_1_U323 hmul_16ns_16ns_16_2_max_dsp_1_U1219 hadd_16ns_16ns_16_2_full_dsp_1_U355 hmul_16ns_16ns_16_2_max_dsp_1_U1251 hadd_16ns_16ns_16_2_full_dsp_1_U387 hmul_16ns_16ns_16_2_max_dsp_1_U1283 hadd_16ns_16ns_16_2_full_dsp_1_U419 hmul_16ns_16ns_16_2_max_dsp_1_U1315 hadd_16ns_16ns_16_2_full_dsp_1_U451 hmul_16ns_16ns_16_2_max_dsp_1_U1347 hadd_16ns_16ns_16_2_full_dsp_1_U483 hmul_16ns_16ns_16_2_max_dsp_1_U1379 hadd_16ns_16ns_16_2_full_dsp_1_U515 hmul_16ns_16ns_16_2_max_dsp_1_U1411 hadd_16ns_16ns_16_2_full_dsp_1_U547 hmul_16ns_16ns_16_2_max_dsp_1_U1443 hadd_16ns_16ns_16_2_full_dsp_1_U579 hmul_16ns_16ns_16_2_max_dsp_1_U1475 hadd_16ns_16ns_16_2_full_dsp_1_U611 hmul_16ns_16ns_16_2_max_dsp_1_U1507 hadd_16ns_16ns_16_2_full_dsp_1_U643 hmul_16ns_16ns_16_2_max_dsp_1_U1539 hadd_16ns_16ns_16_2_full_dsp_1_U675 hmul_16ns_16ns_16_2_max_dsp_1_U1571 hadd_16ns_16ns_16_2_full_dsp_1_U707 hmul_16ns_16ns_16_2_max_dsp_1_U1603 hadd_16ns_16ns_16_2_full_dsp_1_U739 hmul_16ns_16ns_16_2_max_dsp_1_U1635 hadd_16ns_16ns_16_2_full_dsp_1_U771 hmul_16ns_16ns_16_2_max_dsp_1_U1667 hadd_16ns_16ns_16_2_full_dsp_1_U803 hmul_16ns_16ns_16_2_max_dsp_1_U1699 hadd_16ns_16ns_16_2_full_dsp_1_U835 hmul_16ns_16ns_16_2_max_dsp_1_U1731 hadd_16ns_16ns_16_2_full_dsp_1_U867 hmul_16ns_16ns_16_2_max_dsp_1_U1763 hadd_16ns_16ns_16_2_full_dsp_1_U899 hmul_16ns_16ns_16_2_max_dsp_1_U1795 hadd_16ns_16ns_16_2_full_dsp_1_U931 hmul_16ns_16ns_16_2_max_dsp_1_U1827 hadd_16ns_16ns_16_2_full_dsp_1_U963 add_ln51_fu_18887_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>padded_U padded_1_U padded_2_U padded_3_U padded_4_U padded_5_U padded_6_U padded_7_U padded_8_U padded_9_U padded_10_U padded_11_U padded_12_U padded_13_U padded_14_U padded_15_U padded_16_U padded_17_U padded_18_U padded_19_U padded_20_U padded_21_U padded_22_U padded_23_U padded_24_U padded_25_U padded_26_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_enc1_ir0_fu_1341</InstName>
                    <ModuleName>enc1_ir0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1341</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_fu_692</InstName>
                            <ModuleName>enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>692</ID>
                            <BindInstances>mul_7ns_9ns_15_1_1_U2764 indvars_iv_next5452_fu_26214_p2 mul_7ns_9ns_15_1_1_U2765 indvar_flatten_next_fu_26226_p2 mul_6ns_7ns_11_1_1_U2766 p_mid25_v_v_fu_26259_p2 mul_64ns_66ns_129_1_1_U2758 mul_11s_7ns_11_1_1_U2760 indvars_iv_next5452_mid1_fu_27950_p2 mul_7ns_9ns_15_1_1_U2767 mul_6ns_7ns_11_1_1_U2768 mul_7ns_9ns_15_1_1_U2762 add_ln138_fu_26646_p2 add_ln138_1_fu_27355_p2 add_ln138_2_fu_28298_p2 add_ln136_fu_26305_p2 mul_64ns_66ns_129_1_1_U2758 add_ln138_3_fu_26320_p2 add_ln138_4_fu_27652_p2 add_ln138_5_fu_28595_p2 add_ln136_1_fu_26943_p2 mul_7ns_9ns_15_1_1_U2763 add_ln138_6_fu_26972_p2 add_ln138_7_fu_27993_p2 add_ln138_8_fu_28893_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7_fu_1336</InstName>
                            <ModuleName>enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1336</ID>
                            <BindInstances>add_ln161_1_fu_3173_p2 add_ln161_fu_3185_p2 add_ln162_fu_3285_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_U enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_0_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_1_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_2_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_3_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_4_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_5_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_6_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_7_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_8_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_9_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_10_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_11_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_12_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_13_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_14_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_15_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_16_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_17_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_18_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_19_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_20_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_21_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_22_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_23_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_24_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_25_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_26_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_27_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_28_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_29_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_30_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_31_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_0_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_1_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_2_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_3_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_4_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_5_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_6_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_7_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_8_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_9_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_10_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_11_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_12_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_13_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_14_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_15_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_16_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_17_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_18_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_19_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_20_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_21_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_22_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_23_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_24_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_25_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_26_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_27_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_28_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_29_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_30_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_31_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_0_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_1_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_2_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_3_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_4_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_5_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_6_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_7_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_8_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_9_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_10_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_11_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_12_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_13_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_14_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_15_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_16_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_17_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_18_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_19_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_20_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_21_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_22_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_23_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_24_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_25_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_26_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_27_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_28_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_29_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_30_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_31_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_0_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_1_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_2_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_3_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_4_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_5_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_6_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_7_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_8_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_9_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_10_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_11_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_12_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_13_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_14_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_15_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_16_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_17_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_18_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_19_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_20_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_21_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_22_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_23_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_24_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_25_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_26_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_27_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_28_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_29_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_30_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_31_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_0_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_1_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_2_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_3_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_4_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_5_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_6_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_7_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_8_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_9_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_10_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_11_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_12_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_13_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_14_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_15_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_16_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_17_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_18_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_19_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_20_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_21_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_22_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_23_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_24_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_25_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_26_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_27_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_28_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_29_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_30_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_31_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_0_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_1_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_2_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_3_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_4_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_5_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_6_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_7_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_8_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_9_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_10_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_11_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_12_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_13_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_14_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_15_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_16_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_17_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_18_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_19_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_20_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_21_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_22_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_23_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_24_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_25_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_26_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_27_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_28_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_29_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_30_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_31_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_0_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_1_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_2_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_3_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_4_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_5_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_6_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_7_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_8_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_9_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_10_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_11_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_12_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_13_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_14_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_15_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_16_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_17_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_18_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_19_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_20_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_21_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_22_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_23_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_24_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_25_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_26_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_27_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_28_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_29_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_30_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_31_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_0_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_1_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_2_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_3_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_4_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_5_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_6_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_7_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_8_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_9_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_10_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_11_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_12_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_13_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_14_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_15_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_16_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_17_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_18_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_19_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_20_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_21_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_22_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_23_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_24_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_25_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_26_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_27_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_28_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_29_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_30_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_31_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_0_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_1_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_2_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_3_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_4_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_5_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_6_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_7_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_8_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_9_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_10_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_11_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_12_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_13_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_14_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_15_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_16_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_17_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_18_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_19_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_20_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_21_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_22_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_23_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_24_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_25_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_26_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_27_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_28_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_29_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_30_U p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_31_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>encoder0_c1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>4.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>153240</Best-caseLatency>
                    <Average-caseLatency>153240</Average-caseLatency>
                    <Worst-caseLatency>153240</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.299 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.299 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.299 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>153240</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>10.95</Slack>
                        <TripCount>153228</TripCount>
                        <Latency>153238</Latency>
                        <AbsoluteTimeLatency>2.299 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>666</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>630</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_34_fu_557_p2" SOURCE="" URAM="0" VARIABLE="empty_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul_fu_566_p2" SOURCE="" URAM="0" VARIABLE="next_mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul3615_fu_672_p2" SOURCE="" URAM="0" VARIABLE="next_mul3615"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Loop 1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_13_4_1_U5" SOURCE="" URAM="0" VARIABLE="empty_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U2" SOURCE="" URAM="0" VARIABLE="mul67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U3" SOURCE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_13_4_1_U5" SOURCE="" URAM="0" VARIABLE="empty_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_urem3617_fu_707_p2" SOURCE="" URAM="0" VARIABLE="next_urem3617"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_urem_fu_634_p2" SOURCE="" URAM="0" VARIABLE="next_urem"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3</Name>
            <Loops>
                <VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>150541</Best-caseLatency>
                    <Average-caseLatency>150541</Average-caseLatency>
                    <Worst-caseLatency>150541</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.258 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.258 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.258 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>150541</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3>
                        <Name>VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3</Name>
                        <Slack>10.95</Slack>
                        <TripCount>150528</TripCount>
                        <Latency>150539</Latency>
                        <AbsoluteTimeLatency>2.258 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1031</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>996</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next1473_fu_751_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next1473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U40" SOURCE="lane_seg_hls/lane_seg_support.cpp:38" URAM="0" VARIABLE="mul_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_570_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next1476_mid1_fu_596_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next1476_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next14763620_fu_602_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next14763620"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U37" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" URAM="0" VARIABLE="mul_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_13_4_1_U42" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" URAM="0" VARIABLE="mul_ln36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next1473_dup_fu_672_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" URAM="0" VARIABLE="indvars_iv_next1473_dup"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next1473_mid1_fu_783_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" URAM="0" VARIABLE="indvars_iv_next1473_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U41" SOURCE="lane_seg_hls/lane_seg_support.cpp:38" URAM="0" VARIABLE="mul_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_13_4_1_U42" SOURCE="lane_seg_hls/lane_seg_support.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_706_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_712_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:37" URAM="0" VARIABLE="add_ln37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5</Name>
            <Loops>
                <VITIS_LOOP_50_4_VITIS_LOOP_51_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.627</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12611</Best-caseLatency>
                    <Average-caseLatency>12611</Average-caseLatency>
                    <Worst-caseLatency>12611</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.189 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.189 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.189 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12611</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_50_4_VITIS_LOOP_51_5>
                        <Name>VITIS_LOOP_50_4_VITIS_LOOP_51_5</Name>
                        <Slack>10.95</Slack>
                        <TripCount>12544</TripCount>
                        <Latency>12609</Latency>
                        <AbsoluteTimeLatency>0.189 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>67</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_50_4_VITIS_LOOP_51_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3329</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>192</UTIL_DSP>
                    <FF>171400</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>37</UTIL_FF>
                    <LUT>134740</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>58</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_2_fu_18256_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" URAM="0" VARIABLE="add_ln50_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_18268_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U1892" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" URAM="0" VARIABLE="mul_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U2013" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" URAM="0" VARIABLE="mul_ln50_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U1894" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" URAM="0" VARIABLE="mul_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_8ns_13_1_1_U1895" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" URAM="0" VARIABLE="mul_ln50_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U1896" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" URAM="0" VARIABLE="mul_ln50_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_8ns_13_1_1_U1897" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" URAM="0" VARIABLE="mul_ln50_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_18400_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U1898" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" URAM="0" VARIABLE="mul_ln50_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_8ns_13_1_1_U1899" SOURCE="lane_seg_hls/lane_seg_support.cpp:52" URAM="0" VARIABLE="mul_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U1900" SOURCE="lane_seg_hls/lane_seg_support.cpp:51" URAM="0" VARIABLE="mul_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U2013" SOURCE="lane_seg_hls/lane_seg_support.cpp:81" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U1902" SOURCE="lane_seg_hls/lane_seg_support.cpp:56" URAM="0" VARIABLE="mul_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_18494_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_18531_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_2_fu_18568_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U100" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U996" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U132" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1028" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U164" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U1903" SOURCE="lane_seg_hls/lane_seg_support.cpp:62" URAM="0" VARIABLE="mul_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_3_fu_18635_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_4_fu_18672_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_5_fu_18709_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1060" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U196" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1092" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U228" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1124" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U260" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_33_fu_18746_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:54" URAM="0" VARIABLE="empty_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U1904" SOURCE="lane_seg_hls/lane_seg_support.cpp:62" URAM="0" VARIABLE="mul_ln62_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_6_fu_18776_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_7_fu_18813_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_8_fu_18850_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1156" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1188" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U324" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1220" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U356" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1252" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U388" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1284" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U420" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1316" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U452" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1348" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U484" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1380" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U516" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1412" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U548" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1444" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U580" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1476" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U612" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1508" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U644" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1540" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U676" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1572" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U708" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1604" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U740" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1636" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U772" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1668" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U804" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1700" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U836" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1732" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U868" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1764" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U900" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1796" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U932" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U101" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_864"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U997" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U133" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1029" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U165" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1061" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U197" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1093" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U229" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1125" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U261" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1157" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1189" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U325" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1221" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U357" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1253" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U389" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1285" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U421" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1317" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U453" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1349" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U485" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1381" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U517" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1413" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U549" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1445" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U581" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1477" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U613" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1509" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U645" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1541" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U677" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1573" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U709" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1605" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U741" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1637" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U773" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1669" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U805" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1701" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U837" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1733" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U869" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1765" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U901" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1797" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U933" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U102" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U998" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U134" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1030" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U166" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1062" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U198" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1094" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U230" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1126" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U262" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1158" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1190" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U326" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1222" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U358" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1254" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U390" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1286" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U422" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1318" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U454" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1350" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U486" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1382" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U518" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1414" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U550" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1446" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U582" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1478" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U614" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1510" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U646" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1542" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U678" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1574" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U710" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1606" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U742" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1638" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U774" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1670" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U806" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1702" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U838" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1734" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U870" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1766" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U902" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1798" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U934" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U103" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U999" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U135" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1031" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U167" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1063" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U199" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1095" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U231" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1127" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U263" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1159" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1191" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U327" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1223" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U359" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1255" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U391" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1287" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U423" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1319" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U455" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1351" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U487" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1383" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U519" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1415" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U551" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1447" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U583" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1479" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U615" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1511" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U647" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1543" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U679" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1575" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U711" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1607" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U743" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1639" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U775" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1671" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U807" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1703" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U839" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1735" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U871" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1767" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U903" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1799" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U935" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U104" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1000" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U136" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1032" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U168" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1064" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U200" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1096" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U232" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1128" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U264" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1160" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1192" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U328" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1224" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U360" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1256" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U392" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1288" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U424" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1320" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U456" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1352" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U488" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1384" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U520" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1416" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U552" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1448" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U584" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1480" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U616" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1512" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U648" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1544" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U680" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1576" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U712" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1608" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U744" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1640" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U776" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1672" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U808" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1704" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U840" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1736" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U872" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1768" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U904" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1800" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U936" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U105" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1001" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U137" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1033" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U169" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1065" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U201" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1097" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U233" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1129" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U265" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1161" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1193" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U329" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1225" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U361" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1257" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U393" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1289" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U425" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1321" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U457" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1353" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U489" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1385" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U521" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1417" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U553" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1449" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U585" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1481" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U617" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1513" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U649" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1545" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U681" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1577" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U713" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1609" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U745" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1641" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U777" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1673" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U809" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1705" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U841" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1737" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U873" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1769" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U905" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1801" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U937" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U106" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1002" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U138" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1034" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U170" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1066" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U202" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1098" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U234" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1130" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U266" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1162" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1194" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U330" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1226" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U362" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1258" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U394" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1290" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U426" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1322" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U458" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1354" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U490" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1386" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U522" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1418" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U554" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1450" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U586" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1482" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U618" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1514" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U650" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1546" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U682" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1578" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U714" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1610" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U746" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1642" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U778" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1674" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U810" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1706" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U842" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1738" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U874" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1770" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U906" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1802" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U938" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U107" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1003" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U139" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1035" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U171" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1067" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U203" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1099" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U235" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1131" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U267" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1163" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1195" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U331" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1227" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U363" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1259" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U395" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1291" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U427" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1323" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U459" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1355" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U491" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1387" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U523" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1419" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U555" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1451" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U587" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1483" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U619" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1515" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U651" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1547" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U683" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1579" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U715" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1611" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U747" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1643" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U779" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1675" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U811" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1707" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U843" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1739" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U875" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1771" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U907" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1803" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U939" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U108" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1004" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U140" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1036" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U172" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1068" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U204" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1100" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U236" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1132" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U268" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1164" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1196" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U332" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1228" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U364" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1260" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U396" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1292" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U428" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1324" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U460" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1356" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U492" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1388" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U524" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1420" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U556" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1452" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U588" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1484" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U620" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1516" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U652" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1548" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U684" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1580" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U716" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1612" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U748" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1644" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U780" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1676" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U812" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1708" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U844" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1740" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U876" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1772" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U908" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1804" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U940" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U109" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1005" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U141" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1037" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U173" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1069" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U205" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1101" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U237" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1133" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U269" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1165" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1197" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U333" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1229" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U365" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1261" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U397" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1293" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U429" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1325" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U461" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1357" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U493" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1389" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U525" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1421" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U557" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1453" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U589" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1485" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U621" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1517" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U653" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1549" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U685" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1581" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U717" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1613" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U749" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1645" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U781" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1677" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U813" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1709" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U845" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1741" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U877" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1773" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U909" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1805" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U941" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U110" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1006" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U142" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1038" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U174" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1070" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U206" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1102" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U238" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1134" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U270" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1166" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1198" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U334" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1230" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U366" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1262" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U398" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1294" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U430" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1326" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U462" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1358" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U494" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1390" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U526" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1422" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U558" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1454" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U590" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1486" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U622" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1518" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U654" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1550" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U686" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1582" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U718" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1614" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U750" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1646" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U782" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1678" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U814" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1710" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U846" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1742" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U878" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1774" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U910" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1806" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U942" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U111" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1007" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U143" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1039" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U175" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1071" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U207" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1103" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U239" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1135" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U271" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1167" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1199" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U335" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1231" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U367" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1263" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U399" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1295" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U431" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1327" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U463" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1359" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U495" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1391" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U527" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1423" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U559" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1455" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U591" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1487" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U623" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1519" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U655" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1551" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U687" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1583" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U719" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1615" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U751" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1647" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U783" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1679" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U815" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1711" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U847" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1743" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U879" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1775" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U911" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1807" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U943" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U112" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1008" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U144" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1040" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U176" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1072" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U208" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1104" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U240" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1136" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U272" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1168" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1200" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U336" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1232" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U368" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1264" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U400" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1296" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U432" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1328" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U464" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1360" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U496" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1392" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U528" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1424" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U560" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1456" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U592" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1488" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U624" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1520" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U656" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1552" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U688" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1584" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U720" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1616" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U752" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1648" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U784" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1680" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U816" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1712" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U848" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1744" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U880" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1776" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U912" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1808" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U944" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U113" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1009" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U145" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1041" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U177" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1073" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U209" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1105" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U241" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1137" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U273" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1169" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1201" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U337" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1233" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U369" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1265" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U401" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1297" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U433" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1329" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U465" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1361" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U497" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1393" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U529" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1425" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U561" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1457" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U593" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1489" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U625" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1521" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U657" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1553" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U689" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1585" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U721" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1617" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U753" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1649" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U785" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1681" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U817" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1713" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U849" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1745" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U881" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1777" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U913" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1809" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U945" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U114" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1010" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U146" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1042" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U178" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1074" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U210" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1106" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U242" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1138" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U274" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1170" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1202" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U338" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1234" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U370" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1266" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U402" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1298" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U434" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1330" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U466" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1362" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U498" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1394" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U530" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1426" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U562" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1458" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U594" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1490" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U626" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1522" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U658" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1554" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U690" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1586" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U722" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1618" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U754" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1650" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U786" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1682" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U818" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1714" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U850" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1746" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U882" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1778" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U914" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1810" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U946" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U115" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1011" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U147" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1043" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U179" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1075" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U211" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1107" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U243" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1139" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U275" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1171" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1203" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U339" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1235" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U371" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1267" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U403" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1299" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U435" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1331" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U467" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1363" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U499" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1395" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U531" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1427" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U563" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1459" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U595" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1491" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U627" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1523" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U659" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1555" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U691" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1587" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U723" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1619" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U755" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1651" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U787" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1683" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U819" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1715" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U851" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1747" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U883" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1779" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U915" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1811" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U947" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U116" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1012" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U148" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1044" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U180" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1076" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U212" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1108" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U244" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1140" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U276" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1172" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1204" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U340" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1236" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U372" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1268" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U404" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1300" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U436" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1332" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U468" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1364" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U500" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1396" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U532" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1428" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U564" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1460" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U596" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1492" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U628" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1524" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U660" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1556" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U692" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1588" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U724" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1620" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U756" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1652" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U788" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1684" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U820" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1716" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U852" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1748" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U884" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1780" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U916" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1812" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U948" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U117" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1013" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U149" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1045" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U181" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1077" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U213" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1109" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U245" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1141" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U277" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1173" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1205" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U341" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1237" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U373" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1269" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U405" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1301" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U437" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1333" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U469" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1365" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U501" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1397" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U533" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1429" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U565" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1461" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U597" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_474"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1493" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_474"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U629" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1525" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U661" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1557" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U693" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1589" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U725" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1621" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U757" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1653" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U789" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_480"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1685" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_480"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U821" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1717" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U853" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1749" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U885" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_483"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1781" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_483"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U917" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_484"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1813" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_484"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U949" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_485"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U118" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1014" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U150" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_487"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1046" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_487"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U182" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1078" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U214" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1110" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U246" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_490"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1142" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_490"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U278" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_491"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1174" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_491"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1206" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_492"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U342" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1238" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U374" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_494"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1270" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_494"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U406" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_495"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1302" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_495"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U438" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_496"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1334" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_496"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U470" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1366" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U502" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_498"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1398" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_498"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U534" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1430" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U566" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1462" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U598" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1494" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U630" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_502"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1526" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_502"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U662" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_503"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1558" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_503"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U694" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1590" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U726" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1622" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U758" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_506"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1654" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_506"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U790" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_507"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1686" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_507"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U822" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_508"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1718" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_508"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U854" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_509"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1750" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_509"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U886" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_510"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1782" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_510"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U918" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_511"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1814" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_511"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U950" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U119" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1015" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U151" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_514"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1047" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_514"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U183" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_515"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1079" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_515"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U215" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_516"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1111" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_516"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U247" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_517"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1143" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_517"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U279" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_518"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1175" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_518"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1207" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_519"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U343" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1239" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U375" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_521"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1271" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_521"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U407" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_522"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1303" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_522"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U439" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_523"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1335" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_523"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U471" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_524"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1367" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_524"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U503" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_525"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1399" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_525"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U535" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_526"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1431" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_526"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U567" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_527"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1463" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_527"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U599" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_528"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1495" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_528"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U631" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1527" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U663" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_530"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1559" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_530"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U695" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_531"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1591" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_531"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U727" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_532"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1623" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_532"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U759" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1655" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U791" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_534"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1687" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_534"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U823" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1719" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U855" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_536"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1751" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_536"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U887" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_537"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1783" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_537"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U919" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1815" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U951" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_539"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U120" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_540"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1016" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_540"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U152" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1048" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U184" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_542"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1080" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_542"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U216" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_543"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1112" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_543"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U248" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_544"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1144" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_544"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U280" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_545"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1176" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_545"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1208" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_546"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U344" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_547"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1240" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_547"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U376" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1272" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U408" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_549"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1304" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_549"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U440" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_550"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1336" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_550"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U472" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_551"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1368" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_551"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U504" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_552"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1400" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_552"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U536" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1432" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U568" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_554"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1464" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_554"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U600" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_555"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1496" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_555"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U632" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_556"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1528" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_556"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U664" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_557"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1560" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_557"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U696" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_558"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1592" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_558"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U728" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_559"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1624" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_559"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U760" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_560"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1656" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_560"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U792" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1688" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U824" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_562"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1720" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_562"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U856" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_563"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1752" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_563"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U888" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_564"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1784" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_564"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U920" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_565"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1816" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_565"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U952" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_566"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U121" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_567"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1017" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_567"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U153" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_568"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1049" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_568"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U185" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_569"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1081" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_569"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U217" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1113" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U249" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_571"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1145" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_571"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U281" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_572"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1177" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_572"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1209" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_573"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U345" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_574"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1241" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_574"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U377" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_575"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1273" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_575"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U409" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_576"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1305" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_576"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U441" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_577"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1337" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_577"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U473" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_578"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1369" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_578"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U505" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_579"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1401" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_579"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U537" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_580"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1433" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_580"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U569" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_581"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1465" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_581"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U601" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_582"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1497" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_582"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U633" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1529" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U665" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_584"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1561" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_584"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U697" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_585"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1593" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_585"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U729" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_586"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1625" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_586"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U761" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_587"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1657" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_587"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U793" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_588"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1689" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_588"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U825" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_589"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1721" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_589"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U857" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1753" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U889" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_591"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1785" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_591"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U921" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_592"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1817" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_592"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U953" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_593"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U122" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_594"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1018" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_594"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U154" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_595"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1050" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_595"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U186" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_596"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1082" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_596"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U218" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_597"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1114" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_597"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U250" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_598"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1146" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_598"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1178" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_599"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U314" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_600"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1210" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_600"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U346" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_601"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1242" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_601"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U378" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_602"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1274" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_602"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U410" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_603"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1306" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_603"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U442" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_604"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1338" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_604"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U474" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_605"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1370" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_605"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U506" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_606"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1402" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_606"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U538" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_607"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1434" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_607"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U570" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_608"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1466" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_608"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U602" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_609"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1498" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_609"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U634" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_610"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1530" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_610"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U666" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_611"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1562" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_611"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U698" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_612"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1594" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_612"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U730" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_613"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1626" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_613"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U762" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_614"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1658" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_614"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U794" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_615"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1690" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_615"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U826" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1722" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U858" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_617"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1754" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_617"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U890" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_618"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1786" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_618"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U922" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_619"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1818" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_619"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U954" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_620"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U123" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_621"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1019" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_621"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U155" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_622"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1051" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_622"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U187" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_623"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1083" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_623"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U219" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_624"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1115" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_624"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U251" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_625"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1147" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_625"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1179" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_626"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U315" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_627"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1211" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_627"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U347" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_628"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1243" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_628"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U379" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_629"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1275" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_629"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U411" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_630"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1307" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_630"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U443" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_631"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1339" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_631"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U475" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_632"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1371" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_632"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U507" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_633"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1403" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_633"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U539" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_634"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1435" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_634"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U571" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_635"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1467" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_635"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U603" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_636"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1499" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_636"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U635" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_637"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1531" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_637"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U667" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_638"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1563" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_638"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U699" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_639"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1595" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_639"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U731" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_640"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1627" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_640"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U763" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_641"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1659" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_641"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U795" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_642"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1691" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_642"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U827" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_643"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1723" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_643"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U859" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_644"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1755" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_644"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U891" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_645"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1787" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_645"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U923" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_646"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1819" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_646"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U955" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_647"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U124" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_648"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1020" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_648"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U156" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_649"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1052" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_649"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U188" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_650"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1084" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_650"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U220" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_651"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1116" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_651"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U252" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_652"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1148" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_652"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1180" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_653"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U316" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_654"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1212" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_654"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U348" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_655"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1244" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_655"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U380" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_656"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1276" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_656"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U412" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_657"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1308" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_657"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U444" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_658"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1340" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_658"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U476" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_659"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1372" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_659"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U508" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_660"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1404" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_660"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U540" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_661"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1436" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_661"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U572" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_662"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1468" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_662"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U604" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_663"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1500" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_663"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U636" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_664"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1532" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_664"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U668" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_665"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1564" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_665"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U700" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_666"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1596" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_666"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U732" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_667"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1628" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_667"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U764" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_668"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1660" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_668"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U796" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_669"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1692" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_669"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U828" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_670"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1724" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_670"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U860" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_671"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1756" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_671"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U892" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_672"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1788" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_672"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U924" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_673"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1820" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_673"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U956" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_674"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U125" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_675"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1021" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_675"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U157" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_676"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1053" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_676"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U189" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_677"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1085" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_677"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U221" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_678"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1117" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_678"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U253" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_679"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1149" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_679"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1181" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_680"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U317" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_681"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1213" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_681"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U349" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_682"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1245" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_682"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U381" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_683"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1277" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_683"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U413" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_684"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1309" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_684"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U445" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_685"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1341" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_685"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U477" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_686"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1373" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_686"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U509" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_687"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1405" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_687"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U541" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_688"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1437" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_688"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U573" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_689"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1469" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_689"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U605" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_690"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1501" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_690"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U637" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_691"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1533" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_691"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U669" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_692"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1565" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_692"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U701" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_693"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1597" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_693"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U733" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_694"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1629" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_694"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U765" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_695"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1661" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_695"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U797" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_696"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1693" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_696"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U829" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_697"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1725" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_697"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U861" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_698"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1757" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_698"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U893" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_699"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1789" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_699"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U925" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_700"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1821" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_700"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U957" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_701"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U126" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_702"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1022" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_702"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U158" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1054" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U190" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_704"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1086" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_704"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U222" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_705"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1118" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_705"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U254" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_706"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1150" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_706"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1182" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_707"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U318" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_708"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1214" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_708"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U350" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_709"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1246" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_709"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U382" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_710"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1278" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_710"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U414" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_711"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1310" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_711"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U446" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1342" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U478" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_713"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1374" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_713"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U510" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_714"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1406" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_714"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U542" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_715"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1438" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_715"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U574" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_716"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1470" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_716"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U606" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_717"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1502" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_717"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U638" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_718"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1534" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_718"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U670" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_719"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1566" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_719"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U702" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_720"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1598" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_720"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U734" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_721"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1630" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_721"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U766" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_722"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1662" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_722"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U798" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_723"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1694" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_723"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U830" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_724"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1726" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_724"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U862" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_725"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1758" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_725"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U894" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_726"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1790" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_726"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U926" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_727"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1822" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_727"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U958" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_728"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U127" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_729"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1023" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_729"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U159" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_730"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1055" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_730"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U191" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_731"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1087" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_731"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U223" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_732"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1119" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_732"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U255" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_733"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1151" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_733"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1183" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_734"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U319" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_735"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1215" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_735"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U351" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_736"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1247" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_736"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U383" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_737"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1279" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_737"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U415" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_738"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1311" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_738"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U447" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_739"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1343" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_739"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U479" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_740"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1375" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_740"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U511" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_741"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1407" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_741"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U543" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_742"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1439" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_742"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U575" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_743"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1471" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_743"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U607" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_744"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1503" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_744"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U639" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_745"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1535" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_745"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U671" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_746"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1567" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_746"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U703" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_747"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1599" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_747"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U735" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_748"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1631" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_748"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U767" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_749"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1663" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_749"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U799" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_750"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1695" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_750"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U831" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_751"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1727" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_751"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U863" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_752"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1759" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_752"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U895" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_753"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1791" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_753"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U927" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_754"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1823" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_754"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U959" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_755"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U128" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_756"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1024" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_756"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U160" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_757"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1056" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_757"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U192" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_758"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1088" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_758"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U224" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_759"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1120" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_759"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U256" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_760"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1152" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_760"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1184" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_761"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U320" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_762"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1216" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_762"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U352" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_763"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1248" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_763"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U384" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_764"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1280" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_764"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U416" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_765"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1312" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_765"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U448" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_766"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1344" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_766"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U480" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_767"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1376" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_767"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U512" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_768"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1408" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_768"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U544" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_769"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1440" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_769"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U576" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_770"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1472" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_770"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U608" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_771"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1504" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_771"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U640" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_772"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1536" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_772"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U672" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_773"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1568" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_773"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U704" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_774"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1600" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_774"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U736" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_775"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1632" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_775"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U768" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_776"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1664" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_776"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U800" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_777"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1696" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_777"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U832" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_778"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1728" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_778"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U864" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_779"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1760" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_779"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U896" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_780"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1792" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_780"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U928" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_781"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1824" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_781"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U960" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_782"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U129" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_783"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1025" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_783"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U161" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_784"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1057" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_784"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U193" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_785"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1089" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_785"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U225" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_786"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1121" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_786"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U257" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_787"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1153" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_787"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1185" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_788"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U321" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_789"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1217" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_789"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U353" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_790"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1249" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_790"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U385" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_791"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1281" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_791"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U417" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_792"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1313" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_792"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U449" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_793"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1345" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_793"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U481" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_794"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1377" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_794"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U513" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_795"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1409" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_795"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U545" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_796"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1441" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_796"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U577" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_797"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1473" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_797"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U609" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_798"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1505" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_798"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U641" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_799"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1537" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_799"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U673" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_800"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1569" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_800"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U705" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_801"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1601" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_801"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U737" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_802"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1633" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_802"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U769" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_803"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1665" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_803"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U801" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_804"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1697" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_804"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U833" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_805"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1729" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_805"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U865" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_806"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1761" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_806"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U897" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_807"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1793" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_807"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U929" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_808"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1825" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_808"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U961" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_809"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U130" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_810"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1026" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_810"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U162" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_811"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1058" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_811"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U194" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_812"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1090" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_812"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U226" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1122" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U258" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_814"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1154" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_814"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1186" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_815"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U322" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_816"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1218" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_816"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U354" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_817"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1250" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_817"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U386" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_818"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1282" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_818"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U418" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_819"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1314" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_819"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U450" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_820"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1346" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_820"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U482" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_821"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1378" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_821"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U514" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_822"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1410" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_822"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U546" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_823"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1442" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_823"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U578" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_824"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1474" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_824"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U610" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_825"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1506" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_825"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U642" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_826"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1538" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_826"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U674" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_827"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1570" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_827"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U706" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_828"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1602" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_828"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U738" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_829"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1634" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_829"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U770" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_830"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1666" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_830"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U802" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_831"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1698" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_831"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U834" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_832"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1730" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_832"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U866" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_833"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1762" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_833"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U898" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_834"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1794" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_834"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U930" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_835"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1826" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_835"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U962" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_836"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U131" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_837"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1027" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_837"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U163" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_838"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1059" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_838"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U195" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_839"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1091" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_839"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U227" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1123" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U259" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_841"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1155" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_841"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1187" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_842"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U323" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_843"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1219" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_843"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U355" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_844"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1251" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_844"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U387" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_845"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1283" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_845"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U419" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_846"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1315" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_846"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U451" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_847"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1347" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_847"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U483" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_848"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1379" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_848"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U515" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_849"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1411" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_849"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U547" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_850"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1443" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_850"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U579" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_851"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1475" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_851"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U611" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_852"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1507" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_852"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U643" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_853"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1539" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_853"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U675" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_854"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1571" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_854"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U707" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_855"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1603" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_855"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U739" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_856"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1635" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_856"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U771" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_857"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1667" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_857"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U803" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_858"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1699" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_858"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U835" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_859"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1731" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_859"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U867" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_860"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1763" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_860"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U899" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_861"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1795" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_861"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U931" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_862"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_2_max_dsp_1_U1827" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" URAM="0" VARIABLE="p_862"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_2_full_dsp_1_U963" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" URAM="0" VARIABLE="sum_863"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_18887_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:51" URAM="0" VARIABLE="add_ln51"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>encoder0_c1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>316403</Best-caseLatency>
                    <Average-caseLatency>316403</Average-caseLatency>
                    <Worst-caseLatency>316403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.746 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.746 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.746 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>316403</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3024</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>484</UTIL_BRAM>
                    <DSP>3333</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>192</UTIL_DSP>
                    <FF>173174</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>37</UTIL_FF>
                    <LUT>140928</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>61</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_1_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_1"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_2_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_2"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_3_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_3"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_4_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_4"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_5_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_5"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_6_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_6"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_7_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_7"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_8_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_8"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_9_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_9"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_10_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_10"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_11_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_11"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_12_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_12"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_13_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_13"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_14_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_14"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_15_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_15"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_16_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_16"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_17_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_17"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_18_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_18"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_19_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_19"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_20_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_20"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_21_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_21"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_22_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_22"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_23_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_23"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_24_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_24"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_25_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_25"/>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_26_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" URAM="0" VARIABLE="padded_26"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2</Name>
            <Loops>
                <VITIS_LOOP_125_1_VITIS_LOOP_126_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.883</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>125472</Best-caseLatency>
                    <Average-caseLatency>125472</Average-caseLatency>
                    <Worst-caseLatency>125472</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.882 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.882 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.882 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>125472</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_125_1_VITIS_LOOP_126_2>
                        <Name>VITIS_LOOP_125_1_VITIS_LOOP_126_2</Name>
                        <Slack>10.95</Slack>
                        <TripCount>12544</TripCount>
                        <Latency>125470</Latency>
                        <AbsoluteTimeLatency>1.882 ms</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>41</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_125_1_VITIS_LOOP_126_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>17</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>49339</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>46266</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U2764" SOURCE="lane_seg_hls/lane_seg_support.cpp:125" URAM="0" VARIABLE="mul_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next5452_fu_26214_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next5452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U2765" SOURCE="" URAM="0" VARIABLE="mul15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next_fu_26226_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_7ns_11_1_1_U2766" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" URAM="0" VARIABLE="mul_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="add" PRAGMA="" RTLNAME="p_mid25_v_v_fu_26259_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" URAM="0" VARIABLE="p_mid25_v_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U2758" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" URAM="0" VARIABLE="mul31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11s_7ns_11_1_1_U2760" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" URAM="0" VARIABLE="mul_ln138_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next5452_mid1_fu_27950_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next5452_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U2767" SOURCE="" URAM="0" VARIABLE="mul28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_7ns_11_1_1_U2768" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" URAM="0" VARIABLE="mul_ln138_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U2762" SOURCE="lane_seg_hls/lane_seg_support.cpp:126" URAM="0" VARIABLE="mul_ln126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_26646_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_1_fu_27355_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" URAM="0" VARIABLE="add_ln138_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_2_fu_28298_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" URAM="0" VARIABLE="add_ln138_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_26305_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:136" URAM="0" VARIABLE="add_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U2758" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" URAM="0" VARIABLE="mul_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_3_fu_26320_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" URAM="0" VARIABLE="add_ln138_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_4_fu_27652_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" URAM="0" VARIABLE="add_ln138_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_5_fu_28595_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" URAM="0" VARIABLE="add_ln138_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_1_fu_26943_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:136" URAM="0" VARIABLE="add_ln136_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U2763" SOURCE="lane_seg_hls/lane_seg_support.cpp:137" URAM="0" VARIABLE="mul_ln137_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_6_fu_26972_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" URAM="0" VARIABLE="add_ln138_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_7_fu_27993_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" URAM="0" VARIABLE="add_ln138_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1_VITIS_LOOP_126_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_8_fu_28893_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:138" URAM="0" VARIABLE="add_ln138_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7</Name>
            <Loops>
                <VITIS_LOOP_161_6_VITIS_LOOP_162_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>200773</Best-caseLatency>
                    <Average-caseLatency>200773</Average-caseLatency>
                    <Worst-caseLatency>200773</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.012 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.012 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.012 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>200773</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_161_6_VITIS_LOOP_162_7>
                        <Name>VITIS_LOOP_161_6_VITIS_LOOP_162_7</Name>
                        <Slack>10.95</Slack>
                        <TripCount>12544</TripCount>
                        <Latency>200771</Latency>
                        <AbsoluteTimeLatency>3.012 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>83</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_161_6_VITIS_LOOP_162_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23480</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>14661</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_6_VITIS_LOOP_162_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_1_fu_3173_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:161" URAM="0" VARIABLE="add_ln161_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_6_VITIS_LOOP_162_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_3185_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:161" URAM="0" VARIABLE="add_ln161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_6_VITIS_LOOP_162_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_fu_3285_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:162" URAM="0" VARIABLE="add_ln162"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>enc1_ir0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>326253</Best-caseLatency>
                    <Average-caseLatency>326253</Average-caseLatency>
                    <Worst-caseLatency>326253</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.894 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.894 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.894 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>326253</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>512</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>82</UTIL_BRAM>
                    <DSP>17</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>72893</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>64819</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>28</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_U" SOURCE="" URAM="0" VARIABLE="enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lane_seg_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>642660</Best-caseLatency>
                    <Average-caseLatency>642660</Average-caseLatency>
                    <Worst-caseLatency>642660</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.640 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.640 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.640 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>642661</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4118</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>659</UTIL_BRAM>
                    <DSP>3478</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>201</UTIL_DSP>
                    <FF>253271</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>54</UTIL_FF>
                    <LUT>228546</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>99</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_4_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_5_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_6_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_7_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_8_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_9_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_4_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_5_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_6_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_7_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_8_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_9_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_4_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_5_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_6_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_7_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_8_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_9_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_4_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_5_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_6_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_7_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_8_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_9_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_4_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_5_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_6_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_7_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_8_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_9_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_4_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_5_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_6_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_7_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_8_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_9_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_4_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_5_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_6_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_7_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_8_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_9_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_4_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_5_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_6_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_7_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_8_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_9_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_4_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_5_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_6_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_7_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_8_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_9_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_31"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="image" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_in" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out1_ir0" index="1" direction="out" srcType="__fp16*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_out" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="out1_ir0_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out1_ir0_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ctrl" index="2" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="ctrl" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="status" index="3" direction="inout" srcType="unsigned int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="status_i" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="status_o" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="status_o_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="magic" index="4" direction="out" srcType="unsigned int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="magic" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="magic_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="image_r_1" access="W" description="Data signal of image_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="image_r" access="W" description="Bit 31 to 0 of image_r"/>
                    </fields>
                </register>
                <register offset="0x14" name="image_r_2" access="W" description="Data signal of image_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="image_r" access="W" description="Bit 63 to 32 of image_r"/>
                    </fields>
                </register>
                <register offset="0x1c" name="out1_ir0_1" access="W" description="Data signal of out1_ir0" range="32">
                    <fields>
                        <field offset="0" width="32" name="out1_ir0" access="W" description="Bit 31 to 0 of out1_ir0"/>
                    </fields>
                </register>
                <register offset="0x20" name="out1_ir0_2" access="W" description="Data signal of out1_ir0" range="32">
                    <fields>
                        <field offset="0" width="32" name="out1_ir0" access="W" description="Bit 63 to 32 of out1_ir0"/>
                    </fields>
                </register>
                <register offset="0x28" name="ctrl" access="W" description="Data signal of ctrl" range="32">
                    <fields>
                        <field offset="0" width="32" name="ctrl" access="W" description="Bit 31 to 0 of ctrl"/>
                    </fields>
                </register>
                <register offset="0x30" name="status_i" access="W" description="Data signal of status_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="status_i" access="W" description="Bit 31 to 0 of status_i"/>
                    </fields>
                </register>
                <register offset="0x38" name="status_o" access="R" description="Data signal of status_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="status_o" access="R" description="Bit 31 to 0 of status_o"/>
                    </fields>
                </register>
                <register offset="0x3c" name="status_o_ctrl" access="R" description="Control signal of status_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="status_o_ap_vld" access="R" description="Control signal status_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x40" name="magic" access="R" description="Data signal of magic" range="32">
                    <fields>
                        <field offset="0" width="32" name="magic" access="R" description="Bit 31 to 0 of magic"/>
                    </fields>
                </register>
                <register offset="0x44" name="magic_ctrl" access="R" description="Control signal of magic" range="32">
                    <fields>
                        <field offset="0" width="1" name="magic_ap_vld" access="R" description="Control signal magic_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="image"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="out1_ir0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="ctrl"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="status"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="magic"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem_in:m_axi_gmem_out</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_in" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_in_" paramPrefix="C_M_AXI_GMEM_IN_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_in_ARADDR</port>
                <port>m_axi_gmem_in_ARBURST</port>
                <port>m_axi_gmem_in_ARCACHE</port>
                <port>m_axi_gmem_in_ARID</port>
                <port>m_axi_gmem_in_ARLEN</port>
                <port>m_axi_gmem_in_ARLOCK</port>
                <port>m_axi_gmem_in_ARPROT</port>
                <port>m_axi_gmem_in_ARQOS</port>
                <port>m_axi_gmem_in_ARREADY</port>
                <port>m_axi_gmem_in_ARREGION</port>
                <port>m_axi_gmem_in_ARSIZE</port>
                <port>m_axi_gmem_in_ARUSER</port>
                <port>m_axi_gmem_in_ARVALID</port>
                <port>m_axi_gmem_in_AWADDR</port>
                <port>m_axi_gmem_in_AWBURST</port>
                <port>m_axi_gmem_in_AWCACHE</port>
                <port>m_axi_gmem_in_AWID</port>
                <port>m_axi_gmem_in_AWLEN</port>
                <port>m_axi_gmem_in_AWLOCK</port>
                <port>m_axi_gmem_in_AWPROT</port>
                <port>m_axi_gmem_in_AWQOS</port>
                <port>m_axi_gmem_in_AWREADY</port>
                <port>m_axi_gmem_in_AWREGION</port>
                <port>m_axi_gmem_in_AWSIZE</port>
                <port>m_axi_gmem_in_AWUSER</port>
                <port>m_axi_gmem_in_AWVALID</port>
                <port>m_axi_gmem_in_BID</port>
                <port>m_axi_gmem_in_BREADY</port>
                <port>m_axi_gmem_in_BRESP</port>
                <port>m_axi_gmem_in_BUSER</port>
                <port>m_axi_gmem_in_BVALID</port>
                <port>m_axi_gmem_in_RDATA</port>
                <port>m_axi_gmem_in_RID</port>
                <port>m_axi_gmem_in_RLAST</port>
                <port>m_axi_gmem_in_RREADY</port>
                <port>m_axi_gmem_in_RRESP</port>
                <port>m_axi_gmem_in_RUSER</port>
                <port>m_axi_gmem_in_RVALID</port>
                <port>m_axi_gmem_in_WDATA</port>
                <port>m_axi_gmem_in_WID</port>
                <port>m_axi_gmem_in_WLAST</port>
                <port>m_axi_gmem_in_WREADY</port>
                <port>m_axi_gmem_in_WSTRB</port>
                <port>m_axi_gmem_in_WUSER</port>
                <port>m_axi_gmem_in_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="image"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="image"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_out" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_out_" paramPrefix="C_M_AXI_GMEM_OUT_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_out_ARADDR</port>
                <port>m_axi_gmem_out_ARBURST</port>
                <port>m_axi_gmem_out_ARCACHE</port>
                <port>m_axi_gmem_out_ARID</port>
                <port>m_axi_gmem_out_ARLEN</port>
                <port>m_axi_gmem_out_ARLOCK</port>
                <port>m_axi_gmem_out_ARPROT</port>
                <port>m_axi_gmem_out_ARQOS</port>
                <port>m_axi_gmem_out_ARREADY</port>
                <port>m_axi_gmem_out_ARREGION</port>
                <port>m_axi_gmem_out_ARSIZE</port>
                <port>m_axi_gmem_out_ARUSER</port>
                <port>m_axi_gmem_out_ARVALID</port>
                <port>m_axi_gmem_out_AWADDR</port>
                <port>m_axi_gmem_out_AWBURST</port>
                <port>m_axi_gmem_out_AWCACHE</port>
                <port>m_axi_gmem_out_AWID</port>
                <port>m_axi_gmem_out_AWLEN</port>
                <port>m_axi_gmem_out_AWLOCK</port>
                <port>m_axi_gmem_out_AWPROT</port>
                <port>m_axi_gmem_out_AWQOS</port>
                <port>m_axi_gmem_out_AWREADY</port>
                <port>m_axi_gmem_out_AWREGION</port>
                <port>m_axi_gmem_out_AWSIZE</port>
                <port>m_axi_gmem_out_AWUSER</port>
                <port>m_axi_gmem_out_AWVALID</port>
                <port>m_axi_gmem_out_BID</port>
                <port>m_axi_gmem_out_BREADY</port>
                <port>m_axi_gmem_out_BRESP</port>
                <port>m_axi_gmem_out_BUSER</port>
                <port>m_axi_gmem_out_BVALID</port>
                <port>m_axi_gmem_out_RDATA</port>
                <port>m_axi_gmem_out_RID</port>
                <port>m_axi_gmem_out_RLAST</port>
                <port>m_axi_gmem_out_RREADY</port>
                <port>m_axi_gmem_out_RRESP</port>
                <port>m_axi_gmem_out_RUSER</port>
                <port>m_axi_gmem_out_RVALID</port>
                <port>m_axi_gmem_out_WDATA</port>
                <port>m_axi_gmem_out_WID</port>
                <port>m_axi_gmem_out_WLAST</port>
                <port>m_axi_gmem_out_WREADY</port>
                <port>m_axi_gmem_out_WSTRB</port>
                <port>m_axi_gmem_out_WUSER</port>
                <port>m_axi_gmem_out_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="out1_ir0"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="out1_ir0"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem_in">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem_out">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">image_r_1, 0x10, 32, W, Data signal of image_r, </column>
                    <column name="s_axi_control">image_r_2, 0x14, 32, W, Data signal of image_r, </column>
                    <column name="s_axi_control">out1_ir0_1, 0x1c, 32, W, Data signal of out1_ir0, </column>
                    <column name="s_axi_control">out1_ir0_2, 0x20, 32, W, Data signal of out1_ir0, </column>
                    <column name="s_axi_control">ctrl, 0x28, 32, W, Data signal of ctrl, </column>
                    <column name="s_axi_control">status_i, 0x30, 32, W, Data signal of status_i, </column>
                    <column name="s_axi_control">status_o, 0x38, 32, R, Data signal of status_o, </column>
                    <column name="s_axi_control">status_o_ctrl, 0x3c, 32, R, Control signal of status_o, 0=status_o_ap_vld</column>
                    <column name="s_axi_control">magic, 0x40, 32, R, Data signal of magic, </column>
                    <column name="s_axi_control">magic_ctrl, 0x44, 32, R, Control signal of magic, 0=magic_ap_vld</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="image">in, float*</column>
                    <column name="out1_ir0">out, __fp16*</column>
                    <column name="ctrl">in, unsigned int</column>
                    <column name="status">inout, unsigned int&amp;</column>
                    <column name="magic">out, unsigned int&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="image">m_axi_gmem_in, interface, , </column>
                    <column name="image">s_axi_control, interface, offset, </column>
                    <column name="out1_ir0">m_axi_gmem_out, interface, , </column>
                    <column name="out1_ir0">s_axi_control, register, offset, name=out1_ir0_1 offset=0x1c range=32</column>
                    <column name="out1_ir0">s_axi_control, register, offset, name=out1_ir0_2 offset=0x20 range=32</column>
                    <column name="ctrl">s_axi_control, register, , name=ctrl offset=0x28 range=32</column>
                    <column name="status">s_axi_control, register, , name=status_i offset=0x30 range=32</column>
                    <column name="status">s_axi_control, register, , name=status_o offset=0x38 range=32</column>
                    <column name="status">s_axi_control, register, , name=status_o_ctrl offset=0x3c range=32</column>
                    <column name="magic">s_axi_control, register, , name=magic offset=0x40 range=32</column>
                    <column name="magic">s_axi_control, register, , name=magic_ctrl offset=0x44 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem_in">read, 150528, 32, VITIS_LOOP_36_1, lane_seg_hls/lane_seg_support.cpp:36:22</column>
                    <column name="m_axi_gmem_out">write, 200704, 16, VITIS_LOOP_161_6, lane_seg_hls/lane_seg_support.cpp:161:23</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem_in">input, lane_seg_hls/lane_seg_support.cpp:39:43, read, Widen Fail, , VITIS_LOOP_38_3, lane_seg_hls/lane_seg_support.cpp:38:30, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_in">input, lane_seg_hls/lane_seg_support.cpp:39:43, read, Inferred, 150528, VITIS_LOOP_36_1, lane_seg_hls/lane_seg_support.cpp:36:22, , </column>
                    <column name="m_axi_gmem_out">output, lane_seg_hls/lane_seg_support.cpp:181:36, write, Widen Fail, , VITIS_LOOP_162_7, lane_seg_hls/lane_seg_support.cpp:162:27, 214-353, Could not widen since type half size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_out">output, lane_seg_hls/lane_seg_support.cpp:181:36, write, Inferred, 200704, VITIS_LOOP_161_6, lane_seg_hls/lane_seg_support.cpp:161:23, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="lane_seg_hls/lane_seg_support.cpp:24" status="valid" parentFunction="encoder0_c1" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:27" status="valid" parentFunction="encoder0_c1" variable="weights" isDirective="0" options="variable=weights complete dim=1"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:28" status="valid" parentFunction="encoder0_c1" variable="weights" isDirective="0" options="variable=weights complete dim=2"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:29" status="valid" parentFunction="encoder0_c1" variable="weights" isDirective="0" options="variable=weights complete dim=3"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:30" status="valid" parentFunction="encoder0_c1" variable="biases" isDirective="0" options="variable=biases complete dim=1"/>
        <Pragma type="pipeline" location="lane_seg_hls/lane_seg_support.cpp:52" status="valid" parentFunction="encoder0_c1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="lane_seg_hls/lane_seg_support.cpp:104" status="valid" parentFunction="enc1_ir0" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:108" status="valid" parentFunction="enc1_ir0" variable="dw_weights" isDirective="0" options="variable=dw_weights cyclic factor=3 dim=1"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:109" status="valid" parentFunction="enc1_ir0" variable="dw_weights" isDirective="0" options="variable=dw_weights cyclic factor=3 dim=2"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:111" status="valid" parentFunction="enc1_ir0" variable="dw_biases" isDirective="0" options="variable=dw_biases complete dim=1"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:117" status="valid" parentFunction="enc1_ir0" variable="pw_weights" isDirective="0" options="variable=pw_weights cyclic factor=16 dim=3"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:118" status="valid" parentFunction="enc1_ir0" variable="pw_biases" isDirective="0" options="variable=pw_biases complete dim=1"/>
        <Pragma type="pipeline" location="lane_seg_hls/lane_seg_support.cpp:127" status="valid" parentFunction="enc1_ir0" variable="" isDirective="0" options="II=10"/>
        <Pragma type="pipeline" location="lane_seg_hls/lane_seg_support.cpp:163" status="valid" parentFunction="enc1_ir0" variable="" isDirective="0" options="II=10"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:44" status="valid" parentFunction="lane_seg_top" variable="image" isDirective="0" options="m_axi port=image offset=slave bundle=gmem_in depth=(224 * 224 * 3)"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:46" status="valid" parentFunction="lane_seg_top" variable="out1_ir0" isDirective="0" options="m_axi port=out1_ir0 offset=slave bundle=gmem_out depth=(((224 + 2 * 1 - 3) / 2 + 1) * ((224 + 2 * 1 - 3) / 2 + 1) * 16)"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:51" status="valid" parentFunction="lane_seg_top" variable="image" isDirective="0" options="s_axilite port=image bundle=control"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:53" status="valid" parentFunction="lane_seg_top" variable="out1_ir0" isDirective="0" options="s_axilite port=out1_ir0 bundle=control"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:56" status="valid" parentFunction="lane_seg_top" variable="ctrl" isDirective="0" options="s_axilite port=ctrl bundle=control"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:57" status="valid" parentFunction="lane_seg_top" variable="status" isDirective="0" options="s_axilite port=status bundle=control"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:58" status="valid" parentFunction="lane_seg_top" variable="magic" isDirective="0" options="s_axilite port=magic bundle=control"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:59" status="valid" parentFunction="lane_seg_top" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="encoder0_c1" options="dim=1 type=cyclic factor=3 variable=padded" pragmaLocId="lane_seg_hls/lane_seg_support.cpp:0:1" srcPragmaType="pipeline" srcPragmaLoc="lane_seg_hls/lane_seg_support.cpp:52" srcPragmaSource="pragma" srcIsDirective="0" variable="padded" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="encoder0_c1" options="dim=3 type=complete  variable=padded" pragmaLocId="lane_seg_hls/lane_seg_support.cpp:0:2" srcPragmaType="pipeline" srcPragmaLoc="lane_seg_hls/lane_seg_support.cpp:52" srcPragmaSource="pragma" srcIsDirective="0" variable="padded" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="encoder0_c1" options="dim=2 type=cyclic factor=3 variable=padded" pragmaLocId="lane_seg_hls/lane_seg_support.cpp:0:3" srcPragmaType="pipeline" srcPragmaLoc="lane_seg_hls/lane_seg_support.cpp:52" srcPragmaSource="pragma" srcIsDirective="0" variable="padded" varLoc=""/>
    </AutoPragmaReport>
</profile>

