
ost-pv-processing-module.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ef68  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a00  0800f0f8  0800f0f8  0001f0f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800faf8  0800faf8  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800faf8  0800faf8  0001faf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fb00  0800fb00  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0800fb00  0800fb00  0001fb00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   0000000c  0800fb0c  0800fb0c  0001fb0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800fb18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004f2c  200001d8  0800fcf0  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005104  0800fcf0  00025104  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003a3a5  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005171  00000000  00000000  0005a5f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d48  00000000  00000000  0005f768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000168e  00000000  00000000  000614b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027a12  00000000  00000000  00062b3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c474  00000000  00000000  0008a550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00108864  00000000  00000000  000a69c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000a434  00000000  00000000  001af228  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001b965c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f0e0 	.word	0x0800f0e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800f0e0 	.word	0x0800f0e0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bfc:	f000 b970 	b.w	8000ee0 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9e08      	ldr	r6, [sp, #32]
 8000c1e:	460d      	mov	r5, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	460f      	mov	r7, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4694      	mov	ip, r2
 8000c2c:	d965      	bls.n	8000cfa <__udivmoddi4+0xe2>
 8000c2e:	fab2 f382 	clz	r3, r2
 8000c32:	b143      	cbz	r3, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c38:	f1c3 0220 	rsb	r2, r3, #32
 8000c3c:	409f      	lsls	r7, r3
 8000c3e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c42:	4317      	orrs	r7, r2
 8000c44:	409c      	lsls	r4, r3
 8000c46:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c4a:	fa1f f58c 	uxth.w	r5, ip
 8000c4e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c52:	0c22      	lsrs	r2, r4, #16
 8000c54:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c58:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c5c:	fb01 f005 	mul.w	r0, r1, r5
 8000c60:	4290      	cmp	r0, r2
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c64:	eb1c 0202 	adds.w	r2, ip, r2
 8000c68:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c6c:	f080 811c 	bcs.w	8000ea8 <__udivmoddi4+0x290>
 8000c70:	4290      	cmp	r0, r2
 8000c72:	f240 8119 	bls.w	8000ea8 <__udivmoddi4+0x290>
 8000c76:	3902      	subs	r1, #2
 8000c78:	4462      	add	r2, ip
 8000c7a:	1a12      	subs	r2, r2, r0
 8000c7c:	b2a4      	uxth	r4, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c8a:	fb00 f505 	mul.w	r5, r0, r5
 8000c8e:	42a5      	cmp	r5, r4
 8000c90:	d90a      	bls.n	8000ca8 <__udivmoddi4+0x90>
 8000c92:	eb1c 0404 	adds.w	r4, ip, r4
 8000c96:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c9a:	f080 8107 	bcs.w	8000eac <__udivmoddi4+0x294>
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	f240 8104 	bls.w	8000eac <__udivmoddi4+0x294>
 8000ca4:	4464      	add	r4, ip
 8000ca6:	3802      	subs	r0, #2
 8000ca8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cac:	1b64      	subs	r4, r4, r5
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11e      	cbz	r6, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40dc      	lsrs	r4, r3
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d908      	bls.n	8000cd4 <__udivmoddi4+0xbc>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	f000 80ed 	beq.w	8000ea2 <__udivmoddi4+0x28a>
 8000cc8:	2100      	movs	r1, #0
 8000cca:	e9c6 0500 	strd	r0, r5, [r6]
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd4:	fab3 f183 	clz	r1, r3
 8000cd8:	2900      	cmp	r1, #0
 8000cda:	d149      	bne.n	8000d70 <__udivmoddi4+0x158>
 8000cdc:	42ab      	cmp	r3, r5
 8000cde:	d302      	bcc.n	8000ce6 <__udivmoddi4+0xce>
 8000ce0:	4282      	cmp	r2, r0
 8000ce2:	f200 80f8 	bhi.w	8000ed6 <__udivmoddi4+0x2be>
 8000ce6:	1a84      	subs	r4, r0, r2
 8000ce8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cec:	2001      	movs	r0, #1
 8000cee:	4617      	mov	r7, r2
 8000cf0:	2e00      	cmp	r6, #0
 8000cf2:	d0e2      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cf8:	e7df      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cfa:	b902      	cbnz	r2, 8000cfe <__udivmoddi4+0xe6>
 8000cfc:	deff      	udf	#255	; 0xff
 8000cfe:	fab2 f382 	clz	r3, r2
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	f040 8090 	bne.w	8000e28 <__udivmoddi4+0x210>
 8000d08:	1a8a      	subs	r2, r1, r2
 8000d0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d0e:	fa1f fe8c 	uxth.w	lr, ip
 8000d12:	2101      	movs	r1, #1
 8000d14:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d18:	fb07 2015 	mls	r0, r7, r5, r2
 8000d1c:	0c22      	lsrs	r2, r4, #16
 8000d1e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d22:	fb0e f005 	mul.w	r0, lr, r5
 8000d26:	4290      	cmp	r0, r2
 8000d28:	d908      	bls.n	8000d3c <__udivmoddi4+0x124>
 8000d2a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d2e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x122>
 8000d34:	4290      	cmp	r0, r2
 8000d36:	f200 80cb 	bhi.w	8000ed0 <__udivmoddi4+0x2b8>
 8000d3a:	4645      	mov	r5, r8
 8000d3c:	1a12      	subs	r2, r2, r0
 8000d3e:	b2a4      	uxth	r4, r4
 8000d40:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d44:	fb07 2210 	mls	r2, r7, r0, r2
 8000d48:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d4c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d50:	45a6      	cmp	lr, r4
 8000d52:	d908      	bls.n	8000d66 <__udivmoddi4+0x14e>
 8000d54:	eb1c 0404 	adds.w	r4, ip, r4
 8000d58:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x14c>
 8000d5e:	45a6      	cmp	lr, r4
 8000d60:	f200 80bb 	bhi.w	8000eda <__udivmoddi4+0x2c2>
 8000d64:	4610      	mov	r0, r2
 8000d66:	eba4 040e 	sub.w	r4, r4, lr
 8000d6a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d6e:	e79f      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d70:	f1c1 0720 	rsb	r7, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d7a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d7e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d82:	fa20 f307 	lsr.w	r3, r0, r7
 8000d86:	40fd      	lsrs	r5, r7
 8000d88:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d92:	fa1f fe8c 	uxth.w	lr, ip
 8000d96:	fb09 5518 	mls	r5, r9, r8, r5
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000da0:	fb08 f50e 	mul.w	r5, r8, lr
 8000da4:	42a5      	cmp	r5, r4
 8000da6:	fa02 f201 	lsl.w	r2, r2, r1
 8000daa:	fa00 f001 	lsl.w	r0, r0, r1
 8000dae:	d90b      	bls.n	8000dc8 <__udivmoddi4+0x1b0>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000db8:	f080 8088 	bcs.w	8000ecc <__udivmoddi4+0x2b4>
 8000dbc:	42a5      	cmp	r5, r4
 8000dbe:	f240 8085 	bls.w	8000ecc <__udivmoddi4+0x2b4>
 8000dc2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dc6:	4464      	add	r4, ip
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	b29d      	uxth	r5, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dd8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1da>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000de8:	d26c      	bcs.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dea:	45a6      	cmp	lr, r4
 8000dec:	d96a      	bls.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	4464      	add	r4, ip
 8000df2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000df6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dfa:	eba4 040e 	sub.w	r4, r4, lr
 8000dfe:	42ac      	cmp	r4, r5
 8000e00:	46c8      	mov	r8, r9
 8000e02:	46ae      	mov	lr, r5
 8000e04:	d356      	bcc.n	8000eb4 <__udivmoddi4+0x29c>
 8000e06:	d053      	beq.n	8000eb0 <__udivmoddi4+0x298>
 8000e08:	b156      	cbz	r6, 8000e20 <__udivmoddi4+0x208>
 8000e0a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e0e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e12:	fa04 f707 	lsl.w	r7, r4, r7
 8000e16:	40ca      	lsrs	r2, r1
 8000e18:	40cc      	lsrs	r4, r1
 8000e1a:	4317      	orrs	r7, r2
 8000e1c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e20:	4618      	mov	r0, r3
 8000e22:	2100      	movs	r1, #0
 8000e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e28:	f1c3 0120 	rsb	r1, r3, #32
 8000e2c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e30:	fa20 f201 	lsr.w	r2, r0, r1
 8000e34:	fa25 f101 	lsr.w	r1, r5, r1
 8000e38:	409d      	lsls	r5, r3
 8000e3a:	432a      	orrs	r2, r5
 8000e3c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e48:	fb07 1510 	mls	r5, r7, r0, r1
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e52:	fb00 f50e 	mul.w	r5, r0, lr
 8000e56:	428d      	cmp	r5, r1
 8000e58:	fa04 f403 	lsl.w	r4, r4, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x258>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e66:	d22f      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e68:	428d      	cmp	r5, r1
 8000e6a:	d92d      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1b49      	subs	r1, r1, r5
 8000e72:	b292      	uxth	r2, r2
 8000e74:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e78:	fb07 1115 	mls	r1, r7, r5, r1
 8000e7c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e80:	fb05 f10e 	mul.w	r1, r5, lr
 8000e84:	4291      	cmp	r1, r2
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x282>
 8000e88:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e90:	d216      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e92:	4291      	cmp	r1, r2
 8000e94:	d914      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e96:	3d02      	subs	r5, #2
 8000e98:	4462      	add	r2, ip
 8000e9a:	1a52      	subs	r2, r2, r1
 8000e9c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ea0:	e738      	b.n	8000d14 <__udivmoddi4+0xfc>
 8000ea2:	4631      	mov	r1, r6
 8000ea4:	4630      	mov	r0, r6
 8000ea6:	e708      	b.n	8000cba <__udivmoddi4+0xa2>
 8000ea8:	4639      	mov	r1, r7
 8000eaa:	e6e6      	b.n	8000c7a <__udivmoddi4+0x62>
 8000eac:	4610      	mov	r0, r2
 8000eae:	e6fb      	b.n	8000ca8 <__udivmoddi4+0x90>
 8000eb0:	4548      	cmp	r0, r9
 8000eb2:	d2a9      	bcs.n	8000e08 <__udivmoddi4+0x1f0>
 8000eb4:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ebc:	3b01      	subs	r3, #1
 8000ebe:	e7a3      	b.n	8000e08 <__udivmoddi4+0x1f0>
 8000ec0:	4645      	mov	r5, r8
 8000ec2:	e7ea      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ec4:	462b      	mov	r3, r5
 8000ec6:	e794      	b.n	8000df2 <__udivmoddi4+0x1da>
 8000ec8:	4640      	mov	r0, r8
 8000eca:	e7d1      	b.n	8000e70 <__udivmoddi4+0x258>
 8000ecc:	46d0      	mov	r8, sl
 8000ece:	e77b      	b.n	8000dc8 <__udivmoddi4+0x1b0>
 8000ed0:	3d02      	subs	r5, #2
 8000ed2:	4462      	add	r2, ip
 8000ed4:	e732      	b.n	8000d3c <__udivmoddi4+0x124>
 8000ed6:	4608      	mov	r0, r1
 8000ed8:	e70a      	b.n	8000cf0 <__udivmoddi4+0xd8>
 8000eda:	4464      	add	r4, ip
 8000edc:	3802      	subs	r0, #2
 8000ede:	e742      	b.n	8000d66 <__udivmoddi4+0x14e>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <_ZNSt11char_traitsIcE6lengthEPKc>:
#endif
	return __builtin_memcmp(__s1, __s2, __n);
      }

      static _GLIBCXX17_CONSTEXPR size_t
      length(const char_type* __s)
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
      {
#if __cplusplus >= 201703L
	if (__constant_string_p(__s))
	  return __gnu_cxx::char_traits<char_type>::length(__s);
#endif
	return __builtin_strlen(__s);
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f7ff f9bf 	bl	8000270 <strlen>
 8000ef2:	4603      	mov	r3, r0
      }
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	3708      	adds	r7, #8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	6039      	str	r1, [r7, #0]
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	370c      	adds	r7, #12
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr

08000f14 <_ZSt16__deque_buf_sizej>:
#define _GLIBCXX_DEQUE_BUF_SIZE 512
#endif

  _GLIBCXX_CONSTEXPR inline size_t
  __deque_buf_size(size_t __size)
  { return (__size < _GLIBCXX_DEQUE_BUF_SIZE
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	    ? size_t(_GLIBCXX_DEQUE_BUF_SIZE / __size) : size_t(1)); }
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f22:	d205      	bcs.n	8000f30 <_ZSt16__deque_buf_sizej+0x1c>
 8000f24:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f2e:	e000      	b.n	8000f32 <_ZSt16__deque_buf_sizej+0x1e>
 8000f30:	2301      	movs	r3, #1
 8000f32:	4618      	mov	r0, r3
 8000f34:	370c      	adds	r7, #12
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
	...

08000f40 <_ZN6Logger11getInstanceEv>:

	static void registerInstance(Logger* inst) {
		instance = inst;
	}

	static Logger* getInstance() {
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
		return instance;
 8000f44:	4b03      	ldr	r3, [pc, #12]	; (8000f54 <_ZN6Logger11getInstanceEv+0x14>)
 8000f46:	681b      	ldr	r3, [r3, #0]
	}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	2000023c 	.word	0x2000023c

08000f58 <_ZN5ESP328send_cmdENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb>:
#include "ESP32.hpp"

void ESP32::send_cmd(std::string cmd, bool crlf) {
 8000f58:	b5b0      	push	{r4, r5, r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	4613      	mov	r3, r2
 8000f64:	71fb      	strb	r3, [r7, #7]
	if (crlf)
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d003      	beq.n	8000f74 <_ZN5ESP328send_cmdENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb+0x1c>
		cmd += "\r\n";
 8000f6c:	490b      	ldr	r1, [pc, #44]	; (8000f9c <_ZN5ESP328send_cmdENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb+0x44>)
 8000f6e:	68b8      	ldr	r0, [r7, #8]
 8000f70:	f00b fa90 	bl	800c494 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc>

	HAL_UART_Transmit(&huart, (uint8_t*) cmd.c_str(), cmd.length(), 100);
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	681c      	ldr	r4, [r3, #0]
 8000f78:	68b8      	ldr	r0, [r7, #8]
 8000f7a:	f00b fa8f 	bl	800c49c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8000f7e:	4605      	mov	r5, r0
 8000f80:	68b8      	ldr	r0, [r7, #8]
 8000f82:	f00b f90e 	bl	800c1a2 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8000f86:	4603      	mov	r3, r0
 8000f88:	b29a      	uxth	r2, r3
 8000f8a:	2364      	movs	r3, #100	; 0x64
 8000f8c:	4629      	mov	r1, r5
 8000f8e:	4620      	mov	r0, r4
 8000f90:	f005 ff37 	bl	8006e02 <HAL_UART_Transmit>
}
 8000f94:	bf00      	nop
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bdb0      	pop	{r4, r5, r7, pc}
 8000f9c:	0800f0f8 	.word	0x0800f0f8

08000fa0 <_ZN5ESP324initEv>:

int ESP32::init() {
 8000fa0:	b590      	push	{r4, r7, lr}
 8000fa2:	b0a9      	sub	sp, #164	; 0xa4
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
	// AT+RESTORE restarts the module, so the timing is hard to get right
	// will not include for now

	send_cmd("ATE0"); // disable echo
 8000fa8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000fac:	4618      	mov	r0, r3
 8000fae:	f00a ff2c 	bl	800be0a <_ZNSaIcEC1Ev>
 8000fb2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000fb6:	f107 0320 	add.w	r3, r7, #32
 8000fba:	4956      	ldr	r1, [pc, #344]	; (8001114 <_ZN5ESP324initEv+0x174>)
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f00b faff 	bl	800c5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8000fc2:	f107 0320 	add.w	r3, r7, #32
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	4619      	mov	r1, r3
 8000fca:	6878      	ldr	r0, [r7, #4]
 8000fcc:	f7ff ffc4 	bl	8000f58 <_ZN5ESP328send_cmdENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb>
 8000fd0:	f107 0320 	add.w	r3, r7, #32
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f00b f8b1 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8000fda:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f00a ff15 	bl	800be0e <_ZNSaIcED1Ev>

	std::string resp = poll(ESP_RESP_LEN);
 8000fe4:	f107 0008 	add.w	r0, r7, #8
 8000fe8:	2364      	movs	r3, #100	; 0x64
 8000fea:	2232      	movs	r2, #50	; 0x32
 8000fec:	6879      	ldr	r1, [r7, #4]
 8000fee:	f000 f89b 	bl	8001128 <_ZN5ESP324pollB5cxx11Eim>
	if (resp.find(ESP_OK) == std::string::npos) {
 8000ff2:	f107 0308 	add.w	r3, r7, #8
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	4947      	ldr	r1, [pc, #284]	; (8001118 <_ZN5ESP324initEv+0x178>)
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f00b fa82 	bl	800c504 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findERKS4_j>
 8001000:	4603      	mov	r3, r0
 8001002:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001006:	bf0c      	ite	eq
 8001008:	2301      	moveq	r3, #1
 800100a:	2300      	movne	r3, #0
 800100c:	b2db      	uxtb	r3, r3
 800100e:	2b00      	cmp	r3, #0
 8001010:	d017      	beq.n	8001042 <_ZN5ESP324initEv+0xa2>
		Logger::getInstance()->error("ATE0: " + resp);
 8001012:	f7ff ff95 	bl	8000f40 <_ZN6Logger11getInstanceEv>
 8001016:	4604      	mov	r4, r0
 8001018:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800101c:	f107 0208 	add.w	r2, r7, #8
 8001020:	493e      	ldr	r1, [pc, #248]	; (800111c <_ZN5ESP324initEv+0x17c>)
 8001022:	4618      	mov	r0, r3
 8001024:	f000 f964 	bl	80012f0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>
 8001028:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800102c:	4619      	mov	r1, r3
 800102e:	4620      	mov	r0, r4
 8001030:	f001 f89a 	bl	8002168 <_ZN6Logger5errorENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001034:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001038:	4618      	mov	r0, r3
 800103a:	f00b f87f 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		return 0; // init FAIL
 800103e:	2400      	movs	r4, #0
 8001040:	e05d      	b.n	80010fe <_ZN5ESP324initEv+0x15e>
	}

	HAL_Delay(100);
 8001042:	2064      	movs	r0, #100	; 0x64
 8001044:	f003 ffa4 	bl	8004f90 <HAL_Delay>

	// set UART parameters
	// NOTE: if you change the baud rate, you will need to change the STM baudrate too
	send_cmd("AT+UART_CUR=115200,8,1,0,0");
 8001048:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800104c:	4618      	mov	r0, r3
 800104e:	f00a fedc 	bl	800be0a <_ZNSaIcEC1Ev>
 8001052:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8001056:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800105a:	4931      	ldr	r1, [pc, #196]	; (8001120 <_ZN5ESP324initEv+0x180>)
 800105c:	4618      	mov	r0, r3
 800105e:	f00b faaf 	bl	800c5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001062:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001066:	2201      	movs	r2, #1
 8001068:	4619      	mov	r1, r3
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f7ff ff74 	bl	8000f58 <_ZN5ESP328send_cmdENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb>
 8001070:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001074:	4618      	mov	r0, r3
 8001076:	f00b f861 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800107a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800107e:	4618      	mov	r0, r3
 8001080:	f00a fec5 	bl	800be0e <_ZNSaIcED1Ev>
	resp = poll(ESP_RESP_LEN);
 8001084:	f107 0070 	add.w	r0, r7, #112	; 0x70
 8001088:	2364      	movs	r3, #100	; 0x64
 800108a:	2232      	movs	r2, #50	; 0x32
 800108c:	6879      	ldr	r1, [r7, #4]
 800108e:	f000 f84b 	bl	8001128 <_ZN5ESP324pollB5cxx11Eim>
 8001092:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8001096:	f107 0308 	add.w	r3, r7, #8
 800109a:	4611      	mov	r1, r2
 800109c:	4618      	mov	r0, r3
 800109e:	f00b f853 	bl	800c148 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 80010a2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80010a6:	4618      	mov	r0, r3
 80010a8:	f00b f848 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
	if (resp.find(ESP_OK) == std::string::npos) {
 80010ac:	f107 0308 	add.w	r3, r7, #8
 80010b0:	2200      	movs	r2, #0
 80010b2:	4919      	ldr	r1, [pc, #100]	; (8001118 <_ZN5ESP324initEv+0x178>)
 80010b4:	4618      	mov	r0, r3
 80010b6:	f00b fa25 	bl	800c504 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findERKS4_j>
 80010ba:	4603      	mov	r3, r0
 80010bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80010c0:	bf0c      	ite	eq
 80010c2:	2301      	moveq	r3, #1
 80010c4:	2300      	movne	r3, #0
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d017      	beq.n	80010fc <_ZN5ESP324initEv+0x15c>
		Logger::getInstance()->error("UART_CUR: " + resp);
 80010cc:	f7ff ff38 	bl	8000f40 <_ZN6Logger11getInstanceEv>
 80010d0:	4604      	mov	r4, r0
 80010d2:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80010d6:	f107 0208 	add.w	r2, r7, #8
 80010da:	4912      	ldr	r1, [pc, #72]	; (8001124 <_ZN5ESP324initEv+0x184>)
 80010dc:	4618      	mov	r0, r3
 80010de:	f000 f907 	bl	80012f0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>
 80010e2:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80010e6:	4619      	mov	r1, r3
 80010e8:	4620      	mov	r0, r4
 80010ea:	f001 f83d 	bl	8002168 <_ZN6Logger5errorENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 80010ee:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80010f2:	4618      	mov	r0, r3
 80010f4:	f00b f822 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		return 0; // init FAIL
 80010f8:	2400      	movs	r4, #0
 80010fa:	e000      	b.n	80010fe <_ZN5ESP324initEv+0x15e>
		Logger::getInstance()->error("CWJAP: " + resp);
		return 0; // init FAIL
	}
	*/

	return 1;
 80010fc:	2401      	movs	r4, #1
}
 80010fe:	f107 0308 	add.w	r3, r7, #8
 8001102:	4618      	mov	r0, r3
 8001104:	f00b f81a 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001108:	4623      	mov	r3, r4
 800110a:	4618      	mov	r0, r3
 800110c:	37a4      	adds	r7, #164	; 0xa4
 800110e:	46bd      	mov	sp, r7
 8001110:	bd90      	pop	{r4, r7, pc}
 8001112:	bf00      	nop
 8001114:	0800f0fc 	.word	0x0800f0fc
 8001118:	200001f4 	.word	0x200001f4
 800111c:	0800f104 	.word	0x0800f104
 8001120:	0800f10c 	.word	0x0800f10c
 8001124:	0800f128 	.word	0x0800f128

08001128 <_ZN5ESP324pollB5cxx11Eim>:

std::string ESP32::poll(int num_bytes, uint32_t timeout) {
 8001128:	b590      	push	{r4, r7, lr}
 800112a:	b087      	sub	sp, #28
 800112c:	af00      	add	r7, sp, #0
 800112e:	60f8      	str	r0, [r7, #12]
 8001130:	60b9      	str	r1, [r7, #8]
 8001132:	607a      	str	r2, [r7, #4]
 8001134:	603b      	str	r3, [r7, #0]
	char* buf = new char[num_bytes+1]();
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	3301      	adds	r3, #1
 800113a:	461c      	mov	r4, r3
 800113c:	4620      	mov	r0, r4
 800113e:	f00a fe62 	bl	800be06 <_Znaj>
 8001142:	4603      	mov	r3, r0
 8001144:	4619      	mov	r1, r3
 8001146:	460a      	mov	r2, r1
 8001148:	1e63      	subs	r3, r4, #1
 800114a:	e003      	b.n	8001154 <_ZN5ESP324pollB5cxx11Eim+0x2c>
 800114c:	2000      	movs	r0, #0
 800114e:	7010      	strb	r0, [r2, #0]
 8001150:	3201      	adds	r2, #1
 8001152:	3b01      	subs	r3, #1
 8001154:	2b00      	cmp	r3, #0
 8001156:	daf9      	bge.n	800114c <_ZN5ESP324pollB5cxx11Eim+0x24>
 8001158:	6179      	str	r1, [r7, #20]
	HAL_UART_Receive(&huart, (uint8_t*) buf, num_bytes, timeout);
 800115a:	68bb      	ldr	r3, [r7, #8]
 800115c:	6818      	ldr	r0, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	b29a      	uxth	r2, r3
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	6979      	ldr	r1, [r7, #20]
 8001166:	f005 fede 	bl	8006f26 <HAL_UART_Receive>
	std::string ret(buf);
 800116a:	f107 0310 	add.w	r3, r7, #16
 800116e:	4618      	mov	r0, r3
 8001170:	f00a fe4b 	bl	800be0a <_ZNSaIcEC1Ev>
 8001174:	f107 0310 	add.w	r3, r7, #16
 8001178:	461a      	mov	r2, r3
 800117a:	6979      	ldr	r1, [r7, #20]
 800117c:	68f8      	ldr	r0, [r7, #12]
 800117e:	f00b fa1f 	bl	800c5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001182:	f107 0310 	add.w	r3, r7, #16
 8001186:	4618      	mov	r0, r3
 8001188:	f00a fe41 	bl	800be0e <_ZNSaIcED1Ev>
	delete[] buf;
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d002      	beq.n	8001198 <_ZN5ESP324pollB5cxx11Eim+0x70>
 8001192:	6978      	ldr	r0, [r7, #20]
 8001194:	f00a fe24 	bl	800bde0 <_ZdaPv>

	return ret;
 8001198:	bf00      	nop
}
 800119a:	68f8      	ldr	r0, [r7, #12]
 800119c:	371c      	adds	r7, #28
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd90      	pop	{r4, r7, pc}
	...

080011a4 <_ZN5ESP3222process_incoming_bytesEPci>:

void ESP32::process_incoming_bytes(char* buf, int num_bytes) {
 80011a4:	b590      	push	{r4, r7, lr}
 80011a6:	b08d      	sub	sp, #52	; 0x34
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	60f8      	str	r0, [r7, #12]
 80011ac:	60b9      	str	r1, [r7, #8]
 80011ae:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < num_bytes; i++) {
 80011b0:	2300      	movs	r3, #0
 80011b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011b4:	e04d      	b.n	8001252 <_ZN5ESP3222process_incoming_bytesEPci+0xae>
		if (current_message.length() > 1 && buf[i] == '\n' && current_message.back() == '\r') {
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	3304      	adds	r3, #4
 80011ba:	4618      	mov	r0, r3
 80011bc:	f00a fff1 	bl	800c1a2 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b01      	cmp	r3, #1
 80011c4:	d910      	bls.n	80011e8 <_ZN5ESP3222process_incoming_bytesEPci+0x44>
 80011c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011c8:	68ba      	ldr	r2, [r7, #8]
 80011ca:	4413      	add	r3, r2
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	2b0a      	cmp	r3, #10
 80011d0:	d10a      	bne.n	80011e8 <_ZN5ESP3222process_incoming_bytesEPci+0x44>
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	3304      	adds	r3, #4
 80011d6:	4618      	mov	r0, r3
 80011d8:	f00b f804 	bl	800c1e4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4backEv>
 80011dc:	4603      	mov	r3, r0
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b0d      	cmp	r3, #13
 80011e2:	d101      	bne.n	80011e8 <_ZN5ESP3222process_incoming_bytesEPci+0x44>
 80011e4:	2301      	movs	r3, #1
 80011e6:	e000      	b.n	80011ea <_ZN5ESP3222process_incoming_bytesEPci+0x46>
 80011e8:	2300      	movs	r3, #0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d025      	beq.n	800123a <_ZN5ESP3222process_incoming_bytesEPci+0x96>
			messages.push(current_message + buf[i]);
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	f103 041c 	add.w	r4, r3, #28
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	1d19      	adds	r1, r3, #4
 80011f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011fa:	68ba      	ldr	r2, [r7, #8]
 80011fc:	4413      	add	r3, r2
 80011fe:	781a      	ldrb	r2, [r3, #0]
 8001200:	f107 0314 	add.w	r3, r7, #20
 8001204:	4618      	mov	r0, r3
 8001206:	f000 f8b3 	bl	8001370 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EERKS8_S5_>
 800120a:	f107 0314 	add.w	r3, r7, #20
 800120e:	4619      	mov	r1, r3
 8001210:	4620      	mov	r0, r4
 8001212:	f000 f8c3 	bl	800139c <_ZNSt5queueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt5dequeIS5_SaIS5_EEE4pushEOS5_>
 8001216:	f107 0314 	add.w	r3, r7, #20
 800121a:	4618      	mov	r0, r3
 800121c:	f00a ff8e 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
			osSemaphoreRelease(messages_sem);
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4618      	mov	r0, r3
 8001228:	f007 fabe 	bl	80087a8 <osSemaphoreRelease>
			current_message = "";
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	3304      	adds	r3, #4
 8001230:	490c      	ldr	r1, [pc, #48]	; (8001264 <_ZN5ESP3222process_incoming_bytesEPci+0xc0>)
 8001232:	4618      	mov	r0, r3
 8001234:	f00b f8d7 	bl	800c3e6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc>
 8001238:	e008      	b.n	800124c <_ZN5ESP3222process_incoming_bytesEPci+0xa8>
		} else {
			current_message += buf[i];
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	1d18      	adds	r0, r3, #4
 800123e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001240:	68ba      	ldr	r2, [r7, #8]
 8001242:	4413      	add	r3, r2
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	4619      	mov	r1, r3
 8001248:	f00a fff0 	bl	800c22c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEc>
	for (int i = 0; i < num_bytes; i++) {
 800124c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800124e:	3301      	adds	r3, #1
 8001250:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001252:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	429a      	cmp	r2, r3
 8001258:	dbad      	blt.n	80011b6 <_ZN5ESP3222process_incoming_bytesEPci+0x12>
		}
	}
}
 800125a:	bf00      	nop
 800125c:	bf00      	nop
 800125e:	3734      	adds	r7, #52	; 0x34
 8001260:	46bd      	mov	sp, r7
 8001262:	bd90      	pop	{r4, r7, pc}
 8001264:	0800f134 	.word	0x0800f134

08001268 <_ZN5ESP3215consume_messageB5cxx11Ev>:

std::string ESP32::consume_message() {
 8001268:	b580      	push	{r7, lr}
 800126a:	b08a      	sub	sp, #40	; 0x28
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
 8001270:	6039      	str	r1, [r7, #0]
	if (!messages.empty()) {
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	331c      	adds	r3, #28
 8001276:	4618      	mov	r0, r3
 8001278:	f000 f8a2 	bl	80013c0 <_ZNKSt5queueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt5dequeIS5_SaIS5_EEE5emptyEv>
 800127c:	4603      	mov	r3, r0
 800127e:	f083 0301 	eor.w	r3, r3, #1
 8001282:	b2db      	uxtb	r3, r3
 8001284:	2b00      	cmp	r3, #0
 8001286:	d01c      	beq.n	80012c2 <_ZN5ESP3215consume_messageB5cxx11Ev+0x5a>
		std::string msg = messages.front();
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	331c      	adds	r3, #28
 800128c:	4618      	mov	r0, r3
 800128e:	f000 f8a4 	bl	80013da <_ZNSt5queueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt5dequeIS5_SaIS5_EEE5frontEv>
 8001292:	4602      	mov	r2, r0
 8001294:	f107 030c 	add.w	r3, r7, #12
 8001298:	4611      	mov	r1, r2
 800129a:	4618      	mov	r0, r3
 800129c:	f00b f95c 	bl	800c558 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
		messages.pop();
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	331c      	adds	r3, #28
 80012a4:	4618      	mov	r0, r3
 80012a6:	f000 f8a5 	bl	80013f4 <_ZNSt5queueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt5dequeIS5_SaIS5_EEE3popEv>
		return msg;
 80012aa:	f107 030c 	add.w	r3, r7, #12
 80012ae:	4619      	mov	r1, r3
 80012b0:	6878      	ldr	r0, [r7, #4]
 80012b2:	f00a ff29 	bl	800c108 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
	} else {
 80012b6:	f107 030c 	add.w	r3, r7, #12
 80012ba:	4618      	mov	r0, r3
 80012bc:	f00a ff3e 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		return "ERROR: someone tried to consume from an empty message queue";
	}
}
 80012c0:	e010      	b.n	80012e4 <_ZN5ESP3215consume_messageB5cxx11Ev+0x7c>
		return "ERROR: someone tried to consume from an empty message queue";
 80012c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012c6:	4618      	mov	r0, r3
 80012c8:	f00a fd9f 	bl	800be0a <_ZNSaIcEC1Ev>
 80012cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012d0:	461a      	mov	r2, r3
 80012d2:	4906      	ldr	r1, [pc, #24]	; (80012ec <_ZN5ESP3215consume_messageB5cxx11Ev+0x84>)
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f00b f973 	bl	800c5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80012da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012de:	4618      	mov	r0, r3
 80012e0:	f00a fd95 	bl	800be0e <_ZNSaIcED1Ev>
}
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	3728      	adds	r7, #40	; 0x28
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	0800f138 	.word	0x0800f138

080012f0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>:
    }
#endif  // !_GLIBCXX_USE_CXX11_ABI
   
  template<typename _CharT, typename _Traits, typename _Alloc>
    basic_string<_CharT, _Traits, _Alloc>
    operator+(const _CharT* __lhs,
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b088      	sub	sp, #32
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	60f8      	str	r0, [r7, #12]
 80012f8:	60b9      	str	r1, [r7, #8]
 80012fa:	607a      	str	r2, [r7, #4]
      typedef basic_string<_CharT, _Traits, _Alloc> __string_type;
      typedef typename __string_type::size_type	  __size_type;
      typedef typename __gnu_cxx::__alloc_traits<_Alloc>::template
	rebind<_CharT>::other _Char_alloc_type;
      typedef __gnu_cxx::__alloc_traits<_Char_alloc_type> _Alloc_traits;
      const __size_type __len = _Traits::length(__lhs);
 80012fc:	68b8      	ldr	r0, [r7, #8]
 80012fe:	f7ff fdf1 	bl	8000ee4 <_ZNSt11char_traitsIcE6lengthEPKc>
 8001302:	61f8      	str	r0, [r7, #28]
      __string_type __str(_Alloc_traits::_S_select_on_copy(
 8001304:	f107 0318 	add.w	r3, r7, #24
 8001308:	6879      	ldr	r1, [r7, #4]
 800130a:	4618      	mov	r0, r3
 800130c:	f00b f8c8 	bl	800c4a0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13get_allocatorEv>
 8001310:	f107 0314 	add.w	r3, r7, #20
 8001314:	f107 0218 	add.w	r2, r7, #24
 8001318:	4611      	mov	r1, r2
 800131a:	4618      	mov	r0, r3
 800131c:	f000 f876 	bl	800140c <_ZN9__gnu_cxx14__alloc_traitsISaIcEcE17_S_select_on_copyERKS1_>
 8001320:	f107 0314 	add.w	r3, r7, #20
 8001324:	4619      	mov	r1, r3
 8001326:	68f8      	ldr	r0, [r7, #12]
 8001328:	f00a fee7 	bl	800c0fa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS3_>
 800132c:	f107 0314 	add.w	r3, r7, #20
 8001330:	4618      	mov	r0, r3
 8001332:	f00a fd6c 	bl	800be0e <_ZNSaIcED1Ev>
 8001336:	f107 0318 	add.w	r3, r7, #24
 800133a:	4618      	mov	r0, r3
 800133c:	f00a fd67 	bl	800be0e <_ZNSaIcED1Ev>
          __rhs.get_allocator()));
      __str.reserve(__len + __rhs.size());
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	f00a ff2c 	bl	800c19e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8001346:	4602      	mov	r2, r0
 8001348:	69fb      	ldr	r3, [r7, #28]
 800134a:	4413      	add	r3, r2
 800134c:	4619      	mov	r1, r3
 800134e:	68f8      	ldr	r0, [r7, #12]
 8001350:	f00a ff29 	bl	800c1a6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj>
      __str.append(__lhs, __len);
 8001354:	69fa      	ldr	r2, [r7, #28]
 8001356:	68b9      	ldr	r1, [r7, #8]
 8001358:	68f8      	ldr	r0, [r7, #12]
 800135a:	f00b f875 	bl	800c448 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj>
      __str.append(__rhs);
 800135e:	6879      	ldr	r1, [r7, #4]
 8001360:	68f8      	ldr	r0, [r7, #12]
 8001362:	f00b f866 	bl	800c432 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
      return __str;
 8001366:	bf00      	nop
    }
 8001368:	68f8      	ldr	r0, [r7, #12]
 800136a:	3720      	adds	r7, #32
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}

08001370 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EERKS8_S5_>:
   *  @param __rhs  Last string.
   *  @return  New string with @a __lhs followed by @a __rhs.
   */
  template<typename _CharT, typename _Traits, typename _Alloc>
    inline basic_string<_CharT, _Traits, _Alloc>
    operator+(const basic_string<_CharT, _Traits, _Alloc>& __lhs, _CharT __rhs)
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	60f8      	str	r0, [r7, #12]
 8001378:	60b9      	str	r1, [r7, #8]
 800137a:	4613      	mov	r3, r2
 800137c:	71fb      	strb	r3, [r7, #7]
    {
      typedef basic_string<_CharT, _Traits, _Alloc>	__string_type;
      typedef typename __string_type::size_type		__size_type;
      __string_type __str(__lhs);
 800137e:	68b9      	ldr	r1, [r7, #8]
 8001380:	68f8      	ldr	r0, [r7, #12]
 8001382:	f00b f8e9 	bl	800c558 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
      __str.append(__size_type(1), __rhs);
 8001386:	79fb      	ldrb	r3, [r7, #7]
 8001388:	461a      	mov	r2, r3
 800138a:	2101      	movs	r1, #1
 800138c:	68f8      	ldr	r0, [r7, #12]
 800138e:	f00a ff93 	bl	800c2b8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEjc>
      return __str;
 8001392:	bf00      	nop
    }
 8001394:	68f8      	ldr	r0, [r7, #12]
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}

0800139c <_ZNSt5queueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt5dequeIS5_SaIS5_EEE4pushEOS5_>:
      push(const value_type& __x)
      { c.push_back(__x); }

#if __cplusplus >= 201103L
      void
      push(value_type&& __x)
 800139c:	b590      	push	{r4, r7, lr}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
      { c.push_back(std::move(__x)); }
 80013a6:	687c      	ldr	r4, [r7, #4]
 80013a8:	6838      	ldr	r0, [r7, #0]
 80013aa:	f000 f873 	bl	8001494 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 80013ae:	4603      	mov	r3, r0
 80013b0:	4619      	mov	r1, r3
 80013b2:	4620      	mov	r0, r4
 80013b4:	f000 f879 	bl	80014aa <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>
 80013b8:	bf00      	nop
 80013ba:	370c      	adds	r7, #12
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd90      	pop	{r4, r7, pc}

080013c0 <_ZNKSt5queueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt5dequeIS5_SaIS5_EEE5emptyEv>:
      empty() const
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
      { return c.empty(); }
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f000 f87e 	bl	80014cc <_ZNKSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5emptyEv>
 80013d0:	4603      	mov	r3, r0
 80013d2:	4618      	mov	r0, r3
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}

080013da <_ZNSt5queueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt5dequeIS5_SaIS5_EEE5frontEv>:
      front()
 80013da:	b580      	push	{r7, lr}
 80013dc:	b082      	sub	sp, #8
 80013de:	af00      	add	r7, sp, #0
 80013e0:	6078      	str	r0, [r7, #4]
	return c.front();
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4618      	mov	r0, r3
 80013e6:	f000 f883 	bl	80014f0 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5frontEv>
 80013ea:	4603      	mov	r3, r0
      }
 80013ec:	4618      	mov	r0, r3
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <_ZNSt5queueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt5dequeIS5_SaIS5_EEE3popEv>:
       *  Note that no data is returned, and if the first element's
       *  data is needed, it should be retrieved before pop() is
       *  called.
       */
      void
      pop()
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
      {
	__glibcxx_requires_nonempty();
	c.pop_front();
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	4618      	mov	r0, r3
 8001400:	f000 f88a 	bl	8001518 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9pop_frontEv>
      }
 8001404:	bf00      	nop
 8001406:	3708      	adds	r7, #8
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}

0800140c <_ZN9__gnu_cxx14__alloc_traitsISaIcEcE17_S_select_on_copyERKS1_>:
      std::__enable_if_t<__is_custom_pointer<_Ptr>::value>
      destroy(_Alloc& __a, _Ptr __p)
      noexcept(noexcept(_Base_type::destroy(__a, std::__to_address(__p))))
      { _Base_type::destroy(__a, std::__to_address(__p)); }

    static constexpr _Alloc _S_select_on_copy(const _Alloc& __a)
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	6039      	str	r1, [r7, #0]
    { return _Base_type::select_on_container_copy_construction(__a); }
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6839      	ldr	r1, [r7, #0]
 800141a:	4618      	mov	r0, r3
 800141c:	f000 f8a0 	bl	8001560 <_ZNSt16allocator_traitsISaIcEE37select_on_container_copy_constructionERKS0_>
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	3708      	adds	r7, #8
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}

08001428 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>:
      /**
       *  Returns a read/write iterator that points to the first element in the
       *  %deque.  Iteration is done in ordinary element order.
       */
      iterator
      begin() _GLIBCXX_NOEXCEPT
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_start; }
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	3308      	adds	r3, #8
 8001436:	4619      	mov	r1, r3
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f000 f80f 	bl	800145c <_ZNSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_EC1ERKS8_>
 800143e:	6878      	ldr	r0, [r7, #4]
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8001446:	b480      	push	{r7}
 8001448:	b083      	sub	sp, #12
 800144a:	af00      	add	r7, sp, #0
 800144c:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4618      	mov	r0, r3
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr

0800145c <_ZNSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_EC1ERKS8_>:
      _Deque_iterator(const _Deque_iterator& __x) noexcept
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	6039      	str	r1, [r7, #0]
       : _M_cur(__x._M_cur), _M_first(__x._M_first),
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	685a      	ldr	r2, [r3, #4]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	605a      	str	r2, [r3, #4]
	 _M_last(__x._M_last), _M_node(__x._M_node) { }
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	689a      	ldr	r2, [r3, #8]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	609a      	str	r2, [r3, #8]
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	68da      	ldr	r2, [r3, #12]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	60da      	str	r2, [r3, #12]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4618      	mov	r0, r3
 800148a:	370c      	adds	r7, #12
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr

08001494 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	4618      	mov	r0, r3
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr

080014aa <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>:
	  _M_push_back_aux(__x);
      }

#if __cplusplus >= 201103L
      void
      push_back(value_type&& __x)
 80014aa:	b580      	push	{r7, lr}
 80014ac:	b082      	sub	sp, #8
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]
 80014b2:	6039      	str	r1, [r7, #0]
      { emplace_back(std::move(__x)); }
 80014b4:	6838      	ldr	r0, [r7, #0]
 80014b6:	f7ff ffed 	bl	8001494 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 80014ba:	4603      	mov	r3, r0
 80014bc:	4619      	mov	r1, r3
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f000 f876 	bl	80015b0 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
 80014c4:	bf00      	nop
 80014c6:	3708      	adds	r7, #8
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}

080014cc <_ZNKSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5emptyEv>:
      empty() const _GLIBCXX_NOEXCEPT
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
      { return this->_M_impl._M_finish == this->_M_impl._M_start; }
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	f103 0218 	add.w	r2, r3, #24
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	3308      	adds	r3, #8
 80014de:	4619      	mov	r1, r3
 80014e0:	4610      	mov	r0, r2
 80014e2:	f000 f890 	bl	8001606 <_ZSteqRKSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_ESA_>
 80014e6:	4603      	mov	r3, r0
 80014e8:	4618      	mov	r0, r3
 80014ea:	3708      	adds	r7, #8
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5frontEv>:
      front() _GLIBCXX_NOEXCEPT
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b086      	sub	sp, #24
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
	return *begin();
 80014f8:	f107 0308 	add.w	r3, r7, #8
 80014fc:	6879      	ldr	r1, [r7, #4]
 80014fe:	4618      	mov	r0, r3
 8001500:	f7ff ff92 	bl	8001428 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>
 8001504:	f107 0308 	add.w	r3, r7, #8
 8001508:	4618      	mov	r0, r3
 800150a:	f000 f890 	bl	800162e <_ZNKSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_EdeEv>
 800150e:	4603      	mov	r3, r0
      }
 8001510:	4618      	mov	r0, r3
 8001512:	3718      	adds	r7, #24
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}

08001518 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9pop_frontEv>:
       *
       *  Note that no data is returned, and if the first element's data is
       *  needed, it should be retrieved before pop_front() is called.
       */
      void
      pop_front() _GLIBCXX_NOEXCEPT
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
      {
	__glibcxx_requires_nonempty();
	if (this->_M_impl._M_start._M_cur
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	689a      	ldr	r2, [r3, #8]
	    != this->_M_impl._M_start._M_last - 1)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	691b      	ldr	r3, [r3, #16]
 8001528:	3b18      	subs	r3, #24
	if (this->_M_impl._M_start._M_cur
 800152a:	429a      	cmp	r2, r3
 800152c:	d011      	beq.n	8001552 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9pop_frontEv+0x3a>
	  {
	    _Alloc_traits::destroy(_M_get_Tp_allocator(),
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	4618      	mov	r0, r3
 8001532:	f7ff ff88 	bl	8001446 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 8001536:	4602      	mov	r2, r0
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	4619      	mov	r1, r3
 800153e:	4610      	mov	r0, r2
 8001540:	f000 f881 	bl	8001646 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS5_EEvRS6_PT_>
				   this->_M_impl._M_start._M_cur);
	    ++this->_M_impl._M_start._M_cur;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	f103 0218 	add.w	r2, r3, #24
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	609a      	str	r2, [r3, #8]
	  }
	else
	  _M_pop_front_aux();
      }
 8001550:	e002      	b.n	8001558 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9pop_frontEv+0x40>
	  _M_pop_front_aux();
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f000 f884 	bl	8001660 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE16_M_pop_front_auxEv>
      }
 8001558:	bf00      	nop
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <_ZNSt16allocator_traitsISaIcEE37select_on_container_copy_constructionERKS0_>:
       *  @brief  Obtain an allocator to use when copying a container.
       *  @param  __rhs  An allocator.
       *  @return @c __rhs
      */
      static _GLIBCXX20_CONSTEXPR allocator_type
      select_on_container_copy_construction(const allocator_type& __rhs)
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
      { return __rhs; }
 800156a:	6839      	ldr	r1, [r7, #0]
 800156c:	6878      	ldr	r0, [r7, #4]
 800156e:	f00a fc4d 	bl	800be0c <_ZNSaIcEC1ERKS_>
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}

0800157a <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_deallocate_mapEPPS5_j>:
      _M_deallocate_map(_Map_pointer __p, size_t __n) _GLIBCXX_NOEXCEPT
 800157a:	b580      	push	{r7, lr}
 800157c:	b086      	sub	sp, #24
 800157e:	af00      	add	r7, sp, #0
 8001580:	60f8      	str	r0, [r7, #12]
 8001582:	60b9      	str	r1, [r7, #8]
 8001584:	607a      	str	r2, [r7, #4]
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 8001586:	f107 0314 	add.w	r3, r7, #20
 800158a:	68f9      	ldr	r1, [r7, #12]
 800158c:	4618      	mov	r0, r3
 800158e:	f000 f8ef 	bl	8001770 <_ZNKSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE20_M_get_map_allocatorEv>
	_Map_alloc_traits::deallocate(__map_alloc, __p, __n);
 8001592:	f107 0314 	add.w	r3, r7, #20
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	68b9      	ldr	r1, [r7, #8]
 800159a:	4618      	mov	r0, r3
 800159c:	f000 f905 	bl	80017aa <_ZNSt16allocator_traitsISaIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS7_PS6_j>
      }
 80015a0:	f107 0314 	add.w	r3, r7, #20
 80015a4:	4618      	mov	r0, r3
 80015a6:	f000 f8f4 	bl	8001792 <_ZNSaIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>
 80015aa:	3718      	adds	r7, #24
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}

080015b0 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
#if __cplusplus > 201402L
      typename deque<_Tp, _Alloc>::reference
#else
      void
#endif
      deque<_Tp, _Alloc>::
 80015b0:	b5b0      	push	{r4, r5, r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	6039      	str	r1, [r7, #0]
      emplace_back(_Args&&... __args)
      {
	if (this->_M_impl._M_finish._M_cur
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	699a      	ldr	r2, [r3, #24]
	    != this->_M_impl._M_finish._M_last - 1)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6a1b      	ldr	r3, [r3, #32]
 80015c2:	3b18      	subs	r3, #24
	if (this->_M_impl._M_finish._M_cur
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d012      	beq.n	80015ee <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x3e>
	  {
	    _Alloc_traits::construct(this->_M_impl,
 80015c8:	687c      	ldr	r4, [r7, #4]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	699d      	ldr	r5, [r3, #24]
 80015ce:	6838      	ldr	r0, [r7, #0]
 80015d0:	f000 f8fa 	bl	80017c8 <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>
 80015d4:	4603      	mov	r3, r0
 80015d6:	461a      	mov	r2, r3
 80015d8:	4629      	mov	r1, r5
 80015da:	4620      	mov	r0, r4
 80015dc:	f000 f8ff 	bl	80017de <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>
				     this->_M_impl._M_finish._M_cur,
				     std::forward<_Args>(__args)...);
	    ++this->_M_impl._M_finish._M_cur;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	699b      	ldr	r3, [r3, #24]
 80015e4:	f103 0218 	add.w	r2, r3, #24
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	619a      	str	r2, [r3, #24]
	else
	  _M_push_back_aux(std::forward<_Args>(__args)...);
#if __cplusplus > 201402L
	return back();
#endif
      }
 80015ec:	e007      	b.n	80015fe <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x4e>
	  _M_push_back_aux(std::forward<_Args>(__args)...);
 80015ee:	6838      	ldr	r0, [r7, #0]
 80015f0:	f000 f8ea 	bl	80017c8 <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>
 80015f4:	4603      	mov	r3, r0
 80015f6:	4619      	mov	r1, r3
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f000 f903 	bl	8001804 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_>
      }
 80015fe:	bf00      	nop
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bdb0      	pop	{r4, r5, r7, pc}

08001606 <_ZSteqRKSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_ESA_>:
      operator==(const _Self& __x, const _Self& __y) _GLIBCXX_NOEXCEPT
 8001606:	b480      	push	{r7}
 8001608:	b083      	sub	sp, #12
 800160a:	af00      	add	r7, sp, #0
 800160c:	6078      	str	r0, [r7, #4]
 800160e:	6039      	str	r1, [r7, #0]
      { return __x._M_cur == __y._M_cur; }
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	429a      	cmp	r2, r3
 800161a:	bf0c      	ite	eq
 800161c:	2301      	moveq	r3, #1
 800161e:	2300      	movne	r3, #0
 8001620:	b2db      	uxtb	r3, r3
 8001622:	4618      	mov	r0, r3
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr

0800162e <_ZNKSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_EdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 800162e:	b480      	push	{r7}
 8001630:	b083      	sub	sp, #12
 8001632:	af00      	add	r7, sp, #0
 8001634:	6078      	str	r0, [r7, #4]
      { return *_M_cur; }
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4618      	mov	r0, r3
 800163c:	370c      	adds	r7, #12
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr

08001646 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS5_EEvRS6_PT_>:
	destroy(allocator_type& __a __attribute__((__unused__)), _Up* __p)
 8001646:	b580      	push	{r7, lr}
 8001648:	b082      	sub	sp, #8
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
 800164e:	6039      	str	r1, [r7, #0]
	  __a.destroy(__p);
 8001650:	6839      	ldr	r1, [r7, #0]
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f000 f91a 	bl	800188c <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7destroyIS6_EEvPT_>
	}
 8001658:	bf00      	nop
 800165a:	3708      	adds	r7, #8
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}

08001660 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE16_M_pop_front_auxEv>:
  // Note that if the deque has at least one element (a precondition for this
  // member function), and if
  //   _M_impl._M_start._M_cur == _M_impl._M_start._M_last,
  // then the deque must have at least two nodes.
  template <typename _Tp, typename _Alloc>
    void deque<_Tp, _Alloc>::
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
    _M_pop_front_aux()
    {
      _Alloc_traits::destroy(_M_get_Tp_allocator(),
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4618      	mov	r0, r3
 800166c:	f7ff feeb 	bl	8001446 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 8001670:	4602      	mov	r2, r0
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	4619      	mov	r1, r3
 8001678:	4610      	mov	r0, r2
 800167a:	f7ff ffe4 	bl	8001646 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS5_EEvRS6_PT_>
			     this->_M_impl._M_start._M_cur);
      _M_deallocate_node(this->_M_impl._M_start._M_first);
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	4619      	mov	r1, r3
 8001686:	4610      	mov	r0, r2
 8001688:	f000 f85f 	bl	800174a <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE18_M_deallocate_nodeEPS5_>
      this->_M_impl._M_start._M_set_node(this->_M_impl._M_start._M_node + 1);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f103 0208 	add.w	r2, r3, #8
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	695b      	ldr	r3, [r3, #20]
 8001696:	3304      	adds	r3, #4
 8001698:	4619      	mov	r1, r3
 800169a:	4610      	mov	r0, r2
 800169c:	f000 f839 	bl	8001712 <_ZNSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_E11_M_set_nodeEPS7_>
      this->_M_impl._M_start._M_cur = this->_M_impl._M_start._M_first;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	68da      	ldr	r2, [r3, #12]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	609a      	str	r2, [r3, #8]
    }
 80016a8:	bf00      	nop
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	d201      	bcs.n	80016ca <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	e000      	b.n	80016cc <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 80016ca:	687b      	ldr	r3, [r7, #4]
    }
 80016cc:	4618      	mov	r0, r3
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_M_allocate_mapEj>:
      _M_allocate_map(size_t __n)
 80016d8:	b590      	push	{r4, r7, lr}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 80016e2:	f107 030c 	add.w	r3, r7, #12
 80016e6:	6879      	ldr	r1, [r7, #4]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f000 f841 	bl	8001770 <_ZNKSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE20_M_get_map_allocatorEv>
	return _Map_alloc_traits::allocate(__map_alloc, __n);
 80016ee:	f107 030c 	add.w	r3, r7, #12
 80016f2:	6839      	ldr	r1, [r7, #0]
 80016f4:	4618      	mov	r0, r3
 80016f6:	f000 f8d5 	bl	80018a4 <_ZNSt16allocator_traitsISaIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS7_j>
 80016fa:	4604      	mov	r4, r0
 80016fc:	bf00      	nop
      }
 80016fe:	f107 030c 	add.w	r3, r7, #12
 8001702:	4618      	mov	r0, r3
 8001704:	f000 f845 	bl	8001792 <_ZNSaIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>
	return _Map_alloc_traits::allocate(__map_alloc, __n);
 8001708:	4623      	mov	r3, r4
      }
 800170a:	4618      	mov	r0, r3
 800170c:	3714      	adds	r7, #20
 800170e:	46bd      	mov	sp, r7
 8001710:	bd90      	pop	{r4, r7, pc}

08001712 <_ZNSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_E11_M_set_nodeEPS7_>:
      _M_set_node(_Map_pointer __new_node) _GLIBCXX_NOEXCEPT
 8001712:	b590      	push	{r4, r7, lr}
 8001714:	b083      	sub	sp, #12
 8001716:	af00      	add	r7, sp, #0
 8001718:	6078      	str	r0, [r7, #4]
 800171a:	6039      	str	r1, [r7, #0]
	_M_node = __new_node;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	683a      	ldr	r2, [r7, #0]
 8001720:	60da      	str	r2, [r3, #12]
	_M_first = *__new_node;
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	605a      	str	r2, [r3, #4]
	_M_last = _M_first + difference_type(_S_buffer_size());
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	685c      	ldr	r4, [r3, #4]
 800172e:	f000 f8da 	bl	80018e6 <_ZNSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_E14_S_buffer_sizeEv>
 8001732:	4602      	mov	r2, r0
 8001734:	4613      	mov	r3, r2
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	4413      	add	r3, r2
 800173a:	00db      	lsls	r3, r3, #3
 800173c:	18e2      	adds	r2, r4, r3
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	609a      	str	r2, [r3, #8]
      }
 8001742:	bf00      	nop
 8001744:	370c      	adds	r7, #12
 8001746:	46bd      	mov	sp, r7
 8001748:	bd90      	pop	{r4, r7, pc}

0800174a <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE18_M_deallocate_nodeEPS5_>:
      _M_deallocate_node(_Ptr __p) _GLIBCXX_NOEXCEPT
 800174a:	b590      	push	{r4, r7, lr}
 800174c:	b083      	sub	sp, #12
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
 8001752:	6039      	str	r1, [r7, #0]
	_Traits::deallocate(_M_impl, __p, __deque_buf_size(sizeof(_Tp)));
 8001754:	687c      	ldr	r4, [r7, #4]
 8001756:	2018      	movs	r0, #24
 8001758:	f7ff fbdc 	bl	8000f14 <_ZSt16__deque_buf_sizej>
 800175c:	4603      	mov	r3, r0
 800175e:	461a      	mov	r2, r3
 8001760:	6839      	ldr	r1, [r7, #0]
 8001762:	4620      	mov	r0, r4
 8001764:	f000 f8c7 	bl	80018f6 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_j>
      }
 8001768:	bf00      	nop
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	bd90      	pop	{r4, r7, pc}

08001770 <_ZNKSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE20_M_get_map_allocatorEv>:
      _M_get_map_allocator() const _GLIBCXX_NOEXCEPT
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	6039      	str	r1, [r7, #0]
      { return _Map_alloc_type(_M_get_Tp_allocator()); }
 800177a:	6838      	ldr	r0, [r7, #0]
 800177c:	f000 f8ca 	bl	8001914 <_ZNKSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 8001780:	4603      	mov	r3, r0
 8001782:	4619      	mov	r1, r3
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f000 f8d0 	bl	800192a <_ZNSaIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1IS4_EERKSaIT_E>
 800178a:	6878      	ldr	r0, [r7, #4]
 800178c:	3708      	adds	r7, #8
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}

08001792 <_ZNSaIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8001792:	b580      	push	{r7, lr}
 8001794:	b082      	sub	sp, #8
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f000 f8d2 	bl	8001944 <_ZN9__gnu_cxx13new_allocatorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	4618      	mov	r0, r3
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}

080017aa <_ZNSt16allocator_traitsISaIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS7_PS6_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b084      	sub	sp, #16
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	60f8      	str	r0, [r7, #12]
 80017b2:	60b9      	str	r1, [r7, #8]
 80017b4:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	68b9      	ldr	r1, [r7, #8]
 80017ba:	68f8      	ldr	r0, [r7, #12]
 80017bc:	f000 f8cd 	bl	800195a <_ZN9__gnu_cxx13new_allocatorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS7_j>
 80017c0:	bf00      	nop
 80017c2:	3710      	adds	r7, #16
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	4618      	mov	r0, r3
 80017d4:	370c      	adds	r7, #12
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr

080017de <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>:
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
 80017de:	b580      	push	{r7, lr}
 80017e0:	b084      	sub	sp, #16
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	60f8      	str	r0, [r7, #12]
 80017e6:	60b9      	str	r1, [r7, #8]
 80017e8:	607a      	str	r2, [r7, #4]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f7ff ffec 	bl	80017c8 <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>
 80017f0:	4603      	mov	r3, r0
 80017f2:	461a      	mov	r2, r3
 80017f4:	68b9      	ldr	r1, [r7, #8]
 80017f6:	68f8      	ldr	r0, [r7, #12]
 80017f8:	f000 f8bf 	bl	800197a <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_>
	}
 80017fc:	bf00      	nop
 80017fe:	3710      	adds	r7, #16
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}

08001804 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_>:
      deque<_Tp, _Alloc>::
 8001804:	b5b0      	push	{r4, r5, r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	6039      	str	r1, [r7, #0]
	if (size() == max_size())
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f000 f8cb 	bl	80019aa <_ZNKSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>
 8001814:	4604      	mov	r4, r0
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f000 f8d9 	bl	80019ce <_ZNKSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>
 800181c:	4603      	mov	r3, r0
 800181e:	429c      	cmp	r4, r3
 8001820:	bf0c      	ite	eq
 8001822:	2301      	moveq	r3, #1
 8001824:	2300      	movne	r3, #0
 8001826:	b2db      	uxtb	r3, r3
 8001828:	2b00      	cmp	r3, #0
 800182a:	d002      	beq.n	8001832 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_+0x2e>
	  __throw_length_error(
 800182c:	4816      	ldr	r0, [pc, #88]	; (8001888 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_+0x84>)
 800182e:	f00a faf8 	bl	800be22 <_ZSt20__throw_length_errorPKc>
	_M_reserve_map_at_back();
 8001832:	2101      	movs	r1, #1
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	f000 f8db 	bl	80019f0 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE22_M_reserve_map_at_backEj>
	*(this->_M_impl._M_finish._M_node + 1) = this->_M_allocate_node();
 800183a:	687a      	ldr	r2, [r7, #4]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001840:	1d1c      	adds	r4, r3, #4
 8001842:	4610      	mov	r0, r2
 8001844:	f000 f83d 	bl	80018c2 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE16_M_allocate_nodeEv>
 8001848:	4603      	mov	r3, r0
 800184a:	6023      	str	r3, [r4, #0]
	    _Alloc_traits::construct(this->_M_impl,
 800184c:	687c      	ldr	r4, [r7, #4]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	699d      	ldr	r5, [r3, #24]
 8001852:	6838      	ldr	r0, [r7, #0]
 8001854:	f7ff ffb8 	bl	80017c8 <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>
 8001858:	4603      	mov	r3, r0
 800185a:	461a      	mov	r2, r3
 800185c:	4629      	mov	r1, r5
 800185e:	4620      	mov	r0, r4
 8001860:	f7ff ffbd 	bl	80017de <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>
	    this->_M_impl._M_finish._M_set_node(this->_M_impl._M_finish._M_node
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	f103 0218 	add.w	r2, r3, #24
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800186e:	3304      	adds	r3, #4
 8001870:	4619      	mov	r1, r3
 8001872:	4610      	mov	r0, r2
 8001874:	f7ff ff4d 	bl	8001712 <_ZNSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_E11_M_set_nodeEPS7_>
	    this->_M_impl._M_finish._M_cur = this->_M_impl._M_finish._M_first;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	69da      	ldr	r2, [r3, #28]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	619a      	str	r2, [r3, #24]
      }
 8001880:	bf00      	nop
 8001882:	3708      	adds	r7, #8
 8001884:	46bd      	mov	sp, r7
 8001886:	bdb0      	pop	{r4, r5, r7, pc}
 8001888:	0800f174 	.word	0x0800f174

0800188c <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7destroyIS6_EEvPT_>:
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }

      template<typename _Up>
	void
	destroy(_Up* __p)
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
	noexcept(std::is_nothrow_destructible<_Up>::value)
	{ __p->~_Up(); }
 8001896:	6838      	ldr	r0, [r7, #0]
 8001898:	f00a fc50 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800189c:	bf00      	nop
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <_ZNSt16allocator_traitsISaIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS7_j>:
      allocate(allocator_type& __a, size_type __n)
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 80018ae:	2200      	movs	r2, #0
 80018b0:	6839      	ldr	r1, [r7, #0]
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f000 f8c3 	bl	8001a3e <_ZN9__gnu_cxx13new_allocatorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEjPKv>
 80018b8:	4603      	mov	r3, r0
 80018ba:	4618      	mov	r0, r3
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE16_M_allocate_nodeEv>:
      _M_allocate_node()
 80018c2:	b590      	push	{r4, r7, lr}
 80018c4:	b083      	sub	sp, #12
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
	return _Traits::allocate(_M_impl, __deque_buf_size(sizeof(_Tp)));
 80018ca:	687c      	ldr	r4, [r7, #4]
 80018cc:	2018      	movs	r0, #24
 80018ce:	f7ff fb21 	bl	8000f14 <_ZSt16__deque_buf_sizej>
 80018d2:	4603      	mov	r3, r0
 80018d4:	4619      	mov	r1, r3
 80018d6:	4620      	mov	r0, r4
 80018d8:	f000 f8da 	bl	8001a90 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_j>
 80018dc:	4603      	mov	r3, r0
      }
 80018de:	4618      	mov	r0, r3
 80018e0:	370c      	adds	r7, #12
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd90      	pop	{r4, r7, pc}

080018e6 <_ZNSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_E14_S_buffer_sizeEv>:
      static size_t _S_buffer_size() _GLIBCXX_NOEXCEPT
 80018e6:	b580      	push	{r7, lr}
 80018e8:	af00      	add	r7, sp, #0
      { return __deque_buf_size(sizeof(_Tp)); }
 80018ea:	2018      	movs	r0, #24
 80018ec:	f7ff fb12 	bl	8000f14 <_ZSt16__deque_buf_sizej>
 80018f0:	4603      	mov	r3, r0
 80018f2:	4618      	mov	r0, r3
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b084      	sub	sp, #16
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	60f8      	str	r0, [r7, #12]
 80018fe:	60b9      	str	r1, [r7, #8]
 8001900:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8001902:	687a      	ldr	r2, [r7, #4]
 8001904:	68b9      	ldr	r1, [r7, #8]
 8001906:	68f8      	ldr	r0, [r7, #12]
 8001908:	f000 f8d1 	bl	8001aae <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_j>
 800190c:	bf00      	nop
 800190e:	3710      	adds	r7, #16
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <_ZNKSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	4618      	mov	r0, r3
 8001920:	370c      	adds	r7, #12
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr

0800192a <_ZNSaIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1IS4_EERKSaIT_E>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }
 800192a:	b580      	push	{r7, lr}
 800192c:	b082      	sub	sp, #8
 800192e:	af00      	add	r7, sp, #0
 8001930:	6078      	str	r0, [r7, #4]
 8001932:	6039      	str	r1, [r7, #0]
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	f000 f8cd 	bl	8001ad4 <_ZN9__gnu_cxx13new_allocatorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Ev>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4618      	mov	r0, r3
 800193e:	3708      	adds	r7, #8
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}

08001944 <_ZN9__gnu_cxx13new_allocatorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	4618      	mov	r0, r3
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr

0800195a <_ZN9__gnu_cxx13new_allocatorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS7_j>:
      deallocate(_Tp* __p, size_type __t __attribute__ ((__unused__)))
 800195a:	b580      	push	{r7, lr}
 800195c:	b084      	sub	sp, #16
 800195e:	af00      	add	r7, sp, #0
 8001960:	60f8      	str	r0, [r7, #12]
 8001962:	60b9      	str	r1, [r7, #8]
 8001964:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	4619      	mov	r1, r3
 800196c:	68b8      	ldr	r0, [r7, #8]
 800196e:	f00a fa35 	bl	800bddc <_ZdlPvj>
      }
 8001972:	bf00      	nop
 8001974:	3710      	adds	r7, #16
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}

0800197a <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_>:
	construct(_Up* __p, _Args&&... __args)
 800197a:	b590      	push	{r4, r7, lr}
 800197c:	b085      	sub	sp, #20
 800197e:	af00      	add	r7, sp, #0
 8001980:	60f8      	str	r0, [r7, #12]
 8001982:	60b9      	str	r1, [r7, #8]
 8001984:	607a      	str	r2, [r7, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f7ff ff1e 	bl	80017c8 <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>
 800198c:	4604      	mov	r4, r0
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	4619      	mov	r1, r3
 8001992:	2018      	movs	r0, #24
 8001994:	f7ff fab2 	bl	8000efc <_ZnwjPv>
 8001998:	4603      	mov	r3, r0
 800199a:	4621      	mov	r1, r4
 800199c:	4618      	mov	r0, r3
 800199e:	f00a fbb3 	bl	800c108 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 80019a2:	bf00      	nop
 80019a4:	3714      	adds	r7, #20
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd90      	pop	{r4, r7, pc}

080019aa <_ZNKSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b082      	sub	sp, #8
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
      { return this->_M_impl._M_finish - this->_M_impl._M_start; }
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	f103 0218 	add.w	r2, r3, #24
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	3308      	adds	r3, #8
 80019bc:	4619      	mov	r1, r3
 80019be:	4610      	mov	r0, r2
 80019c0:	f000 f894 	bl	8001aec <_ZStmiRKSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_ESA_>
 80019c4:	4603      	mov	r3, r0
 80019c6:	4618      	mov	r0, r3
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}

080019ce <_ZNKSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b082      	sub	sp, #8
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4618      	mov	r0, r3
 80019da:	f7ff ff9b 	bl	8001914 <_ZNKSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 80019de:	4603      	mov	r3, r0
 80019e0:	4618      	mov	r0, r3
 80019e2:	f000 f8b7 	bl	8001b54 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>
 80019e6:	4603      	mov	r3, r0
 80019e8:	4618      	mov	r0, r3
 80019ea:	3708      	adds	r7, #8
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}

080019f0 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE22_M_reserve_map_at_backEj>:
       *  Makes sure the _M_map has space for new nodes.  Does not
       *  actually add the nodes.  Can invalidate _M_map pointers.
       *  (And consequently, %deque iterators.)
       */
      void
      _M_reserve_map_at_back(size_type __nodes_to_add = 1)
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	6039      	str	r1, [r7, #0]
      {
	if (__nodes_to_add + 1 > this->_M_impl._M_map_size
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	1c5a      	adds	r2, r3, #1
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	685b      	ldr	r3, [r3, #4]
	    - (this->_M_impl._M_finish._M_node - this->_M_impl._M_map))
 8001a02:	6879      	ldr	r1, [r7, #4]
 8001a04:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8001a06:	6879      	ldr	r1, [r7, #4]
 8001a08:	6809      	ldr	r1, [r1, #0]
 8001a0a:	1a41      	subs	r1, r0, r1
 8001a0c:	1089      	asrs	r1, r1, #2
 8001a0e:	1a5b      	subs	r3, r3, r1
	if (__nodes_to_add + 1 > this->_M_impl._M_map_size
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d904      	bls.n	8001a1e <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE22_M_reserve_map_at_backEj+0x2e>
	  _M_reallocate_map(__nodes_to_add, false);
 8001a14:	2200      	movs	r2, #0
 8001a16:	6839      	ldr	r1, [r7, #0]
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f000 f8b5 	bl	8001b88 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_reallocate_mapEjb>
      }
 8001a1e:	bf00      	nop
 8001a20:	3708      	adds	r7, #8
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <_ZNK9__gnu_cxx13new_allocatorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8001a26:	b480      	push	{r7}
 8001a28:	b083      	sub	sp, #12
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8001a2e:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 8001a32:	4618      	mov	r0, r3
 8001a34:	370c      	adds	r7, #12
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <_ZN9__gnu_cxx13new_allocatorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b084      	sub	sp, #16
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	60f8      	str	r0, [r7, #12]
 8001a46:	60b9      	str	r1, [r7, #8]
 8001a48:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8001a4a:	68f8      	ldr	r0, [r7, #12]
 8001a4c:	f7ff ffeb 	bl	8001a26 <_ZNK9__gnu_cxx13new_allocatorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE11_M_max_sizeEv>
 8001a50:	4602      	mov	r2, r0
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	4293      	cmp	r3, r2
 8001a56:	bf8c      	ite	hi
 8001a58:	2301      	movhi	r3, #1
 8001a5a:	2300      	movls	r3, #0
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	bf14      	ite	ne
 8001a62:	2301      	movne	r3, #1
 8001a64:	2300      	moveq	r3, #0
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d007      	beq.n	8001a7c <_ZN9__gnu_cxx13new_allocatorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a72:	d301      	bcc.n	8001a78 <_ZN9__gnu_cxx13new_allocatorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8001a74:	f00a f9cf 	bl	800be16 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8001a78:	f00a f9ca 	bl	800be10 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	4618      	mov	r0, r3
 8001a82:	f00a f9af 	bl	800bde4 <_Znwj>
 8001a86:	4603      	mov	r3, r0
      }
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3710      	adds	r7, #16
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_j>:
      allocate(allocator_type& __a, size_type __n)
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	6839      	ldr	r1, [r7, #0]
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f000 f91a 	bl	8001cd8 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEjPKv>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}

08001aae <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_j>:
      deallocate(_Tp* __p, size_type __t __attribute__ ((__unused__)))
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b084      	sub	sp, #16
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	60f8      	str	r0, [r7, #12]
 8001ab6:	60b9      	str	r1, [r7, #8]
 8001ab8:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	4613      	mov	r3, r2
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	4413      	add	r3, r2
 8001ac2:	00db      	lsls	r3, r3, #3
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	68b8      	ldr	r0, [r7, #8]
 8001ac8:	f00a f988 	bl	800bddc <_ZdlPvj>
      }
 8001acc:	bf00      	nop
 8001ace:	3710      	adds	r7, #16
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <_ZN9__gnu_cxx13new_allocatorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	370c      	adds	r7, #12
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
	...

08001aec <_ZStmiRKSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_ESA_>:
      operator-(const _Self& __x, const _Self& __y) _GLIBCXX_NOEXCEPT
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	6039      	str	r1, [r7, #0]
	return difference_type(_S_buffer_size())
 8001af6:	f7ff fef6 	bl	80018e6 <_ZNSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_E14_S_buffer_sizeEv>
 8001afa:	4603      	mov	r3, r0
 8001afc:	4619      	mov	r1, r3
	  * (__x._M_node - __y._M_node - bool(__x._M_node))
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	68da      	ldr	r2, [r3, #12]
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	68db      	ldr	r3, [r3, #12]
 8001b06:	1ad3      	subs	r3, r2, r3
 8001b08:	109b      	asrs	r3, r3, #2
 8001b0a:	461a      	mov	r2, r3
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	bf14      	ite	ne
 8001b14:	2301      	movne	r3, #1
 8001b16:	2300      	moveq	r3, #0
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	1ad3      	subs	r3, r2, r3
 8001b1c:	fb01 f303 	mul.w	r3, r1, r3
	  + (__x._M_cur - __x._M_first)
 8001b20:	687a      	ldr	r2, [r7, #4]
 8001b22:	6811      	ldr	r1, [r2, #0]
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	6852      	ldr	r2, [r2, #4]
 8001b28:	1a8a      	subs	r2, r1, r2
 8001b2a:	10d2      	asrs	r2, r2, #3
 8001b2c:	4908      	ldr	r1, [pc, #32]	; (8001b50 <_ZStmiRKSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_ESA_+0x64>)
 8001b2e:	fb01 f202 	mul.w	r2, r1, r2
 8001b32:	4413      	add	r3, r2
	  + (__y._M_last - __y._M_cur);
 8001b34:	683a      	ldr	r2, [r7, #0]
 8001b36:	6891      	ldr	r1, [r2, #8]
 8001b38:	683a      	ldr	r2, [r7, #0]
 8001b3a:	6812      	ldr	r2, [r2, #0]
 8001b3c:	1a8a      	subs	r2, r1, r2
 8001b3e:	10d2      	asrs	r2, r2, #3
 8001b40:	4903      	ldr	r1, [pc, #12]	; (8001b50 <_ZStmiRKSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_ESA_+0x64>)
 8001b42:	fb01 f202 	mul.w	r2, r1, r2
 8001b46:	4413      	add	r3, r2
      }
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	aaaaaaab 	.word	0xaaaaaaab

08001b54 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
	const size_t __diffmax = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max;
 8001b5c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8001b60:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8001b62:	6878      	ldr	r0, [r7, #4]
 8001b64:	f000 f8e6 	bl	8001d34 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8001b6c:	f107 0208 	add.w	r2, r7, #8
 8001b70:	f107 030c 	add.w	r3, r7, #12
 8001b74:	4611      	mov	r1, r2
 8001b76:	4618      	mov	r0, r3
 8001b78:	f000 f8e8 	bl	8001d4c <_ZSt3minIjERKT_S2_S2_>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	681b      	ldr	r3, [r3, #0]
      }
 8001b80:	4618      	mov	r0, r3
 8001b82:	3710      	adds	r7, #16
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}

08001b88 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_reallocate_mapEjb>:
	}
    }

  template <typename _Tp, typename _Alloc>
    void
    deque<_Tp, _Alloc>::
 8001b88:	b590      	push	{r4, r7, lr}
 8001b8a:	b08b      	sub	sp, #44	; 0x2c
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	60f8      	str	r0, [r7, #12]
 8001b90:	60b9      	str	r1, [r7, #8]
 8001b92:	4613      	mov	r3, r2
 8001b94:	71fb      	strb	r3, [r7, #7]
    _M_reallocate_map(size_type __nodes_to_add, bool __add_at_front)
    {
      const size_type __old_num_nodes
	= this->_M_impl._M_finish._M_node - this->_M_impl._M_start._M_node + 1;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	695b      	ldr	r3, [r3, #20]
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	109b      	asrs	r3, r3, #2
 8001ba2:	3301      	adds	r3, #1
      const size_type __old_num_nodes
 8001ba4:	623b      	str	r3, [r7, #32]
      const size_type __new_num_nodes = __old_num_nodes + __nodes_to_add;
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	6a3a      	ldr	r2, [r7, #32]
 8001baa:	4413      	add	r3, r2
 8001bac:	61fb      	str	r3, [r7, #28]

      _Map_pointer __new_nstart;
      if (this->_M_impl._M_map_size > 2 * __new_num_nodes)
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	685a      	ldr	r2, [r3, #4]
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	429a      	cmp	r2, r3
 8001bb8:	d92d      	bls.n	8001c16 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_reallocate_mapEjb+0x8e>
	{
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	6859      	ldr	r1, [r3, #4]
					 - __new_num_nodes) / 2
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	1acb      	subs	r3, r1, r3
 8001bc6:	085b      	lsrs	r3, r3, #1
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 8001bc8:	0099      	lsls	r1, r3, #2
			 + (__add_at_front ? __nodes_to_add : 0);
 8001bca:	79fb      	ldrb	r3, [r7, #7]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d002      	beq.n	8001bd6 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_reallocate_mapEjb+0x4e>
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	009b      	lsls	r3, r3, #2
 8001bd4:	e000      	b.n	8001bd8 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_reallocate_mapEjb+0x50>
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	440b      	add	r3, r1
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 8001bda:	4413      	add	r3, r2
 8001bdc:	627b      	str	r3, [r7, #36]	; 0x24
	  if (__new_nstart < this->_M_impl._M_start._M_node)
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	695b      	ldr	r3, [r3, #20]
 8001be2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d209      	bcs.n	8001bfc <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_reallocate_mapEjb+0x74>
	    std::copy(this->_M_impl._M_start._M_node,
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	6958      	ldr	r0, [r3, #20]
		      this->_M_impl._M_finish._M_node + 1,
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	    std::copy(this->_M_impl._M_start._M_node,
 8001bf0:	3304      	adds	r3, #4
 8001bf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	f000 f8bd 	bl	8001d74 <_ZSt4copyIPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_ET0_T_S9_S8_>
 8001bfa:	e048      	b.n	8001c8e <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_reallocate_mapEjb+0x106>
		      __new_nstart);
	  else
	    std::copy_backward(this->_M_impl._M_start._M_node,
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	6958      	ldr	r0, [r3, #20]
			       this->_M_impl._M_finish._M_node + 1,
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	    std::copy_backward(this->_M_impl._M_start._M_node,
 8001c04:	1d19      	adds	r1, r3, #4
			       __new_nstart + __old_num_nodes);
 8001c06:	6a3b      	ldr	r3, [r7, #32]
 8001c08:	009b      	lsls	r3, r3, #2
	    std::copy_backward(this->_M_impl._M_start._M_node,
 8001c0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c0c:	4413      	add	r3, r2
 8001c0e:	461a      	mov	r2, r3
 8001c10:	f000 f8c8 	bl	8001da4 <_ZSt13copy_backwardIPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_ET0_T_S9_S8_>
 8001c14:	e03b      	b.n	8001c8e <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_reallocate_mapEjb+0x106>
	}
      else
	{
	  size_type __new_map_size = this->_M_impl._M_map_size
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	685c      	ldr	r4, [r3, #4]
				     + std::max(this->_M_impl._M_map_size,
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	3304      	adds	r3, #4
 8001c1e:	f107 0208 	add.w	r2, r7, #8
 8001c22:	4611      	mov	r1, r2
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7ff fd43 	bl	80016b0 <_ZSt3maxIjERKT_S2_S2_>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4423      	add	r3, r4
	  size_type __new_map_size = this->_M_impl._M_map_size
 8001c30:	3302      	adds	r3, #2
 8001c32:	61bb      	str	r3, [r7, #24]
						__nodes_to_add) + 2;

	  _Map_pointer __new_map = this->_M_allocate_map(__new_map_size);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	69b9      	ldr	r1, [r7, #24]
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7ff fd4d 	bl	80016d8 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_M_allocate_mapEj>
 8001c3e:	6178      	str	r0, [r7, #20]
	  __new_nstart = __new_map + (__new_map_size - __new_num_nodes) / 2
 8001c40:	69ba      	ldr	r2, [r7, #24]
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	085b      	lsrs	r3, r3, #1
 8001c48:	009a      	lsls	r2, r3, #2
			 + (__add_at_front ? __nodes_to_add : 0);
 8001c4a:	79fb      	ldrb	r3, [r7, #7]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d002      	beq.n	8001c56 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_reallocate_mapEjb+0xce>
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	e000      	b.n	8001c58 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_reallocate_mapEjb+0xd0>
 8001c56:	2300      	movs	r3, #0
 8001c58:	4413      	add	r3, r2
	  __new_nstart = __new_map + (__new_map_size - __new_num_nodes) / 2
 8001c5a:	697a      	ldr	r2, [r7, #20]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	627b      	str	r3, [r7, #36]	; 0x24
	  std::copy(this->_M_impl._M_start._M_node,
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	6958      	ldr	r0, [r3, #20]
		    this->_M_impl._M_finish._M_node + 1,
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	  std::copy(this->_M_impl._M_start._M_node,
 8001c68:	3304      	adds	r3, #4
 8001c6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	f000 f881 	bl	8001d74 <_ZSt4copyIPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_ET0_T_S9_S8_>
		    __new_nstart);
	  _M_deallocate_map(this->_M_impl._M_map, this->_M_impl._M_map_size);
 8001c72:	68f8      	ldr	r0, [r7, #12]
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	6819      	ldr	r1, [r3, #0]
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	f7ff fc7c 	bl	800157a <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_deallocate_mapEPPS5_j>

	  this->_M_impl._M_map = __new_map;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	697a      	ldr	r2, [r7, #20]
 8001c86:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_map_size = __new_map_size;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	69ba      	ldr	r2, [r7, #24]
 8001c8c:	605a      	str	r2, [r3, #4]
	}

      this->_M_impl._M_start._M_set_node(__new_nstart);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	3308      	adds	r3, #8
 8001c92:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff fd3c 	bl	8001712 <_ZNSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_E11_M_set_nodeEPS7_>
      this->_M_impl._M_finish._M_set_node(__new_nstart + __old_num_nodes - 1);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	f103 0018 	add.w	r0, r3, #24
 8001ca0:	6a3b      	ldr	r3, [r7, #32]
 8001ca2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001ca6:	3b01      	subs	r3, #1
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cac:	4413      	add	r3, r2
 8001cae:	4619      	mov	r1, r3
 8001cb0:	f7ff fd2f 	bl	8001712 <_ZNSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_E11_M_set_nodeEPS7_>
    }
 8001cb4:	bf00      	nop
 8001cb6:	372c      	adds	r7, #44	; 0x2c
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd90      	pop	{r4, r7, pc}

08001cbc <_ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE11_M_max_sizeEv>:
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8001cc4:	4b03      	ldr	r3, [pc, #12]	; (8001cd4 <_ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE11_M_max_sizeEv+0x18>)
      }
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	05555555 	.word	0x05555555

08001cd8 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b084      	sub	sp, #16
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	60b9      	str	r1, [r7, #8]
 8001ce2:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8001ce4:	68f8      	ldr	r0, [r7, #12]
 8001ce6:	f7ff ffe9 	bl	8001cbc <_ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE11_M_max_sizeEv>
 8001cea:	4602      	mov	r2, r0
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	bf8c      	ite	hi
 8001cf2:	2301      	movhi	r3, #1
 8001cf4:	2300      	movls	r3, #0
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	bf14      	ite	ne
 8001cfc:	2301      	movne	r3, #1
 8001cfe:	2300      	moveq	r3, #0
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d007      	beq.n	8001d16 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	4a09      	ldr	r2, [pc, #36]	; (8001d30 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEjPKv+0x58>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d901      	bls.n	8001d12 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8001d0e:	f00a f882 	bl	800be16 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8001d12:	f00a f87d 	bl	800be10 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8001d16:	68ba      	ldr	r2, [r7, #8]
 8001d18:	4613      	mov	r3, r2
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	4413      	add	r3, r2
 8001d1e:	00db      	lsls	r3, r3, #3
 8001d20:	4618      	mov	r0, r3
 8001d22:	f00a f85f 	bl	800bde4 <_Znwj>
 8001d26:	4603      	mov	r3, r0
      }
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3710      	adds	r7, #16
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	0aaaaaaa 	.word	0x0aaaaaaa

08001d34 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 8001d3c:	6878      	ldr	r0, [r7, #4]
 8001d3e:	f000 f849 	bl	8001dd4 <_ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv>
 8001d42:	4603      	mov	r3, r0
      }
 8001d44:	4618      	mov	r0, r3
 8001d46:	3708      	adds	r7, #8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d201      	bcs.n	8001d66 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	e000      	b.n	8001d68 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 8001d66:	687b      	ldr	r3, [r7, #4]
    }
 8001d68:	4618      	mov	r0, r3
 8001d6a:	370c      	adds	r7, #12
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr

08001d74 <_ZSt4copyIPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_ET0_T_S9_S8_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8001d74:	b590      	push	{r4, r7, lr}
 8001d76:	b085      	sub	sp, #20
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	60b9      	str	r1, [r7, #8]
 8001d7e:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8001d80:	68f8      	ldr	r0, [r7, #12]
 8001d82:	f000 f833 	bl	8001dec <_ZSt12__miter_baseIPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S8_>
 8001d86:	4604      	mov	r4, r0
 8001d88:	68b8      	ldr	r0, [r7, #8]
 8001d8a:	f000 f82f 	bl	8001dec <_ZSt12__miter_baseIPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S8_>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	4619      	mov	r1, r3
 8001d94:	4620      	mov	r0, r4
 8001d96:	f000 f834 	bl	8001e02 <_ZSt13__copy_move_aILb0EPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_ET1_T0_S9_S8_>
 8001d9a:	4603      	mov	r3, r0
    }
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3714      	adds	r7, #20
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd90      	pop	{r4, r7, pc}

08001da4 <_ZSt13copy_backwardIPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_ET0_T_S9_S8_>:
   *  that the start of the output range may overlap [first,last).
  */
  template<typename _BI1, typename _BI2>
    _GLIBCXX20_CONSTEXPR
    inline _BI2
    copy_backward(_BI1 __first, _BI1 __last, _BI2 __result)
 8001da4:	b590      	push	{r4, r7, lr}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	60f8      	str	r0, [r7, #12]
 8001dac:	60b9      	str	r1, [r7, #8]
 8001dae:	607a      	str	r2, [r7, #4]
	    typename iterator_traits<_BI1>::value_type,
	    typename iterator_traits<_BI2>::value_type>)
      __glibcxx_requires_can_decrement_range(__first, __last, __result);

      return std::__copy_move_backward_a<__is_move_iterator<_BI1>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8001db0:	68f8      	ldr	r0, [r7, #12]
 8001db2:	f000 f81b 	bl	8001dec <_ZSt12__miter_baseIPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S8_>
 8001db6:	4604      	mov	r4, r0
 8001db8:	68b8      	ldr	r0, [r7, #8]
 8001dba:	f000 f817 	bl	8001dec <_ZSt12__miter_baseIPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S8_>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	687a      	ldr	r2, [r7, #4]
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4620      	mov	r0, r4
 8001dc6:	f000 f83f 	bl	8001e48 <_ZSt22__copy_move_backward_aILb0EPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_ET1_T0_S9_S8_>
 8001dca:	4603      	mov	r3, r0
    }
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3714      	adds	r7, #20
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd90      	pop	{r4, r7, pc}

08001dd4 <_ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 8001ddc:	6878      	ldr	r0, [r7, #4]
 8001dde:	f7ff ff6d 	bl	8001cbc <_ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE11_M_max_sizeEv>
 8001de2:	4603      	mov	r3, r0
 8001de4:	4618      	mov	r0, r3
 8001de6:	3708      	adds	r7, #8
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}

08001dec <_ZSt12__miter_baseIPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S8_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
    { return __it; }
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	4618      	mov	r0, r3
 8001df8:	370c      	adds	r7, #12
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr

08001e02 <_ZSt13__copy_move_aILb0EPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_ET1_T0_S9_S8_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8001e02:	b5b0      	push	{r4, r5, r7, lr}
 8001e04:	b084      	sub	sp, #16
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	60f8      	str	r0, [r7, #12]
 8001e0a:	60b9      	str	r1, [r7, #8]
 8001e0c:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8001e0e:	68f8      	ldr	r0, [r7, #12]
 8001e10:	f000 f83d 	bl	8001e8e <_ZSt12__niter_baseIPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S8_>
 8001e14:	4604      	mov	r4, r0
 8001e16:	68b8      	ldr	r0, [r7, #8]
 8001e18:	f000 f839 	bl	8001e8e <_ZSt12__niter_baseIPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S8_>
 8001e1c:	4605      	mov	r5, r0
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f000 f834 	bl	8001e8e <_ZSt12__niter_baseIPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S8_>
 8001e26:	4603      	mov	r3, r0
 8001e28:	461a      	mov	r2, r3
 8001e2a:	4629      	mov	r1, r5
 8001e2c:	4620      	mov	r0, r4
 8001e2e:	f000 f839 	bl	8001ea4 <_ZSt14__copy_move_a1ILb0EPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_ET1_T0_S9_S8_>
 8001e32:	4602      	mov	r2, r0
 8001e34:	1d3b      	adds	r3, r7, #4
 8001e36:	4611      	mov	r1, r2
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f000 f843 	bl	8001ec4 <_ZSt12__niter_wrapIPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_RKS8_S8_>
 8001e3e:	4603      	mov	r3, r0
    }
 8001e40:	4618      	mov	r0, r3
 8001e42:	3710      	adds	r7, #16
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bdb0      	pop	{r4, r5, r7, pc}

08001e48 <_ZSt22__copy_move_backward_aILb0EPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_ET1_T0_S9_S8_>:
    __copy_move_backward_a(_II __first, _II __last, _OI __result)
 8001e48:	b5b0      	push	{r4, r5, r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	60f8      	str	r0, [r7, #12]
 8001e50:	60b9      	str	r1, [r7, #8]
 8001e52:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8001e54:	68f8      	ldr	r0, [r7, #12]
 8001e56:	f000 f81a 	bl	8001e8e <_ZSt12__niter_baseIPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S8_>
 8001e5a:	4604      	mov	r4, r0
 8001e5c:	68b8      	ldr	r0, [r7, #8]
 8001e5e:	f000 f816 	bl	8001e8e <_ZSt12__niter_baseIPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S8_>
 8001e62:	4605      	mov	r5, r0
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f000 f811 	bl	8001e8e <_ZSt12__niter_baseIPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S8_>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	461a      	mov	r2, r3
 8001e70:	4629      	mov	r1, r5
 8001e72:	4620      	mov	r0, r4
 8001e74:	f000 f832 	bl	8001edc <_ZSt23__copy_move_backward_a1ILb0EPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_ET1_T0_S9_S8_>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	1d3b      	adds	r3, r7, #4
 8001e7c:	4611      	mov	r1, r2
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f000 f820 	bl	8001ec4 <_ZSt12__niter_wrapIPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_RKS8_S8_>
 8001e84:	4603      	mov	r3, r0
    }
 8001e86:	4618      	mov	r0, r3
 8001e88:	3710      	adds	r7, #16
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bdb0      	pop	{r4, r5, r7, pc}

08001e8e <_ZSt12__niter_baseIPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S8_>:
    __niter_base(_Iterator __it)
 8001e8e:	b480      	push	{r7}
 8001e90:	b083      	sub	sp, #12
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
    { return __it; }
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <_ZSt14__copy_move_a1ILb0EPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_ET1_T0_S9_S8_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b084      	sub	sp, #16
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	68b9      	ldr	r1, [r7, #8]
 8001eb4:	68f8      	ldr	r0, [r7, #12]
 8001eb6:	f000 f821 	bl	8001efc <_ZSt14__copy_move_a2ILb0EPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_ET1_T0_S9_S8_>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3710      	adds	r7, #16
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <_ZSt12__niter_wrapIPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_RKS8_S8_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	6039      	str	r1, [r7, #0]
    { return __res; }
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	370c      	adds	r7, #12
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr

08001edc <_ZSt23__copy_move_backward_a1ILb0EPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_ET1_T0_S9_S8_>:
    __copy_move_backward_a1(_BI1 __first, _BI1 __last, _BI2 __result)
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	60f8      	str	r0, [r7, #12]
 8001ee4:	60b9      	str	r1, [r7, #8]
 8001ee6:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_backward_a2<_IsMove>(__first, __last, __result); }
 8001ee8:	687a      	ldr	r2, [r7, #4]
 8001eea:	68b9      	ldr	r1, [r7, #8]
 8001eec:	68f8      	ldr	r0, [r7, #12]
 8001eee:	f000 f815 	bl	8001f1c <_ZSt23__copy_move_backward_a2ILb0EPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_ET1_T0_S9_S8_>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3710      	adds	r7, #16
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <_ZSt14__copy_move_a2ILb0EPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_ET1_T0_S9_S8_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	60b9      	str	r1, [r7, #8]
 8001f06:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	68b9      	ldr	r1, [r7, #8]
 8001f0c:	68f8      	ldr	r0, [r7, #12]
 8001f0e:	f000 f815 	bl	8001f3c <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEPT_PKSA_SD_SB_>
 8001f12:	4603      	mov	r3, r0
    }
 8001f14:	4618      	mov	r0, r3
 8001f16:	3710      	adds	r7, #16
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <_ZSt23__copy_move_backward_a2ILb0EPPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_ET1_T0_S9_S8_>:
    __copy_move_backward_a2(_BI1 __first, _BI1 __last, _BI2 __result)
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b084      	sub	sp, #16
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	60f8      	str	r0, [r7, #12]
 8001f24:	60b9      	str	r1, [r7, #8]
 8001f26:	607a      	str	r2, [r7, #4]
				       _Category>::__copy_move_b(__first,
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	68b9      	ldr	r1, [r7, #8]
 8001f2c:	68f8      	ldr	r0, [r7, #12]
 8001f2e:	f000 f822 	bl	8001f76 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEPT_PKSA_SD_SB_>
 8001f32:	4603      	mov	r3, r0
    }
 8001f34:	4618      	mov	r0, r3
 8001f36:	3710      	adds	r7, #16
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEPT_PKSA_SD_SB_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	60b9      	str	r1, [r7, #8]
 8001f46:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8001f48:	68ba      	ldr	r2, [r7, #8]
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	109b      	asrs	r3, r3, #2
 8001f50:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d006      	beq.n	8001f66 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEPT_PKSA_SD_SB_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	461a      	mov	r2, r3
 8001f5e:	68f9      	ldr	r1, [r7, #12]
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f00b f9f9 	bl	800d358 <memmove>
	  return __result + _Num;
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	009b      	lsls	r3, r3, #2
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	4413      	add	r3, r2
	}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3718      	adds	r7, #24
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}

08001f76 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEPT_PKSA_SD_SB_>:
	__copy_move_b(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8001f76:	b580      	push	{r7, lr}
 8001f78:	b086      	sub	sp, #24
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	60f8      	str	r0, [r7, #12]
 8001f7e:	60b9      	str	r1, [r7, #8]
 8001f80:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8001f82:	68ba      	ldr	r2, [r7, #8]
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	109b      	asrs	r3, r3, #2
 8001f8a:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d00a      	beq.n	8001fa8 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEPT_PKSA_SD_SB_+0x32>
	    __builtin_memmove(__result - _Num, __first, sizeof(_Tp) * _Num);
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	425b      	negs	r3, r3
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	18d0      	adds	r0, r2, r3
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	68f9      	ldr	r1, [r7, #12]
 8001fa4:	f00b f9d8 	bl	800d358 <memmove>
	  return __result - _Num;
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	425b      	negs	r3, r3
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	4413      	add	r3, r2
	}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3718      	adds	r7, #24
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
	...

08001fbc <_Z41__static_initialization_and_destruction_0ii>:
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	6039      	str	r1, [r7, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d137      	bne.n	800203c <_Z41__static_initialization_and_destruction_0ii+0x80>
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d132      	bne.n	800203c <_Z41__static_initialization_and_destruction_0ii+0x80>
#include "cmsis_os.h"
#include <string>
#include <queue>
#include "logger.hpp"

const std::string ESP_OK = "OK\r\n";
 8001fd6:	f107 030c 	add.w	r3, r7, #12
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f009 ff15 	bl	800be0a <_ZNSaIcEC1Ev>
 8001fe0:	f107 030c 	add.w	r3, r7, #12
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	4920      	ldr	r1, [pc, #128]	; (8002068 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8001fe8:	4820      	ldr	r0, [pc, #128]	; (800206c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8001fea:	f00a fae9 	bl	800c5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001fee:	f107 030c 	add.w	r3, r7, #12
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f009 ff0b 	bl	800be0e <_ZNSaIcED1Ev>
const std::string ESP_WIFI_OK = "WIFI GOT IP\r\n";
 8001ff8:	f107 0310 	add.w	r3, r7, #16
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f009 ff04 	bl	800be0a <_ZNSaIcEC1Ev>
 8002002:	f107 0310 	add.w	r3, r7, #16
 8002006:	461a      	mov	r2, r3
 8002008:	4919      	ldr	r1, [pc, #100]	; (8002070 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 800200a:	481a      	ldr	r0, [pc, #104]	; (8002074 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 800200c:	f00a fad8 	bl	800c5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002010:	f107 0310 	add.w	r3, r7, #16
 8002014:	4618      	mov	r0, r3
 8002016:	f009 fefa 	bl	800be0e <_ZNSaIcED1Ev>
constexpr uint16_t ESP_RESP_LEN = 50;
const std::string ESP_API_HEADER = "x-api-key: test";
 800201a:	f107 0314 	add.w	r3, r7, #20
 800201e:	4618      	mov	r0, r3
 8002020:	f009 fef3 	bl	800be0a <_ZNSaIcEC1Ev>
 8002024:	f107 0314 	add.w	r3, r7, #20
 8002028:	461a      	mov	r2, r3
 800202a:	4913      	ldr	r1, [pc, #76]	; (8002078 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 800202c:	4813      	ldr	r0, [pc, #76]	; (800207c <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 800202e:	f00a fac7 	bl	800c5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002032:	f107 0314 	add.w	r3, r7, #20
 8002036:	4618      	mov	r0, r3
 8002038:	f009 fee9 	bl	800be0e <_ZNSaIcED1Ev>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d10d      	bne.n	800205e <_Z41__static_initialization_and_destruction_0ii+0xa2>
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002048:	4293      	cmp	r3, r2
 800204a:	d108      	bne.n	800205e <_Z41__static_initialization_and_destruction_0ii+0xa2>
 800204c:	480b      	ldr	r0, [pc, #44]	; (800207c <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 800204e:	f00a f875 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
const std::string ESP_WIFI_OK = "WIFI GOT IP\r\n";
 8002052:	4808      	ldr	r0, [pc, #32]	; (8002074 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8002054:	f00a f872 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
const std::string ESP_OK = "OK\r\n";
 8002058:	4804      	ldr	r0, [pc, #16]	; (800206c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 800205a:	f00a f86f 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800205e:	bf00      	nop
 8002060:	3718      	adds	r7, #24
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	0800f1a4 	.word	0x0800f1a4
 800206c:	200001f4 	.word	0x200001f4
 8002070:	0800f1ac 	.word	0x0800f1ac
 8002074:	2000020c 	.word	0x2000020c
 8002078:	0800f1bc 	.word	0x0800f1bc
 800207c:	20000224 	.word	0x20000224

08002080 <_GLOBAL__sub_I__ZN5ESP328send_cmdENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb>:
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
 8002084:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002088:	2001      	movs	r0, #1
 800208a:	f7ff ff97 	bl	8001fbc <_Z41__static_initialization_and_destruction_0ii>
 800208e:	bd80      	pop	{r7, pc}

08002090 <_GLOBAL__sub_D__ZN5ESP328send_cmdENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb>:
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
 8002094:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002098:	2000      	movs	r0, #0
 800209a:	f7ff ff8f 	bl	8001fbc <_Z41__static_initialization_and_destruction_0ii>
 800209e:	bd80      	pop	{r7, pc}

080020a0 <_ZN6Logger3logE8LogLevelNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
#include "Logger.hpp"

Logger* Logger::instance = nullptr;

void Logger::log(LogLevel level, std::string msg) {
 80020a0:	b5b0      	push	{r4, r5, r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	60f8      	str	r0, [r7, #12]
 80020a8:	460b      	mov	r3, r1
 80020aa:	607a      	str	r2, [r7, #4]
 80020ac:	72fb      	strb	r3, [r7, #11]
	if (logLevel >= level) {
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	791b      	ldrb	r3, [r3, #4]
 80020b2:	7afa      	ldrb	r2, [r7, #11]
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d816      	bhi.n	80020e6 <_ZN6Logger3logE8LogLevelNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x46>
		msg += newline;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	3308      	adds	r3, #8
 80020bc:	4619      	mov	r1, r3
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f00a f9bd 	bl	800c43e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_>
		HAL_UART_Transmit(&huart, (uint8_t*) msg.c_str(), msg.length(), 2000);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681c      	ldr	r4, [r3, #0]
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f00a f9e7 	bl	800c49c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 80020ce:	4605      	mov	r5, r0
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f00a f866 	bl	800c1a2 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 80020d6:	4603      	mov	r3, r0
 80020d8:	b29a      	uxth	r2, r3
 80020da:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80020de:	4629      	mov	r1, r5
 80020e0:	4620      	mov	r0, r4
 80020e2:	f004 fe8e 	bl	8006e02 <HAL_UART_Transmit>
		// TODO: write to SD log file
	}
}
 80020e6:	bf00      	nop
 80020e8:	3710      	adds	r7, #16
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bdb0      	pop	{r4, r5, r7, pc}
	...

080020f0 <_ZN6Logger5debugENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:

void Logger::debug(std::string msg) {
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b088      	sub	sp, #32
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	6039      	str	r1, [r7, #0]
	log(LogLevel::Debug, "[DEBUG] " + msg);
 80020fa:	f107 0308 	add.w	r3, r7, #8
 80020fe:	683a      	ldr	r2, [r7, #0]
 8002100:	4909      	ldr	r1, [pc, #36]	; (8002128 <_ZN6Logger5debugENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x38>)
 8002102:	4618      	mov	r0, r3
 8002104:	f7ff f8f4 	bl	80012f0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>
 8002108:	f107 0308 	add.w	r3, r7, #8
 800210c:	461a      	mov	r2, r3
 800210e:	2100      	movs	r1, #0
 8002110:	6878      	ldr	r0, [r7, #4]
 8002112:	f7ff ffc5 	bl	80020a0 <_ZN6Logger3logE8LogLevelNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8002116:	f107 0308 	add.w	r3, r7, #8
 800211a:	4618      	mov	r0, r3
 800211c:	f00a f80e 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
}
 8002120:	bf00      	nop
 8002122:	3720      	adds	r7, #32
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	0800f1cc 	.word	0x0800f1cc

0800212c <_ZN6Logger4infoENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:

void Logger::info(std::string msg) {
 800212c:	b580      	push	{r7, lr}
 800212e:	b088      	sub	sp, #32
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	6039      	str	r1, [r7, #0]
	log(LogLevel::Debug, "[INFO] " + msg);
 8002136:	f107 0308 	add.w	r3, r7, #8
 800213a:	683a      	ldr	r2, [r7, #0]
 800213c:	4909      	ldr	r1, [pc, #36]	; (8002164 <_ZN6Logger4infoENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x38>)
 800213e:	4618      	mov	r0, r3
 8002140:	f7ff f8d6 	bl	80012f0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>
 8002144:	f107 0308 	add.w	r3, r7, #8
 8002148:	461a      	mov	r2, r3
 800214a:	2100      	movs	r1, #0
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f7ff ffa7 	bl	80020a0 <_ZN6Logger3logE8LogLevelNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8002152:	f107 0308 	add.w	r3, r7, #8
 8002156:	4618      	mov	r0, r3
 8002158:	f009 fff0 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
}
 800215c:	bf00      	nop
 800215e:	3720      	adds	r7, #32
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	0800f1d8 	.word	0x0800f1d8

08002168 <_ZN6Logger5errorENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
void Logger::warn(std::string msg) {
	log(LogLevel::Debug, "[WARN] " + msg);
}

void Logger::error(std::string msg) {
 8002168:	b580      	push	{r7, lr}
 800216a:	b088      	sub	sp, #32
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	6039      	str	r1, [r7, #0]
	log(LogLevel::Debug, "[ERROR] " + msg);
 8002172:	f107 0308 	add.w	r3, r7, #8
 8002176:	683a      	ldr	r2, [r7, #0]
 8002178:	4909      	ldr	r1, [pc, #36]	; (80021a0 <_ZN6Logger5errorENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x38>)
 800217a:	4618      	mov	r0, r3
 800217c:	f7ff f8b8 	bl	80012f0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>
 8002180:	f107 0308 	add.w	r3, r7, #8
 8002184:	461a      	mov	r2, r3
 8002186:	2100      	movs	r1, #0
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f7ff ff89 	bl	80020a0 <_ZN6Logger3logE8LogLevelNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 800218e:	f107 0308 	add.w	r3, r7, #8
 8002192:	4618      	mov	r0, r3
 8002194:	f009 ffd2 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
}
 8002198:	bf00      	nop
 800219a:	3720      	adds	r7, #32
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	0800f1e8 	.word	0x0800f1e8

080021a4 <_ZNKSt4hashIhEclEh>:

  /// Explicit specialization for signed char.
  _Cxx_hashtable_define_trivial_hash(signed char)

  /// Explicit specialization for unsigned char.
  _Cxx_hashtable_define_trivial_hash(unsigned char)
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	460b      	mov	r3, r1
 80021ae:	70fb      	strb	r3, [r7, #3]
 80021b0:	78fb      	ldrb	r3, [r7, #3]
 80021b2:	4618      	mov	r0, r3
 80021b4:	370c      	adds	r7, #12
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr

080021be <_ZNSt8__detail15_Hash_node_baseC1Ev>:
   */
  struct _Hash_node_base
  {
    _Hash_node_base* _M_nxt;

    _Hash_node_base() noexcept : _M_nxt() { }
 80021be:	b480      	push	{r7}
 80021c0:	b083      	sub	sp, #12
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	6078      	str	r0, [r7, #4]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2200      	movs	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4618      	mov	r0, r3
 80021d0:	370c      	adds	r7, #12
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr

080021da <_ZNKSt8__detail18_Mod_range_hashingclEjj>:
    typedef std::size_t first_argument_type;
    typedef std::size_t second_argument_type;
    typedef std::size_t result_type;

    result_type
    operator()(first_argument_type __num,
 80021da:	b480      	push	{r7}
 80021dc:	b085      	sub	sp, #20
 80021de:	af00      	add	r7, sp, #0
 80021e0:	60f8      	str	r0, [r7, #12]
 80021e2:	60b9      	str	r1, [r7, #8]
 80021e4:	607a      	str	r2, [r7, #4]
	       second_argument_type __den) const noexcept
    { return __num % __den; }
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	687a      	ldr	r2, [r7, #4]
 80021ea:	fbb3 f2f2 	udiv	r2, r3, r2
 80021ee:	6879      	ldr	r1, [r7, #4]
 80021f0:	fb01 f202 	mul.w	r2, r1, r2
 80021f4:	1a9b      	subs	r3, r3, r2
 80021f6:	4618      	mov	r0, r3
 80021f8:	3714      	adds	r7, #20
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr

08002202 <_ZNSt8__detail20_Prime_rehash_policyC1Ef>:
  /// smallest prime that keeps the load factor small enough.
  struct _Prime_rehash_policy
  {
    using __has_load_factor = true_type;

    _Prime_rehash_policy(float __z = 1.0) noexcept
 8002202:	b480      	push	{r7}
 8002204:	b083      	sub	sp, #12
 8002206:	af00      	add	r7, sp, #0
 8002208:	6078      	str	r0, [r7, #4]
 800220a:	ed87 0a00 	vstr	s0, [r7]
    : _M_max_load_factor(__z), _M_next_resize(0) { }
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	683a      	ldr	r2, [r7, #0]
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	605a      	str	r2, [r3, #4]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4618      	mov	r0, r3
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <_ZNKSt8__detail20_Prime_rehash_policy8_M_stateEv>:
		   std::size_t __n_ins) const;

    typedef std::size_t _State;

    _State
    _M_state() const
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
    { return _M_next_resize; }
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	4618      	mov	r0, r3
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr

08002240 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEEC1ERKS9_>:
		      const allocator_type& __a = allocator_type())
	: _M_h(__first, __last, __n, __hf, __eql, __a)
	{ }

      /// Copy constructor.
      unordered_map(const unordered_map&) = default;
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	6039      	str	r1, [r7, #0]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	683a      	ldr	r2, [r7, #0]
 800224e:	4611      	mov	r1, r2
 8002250:	4618      	mov	r0, r3
 8002252:	f000 fcf0 	bl	8002c36 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ERKSG_>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4618      	mov	r0, r3
 800225a:	3708      	adds	r7, #8
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEED1Ev>:
    class unordered_map
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	4618      	mov	r0, r3
 800226c:	f000 fd2a 	bl	8002cc4 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEED1Ev>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	4618      	mov	r0, r3
 8002274:	3708      	adds	r7, #8
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}

0800227a <_ZN8SelectorC1ESt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS1_EEE>:
	uint16_t pin;
};

class Selector {
public:
	Selector(const std::unordered_map<uint8_t, GPIOPortPin> panel_gpio) : panel_gpio(panel_gpio) {}
 800227a:	b580      	push	{r7, lr}
 800227c:	b082      	sub	sp, #8
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
 8002282:	6039      	str	r1, [r7, #0]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6839      	ldr	r1, [r7, #0]
 8002288:	4618      	mov	r0, r3
 800228a:	f7ff ffd9 	bl	8002240 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEEC1ERKS9_>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4618      	mov	r0, r3
 8002292:	3708      	adds	r7, #8
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}

08002298 <_ZN6LoggerC1ER20__UART_HandleTypeDef8LogLevelNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
	Logger(UART_HandleTypeDef& huart, LogLevel level = Info, std::string newline = "\n") :
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	60b9      	str	r1, [r7, #8]
 80022a2:	603b      	str	r3, [r7, #0]
 80022a4:	4613      	mov	r3, r2
 80022a6:	71fb      	strb	r3, [r7, #7]
		huart(huart), logLevel(level), newline(newline) {}
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	68ba      	ldr	r2, [r7, #8]
 80022ac:	601a      	str	r2, [r3, #0]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	79fa      	ldrb	r2, [r7, #7]
 80022b2:	711a      	strb	r2, [r3, #4]
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	3308      	adds	r3, #8
 80022b8:	6839      	ldr	r1, [r7, #0]
 80022ba:	4618      	mov	r0, r3
 80022bc:	f00a f94c 	bl	800c558 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	4618      	mov	r0, r3
 80022c4:	3710      	adds	r7, #16
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
	...

080022cc <_ZN6Logger16registerInstanceEPS_>:
	static void registerInstance(Logger* inst) {
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
		instance = inst;
 80022d4:	4a04      	ldr	r2, [pc, #16]	; (80022e8 <_ZN6Logger16registerInstanceEPS_+0x1c>)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6013      	str	r3, [r2, #0]
	}
 80022da:	bf00      	nop
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	2000023c 	.word	0x2000023c

080022ec <_ZNSt5queueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt5dequeIS5_SaIS5_EEED1Ev>:
    class queue
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	4618      	mov	r0, r3
 80022f8:	f000 fd17 	bl	8002d2a <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4618      	mov	r0, r3
 8002300:	3708      	adds	r7, #8
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
	...

08002308 <_ZN5ESP32C1ER20__UART_HandleTypeDefRPv>:


class ESP32 {
public:
	ESP32(UART_HandleTypeDef& huart, osSemaphoreId_t& messages_sem) :
 8002308:	b590      	push	{r4, r7, lr}
 800230a:	b087      	sub	sp, #28
 800230c:	af00      	add	r7, sp, #0
 800230e:	60f8      	str	r0, [r7, #12]
 8002310:	60b9      	str	r1, [r7, #8]
 8002312:	607a      	str	r2, [r7, #4]
		huart(huart), messages_sem(messages_sem) {}
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	68ba      	ldr	r2, [r7, #8]
 8002318:	601a      	str	r2, [r3, #0]
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	1d1c      	adds	r4, r3, #4
 800231e:	f107 0314 	add.w	r3, r7, #20
 8002322:	4618      	mov	r0, r3
 8002324:	f009 fd71 	bl	800be0a <_ZNSaIcEC1Ev>
 8002328:	f107 0314 	add.w	r3, r7, #20
 800232c:	461a      	mov	r2, r3
 800232e:	490b      	ldr	r1, [pc, #44]	; (800235c <_ZN5ESP32C1ER20__UART_HandleTypeDefRPv+0x54>)
 8002330:	4620      	mov	r0, r4
 8002332:	f00a f945 	bl	800c5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002336:	f107 0314 	add.w	r3, r7, #20
 800233a:	4618      	mov	r0, r3
 800233c:	f009 fd67 	bl	800be0e <_ZNSaIcED1Ev>
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	331c      	adds	r3, #28
 8002344:	4618      	mov	r0, r3
 8002346:	f000 fcdc 	bl	8002d02 <_ZNSt5queueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt5dequeIS5_SaIS5_EEEC1IS8_vEEv>
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	645a      	str	r2, [r3, #68]	; 0x44
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	4618      	mov	r0, r3
 8002354:	371c      	adds	r7, #28
 8002356:	46bd      	mov	sp, r7
 8002358:	bd90      	pop	{r4, r7, pc}
 800235a:	bf00      	nop
 800235c:	0800f1f4 	.word	0x0800f1f4

08002360 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b096      	sub	sp, #88	; 0x58
 8002364:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002366:	f002 fda1 	bl	8004eac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800236a:	f000 f8c5 	bl	80024f8 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800236e:	f000 faa3 	bl	80028b8 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8002372:	f000 fa81 	bl	8002878 <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 8002376:	f000 f98d 	bl	8002694 <_ZL12MX_I2C1_Initv>
  MX_USART1_UART_Init();
 800237a:	f000 f9f3 	bl	8002764 <_ZL19MX_USART1_UART_Initv>
  MX_ADC1_Init();
 800237e:	f000 f92d 	bl	80025dc <_ZL12MX_ADC1_Initv>
  MX_I2C2_Init();
 8002382:	f000 f9bb 	bl	80026fc <_ZL12MX_I2C2_Initv>
//  MX_SDIO_SD_Init();
  MX_USART2_UART_Init();
 8002386:	f000 fa1b 	bl	80027c0 <_ZL19MX_USART2_UART_Initv>
  MX_USART3_UART_Init();
 800238a:	f000 fa47 	bl	800281c <_ZL19MX_USART3_UART_Initv>
  /* USER CODE BEGIN 2 */
  Logger::registerInstance(&logger);
 800238e:	484c      	ldr	r0, [pc, #304]	; (80024c0 <main+0x160>)
 8002390:	f7ff ff9c 	bl	80022cc <_ZN6Logger16registerInstanceEPS_>
  logger.debug("Init");
 8002394:	f107 031c 	add.w	r3, r7, #28
 8002398:	4618      	mov	r0, r3
 800239a:	f009 fd36 	bl	800be0a <_ZNSaIcEC1Ev>
 800239e:	f107 021c 	add.w	r2, r7, #28
 80023a2:	1d3b      	adds	r3, r7, #4
 80023a4:	4947      	ldr	r1, [pc, #284]	; (80024c4 <main+0x164>)
 80023a6:	4618      	mov	r0, r3
 80023a8:	f00a f90a 	bl	800c5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80023ac:	1d3b      	adds	r3, r7, #4
 80023ae:	4619      	mov	r1, r3
 80023b0:	4843      	ldr	r0, [pc, #268]	; (80024c0 <main+0x160>)
 80023b2:	f7ff fe9d 	bl	80020f0 <_ZN6Logger5debugENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 80023b6:	1d3b      	adds	r3, r7, #4
 80023b8:	4618      	mov	r0, r3
 80023ba:	f009 febf 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80023be:	f107 031c 	add.w	r3, r7, #28
 80023c2:	4618      	mov	r0, r3
 80023c4:	f009 fd23 	bl	800be0e <_ZNSaIcED1Ev>


#ifdef ESP32_D
  HAL_Delay(500); // allow ESP to finish any commands from before reset
 80023c8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80023cc:	f002 fde0 	bl	8004f90 <HAL_Delay>
  if (!esp.init()) {
 80023d0:	483d      	ldr	r0, [pc, #244]	; (80024c8 <main+0x168>)
 80023d2:	f7fe fde5 	bl	8000fa0 <_ZN5ESP324initEv>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	bf0c      	ite	eq
 80023dc:	2301      	moveq	r3, #1
 80023de:	2300      	movne	r3, #0
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d01d      	beq.n	8002422 <main+0xc2>
	  logger.error("ESP32 init FAIL!");
 80023e6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80023ea:	4618      	mov	r0, r3
 80023ec:	f009 fd0d 	bl	800be0a <_ZNSaIcEC1Ev>
 80023f0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80023f4:	f107 0320 	add.w	r3, r7, #32
 80023f8:	4934      	ldr	r1, [pc, #208]	; (80024cc <main+0x16c>)
 80023fa:	4618      	mov	r0, r3
 80023fc:	f00a f8e0 	bl	800c5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002400:	f107 0320 	add.w	r3, r7, #32
 8002404:	4619      	mov	r1, r3
 8002406:	482e      	ldr	r0, [pc, #184]	; (80024c0 <main+0x160>)
 8002408:	f7ff feae 	bl	8002168 <_ZN6Logger5errorENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 800240c:	f107 0320 	add.w	r3, r7, #32
 8002410:	4618      	mov	r0, r3
 8002412:	f009 fe93 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002416:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800241a:	4618      	mov	r0, r3
 800241c:	f009 fcf7 	bl	800be0e <_ZNSaIcED1Ev>
 8002420:	e01c      	b.n	800245c <main+0xfc>
  } else {
	  logger.info("ESP32 init SUCCESS");
 8002422:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002426:	4618      	mov	r0, r3
 8002428:	f009 fcef 	bl	800be0a <_ZNSaIcEC1Ev>
 800242c:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8002430:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002434:	4926      	ldr	r1, [pc, #152]	; (80024d0 <main+0x170>)
 8002436:	4618      	mov	r0, r3
 8002438:	f00a f8c2 	bl	800c5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800243c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002440:	4619      	mov	r1, r3
 8002442:	481f      	ldr	r0, [pc, #124]	; (80024c0 <main+0x160>)
 8002444:	f7ff fe72 	bl	800212c <_ZN6Logger4infoENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8002448:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800244c:	4618      	mov	r0, r3
 800244e:	f009 fe75 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002452:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002456:	4618      	mov	r0, r3
 8002458:	f009 fcd9 	bl	800be0e <_ZNSaIcED1Ev>
  }

  HAL_Delay(500);
 800245c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002460:	f002 fd96 	bl	8004f90 <HAL_Delay>
  selector.deselect_all();
#endif
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002464:	f005 ff86 	bl	8008374 <osKernelInitialize>
  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  esp_messages_sem = osSemaphoreNew(30U, 0U, NULL);
 8002468:	2200      	movs	r2, #0
 800246a:	2100      	movs	r1, #0
 800246c:	201e      	movs	r0, #30
 800246e:	f006 f8c0 	bl	80085f2 <osSemaphoreNew>
 8002472:	4603      	mov	r3, r0
 8002474:	4a17      	ldr	r2, [pc, #92]	; (80024d4 <main+0x174>)
 8002476:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */

  usart_rx_dma_queue = osMessageQueueNew(10, sizeof(uint16_t), NULL);
 8002478:	2200      	movs	r2, #0
 800247a:	2102      	movs	r1, #2
 800247c:	200a      	movs	r0, #10
 800247e:	f006 f9f7 	bl	8008870 <osMessageQueueNew>
 8002482:	4603      	mov	r3, r0
 8002484:	4a14      	ldr	r2, [pc, #80]	; (80024d8 <main+0x178>)
 8002486:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002488:	4a14      	ldr	r2, [pc, #80]	; (80024dc <main+0x17c>)
 800248a:	2100      	movs	r1, #0
 800248c:	4814      	ldr	r0, [pc, #80]	; (80024e0 <main+0x180>)
 800248e:	f005 ffd0 	bl	8008432 <osThreadNew>
 8002492:	4603      	mov	r3, r0
 8002494:	4a13      	ldr	r2, [pc, #76]	; (80024e4 <main+0x184>)
 8002496:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
#ifdef SELECTOR_D
  selectorTaskHandle = osThreadNew(SelectorCycleTask, NULL, &defaultTask_attributes);
#endif

  httpSendTaskHandle = osThreadNew(SendHTTPTask, NULL, &defaultTask_attributes);
 8002498:	4a10      	ldr	r2, [pc, #64]	; (80024dc <main+0x17c>)
 800249a:	2100      	movs	r1, #0
 800249c:	4812      	ldr	r0, [pc, #72]	; (80024e8 <main+0x188>)
 800249e:	f005 ffc8 	bl	8008432 <osThreadNew>
 80024a2:	4603      	mov	r3, r0
 80024a4:	4a11      	ldr	r2, [pc, #68]	; (80024ec <main+0x18c>)
 80024a6:	6013      	str	r3, [r2, #0]
//  processHandle = osThreadNew(ProcessUartTask, NULL,  &defaultTask_attributes);
  processHandle = osThreadNew(usart_rx_dma_thread, NULL, &defaultTask_attributes);
 80024a8:	4a0c      	ldr	r2, [pc, #48]	; (80024dc <main+0x17c>)
 80024aa:	2100      	movs	r1, #0
 80024ac:	4810      	ldr	r0, [pc, #64]	; (80024f0 <main+0x190>)
 80024ae:	f005 ffc0 	bl	8008432 <osThreadNew>
 80024b2:	4603      	mov	r3, r0
 80024b4:	4a0f      	ldr	r2, [pc, #60]	; (80024f4 <main+0x194>)
 80024b6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80024b8:	f005 ff80 	bl	80083bc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80024bc:	e7fe      	b.n	80024bc <main+0x15c>
 80024be:	bf00      	nop
 80024c0:	200004c8 	.word	0x200004c8
 80024c4:	0800f204 	.word	0x0800f204
 80024c8:	20000504 	.word	0x20000504
 80024cc:	0800f20c 	.word	0x0800f20c
 80024d0:	0800f220 	.word	0x0800f220
 80024d4:	200004a8 	.word	0x200004a8
 80024d8:	20000554 	.word	0x20000554
 80024dc:	0800f2a4 	.word	0x0800f2a4
 80024e0:	08002bd1 	.word	0x08002bd1
 80024e4:	200004a4 	.word	0x200004a4
 80024e8:	08002979 	.word	0x08002979
 80024ec:	2000054c 	.word	0x2000054c
 80024f0:	08002ac9 	.word	0x08002ac9
 80024f4:	20000550 	.word	0x20000550

080024f8 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b094      	sub	sp, #80	; 0x50
 80024fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024fe:	f107 0320 	add.w	r3, r7, #32
 8002502:	2230      	movs	r2, #48	; 0x30
 8002504:	2100      	movs	r1, #0
 8002506:	4618      	mov	r0, r3
 8002508:	f00a ff40 	bl	800d38c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800250c:	f107 030c 	add.w	r3, r7, #12
 8002510:	2200      	movs	r2, #0
 8002512:	601a      	str	r2, [r3, #0]
 8002514:	605a      	str	r2, [r3, #4]
 8002516:	609a      	str	r2, [r3, #8]
 8002518:	60da      	str	r2, [r3, #12]
 800251a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800251c:	2300      	movs	r3, #0
 800251e:	60bb      	str	r3, [r7, #8]
 8002520:	4b2c      	ldr	r3, [pc, #176]	; (80025d4 <_Z18SystemClock_Configv+0xdc>)
 8002522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002524:	4a2b      	ldr	r2, [pc, #172]	; (80025d4 <_Z18SystemClock_Configv+0xdc>)
 8002526:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800252a:	6413      	str	r3, [r2, #64]	; 0x40
 800252c:	4b29      	ldr	r3, [pc, #164]	; (80025d4 <_Z18SystemClock_Configv+0xdc>)
 800252e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002530:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002534:	60bb      	str	r3, [r7, #8]
 8002536:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002538:	2300      	movs	r3, #0
 800253a:	607b      	str	r3, [r7, #4]
 800253c:	4b26      	ldr	r3, [pc, #152]	; (80025d8 <_Z18SystemClock_Configv+0xe0>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a25      	ldr	r2, [pc, #148]	; (80025d8 <_Z18SystemClock_Configv+0xe0>)
 8002542:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002546:	6013      	str	r3, [r2, #0]
 8002548:	4b23      	ldr	r3, [pc, #140]	; (80025d8 <_Z18SystemClock_Configv+0xe0>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002550:	607b      	str	r3, [r7, #4]
 8002552:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002554:	2302      	movs	r3, #2
 8002556:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002558:	2301      	movs	r3, #1
 800255a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800255c:	2310      	movs	r3, #16
 800255e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002560:	2302      	movs	r3, #2
 8002562:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002564:	2300      	movs	r3, #0
 8002566:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002568:	2310      	movs	r3, #16
 800256a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 800256c:	23c0      	movs	r3, #192	; 0xc0
 800256e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002570:	2302      	movs	r3, #2
 8002572:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002574:	2304      	movs	r3, #4
 8002576:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002578:	f107 0320 	add.w	r3, r7, #32
 800257c:	4618      	mov	r0, r3
 800257e:	f003 ff9b 	bl	80064b8 <HAL_RCC_OscConfig>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	bf14      	ite	ne
 8002588:	2301      	movne	r3, #1
 800258a:	2300      	moveq	r3, #0
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <_Z18SystemClock_Configv+0x9e>
  {
    Error_Handler();
 8002592:	f000 fb33 	bl	8002bfc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002596:	230f      	movs	r3, #15
 8002598:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800259a:	2300      	movs	r3, #0
 800259c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800259e:	2300      	movs	r3, #0
 80025a0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80025a2:	2300      	movs	r3, #0
 80025a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80025a6:	2300      	movs	r3, #0
 80025a8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80025aa:	f107 030c 	add.w	r3, r7, #12
 80025ae:	2100      	movs	r1, #0
 80025b0:	4618      	mov	r0, r3
 80025b2:	f004 f9f9 	bl	80069a8 <HAL_RCC_ClockConfig>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	bf14      	ite	ne
 80025bc:	2301      	movne	r3, #1
 80025be:	2300      	moveq	r3, #0
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d001      	beq.n	80025ca <_Z18SystemClock_Configv+0xd2>
  {
    Error_Handler();
 80025c6:	f000 fb19 	bl	8002bfc <Error_Handler>
  }
}
 80025ca:	bf00      	nop
 80025cc:	3750      	adds	r7, #80	; 0x50
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	40023800 	.word	0x40023800
 80025d8:	40007000 	.word	0x40007000

080025dc <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80025e2:	463b      	mov	r3, r7
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]
 80025e8:	605a      	str	r2, [r3, #4]
 80025ea:	609a      	str	r2, [r3, #8]
 80025ec:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80025ee:	4b26      	ldr	r3, [pc, #152]	; (8002688 <_ZL12MX_ADC1_Initv+0xac>)
 80025f0:	4a26      	ldr	r2, [pc, #152]	; (800268c <_ZL12MX_ADC1_Initv+0xb0>)
 80025f2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80025f4:	4b24      	ldr	r3, [pc, #144]	; (8002688 <_ZL12MX_ADC1_Initv+0xac>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80025fa:	4b23      	ldr	r3, [pc, #140]	; (8002688 <_ZL12MX_ADC1_Initv+0xac>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002600:	4b21      	ldr	r3, [pc, #132]	; (8002688 <_ZL12MX_ADC1_Initv+0xac>)
 8002602:	2200      	movs	r2, #0
 8002604:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002606:	4b20      	ldr	r3, [pc, #128]	; (8002688 <_ZL12MX_ADC1_Initv+0xac>)
 8002608:	2200      	movs	r2, #0
 800260a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800260c:	4b1e      	ldr	r3, [pc, #120]	; (8002688 <_ZL12MX_ADC1_Initv+0xac>)
 800260e:	2200      	movs	r2, #0
 8002610:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002614:	4b1c      	ldr	r3, [pc, #112]	; (8002688 <_ZL12MX_ADC1_Initv+0xac>)
 8002616:	2200      	movs	r2, #0
 8002618:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800261a:	4b1b      	ldr	r3, [pc, #108]	; (8002688 <_ZL12MX_ADC1_Initv+0xac>)
 800261c:	4a1c      	ldr	r2, [pc, #112]	; (8002690 <_ZL12MX_ADC1_Initv+0xb4>)
 800261e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002620:	4b19      	ldr	r3, [pc, #100]	; (8002688 <_ZL12MX_ADC1_Initv+0xac>)
 8002622:	2200      	movs	r2, #0
 8002624:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002626:	4b18      	ldr	r3, [pc, #96]	; (8002688 <_ZL12MX_ADC1_Initv+0xac>)
 8002628:	2201      	movs	r2, #1
 800262a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800262c:	4b16      	ldr	r3, [pc, #88]	; (8002688 <_ZL12MX_ADC1_Initv+0xac>)
 800262e:	2200      	movs	r2, #0
 8002630:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002634:	4b14      	ldr	r3, [pc, #80]	; (8002688 <_ZL12MX_ADC1_Initv+0xac>)
 8002636:	2201      	movs	r2, #1
 8002638:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800263a:	4813      	ldr	r0, [pc, #76]	; (8002688 <_ZL12MX_ADC1_Initv+0xac>)
 800263c:	f002 fccc 	bl	8004fd8 <HAL_ADC_Init>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	bf14      	ite	ne
 8002646:	2301      	movne	r3, #1
 8002648:	2300      	moveq	r3, #0
 800264a:	b2db      	uxtb	r3, r3
 800264c:	2b00      	cmp	r3, #0
 800264e:	d001      	beq.n	8002654 <_ZL12MX_ADC1_Initv+0x78>
  {
    Error_Handler();
 8002650:	f000 fad4 	bl	8002bfc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002654:	2300      	movs	r3, #0
 8002656:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002658:	2301      	movs	r3, #1
 800265a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800265c:	2300      	movs	r3, #0
 800265e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002660:	463b      	mov	r3, r7
 8002662:	4619      	mov	r1, r3
 8002664:	4808      	ldr	r0, [pc, #32]	; (8002688 <_ZL12MX_ADC1_Initv+0xac>)
 8002666:	f002 fcfb 	bl	8005060 <HAL_ADC_ConfigChannel>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	bf14      	ite	ne
 8002670:	2301      	movne	r3, #1
 8002672:	2300      	moveq	r3, #0
 8002674:	b2db      	uxtb	r3, r3
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <_ZL12MX_ADC1_Initv+0xa2>
  {
    Error_Handler();
 800267a:	f000 fabf 	bl	8002bfc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800267e:	bf00      	nop
 8002680:	3710      	adds	r7, #16
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	20000288 	.word	0x20000288
 800268c:	40012000 	.word	0x40012000
 8002690:	0f000001 	.word	0x0f000001

08002694 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002698:	4b15      	ldr	r3, [pc, #84]	; (80026f0 <_ZL12MX_I2C1_Initv+0x5c>)
 800269a:	4a16      	ldr	r2, [pc, #88]	; (80026f4 <_ZL12MX_I2C1_Initv+0x60>)
 800269c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800269e:	4b14      	ldr	r3, [pc, #80]	; (80026f0 <_ZL12MX_I2C1_Initv+0x5c>)
 80026a0:	4a15      	ldr	r2, [pc, #84]	; (80026f8 <_ZL12MX_I2C1_Initv+0x64>)
 80026a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80026a4:	4b12      	ldr	r3, [pc, #72]	; (80026f0 <_ZL12MX_I2C1_Initv+0x5c>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80026aa:	4b11      	ldr	r3, [pc, #68]	; (80026f0 <_ZL12MX_I2C1_Initv+0x5c>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80026b0:	4b0f      	ldr	r3, [pc, #60]	; (80026f0 <_ZL12MX_I2C1_Initv+0x5c>)
 80026b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80026b6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80026b8:	4b0d      	ldr	r3, [pc, #52]	; (80026f0 <_ZL12MX_I2C1_Initv+0x5c>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80026be:	4b0c      	ldr	r3, [pc, #48]	; (80026f0 <_ZL12MX_I2C1_Initv+0x5c>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80026c4:	4b0a      	ldr	r3, [pc, #40]	; (80026f0 <_ZL12MX_I2C1_Initv+0x5c>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80026ca:	4b09      	ldr	r3, [pc, #36]	; (80026f0 <_ZL12MX_I2C1_Initv+0x5c>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80026d0:	4807      	ldr	r0, [pc, #28]	; (80026f0 <_ZL12MX_I2C1_Initv+0x5c>)
 80026d2:	f003 fdad 	bl	8006230 <HAL_I2C_Init>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	bf14      	ite	ne
 80026dc:	2301      	movne	r3, #1
 80026de:	2300      	moveq	r3, #0
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 80026e6:	f000 fa89 	bl	8002bfc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80026ea:	bf00      	nop
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	200002d0 	.word	0x200002d0
 80026f4:	40005400 	.word	0x40005400
 80026f8:	000186a0 	.word	0x000186a0

080026fc <_ZL12MX_I2C2_Initv>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002700:	4b15      	ldr	r3, [pc, #84]	; (8002758 <_ZL12MX_I2C2_Initv+0x5c>)
 8002702:	4a16      	ldr	r2, [pc, #88]	; (800275c <_ZL12MX_I2C2_Initv+0x60>)
 8002704:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002706:	4b14      	ldr	r3, [pc, #80]	; (8002758 <_ZL12MX_I2C2_Initv+0x5c>)
 8002708:	4a15      	ldr	r2, [pc, #84]	; (8002760 <_ZL12MX_I2C2_Initv+0x64>)
 800270a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800270c:	4b12      	ldr	r3, [pc, #72]	; (8002758 <_ZL12MX_I2C2_Initv+0x5c>)
 800270e:	2200      	movs	r2, #0
 8002710:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002712:	4b11      	ldr	r3, [pc, #68]	; (8002758 <_ZL12MX_I2C2_Initv+0x5c>)
 8002714:	2200      	movs	r2, #0
 8002716:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002718:	4b0f      	ldr	r3, [pc, #60]	; (8002758 <_ZL12MX_I2C2_Initv+0x5c>)
 800271a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800271e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002720:	4b0d      	ldr	r3, [pc, #52]	; (8002758 <_ZL12MX_I2C2_Initv+0x5c>)
 8002722:	2200      	movs	r2, #0
 8002724:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002726:	4b0c      	ldr	r3, [pc, #48]	; (8002758 <_ZL12MX_I2C2_Initv+0x5c>)
 8002728:	2200      	movs	r2, #0
 800272a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800272c:	4b0a      	ldr	r3, [pc, #40]	; (8002758 <_ZL12MX_I2C2_Initv+0x5c>)
 800272e:	2200      	movs	r2, #0
 8002730:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002732:	4b09      	ldr	r3, [pc, #36]	; (8002758 <_ZL12MX_I2C2_Initv+0x5c>)
 8002734:	2200      	movs	r2, #0
 8002736:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002738:	4807      	ldr	r0, [pc, #28]	; (8002758 <_ZL12MX_I2C2_Initv+0x5c>)
 800273a:	f003 fd79 	bl	8006230 <HAL_I2C_Init>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	bf14      	ite	ne
 8002744:	2301      	movne	r3, #1
 8002746:	2300      	moveq	r3, #0
 8002748:	b2db      	uxtb	r3, r3
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <_ZL12MX_I2C2_Initv+0x56>
  {
    Error_Handler();
 800274e:	f000 fa55 	bl	8002bfc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002752:	bf00      	nop
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	20000324 	.word	0x20000324
 800275c:	40005800 	.word	0x40005800
 8002760:	000186a0 	.word	0x000186a0

08002764 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002768:	4b13      	ldr	r3, [pc, #76]	; (80027b8 <_ZL19MX_USART1_UART_Initv+0x54>)
 800276a:	4a14      	ldr	r2, [pc, #80]	; (80027bc <_ZL19MX_USART1_UART_Initv+0x58>)
 800276c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800276e:	4b12      	ldr	r3, [pc, #72]	; (80027b8 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002770:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002774:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002776:	4b10      	ldr	r3, [pc, #64]	; (80027b8 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002778:	2200      	movs	r2, #0
 800277a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800277c:	4b0e      	ldr	r3, [pc, #56]	; (80027b8 <_ZL19MX_USART1_UART_Initv+0x54>)
 800277e:	2200      	movs	r2, #0
 8002780:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002782:	4b0d      	ldr	r3, [pc, #52]	; (80027b8 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002784:	2200      	movs	r2, #0
 8002786:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002788:	4b0b      	ldr	r3, [pc, #44]	; (80027b8 <_ZL19MX_USART1_UART_Initv+0x54>)
 800278a:	220c      	movs	r2, #12
 800278c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800278e:	4b0a      	ldr	r3, [pc, #40]	; (80027b8 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002790:	2200      	movs	r2, #0
 8002792:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002794:	4b08      	ldr	r3, [pc, #32]	; (80027b8 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002796:	2200      	movs	r2, #0
 8002798:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800279a:	4807      	ldr	r0, [pc, #28]	; (80027b8 <_ZL19MX_USART1_UART_Initv+0x54>)
 800279c:	f004 fae4 	bl	8006d68 <HAL_UART_Init>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	bf14      	ite	ne
 80027a6:	2301      	movne	r3, #1
 80027a8:	2300      	moveq	r3, #0
 80027aa:	b2db      	uxtb	r3, r3
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d001      	beq.n	80027b4 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 80027b0:	f000 fa24 	bl	8002bfc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80027b4:	bf00      	nop
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	20000378 	.word	0x20000378
 80027bc:	40011000 	.word	0x40011000

080027c0 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80027c4:	4b13      	ldr	r3, [pc, #76]	; (8002814 <_ZL19MX_USART2_UART_Initv+0x54>)
 80027c6:	4a14      	ldr	r2, [pc, #80]	; (8002818 <_ZL19MX_USART2_UART_Initv+0x58>)
 80027c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80027ca:	4b12      	ldr	r3, [pc, #72]	; (8002814 <_ZL19MX_USART2_UART_Initv+0x54>)
 80027cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80027d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80027d2:	4b10      	ldr	r3, [pc, #64]	; (8002814 <_ZL19MX_USART2_UART_Initv+0x54>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80027d8:	4b0e      	ldr	r3, [pc, #56]	; (8002814 <_ZL19MX_USART2_UART_Initv+0x54>)
 80027da:	2200      	movs	r2, #0
 80027dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80027de:	4b0d      	ldr	r3, [pc, #52]	; (8002814 <_ZL19MX_USART2_UART_Initv+0x54>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027e4:	4b0b      	ldr	r3, [pc, #44]	; (8002814 <_ZL19MX_USART2_UART_Initv+0x54>)
 80027e6:	220c      	movs	r2, #12
 80027e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027ea:	4b0a      	ldr	r3, [pc, #40]	; (8002814 <_ZL19MX_USART2_UART_Initv+0x54>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80027f0:	4b08      	ldr	r3, [pc, #32]	; (8002814 <_ZL19MX_USART2_UART_Initv+0x54>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80027f6:	4807      	ldr	r0, [pc, #28]	; (8002814 <_ZL19MX_USART2_UART_Initv+0x54>)
 80027f8:	f004 fab6 	bl	8006d68 <HAL_UART_Init>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	bf14      	ite	ne
 8002802:	2301      	movne	r3, #1
 8002804:	2300      	moveq	r3, #0
 8002806:	b2db      	uxtb	r3, r3
 8002808:	2b00      	cmp	r3, #0
 800280a:	d001      	beq.n	8002810 <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 800280c:	f000 f9f6 	bl	8002bfc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002810:	bf00      	nop
 8002812:	bd80      	pop	{r7, pc}
 8002814:	200003bc 	.word	0x200003bc
 8002818:	40004400 	.word	0x40004400

0800281c <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002820:	4b13      	ldr	r3, [pc, #76]	; (8002870 <_ZL19MX_USART3_UART_Initv+0x54>)
 8002822:	4a14      	ldr	r2, [pc, #80]	; (8002874 <_ZL19MX_USART3_UART_Initv+0x58>)
 8002824:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002826:	4b12      	ldr	r3, [pc, #72]	; (8002870 <_ZL19MX_USART3_UART_Initv+0x54>)
 8002828:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800282c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800282e:	4b10      	ldr	r3, [pc, #64]	; (8002870 <_ZL19MX_USART3_UART_Initv+0x54>)
 8002830:	2200      	movs	r2, #0
 8002832:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002834:	4b0e      	ldr	r3, [pc, #56]	; (8002870 <_ZL19MX_USART3_UART_Initv+0x54>)
 8002836:	2200      	movs	r2, #0
 8002838:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800283a:	4b0d      	ldr	r3, [pc, #52]	; (8002870 <_ZL19MX_USART3_UART_Initv+0x54>)
 800283c:	2200      	movs	r2, #0
 800283e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002840:	4b0b      	ldr	r3, [pc, #44]	; (8002870 <_ZL19MX_USART3_UART_Initv+0x54>)
 8002842:	220c      	movs	r2, #12
 8002844:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002846:	4b0a      	ldr	r3, [pc, #40]	; (8002870 <_ZL19MX_USART3_UART_Initv+0x54>)
 8002848:	2200      	movs	r2, #0
 800284a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800284c:	4b08      	ldr	r3, [pc, #32]	; (8002870 <_ZL19MX_USART3_UART_Initv+0x54>)
 800284e:	2200      	movs	r2, #0
 8002850:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002852:	4807      	ldr	r0, [pc, #28]	; (8002870 <_ZL19MX_USART3_UART_Initv+0x54>)
 8002854:	f004 fa88 	bl	8006d68 <HAL_UART_Init>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	bf14      	ite	ne
 800285e:	2301      	movne	r3, #1
 8002860:	2300      	moveq	r3, #0
 8002862:	b2db      	uxtb	r3, r3
 8002864:	2b00      	cmp	r3, #0
 8002866:	d001      	beq.n	800286c <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 8002868:	f000 f9c8 	bl	8002bfc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800286c:	bf00      	nop
 800286e:	bd80      	pop	{r7, pc}
 8002870:	20000400 	.word	0x20000400
 8002874:	40004800 	.word	0x40004800

08002878 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	607b      	str	r3, [r7, #4]
 8002882:	4b0c      	ldr	r3, [pc, #48]	; (80028b4 <_ZL11MX_DMA_Initv+0x3c>)
 8002884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002886:	4a0b      	ldr	r2, [pc, #44]	; (80028b4 <_ZL11MX_DMA_Initv+0x3c>)
 8002888:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800288c:	6313      	str	r3, [r2, #48]	; 0x30
 800288e:	4b09      	ldr	r3, [pc, #36]	; (80028b4 <_ZL11MX_DMA_Initv+0x3c>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002892:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002896:	607b      	str	r3, [r7, #4]
 8002898:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 800289a:	2200      	movs	r2, #0
 800289c:	2105      	movs	r1, #5
 800289e:	2010      	movs	r0, #16
 80028a0:	f002 fed7 	bl	8005652 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80028a4:	2010      	movs	r0, #16
 80028a6:	f002 fef0 	bl	800568a <HAL_NVIC_EnableIRQ>

}
 80028aa:	bf00      	nop
 80028ac:	3708      	adds	r7, #8
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	40023800 	.word	0x40023800

080028b8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b08a      	sub	sp, #40	; 0x28
 80028bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028be:	f107 0314 	add.w	r3, r7, #20
 80028c2:	2200      	movs	r2, #0
 80028c4:	601a      	str	r2, [r3, #0]
 80028c6:	605a      	str	r2, [r3, #4]
 80028c8:	609a      	str	r2, [r3, #8]
 80028ca:	60da      	str	r2, [r3, #12]
 80028cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ce:	2300      	movs	r3, #0
 80028d0:	613b      	str	r3, [r7, #16]
 80028d2:	4b27      	ldr	r3, [pc, #156]	; (8002970 <_ZL12MX_GPIO_Initv+0xb8>)
 80028d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d6:	4a26      	ldr	r2, [pc, #152]	; (8002970 <_ZL12MX_GPIO_Initv+0xb8>)
 80028d8:	f043 0301 	orr.w	r3, r3, #1
 80028dc:	6313      	str	r3, [r2, #48]	; 0x30
 80028de:	4b24      	ldr	r3, [pc, #144]	; (8002970 <_ZL12MX_GPIO_Initv+0xb8>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e2:	f003 0301 	and.w	r3, r3, #1
 80028e6:	613b      	str	r3, [r7, #16]
 80028e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ea:	2300      	movs	r3, #0
 80028ec:	60fb      	str	r3, [r7, #12]
 80028ee:	4b20      	ldr	r3, [pc, #128]	; (8002970 <_ZL12MX_GPIO_Initv+0xb8>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f2:	4a1f      	ldr	r2, [pc, #124]	; (8002970 <_ZL12MX_GPIO_Initv+0xb8>)
 80028f4:	f043 0302 	orr.w	r3, r3, #2
 80028f8:	6313      	str	r3, [r2, #48]	; 0x30
 80028fa:	4b1d      	ldr	r3, [pc, #116]	; (8002970 <_ZL12MX_GPIO_Initv+0xb8>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	60fb      	str	r3, [r7, #12]
 8002904:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002906:	2300      	movs	r3, #0
 8002908:	60bb      	str	r3, [r7, #8]
 800290a:	4b19      	ldr	r3, [pc, #100]	; (8002970 <_ZL12MX_GPIO_Initv+0xb8>)
 800290c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290e:	4a18      	ldr	r2, [pc, #96]	; (8002970 <_ZL12MX_GPIO_Initv+0xb8>)
 8002910:	f043 0308 	orr.w	r3, r3, #8
 8002914:	6313      	str	r3, [r2, #48]	; 0x30
 8002916:	4b16      	ldr	r3, [pc, #88]	; (8002970 <_ZL12MX_GPIO_Initv+0xb8>)
 8002918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291a:	f003 0308 	and.w	r3, r3, #8
 800291e:	60bb      	str	r3, [r7, #8]
 8002920:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002922:	2300      	movs	r3, #0
 8002924:	607b      	str	r3, [r7, #4]
 8002926:	4b12      	ldr	r3, [pc, #72]	; (8002970 <_ZL12MX_GPIO_Initv+0xb8>)
 8002928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292a:	4a11      	ldr	r2, [pc, #68]	; (8002970 <_ZL12MX_GPIO_Initv+0xb8>)
 800292c:	f043 0304 	orr.w	r3, r3, #4
 8002930:	6313      	str	r3, [r2, #48]	; 0x30
 8002932:	4b0f      	ldr	r3, [pc, #60]	; (8002970 <_ZL12MX_GPIO_Initv+0xb8>)
 8002934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002936:	f003 0304 	and.w	r3, r3, #4
 800293a:	607b      	str	r3, [r7, #4]
 800293c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Panel0_Pin|Panel1_Pin|Panel2_Pin, GPIO_PIN_RESET);
 800293e:	2200      	movs	r2, #0
 8002940:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8002944:	480b      	ldr	r0, [pc, #44]	; (8002974 <_ZL12MX_GPIO_Initv+0xbc>)
 8002946:	f003 fc59 	bl	80061fc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Panel0_Pin Panel1_Pin Panel2_Pin */
  GPIO_InitStruct.Pin = Panel0_Pin|Panel1_Pin|Panel2_Pin;
 800294a:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800294e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002950:	2301      	movs	r3, #1
 8002952:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002954:	2300      	movs	r3, #0
 8002956:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002958:	2300      	movs	r3, #0
 800295a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800295c:	f107 0314 	add.w	r3, r7, #20
 8002960:	4619      	mov	r1, r3
 8002962:	4804      	ldr	r0, [pc, #16]	; (8002974 <_ZL12MX_GPIO_Initv+0xbc>)
 8002964:	f003 faae 	bl	8005ec4 <HAL_GPIO_Init>

}
 8002968:	bf00      	nop
 800296a:	3728      	adds	r7, #40	; 0x28
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	40023800 	.word	0x40023800
 8002974:	40020c00 	.word	0x40020c00

08002978 <_Z12SendHTTPTaskPv>:
		}
		osDelay(10000);
	}
}

void SendHTTPTask(void* argument) {
 8002978:	b580      	push	{r7, lr}
 800297a:	b0a4      	sub	sp, #144	; 0x90
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
	uint32_t tick = osKernelGetTickCount();
 8002980:	f005 fd42 	bl	8008408 <osKernelGetTickCount>
 8002984:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c

	for(;;) {
		tick += 3000U;
 8002988:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800298c:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8002990:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

//		esp.send_cmd("AT+HTTPCLIENT=2,0,\"http://18.220.103.162:5050/api/v1/sensorCellData\",,,1");
		esp.send_cmd("AT+GMR");
 8002994:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002998:	4618      	mov	r0, r3
 800299a:	f009 fa36 	bl	800be0a <_ZNSaIcEC1Ev>
 800299e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80029a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029a6:	4943      	ldr	r1, [pc, #268]	; (8002ab4 <_Z12SendHTTPTaskPv+0x13c>)
 80029a8:	4618      	mov	r0, r3
 80029aa:	f009 fe09 	bl	800c5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80029ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029b2:	2201      	movs	r2, #1
 80029b4:	4619      	mov	r1, r3
 80029b6:	4840      	ldr	r0, [pc, #256]	; (8002ab8 <_Z12SendHTTPTaskPv+0x140>)
 80029b8:	f7fe face 	bl	8000f58 <_ZN5ESP328send_cmdENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb>
 80029bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029c0:	4618      	mov	r0, r3
 80029c2:	f009 fbbb 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80029c6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80029ca:	4618      	mov	r0, r3
 80029cc:	f009 fa1f 	bl	800be0e <_ZNSaIcED1Ev>

		// block until there's one semaphore available
		osSemaphoreAcquire(esp_messages_sem, 5000);
 80029d0:	4b3a      	ldr	r3, [pc, #232]	; (8002abc <_Z12SendHTTPTaskPv+0x144>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f241 3188 	movw	r1, #5000	; 0x1388
 80029d8:	4618      	mov	r0, r3
 80029da:	f005 fe93 	bl	8008704 <osSemaphoreAcquire>
		std::string complete = "";
 80029de:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80029e2:	4618      	mov	r0, r3
 80029e4:	f009 fa11 	bl	800be0a <_ZNSaIcEC1Ev>
 80029e8:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80029ec:	f107 030c 	add.w	r3, r7, #12
 80029f0:	4933      	ldr	r1, [pc, #204]	; (8002ac0 <_Z12SendHTTPTaskPv+0x148>)
 80029f2:	4618      	mov	r0, r3
 80029f4:	f009 fde4 	bl	800c5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80029f8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80029fc:	4618      	mov	r0, r3
 80029fe:	f009 fa06 	bl	800be0e <_ZNSaIcED1Ev>
		complete += esp.consume_message();
 8002a02:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002a06:	492c      	ldr	r1, [pc, #176]	; (8002ab8 <_Z12SendHTTPTaskPv+0x140>)
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7fe fc2d 	bl	8001268 <_ZN5ESP3215consume_messageB5cxx11Ev>
 8002a0e:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8002a12:	f107 030c 	add.w	r3, r7, #12
 8002a16:	4611      	mov	r1, r2
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f009 fd10 	bl	800c43e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_>
 8002a1e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002a22:	4618      	mov	r0, r3
 8002a24:	f009 fb8a 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>

		// now loop until we've cleared all pending messages
		while (osSemaphoreGetCount(esp_messages_sem) > 0) {
 8002a28:	e019      	b.n	8002a5e <_Z12SendHTTPTaskPv+0xe6>
			osSemaphoreAcquire(esp_messages_sem, 5000);
 8002a2a:	4b24      	ldr	r3, [pc, #144]	; (8002abc <_Z12SendHTTPTaskPv+0x144>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f241 3188 	movw	r1, #5000	; 0x1388
 8002a32:	4618      	mov	r0, r3
 8002a34:	f005 fe66 	bl	8008704 <osSemaphoreAcquire>
			complete += esp.consume_message();
 8002a38:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002a3c:	491e      	ldr	r1, [pc, #120]	; (8002ab8 <_Z12SendHTTPTaskPv+0x140>)
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7fe fc12 	bl	8001268 <_ZN5ESP3215consume_messageB5cxx11Ev>
 8002a44:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002a48:	f107 030c 	add.w	r3, r7, #12
 8002a4c:	4611      	mov	r1, r2
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f009 fcf5 	bl	800c43e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_>
 8002a54:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f009 fb6f 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		while (osSemaphoreGetCount(esp_messages_sem) > 0) {
 8002a5e:	4b17      	ldr	r3, [pc, #92]	; (8002abc <_Z12SendHTTPTaskPv+0x144>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4618      	mov	r0, r3
 8002a64:	f005 fee4 	bl	8008830 <osSemaphoreGetCount>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	bf14      	ite	ne
 8002a6e:	2301      	movne	r3, #1
 8002a70:	2300      	moveq	r3, #0
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d1d8      	bne.n	8002a2a <_Z12SendHTTPTaskPv+0xb2>
		}

		logger.info(complete);
 8002a78:	f107 020c 	add.w	r2, r7, #12
 8002a7c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002a80:	4611      	mov	r1, r2
 8002a82:	4618      	mov	r0, r3
 8002a84:	f009 fd68 	bl	800c558 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 8002a88:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	480d      	ldr	r0, [pc, #52]	; (8002ac4 <_Z12SendHTTPTaskPv+0x14c>)
 8002a90:	f7ff fb4c 	bl	800212c <_ZN6Logger4infoENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8002a94:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f009 fb4f 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>

		osDelayUntil(tick);
 8002a9e:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8002aa2:	f005 fd79 	bl	8008598 <osDelayUntil>
	}
 8002aa6:	f107 030c 	add.w	r3, r7, #12
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f009 fb46 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002ab0:	e76a      	b.n	8002988 <_Z12SendHTTPTaskPv+0x10>
 8002ab2:	bf00      	nop
 8002ab4:	0800f234 	.word	0x0800f234
 8002ab8:	20000504 	.word	0x20000504
 8002abc:	200004a8 	.word	0x200004a8
 8002ac0:	0800f1f4 	.word	0x0800f1f4
 8002ac4:	200004c8 	.word	0x200004c8

08002ac8 <_Z19usart_rx_dma_threadPv>:
		osMessageQueueGet(mid_MsgQueue, &incoming_byte, NULL, osWaitForever);
		esp.process_incoming_bytes((char*) &incoming_byte, 1);
	}
}

void usart_rx_dma_thread(void* arg) {
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
	uint8_t d;

	for(;;) {
		osMessageQueueGet(usart_rx_dma_queue, &d, NULL, osWaitForever);
 8002ad0:	4b07      	ldr	r3, [pc, #28]	; (8002af0 <_Z19usart_rx_dma_threadPv+0x28>)
 8002ad2:	6818      	ldr	r0, [r3, #0]
 8002ad4:	f107 010f 	add.w	r1, r7, #15
 8002ad8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002adc:	2200      	movs	r2, #0
 8002ade:	f005 ff9b 	bl	8008a18 <osMessageQueueGet>

		usart_rx_check(d);
 8002ae2:	7bfb      	ldrb	r3, [r7, #15]
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f000 f816 	bl	8002b18 <_Z14usart_rx_checkt>
		osMessageQueueGet(usart_rx_dma_queue, &d, NULL, osWaitForever);
 8002aec:	e7f0      	b.n	8002ad0 <_Z19usart_rx_dma_threadPv+0x8>
 8002aee:	bf00      	nop
 8002af0:	20000554 	.word	0x20000554

08002af4 <_Z18usart_process_dataPKhj>:
	}
}

void usart_process_data(const uint8_t* data, size_t len) {
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
    esp.process_incoming_bytes((char*) data, len);
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	461a      	mov	r2, r3
 8002b02:	6879      	ldr	r1, [r7, #4]
 8002b04:	4803      	ldr	r0, [pc, #12]	; (8002b14 <_Z18usart_process_dataPKhj+0x20>)
 8002b06:	f7fe fb4d 	bl	80011a4 <_ZN5ESP3222process_incoming_bytesEPci>
}
 8002b0a:	bf00      	nop
 8002b0c:	3708      	adds	r7, #8
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	20000504 	.word	0x20000504

08002b18 <_Z14usart_rx_checkt>:

void usart_rx_check(uint16_t size) {
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	4603      	mov	r3, r0
 8002b20:	80fb      	strh	r3, [r7, #6]
    static size_t old_pos = 0;
    size_t pos;

    /* Calculate current position in buffer and check for new data available */
    pos = ARRAY_LEN(usart_rx_dma_buffer) - size;
 8002b22:	88fb      	ldrh	r3, [r7, #6]
 8002b24:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8002b28:	60fb      	str	r3, [r7, #12]
    if (pos != old_pos) {                       /* Check change in received data */
 8002b2a:	4b18      	ldr	r3, [pc, #96]	; (8002b8c <_Z14usart_rx_checkt+0x74>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	68fa      	ldr	r2, [r7, #12]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d026      	beq.n	8002b82 <_Z14usart_rx_checkt+0x6a>
        if (pos > old_pos) {                    /* Current position is over previous one */
 8002b34:	4b15      	ldr	r3, [pc, #84]	; (8002b8c <_Z14usart_rx_checkt+0x74>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	68fa      	ldr	r2, [r7, #12]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d90b      	bls.n	8002b56 <_Z14usart_rx_checkt+0x3e>
             * [   5   ]            |------------------------------------|
             * [   6   ] <- pos
             * [   7   ]
             * [ N - 1 ]
             */
            usart_process_data(&usart_rx_dma_buffer[old_pos], pos - old_pos);
 8002b3e:	4b13      	ldr	r3, [pc, #76]	; (8002b8c <_Z14usart_rx_checkt+0x74>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a13      	ldr	r2, [pc, #76]	; (8002b90 <_Z14usart_rx_checkt+0x78>)
 8002b44:	1898      	adds	r0, r3, r2
 8002b46:	4b11      	ldr	r3, [pc, #68]	; (8002b8c <_Z14usart_rx_checkt+0x74>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	68fa      	ldr	r2, [r7, #12]
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	4619      	mov	r1, r3
 8002b50:	f7ff ffd0 	bl	8002af4 <_Z18usart_process_dataPKhj>
 8002b54:	e012      	b.n	8002b7c <_Z14usart_rx_checkt+0x64>
             * [   5   ]            |                                 |
             * [   6   ]            | First block (len = N - old_pos) |
             * [   7   ]            |                                 |
             * [ N - 1 ]            |---------------------------------|
             */
            usart_process_data(&usart_rx_dma_buffer[old_pos], ARRAY_LEN(usart_rx_dma_buffer) - old_pos);
 8002b56:	4b0d      	ldr	r3, [pc, #52]	; (8002b8c <_Z14usart_rx_checkt+0x74>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a0d      	ldr	r2, [pc, #52]	; (8002b90 <_Z14usart_rx_checkt+0x78>)
 8002b5c:	441a      	add	r2, r3
 8002b5e:	4b0b      	ldr	r3, [pc, #44]	; (8002b8c <_Z14usart_rx_checkt+0x74>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8002b66:	4619      	mov	r1, r3
 8002b68:	4610      	mov	r0, r2
 8002b6a:	f7ff ffc3 	bl	8002af4 <_Z18usart_process_dataPKhj>
            if (pos > 0) {
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d003      	beq.n	8002b7c <_Z14usart_rx_checkt+0x64>
                usart_process_data(&usart_rx_dma_buffer[0], pos);
 8002b74:	68f9      	ldr	r1, [r7, #12]
 8002b76:	4806      	ldr	r0, [pc, #24]	; (8002b90 <_Z14usart_rx_checkt+0x78>)
 8002b78:	f7ff ffbc 	bl	8002af4 <_Z18usart_process_dataPKhj>
            }
        }
        old_pos = pos;                          /* Save current position as old for next transfers */
 8002b7c:	4a03      	ldr	r2, [pc, #12]	; (8002b8c <_Z14usart_rx_checkt+0x74>)
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	6013      	str	r3, [r2, #0]
    }
}
 8002b82:	bf00      	nop
 8002b84:	3710      	adds	r7, #16
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	20000658 	.word	0x20000658
 8002b90:	20000558 	.word	0x20000558

08002b94 <HAL_UARTEx_RxEventCallback>:
//  osMessageQueuePut(mid_MsgQueue, &esp_buf, 0U, 0U);
//  HAL_UART_Receive_IT(&huart2, &esp_buf, 1);
//}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	807b      	strh	r3, [r7, #2]
	osMessageQueuePut(usart_rx_dma_queue, &Size, 0, 0);
 8002ba0:	4b08      	ldr	r3, [pc, #32]	; (8002bc4 <HAL_UARTEx_RxEventCallback+0x30>)
 8002ba2:	6818      	ldr	r0, [r3, #0]
 8002ba4:	1cb9      	adds	r1, r7, #2
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f005 fed5 	bl	8008958 <osMessageQueuePut>

	/* start the DMA again */
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, usart_rx_dma_buffer, ARRAY_LEN(usart_rx_dma_buffer));
 8002bae:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002bb2:	4905      	ldr	r1, [pc, #20]	; (8002bc8 <HAL_UARTEx_RxEventCallback+0x34>)
 8002bb4:	4805      	ldr	r0, [pc, #20]	; (8002bcc <HAL_UARTEx_RxEventCallback+0x38>)
 8002bb6:	f004 fa58 	bl	800706a <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8002bba:	bf00      	nop
 8002bbc:	3708      	adds	r7, #8
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	20000554 	.word	0x20000554
 8002bc8:	20000558 	.word	0x20000558
 8002bcc:	200003bc 	.word	0x200003bc

08002bd0 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  for (;;) {
//	  HAL_UART_Receive_IT(&huart2, &esp_buf, 1);
	  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, usart_rx_dma_buffer, ARRAY_LEN(usart_rx_dma_buffer));
 8002bd8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002bdc:	4904      	ldr	r1, [pc, #16]	; (8002bf0 <_Z16StartDefaultTaskPv+0x20>)
 8002bde:	4805      	ldr	r0, [pc, #20]	; (8002bf4 <_Z16StartDefaultTaskPv+0x24>)
 8002be0:	f004 fa43 	bl	800706a <HAL_UARTEx_ReceiveToIdle_DMA>
	  osThreadSuspend(defaultTaskHandle);
 8002be4:	4b04      	ldr	r3, [pc, #16]	; (8002bf8 <_Z16StartDefaultTaskPv+0x28>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4618      	mov	r0, r3
 8002bea:	f005 fcb4 	bl	8008556 <osThreadSuspend>
	  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, usart_rx_dma_buffer, ARRAY_LEN(usart_rx_dma_buffer));
 8002bee:	e7f3      	b.n	8002bd8 <_Z16StartDefaultTaskPv+0x8>
 8002bf0:	20000558 	.word	0x20000558
 8002bf4:	200003bc 	.word	0x200003bc
 8002bf8:	200004a4 	.word	0x200004a4

08002bfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c00:	b672      	cpsid	i
}
 8002c02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c04:	e7fe      	b.n	8002c04 <Error_Handler+0x8>

08002c06 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EED1Ev>:
	   bool __use_ebo = !__is_final(_Tp) && __is_empty(_Tp)>
    struct _Hashtable_ebo_helper;

  /// Specialization using EBO.
  template<int _Nm, typename _Tp>
    struct _Hashtable_ebo_helper<_Nm, _Tp, true>
 8002c06:	b580      	push	{r7, lr}
 8002c08:	b082      	sub	sp, #8
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	6078      	str	r0, [r7, #4]
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f000 f906 	bl	8002e20 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEED1Ev>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	4618      	mov	r0, r3
 8002c18:	3708      	adds	r7, #8
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}

08002c1e <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEED1Ev>:
  /**
   * This type deals with all allocation and keeps an allocator instance
   * through inheritance to benefit from EBO when possible.
   */
  template<typename _NodeAlloc>
    struct _Hashtable_alloc : private _Hashtable_ebo_helper<0, _NodeAlloc>
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b082      	sub	sp, #8
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f7ff ffed 	bl	8002c06 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EED1Ev>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3708      	adds	r7, #8
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}

08002c36 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ERKSG_>:

  template<typename _Key, typename _Value, typename _Alloc,
	   typename _ExtractKey, typename _Equal,
	   typename _Hash, typename _RangeHash, typename _Unused,
	   typename _RehashPolicy, typename _Traits>
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8002c36:	b580      	push	{r7, lr}
 8002c38:	b084      	sub	sp, #16
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	6078      	str	r0, [r7, #4]
 8002c3e:	6039      	str	r1, [r7, #0]
    _Hashtable(const _Hashtable& __ht)
    : __hashtable_base(__ht),
      __map_base(__ht),
      __rehash_base(__ht),
      __hashtable_alloc(
	__node_alloc_traits::_S_select_on_copy(__ht._M_node_allocator())),
 8002c40:	6838      	ldr	r0, [r7, #0]
 8002c42:	f000 f8e1 	bl	8002e08 <_ZNKSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 8002c46:	4602      	mov	r2, r0
      __enable_default_ctor(__ht),
      _M_buckets(nullptr),
      _M_bucket_count(__ht._M_bucket_count),
      _M_element_count(__ht._M_element_count),
      _M_rehash_policy(__ht._M_rehash_policy)
 8002c48:	f107 030c 	add.w	r3, r7, #12
 8002c4c:	4611      	mov	r1, r2
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f000 f8cc 	bl	8002dec <_ZN9__gnu_cxx14__alloc_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEES7_E17_S_select_on_copyERKS8_>
 8002c54:	f107 030c 	add.w	r3, r7, #12
 8002c58:	4619      	mov	r1, r3
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f000 f8ec 	bl	8002e38 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEC1IS7_EEOT_>
 8002c60:	f107 030c 	add.w	r3, r7, #12
 8002c64:	4618      	mov	r0, r3
 8002c66:	f000 f8db 	bl	8002e20 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEED1Ev>
      _M_buckets(nullptr),
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	601a      	str	r2, [r3, #0]
      _M_bucket_count(__ht._M_bucket_count),
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	685a      	ldr	r2, [r3, #4]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	605a      	str	r2, [r3, #4]
      _M_rehash_policy(__ht._M_rehash_policy)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	3308      	adds	r3, #8
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7ff fa9e 	bl	80021be <_ZNSt8__detail15_Hash_node_baseC1Ev>
      _M_element_count(__ht._M_element_count),
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	68da      	ldr	r2, [r3, #12]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	60da      	str	r2, [r3, #12]
      _M_rehash_policy(__ht._M_rehash_policy)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	683a      	ldr	r2, [r7, #0]
 8002c8e:	3310      	adds	r3, #16
 8002c90:	3210      	adds	r2, #16
 8002c92:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c96:	e883 0003 	stmia.w	r3, {r0, r1}
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	619a      	str	r2, [r3, #24]
    {
      __alloc_node_gen_t __alloc_node_gen(*this);
 8002ca0:	f107 0308 	add.w	r3, r7, #8
 8002ca4:	6879      	ldr	r1, [r7, #4]
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f000 f8d8 	bl	8002e5c <_ZNSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEC1ERNS_16_Hashtable_allocIS7_EE>
      _M_assign(__ht, __alloc_node_gen);
 8002cac:	f107 0308 	add.w	r3, r7, #8
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	6839      	ldr	r1, [r7, #0]
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	f000 f8e0 	bl	8002e7a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_>
    }
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3710      	adds	r7, #16
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}

08002cc4 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEED1Ev>:

  template<typename _Key, typename _Value, typename _Alloc,
	   typename _ExtractKey, typename _Equal,
	   typename _Hash, typename _RangeHash, typename _Unused,
	   typename _RehashPolicy, typename _Traits>
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
	       _Hash, _RangeHash, _Unused, _RehashPolicy, _Traits>::
    ~_Hashtable() noexcept
    {
      clear();
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f000 f952 	bl	8002f76 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE5clearEv>
      _M_deallocate_buckets();
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f000 f96f 	bl	8002fb6 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEv>
    }
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f7ff ffa0 	bl	8002c1e <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEED1Ev>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3708      	adds	r7, #8
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>:
      deque() = default;
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f000 f97b 	bl	8002fee <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3708      	adds	r7, #8
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}

08002d02 <_ZNSt5queueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt5dequeIS5_SaIS5_EEEC1IS8_vEEv>:
	queue()
 8002d02:	b580      	push	{r7, lr}
 8002d04:	b082      	sub	sp, #8
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]
	: c() { }
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	2328      	movs	r3, #40	; 0x28
 8002d10:	461a      	mov	r2, r3
 8002d12:	2100      	movs	r1, #0
 8002d14:	f00a fb3a 	bl	800d38c <memset>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f7ff ffe4 	bl	8002ce8 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	4618      	mov	r0, r3
 8002d24:	3708      	adds	r7, #8
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
      ~deque()
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b08a      	sub	sp, #40	; 0x28
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	6078      	str	r0, [r7, #4]
      { _M_destroy_data(begin(), end(), _M_get_Tp_allocator()); }
 8002d32:	f107 0308 	add.w	r3, r7, #8
 8002d36:	6879      	ldr	r1, [r7, #4]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7fe fb75 	bl	8001428 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>
 8002d3e:	f107 0318 	add.w	r3, r7, #24
 8002d42:	6879      	ldr	r1, [r7, #4]
 8002d44:	4618      	mov	r0, r3
 8002d46:	f000 f985 	bl	8003054 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7fe fb7a 	bl	8001446 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 8002d52:	4603      	mov	r3, r0
 8002d54:	f107 0218 	add.w	r2, r7, #24
 8002d58:	f107 0108 	add.w	r1, r7, #8
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f000 f988 	bl	8003072 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_M_destroy_dataESt15_Deque_iteratorIS5_RS5_PS5_ESB_RKS6_>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	4618      	mov	r0, r3
 8002d66:	f000 f953 	bl	8003010 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3728      	adds	r7, #40	; 0x28
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <_ZNSaISt4pairIKh11GPIOPortPinEEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	f000 f997 	bl	80030b0 <_ZN9__gnu_cxx13new_allocatorISt4pairIKh11GPIOPortPinEEC1Ev>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4618      	mov	r0, r3
 8002d86:	3708      	adds	r7, #8
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <_ZNSaISt4pairIKh11GPIOPortPinEED1Ev>:
      ~allocator() _GLIBCXX_NOTHROW { }
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b082      	sub	sp, #8
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	6878      	ldr	r0, [r7, #4]
 8002d96:	f000 f996 	bl	80030c6 <_ZN9__gnu_cxx13new_allocatorISt4pairIKh11GPIOPortPinEED1Ev>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	3708      	adds	r7, #8
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}

08002da4 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEEC1ESt16initializer_listIS7_EjRKS2_RKS4_RKS8_>:
       *  @param  __a  An allocator object.
       *
       *  Create an %unordered_map consisting of copies of the elements in the
       *  list. This is linear in N (where N is @a __l.size()).
       */
      unordered_map(initializer_list<value_type> __l,
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b088      	sub	sp, #32
 8002da8:	af04      	add	r7, sp, #16
 8002daa:	60f8      	str	r0, [r7, #12]
 8002dac:	1d38      	adds	r0, r7, #4
 8002dae:	e880 0006 	stmia.w	r0, {r1, r2}
 8002db2:	603b      	str	r3, [r7, #0]
		    size_type __n = 0,
		    const hasher& __hf = hasher(),
		    const key_equal& __eql = key_equal(),
		    const allocator_type& __a = allocator_type())
      : _M_h(__l, __n, __hf, __eql, __a)
 8002db4:	68f8      	ldr	r0, [r7, #12]
 8002db6:	6a3b      	ldr	r3, [r7, #32]
 8002db8:	9302      	str	r3, [sp, #8]
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	9301      	str	r3, [sp, #4]
 8002dbe:	69bb      	ldr	r3, [r7, #24]
 8002dc0:	9300      	str	r3, [sp, #0]
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	1d3a      	adds	r2, r7, #4
 8002dc6:	ca06      	ldmia	r2, {r1, r2}
 8002dc8:	f000 f988 	bl	80030dc <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ESt16initializer_listIS3_EjRKSA_RKS8_RKS4_>
      { }
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3710      	adds	r7, #16
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}

08002dd6 <_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002dd6:	b480      	push	{r7}
 8002dd8:	b083      	sub	sp, #12
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4618      	mov	r0, r3
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <_ZN9__gnu_cxx14__alloc_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEES7_E17_S_select_on_copyERKS8_>:
    static constexpr _Alloc _S_select_on_copy(const _Alloc& __a)
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	6039      	str	r1, [r7, #0]
    { return _Base_type::select_on_container_copy_construction(__a); }
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6839      	ldr	r1, [r7, #0]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f000 f99e 	bl	800313c <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE37select_on_container_copy_constructionERKS7_>
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	3708      	adds	r7, #8
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <_ZNKSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>:
      __node_alloc_type&
      _M_node_allocator()
      { return __ebo_node_alloc::_M_get(); }

      const __node_alloc_type&
      _M_node_allocator() const
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
      { return __ebo_node_alloc::_M_cget(); }
 8002e10:	6878      	ldr	r0, [r7, #4]
 8002e12:	f000 f9ae 	bl	8003172 <_ZNKSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EE7_M_cgetEv>
 8002e16:	4603      	mov	r3, r0
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3708      	adds	r7, #8
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEED1Ev>:
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b082      	sub	sp, #8
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	f000 f9ad 	bl	8003188 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEED1Ev>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4618      	mov	r0, r3
 8002e32:	3708      	adds	r7, #8
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEC1IS7_EEOT_>:
	_Hashtable_alloc(_Alloc&& __a)
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
 8002e40:	6039      	str	r1, [r7, #0]
	: __ebo_node_alloc(std::forward<_Alloc>(__a))
 8002e42:	6838      	ldr	r0, [r7, #0]
 8002e44:	f000 f9ab 	bl	800319e <_ZSt7forwardISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEOT_RNSt16remove_referenceIS8_E4typeE>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f000 f9b1 	bl	80031b4 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EEC1IS7_EEOT_>
	{ }
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4618      	mov	r0, r3
 8002e56:	3708      	adds	r7, #8
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <_ZNSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEC1ERNS_16_Hashtable_allocIS7_EE>:
      _AllocNode(__hashtable_alloc& __h)
 8002e5c:	b480      	push	{r7}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	6039      	str	r1, [r7, #0]
      : _M_h(__h) { }
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	683a      	ldr	r2, [r7, #0]
 8002e6a:	601a      	str	r2, [r3, #0]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	4618      	mov	r0, r3
 8002e70:	370c      	adds	r7, #12
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr

08002e7a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_>:
      _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b08a      	sub	sp, #40	; 0x28
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	60f8      	str	r0, [r7, #12]
 8002e82:	60b9      	str	r1, [r7, #8]
 8002e84:	607a      	str	r2, [r7, #4]
	__buckets_ptr __buckets = nullptr;
 8002e86:	2300      	movs	r3, #0
 8002e88:	61fb      	str	r3, [r7, #28]
	if (!_M_buckets)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d109      	bne.n	8002ea6 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_+0x2c>
	  _M_buckets = __buckets = _M_allocate_buckets(_M_bucket_count);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	4619      	mov	r1, r3
 8002e98:	68f8      	ldr	r0, [r7, #12]
 8002e9a:	f000 f99d 	bl	80031d8 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj>
 8002e9e:	61f8      	str	r0, [r7, #28]
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	69fa      	ldr	r2, [r7, #28]
 8002ea4:	601a      	str	r2, [r3, #0]
	    if (!__ht._M_before_begin._M_nxt)
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d05f      	beq.n	8002f6e <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_+0xf4>
	    __node_ptr __ht_n = __ht._M_begin();
 8002eae:	68b8      	ldr	r0, [r7, #8]
 8002eb0:	f000 f9af 	bl	8003212 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>
 8002eb4:	6278      	str	r0, [r7, #36]	; 0x24
	      = __node_gen(__fwd_value_for<_Ht>(__ht_n->_M_v()));
 8002eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb8:	3304      	adds	r3, #4
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f000 f932 	bl	8003124 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE4_M_vEv>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f000 f9b1 	bl	800322a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15__fwd_value_forIRKSG_EENSt11conditionalIXsrSt19is_lvalue_referenceIT_E5valueERKS3_OS3_E4typeERS3_>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	4619      	mov	r1, r3
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f000 f9b8 	bl	8003242 <_ZNKSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEclIRKS5_EEPS6_OT_>
 8002ed2:	61b8      	str	r0, [r7, #24]
	    this->_M_copy_code(*__this_n, *__ht_n);
 8002ed4:	69bb      	ldr	r3, [r7, #24]
 8002ed6:	1d19      	adds	r1, r3, #4
 8002ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eda:	3304      	adds	r3, #4
 8002edc:	461a      	mov	r2, r3
 8002ede:	68f8      	ldr	r0, [r7, #12]
 8002ee0:	f000 f9c3 	bl	800326a <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_copy_codeERNS_21_Hash_node_code_cacheILb0EEERKSC_>
	    _M_update_bbegin(__this_n);
 8002ee4:	69b9      	ldr	r1, [r7, #24]
 8002ee6:	68f8      	ldr	r0, [r7, #12]
 8002ee8:	f000 f9cb 	bl	8003282 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE16_M_update_bbeginEPNS5_10_Hash_nodeIS3_Lb0EEE>
	    __node_ptr __prev_n = __this_n;
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	623b      	str	r3, [r7, #32]
	    for (__ht_n = __ht_n->_M_next(); __ht_n; __ht_n = __ht_n->_M_next())
 8002ef0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002ef2:	f000 f9d5 	bl	80032a0 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 8002ef6:	6278      	str	r0, [r7, #36]	; 0x24
 8002ef8:	e035      	b.n	8002f66 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_+0xec>
		__this_n = __node_gen(__fwd_value_for<_Ht>(__ht_n->_M_v()));
 8002efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002efc:	3304      	adds	r3, #4
 8002efe:	4618      	mov	r0, r3
 8002f00:	f000 f910 	bl	8003124 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE4_M_vEv>
 8002f04:	4603      	mov	r3, r0
 8002f06:	4618      	mov	r0, r3
 8002f08:	f000 f98f 	bl	800322a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15__fwd_value_forIRKSG_EENSt11conditionalIXsrSt19is_lvalue_referenceIT_E5valueERKS3_OS3_E4typeERS3_>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	4619      	mov	r1, r3
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	f000 f996 	bl	8003242 <_ZNKSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEclIRKS5_EEPS6_OT_>
 8002f16:	61b8      	str	r0, [r7, #24]
		__prev_n->_M_nxt = __this_n;
 8002f18:	6a3b      	ldr	r3, [r7, #32]
 8002f1a:	69ba      	ldr	r2, [r7, #24]
 8002f1c:	601a      	str	r2, [r3, #0]
		this->_M_copy_code(*__this_n, *__ht_n);
 8002f1e:	69bb      	ldr	r3, [r7, #24]
 8002f20:	1d19      	adds	r1, r3, #4
 8002f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f24:	3304      	adds	r3, #4
 8002f26:	461a      	mov	r2, r3
 8002f28:	68f8      	ldr	r0, [r7, #12]
 8002f2a:	f000 f99e 	bl	800326a <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_copy_codeERNS_21_Hash_node_code_cacheILb0EEERKSC_>
		size_type __bkt = _M_bucket_index(*__this_n);
 8002f2e:	69bb      	ldr	r3, [r7, #24]
 8002f30:	3304      	adds	r3, #4
 8002f32:	4619      	mov	r1, r3
 8002f34:	68f8      	ldr	r0, [r7, #12]
 8002f36:	f000 f9bf 	bl	80032b8 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>
 8002f3a:	6178      	str	r0, [r7, #20]
		if (!_M_buckets[__bkt])
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	4413      	add	r3, r2
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d106      	bne.n	8002f5a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_+0xe0>
		  _M_buckets[__bkt] = __prev_n;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	4413      	add	r3, r2
 8002f56:	6a3a      	ldr	r2, [r7, #32]
 8002f58:	601a      	str	r2, [r3, #0]
		__prev_n = __this_n;
 8002f5a:	69bb      	ldr	r3, [r7, #24]
 8002f5c:	623b      	str	r3, [r7, #32]
	    for (__ht_n = __ht_n->_M_next(); __ht_n; __ht_n = __ht_n->_M_next())
 8002f5e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002f60:	f000 f99e 	bl	80032a0 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 8002f64:	6278      	str	r0, [r7, #36]	; 0x24
 8002f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d1c6      	bne.n	8002efa <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_+0x80>
 8002f6c:	e000      	b.n	8002f70 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_+0xf6>
	      return;
 8002f6e:	bf00      	nop
      }
 8002f70:	3728      	adds	r7, #40	; 0x28
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}

08002f76 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE5clearEv>:
  template<typename _Key, typename _Value, typename _Alloc,
	   typename _ExtractKey, typename _Equal,
	   typename _Hash, typename _RangeHash, typename _Unused,
	   typename _RehashPolicy, typename _Traits>
    void
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8002f76:	b580      	push	{r7, lr}
 8002f78:	b082      	sub	sp, #8
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	6078      	str	r0, [r7, #4]
	       _Hash, _RangeHash, _Unused, _RehashPolicy, _Traits>::
    clear() noexcept
    {
      this->_M_deallocate_nodes(_M_begin());
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	f000 f947 	bl	8003212 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>
 8002f84:	4603      	mov	r3, r0
 8002f86:	4619      	mov	r1, r3
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f000 f9a6 	bl	80032da <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE19_M_deallocate_nodesEPS6_>
      __builtin_memset(_M_buckets, 0,
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681a      	ldr	r2, [r3, #0]
		       _M_bucket_count * sizeof(__node_base_ptr));
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
      __builtin_memset(_M_buckets, 0,
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	4610      	mov	r0, r2
 8002f9a:	461a      	mov	r2, r3
 8002f9c:	2100      	movs	r1, #0
 8002f9e:	f00a f9f5 	bl	800d38c <memset>
      _M_element_count = 0;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	60da      	str	r2, [r3, #12]
      _M_before_begin._M_nxt = nullptr;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	609a      	str	r2, [r3, #8]
    }
 8002fae:	bf00      	nop
 8002fb0:	3708      	adds	r7, #8
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEv>:
      _M_deallocate_buckets()
 8002fb6:	b580      	push	{r7, lr}
 8002fb8:	b082      	sub	sp, #8
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
      { _M_deallocate_buckets(_M_buckets, _M_bucket_count); }
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6819      	ldr	r1, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f000 f99e 	bl	800330a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS5_15_Hash_node_baseEj>
 8002fce:	bf00      	nop
 8002fd0:	3708      	adds	r7, #8
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}

08002fd6 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_Deque_implD1Ev>:
      struct _Deque_impl
 8002fd6:	b580      	push	{r7, lr}
 8002fd8:	b082      	sub	sp, #8
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	6078      	str	r0, [r7, #4]
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f000 f9ba 	bl	8003358 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3708      	adds	r7, #8
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}

08002fee <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>:
      _Deque_base()
 8002fee:	b580      	push	{r7, lr}
 8002ff0:	b082      	sub	sp, #8
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	6078      	str	r0, [r7, #4]
      : _M_impl()
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f000 f99d 	bl	8003338 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_Deque_implC1Ev>
      { _M_initialize_map(0); }
 8002ffe:	2100      	movs	r1, #0
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	f000 f9b5 	bl	8003370 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_initialize_mapEj>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4618      	mov	r0, r3
 800300a:	3708      	adds	r7, #8
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}

08003010 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
    _Deque_base<_Tp, _Alloc>::
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
      if (this->_M_impl._M_map)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d010      	beq.n	8003042 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev+0x32>
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6959      	ldr	r1, [r3, #20]
			   this->_M_impl._M_finish._M_node + 1);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 8003028:	3304      	adds	r3, #4
 800302a:	461a      	mov	r2, r3
 800302c:	6878      	ldr	r0, [r7, #4]
 800302e:	f000 fa05 	bl	800343c <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE16_M_destroy_nodesEPPS5_S9_>
	  _M_deallocate_map(this->_M_impl._M_map, this->_M_impl._M_map_size);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6819      	ldr	r1, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	461a      	mov	r2, r3
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	f7fe fa9c 	bl	800157a <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_deallocate_mapEPPS5_j>
    }
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4618      	mov	r0, r3
 8003046:	f7ff ffc6 	bl	8002fd6 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_Deque_implD1Ev>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4618      	mov	r0, r3
 800304e:	3708      	adds	r7, #8
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}

08003054 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 800305c:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_finish; }
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	3318      	adds	r3, #24
 8003062:	4619      	mov	r1, r3
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	f7fe f9f9 	bl	800145c <_ZNSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_EC1ERKS8_>
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	3708      	adds	r7, #8
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}

08003072 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_M_destroy_dataESt15_Deque_iteratorIS5_RS5_PS5_ESB_RKS6_>:
      _M_destroy_data(iterator __first, iterator __last,
 8003072:	b580      	push	{r7, lr}
 8003074:	b08c      	sub	sp, #48	; 0x30
 8003076:	af00      	add	r7, sp, #0
 8003078:	60f8      	str	r0, [r7, #12]
 800307a:	60b9      	str	r1, [r7, #8]
 800307c:	607a      	str	r2, [r7, #4]
 800307e:	603b      	str	r3, [r7, #0]
	  _M_destroy_data_aux(__first, __last);
 8003080:	f107 0310 	add.w	r3, r7, #16
 8003084:	68b9      	ldr	r1, [r7, #8]
 8003086:	4618      	mov	r0, r3
 8003088:	f7fe f9e8 	bl	800145c <_ZNSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_EC1ERKS8_>
 800308c:	f107 0320 	add.w	r3, r7, #32
 8003090:	6879      	ldr	r1, [r7, #4]
 8003092:	4618      	mov	r0, r3
 8003094:	f7fe f9e2 	bl	800145c <_ZNSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_EC1ERKS8_>
 8003098:	f107 0220 	add.w	r2, r7, #32
 800309c:	f107 0310 	add.w	r3, r7, #16
 80030a0:	4619      	mov	r1, r3
 80030a2:	68f8      	ldr	r0, [r7, #12]
 80030a4:	f000 f9e5 	bl	8003472 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_destroy_data_auxESt15_Deque_iteratorIS5_RS5_PS5_ESB_>
      }
 80030a8:	bf00      	nop
 80030aa:	3730      	adds	r7, #48	; 0x30
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <_ZN9__gnu_cxx13new_allocatorISt4pairIKh11GPIOPortPinEEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4618      	mov	r0, r3
 80030bc:	370c      	adds	r7, #12
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr

080030c6 <_ZN9__gnu_cxx13new_allocatorISt4pairIKh11GPIOPortPinEED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80030c6:	b480      	push	{r7}
 80030c8:	b083      	sub	sp, #12
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	6078      	str	r0, [r7, #4]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4618      	mov	r0, r3
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr

080030dc <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ESt16initializer_listIS3_EjRKSA_RKS8_RKS4_>:
      _Hashtable(initializer_list<value_type> __l,
 80030dc:	b5b0      	push	{r4, r5, r7, lr}
 80030de:	b088      	sub	sp, #32
 80030e0:	af04      	add	r7, sp, #16
 80030e2:	60f8      	str	r0, [r7, #12]
 80030e4:	1d38      	adds	r0, r7, #4
 80030e6:	e880 0006 	stmia.w	r0, {r1, r2}
 80030ea:	603b      	str	r3, [r7, #0]
		   __hf, __eql, __a, __unique_keys{})
 80030ec:	1d3b      	adds	r3, r7, #4
 80030ee:	4618      	mov	r0, r3
 80030f0:	f000 fa1d 	bl	800352e <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE5beginEv>
 80030f4:	4604      	mov	r4, r0
 80030f6:	1d3b      	adds	r3, r7, #4
 80030f8:	4618      	mov	r0, r3
 80030fa:	f000 fa24 	bl	8003546 <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE3endEv>
 80030fe:	4602      	mov	r2, r0
 8003100:	f88d 500c 	strb.w	r5, [sp, #12]
 8003104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003106:	9302      	str	r3, [sp, #8]
 8003108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310a:	9301      	str	r3, [sp, #4]
 800310c:	6a3b      	ldr	r3, [r7, #32]
 800310e:	9300      	str	r3, [sp, #0]
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	4621      	mov	r1, r4
 8003114:	68f8      	ldr	r0, [r7, #12]
 8003116:	f000 fa2b 	bl	8003570 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1IPKS3_EET_SK_jRKSA_RKS8_RKS4_St17integral_constantIbLb1EE>
      { }
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	4618      	mov	r0, r3
 800311e:	3710      	adds	r7, #16
 8003120:	46bd      	mov	sp, r7
 8003122:	bdb0      	pop	{r4, r5, r7, pc}

08003124 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE4_M_vEv>:
      _M_v() noexcept
 8003124:	b580      	push	{r7, lr}
 8003126:	b082      	sub	sp, #8
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
      { return *_M_valptr(); }
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f000 fa51 	bl	80035d4 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE9_M_valptrEv>
 8003132:	4603      	mov	r3, r0
 8003134:	4618      	mov	r0, r3
 8003136:	3708      	adds	r7, #8
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}

0800313c <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE37select_on_container_copy_constructionERKS7_>:
      select_on_container_copy_construction(const allocator_type& __rhs)
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	6039      	str	r1, [r7, #0]
      { return __rhs; }
 8003146:	6839      	ldr	r1, [r7, #0]
 8003148:	6878      	ldr	r0, [r7, #4]
 800314a:	f000 f804 	bl	8003156 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1ERKS6_>
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	3708      	adds	r7, #8
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}

08003156 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1ERKS6_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8003156:	b580      	push	{r7, lr}
 8003158:	b082      	sub	sp, #8
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
 800315e:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8003160:	6839      	ldr	r1, [r7, #0]
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f000 fa43 	bl	80035ee <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1ERKS8_>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	4618      	mov	r0, r3
 800316c:	3708      	adds	r7, #8
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}

08003172 <_ZNKSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EE7_M_cgetEv>:
      const _Tp& _M_cget() const { return static_cast<const _Tp&>(*this); }
 8003172:	b480      	push	{r7}
 8003174:	b083      	sub	sp, #12
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4618      	mov	r0, r3
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr

08003188 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEED1Ev>:
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	4618      	mov	r0, r3
 8003194:	370c      	adds	r7, #12
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr

0800319e <_ZSt7forwardISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEOT_RNSt16remove_referenceIS8_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800319e:	b480      	push	{r7}
 80031a0:	b083      	sub	sp, #12
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4618      	mov	r0, r3
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EEC1IS7_EEOT_>:
	_Hashtable_ebo_helper(_OtherTp&& __tp)
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b082      	sub	sp, #8
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	6039      	str	r1, [r7, #0]
	: _Tp(std::forward<_OtherTp>(__tp))
 80031be:	6838      	ldr	r0, [r7, #0]
 80031c0:	f7ff ffed 	bl	800319e <_ZSt7forwardISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEOT_RNSt16remove_referenceIS8_E4typeE>
 80031c4:	4603      	mov	r3, r0
 80031c6:	4619      	mov	r1, r3
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f7ff ffc4 	bl	8003156 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1ERKS6_>
	{ }
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4618      	mov	r0, r3
 80031d2:	3708      	adds	r7, #8
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj>:
      _M_allocate_buckets(size_type __bkt_count)
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	6039      	str	r1, [r7, #0]
	if (__builtin_expect(__bkt_count == 1, false))
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	bf0c      	ite	eq
 80031e8:	2301      	moveq	r3, #1
 80031ea:	2300      	movne	r3, #0
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d005      	beq.n	80031fe <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj+0x26>
	    _M_single_bucket = nullptr;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2200      	movs	r2, #0
 80031f6:	619a      	str	r2, [r3, #24]
	    return &_M_single_bucket;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	3318      	adds	r3, #24
 80031fc:	e005      	b.n	800320a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj+0x32>
	return __hashtable_alloc::_M_allocate_buckets(__bkt_count);
 80031fe:	6839      	ldr	r1, [r7, #0]
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f000 fa00 	bl	8003606 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE19_M_allocate_bucketsEj>
 8003206:	4603      	mov	r3, r0
 8003208:	bf00      	nop
      }
 800320a:	4618      	mov	r0, r3
 800320c:	3708      	adds	r7, #8
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}

08003212 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>:
      _M_begin() const
 8003212:	b480      	push	{r7}
 8003214:	b083      	sub	sp, #12
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
      { return static_cast<__node_ptr>(_M_before_begin._M_nxt); }
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	4618      	mov	r0, r3
 8003220:	370c      	adds	r7, #12
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr

0800322a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15__fwd_value_forIRKSG_EENSt11conditionalIXsrSt19is_lvalue_referenceIT_E5valueERKS3_OS3_E4typeERS3_>:
	__fwd_value_for(value_type& __val) noexcept
 800322a:	b580      	push	{r7, lr}
 800322c:	b082      	sub	sp, #8
 800322e:	af00      	add	r7, sp, #0
 8003230:	6078      	str	r0, [r7, #4]
	{ return std::move(__val); }
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f000 fa14 	bl	8003660 <_ZSt4moveIRSt4pairIKh11GPIOPortPinEEONSt16remove_referenceIT_E4typeEOS6_>
 8003238:	4603      	mov	r3, r0
 800323a:	4618      	mov	r0, r3
 800323c:	3708      	adds	r7, #8
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}

08003242 <_ZNKSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEclIRKS5_EEPS6_OT_>:
	operator()(_Arg&& __arg) const
 8003242:	b590      	push	{r4, r7, lr}
 8003244:	b083      	sub	sp, #12
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
 800324a:	6039      	str	r1, [r7, #0]
	{ return _M_h._M_allocate_node(std::forward<_Arg>(__arg)); }
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681c      	ldr	r4, [r3, #0]
 8003250:	6838      	ldr	r0, [r7, #0]
 8003252:	f000 fa10 	bl	8003676 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>
 8003256:	4603      	mov	r3, r0
 8003258:	4619      	mov	r1, r3
 800325a:	4620      	mov	r0, r4
 800325c:	f000 fa23 	bl	80036a6 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE16_M_allocate_nodeIJRKS5_EEEPS6_DpOT_>
 8003260:	4603      	mov	r3, r0
 8003262:	4618      	mov	r0, r3
 8003264:	370c      	adds	r7, #12
 8003266:	46bd      	mov	sp, r7
 8003268:	bd90      	pop	{r4, r7, pc}

0800326a <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_copy_codeERNS_21_Hash_node_code_cacheILb0EEERKSC_>:
      _M_copy_code(_Hash_node_code_cache<false>&,
 800326a:	b480      	push	{r7}
 800326c:	b085      	sub	sp, #20
 800326e:	af00      	add	r7, sp, #0
 8003270:	60f8      	str	r0, [r7, #12]
 8003272:	60b9      	str	r1, [r7, #8]
 8003274:	607a      	str	r2, [r7, #4]
      { }
 8003276:	bf00      	nop
 8003278:	3714      	adds	r7, #20
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr

08003282 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE16_M_update_bbeginEPNS5_10_Hash_nodeIS3_Lb0EEE>:
      _M_update_bbegin(__node_ptr __n)
 8003282:	b580      	push	{r7, lr}
 8003284:	b082      	sub	sp, #8
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
 800328a:	6039      	str	r1, [r7, #0]
	_M_before_begin._M_nxt = __n;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	683a      	ldr	r2, [r7, #0]
 8003290:	609a      	str	r2, [r3, #8]
	_M_update_bbegin();
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f000 fa3a 	bl	800370c <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE16_M_update_bbeginEv>
      }
 8003298:	bf00      	nop
 800329a:	3708      	adds	r7, #8
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}

080032a0 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>:
      _M_next() const noexcept
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
      { return static_cast<_Hash_node*>(this->_M_nxt); }
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4618      	mov	r0, r3
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr

080032b8 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>:
      _M_bucket_index(const __node_value_type& __n) const noexcept
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b082      	sub	sp, #8
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	6039      	str	r1, [r7, #0]
      { return __hash_code_base::_M_bucket_index(__n, _M_bucket_count); }
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	461a      	mov	r2, r3
 80032c8:	6839      	ldr	r1, [r7, #0]
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f000 fa42 	bl	8003754 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexERKNS_16_Hash_node_valueIS4_Lb0EEEj>
 80032d0:	4603      	mov	r3, r0
 80032d2:	4618      	mov	r0, r3
 80032d4:	3708      	adds	r7, #8
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}

080032da <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE19_M_deallocate_nodesEPS6_>:
      __node_alloc_traits::deallocate(_M_node_allocator(), __ptr, 1);
    }

  template<typename _NodeAlloc>
    void
    _Hashtable_alloc<_NodeAlloc>::_M_deallocate_nodes(__node_ptr __n)
 80032da:	b580      	push	{r7, lr}
 80032dc:	b084      	sub	sp, #16
 80032de:	af00      	add	r7, sp, #0
 80032e0:	6078      	str	r0, [r7, #4]
 80032e2:	6039      	str	r1, [r7, #0]
    {
      while (__n)
 80032e4:	e009      	b.n	80032fa <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE19_M_deallocate_nodesEPS6_+0x20>
	{
	  __node_ptr __tmp = __n;
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	60fb      	str	r3, [r7, #12]
	  __n = __n->_M_next();
 80032ea:	6838      	ldr	r0, [r7, #0]
 80032ec:	f7ff ffd8 	bl	80032a0 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 80032f0:	6038      	str	r0, [r7, #0]
	  _M_deallocate_node(__tmp);
 80032f2:	68f9      	ldr	r1, [r7, #12]
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	f000 fa4f 	bl	8003798 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE18_M_deallocate_nodeEPS6_>
      while (__n)
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d1f2      	bne.n	80032e6 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE19_M_deallocate_nodesEPS6_+0xc>
	}
    }
 8003300:	bf00      	nop
 8003302:	bf00      	nop
 8003304:	3710      	adds	r7, #16
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}

0800330a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS5_15_Hash_node_baseEj>:
      _M_deallocate_buckets(__buckets_ptr __bkts, size_type __bkt_count)
 800330a:	b580      	push	{r7, lr}
 800330c:	b084      	sub	sp, #16
 800330e:	af00      	add	r7, sp, #0
 8003310:	60f8      	str	r0, [r7, #12]
 8003312:	60b9      	str	r1, [r7, #8]
 8003314:	607a      	str	r2, [r7, #4]
	if (_M_uses_single_bucket(__bkts))
 8003316:	68b9      	ldr	r1, [r7, #8]
 8003318:	68f8      	ldr	r0, [r7, #12]
 800331a:	f000 fa58 	bl	80037ce <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_uses_single_bucketEPPNS5_15_Hash_node_baseE>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d105      	bne.n	8003330 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS5_15_Hash_node_baseEj+0x26>
	__hashtable_alloc::_M_deallocate_buckets(__bkts, __bkt_count);
 8003324:	687a      	ldr	r2, [r7, #4]
 8003326:	68b9      	ldr	r1, [r7, #8]
 8003328:	68f8      	ldr	r0, [r7, #12]
 800332a:	f000 fa68 	bl	80037fe <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEj>
 800332e:	e000      	b.n	8003332 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS5_15_Hash_node_baseEj+0x28>
	  return;
 8003330:	bf00      	nop
      }
 8003332:	3710      	adds	r7, #16
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_Deque_implC1Ev>:
	_Deque_impl() _GLIBCXX_NOEXCEPT_IF(
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 8003340:	6878      	ldr	r0, [r7, #4]
 8003342:	f000 fa7f 	bl	8003844 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Ev>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4618      	mov	r0, r3
 800334a:	f000 fa87 	bl	800385c <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE16_Deque_impl_dataC1Ev>
	{ }
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	4618      	mov	r0, r3
 8003352:	3708      	adds	r7, #8
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}

08003358 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
      ~allocator() _GLIBCXX_NOTHROW { }
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f000 fa94 	bl	800388e <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4618      	mov	r0, r3
 800336a:	3708      	adds	r7, #8
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}

08003370 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_initialize_mapEj>:
    _Deque_base<_Tp, _Alloc>::
 8003370:	b590      	push	{r4, r7, lr}
 8003372:	b089      	sub	sp, #36	; 0x24
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	6039      	str	r1, [r7, #0]
      const size_t __num_nodes = (__num_elements / __deque_buf_size(sizeof(_Tp))
 800337a:	2018      	movs	r0, #24
 800337c:	f7fd fdca 	bl	8000f14 <_ZSt16__deque_buf_sizej>
 8003380:	4602      	mov	r2, r0
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	fbb3 f3f2 	udiv	r3, r3, r2
 8003388:	3301      	adds	r3, #1
 800338a:	61fb      	str	r3, [r7, #28]
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 800338c:	2308      	movs	r3, #8
 800338e:	60fb      	str	r3, [r7, #12]
					   size_t(__num_nodes + 2));
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	3302      	adds	r3, #2
 8003394:	613b      	str	r3, [r7, #16]
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 8003396:	f107 0210 	add.w	r2, r7, #16
 800339a:	f107 030c 	add.w	r3, r7, #12
 800339e:	4611      	mov	r1, r2
 80033a0:	4618      	mov	r0, r3
 80033a2:	f7fe f985 	bl	80016b0 <_ZSt3maxIjERKT_S2_S2_>
 80033a6:	4603      	mov	r3, r0
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_map = _M_allocate_map(this->_M_impl._M_map_size);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	4619      	mov	r1, r3
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f7fe f98f 	bl	80016d8 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_M_allocate_mapEj>
 80033ba:	4602      	mov	r2, r0
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	601a      	str	r2, [r3, #0]
      _Map_pointer __nstart = (this->_M_impl._M_map
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681a      	ldr	r2, [r3, #0]
			       + (this->_M_impl._M_map_size - __num_nodes) / 2);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6859      	ldr	r1, [r3, #4]
 80033c8:	69fb      	ldr	r3, [r7, #28]
 80033ca:	1acb      	subs	r3, r1, r3
 80033cc:	085b      	lsrs	r3, r3, #1
 80033ce:	009b      	lsls	r3, r3, #2
      _Map_pointer __nstart = (this->_M_impl._M_map
 80033d0:	4413      	add	r3, r2
 80033d2:	61bb      	str	r3, [r7, #24]
      _Map_pointer __nfinish = __nstart + __num_nodes;
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	69ba      	ldr	r2, [r7, #24]
 80033da:	4413      	add	r3, r2
 80033dc:	617b      	str	r3, [r7, #20]
	{ _M_create_nodes(__nstart, __nfinish); }
 80033de:	697a      	ldr	r2, [r7, #20]
 80033e0:	69b9      	ldr	r1, [r7, #24]
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f000 fa5e 	bl	80038a4 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_M_create_nodesEPPS5_S9_>
      this->_M_impl._M_start._M_set_node(__nstart);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	3308      	adds	r3, #8
 80033ec:	69b9      	ldr	r1, [r7, #24]
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7fe f98f 	bl	8001712 <_ZNSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_E11_M_set_nodeEPS7_>
      this->_M_impl._M_finish._M_set_node(__nfinish - 1);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	f103 0218 	add.w	r2, r3, #24
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	3b04      	subs	r3, #4
 80033fe:	4619      	mov	r1, r3
 8003400:	4610      	mov	r0, r2
 8003402:	f7fe f986 	bl	8001712 <_ZNSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_E11_M_set_nodeEPS7_>
      this->_M_impl._M_start._M_cur = _M_impl._M_start._M_first;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	68da      	ldr	r2, [r3, #12]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	609a      	str	r2, [r3, #8]
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	69dc      	ldr	r4, [r3, #28]
					% __deque_buf_size(sizeof(_Tp)));
 8003412:	2018      	movs	r0, #24
 8003414:	f7fd fd7e 	bl	8000f14 <_ZSt16__deque_buf_sizej>
 8003418:	4602      	mov	r2, r0
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	fbb3 f1f2 	udiv	r1, r3, r2
 8003420:	fb01 f202 	mul.w	r2, r1, r2
 8003424:	1a9a      	subs	r2, r3, r2
					+ __num_elements
 8003426:	4613      	mov	r3, r2
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	4413      	add	r3, r2
 800342c:	00db      	lsls	r3, r3, #3
 800342e:	18e2      	adds	r2, r4, r3
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	619a      	str	r2, [r3, #24]
    }
 8003434:	bf00      	nop
 8003436:	3724      	adds	r7, #36	; 0x24
 8003438:	46bd      	mov	sp, r7
 800343a:	bd90      	pop	{r4, r7, pc}

0800343c <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE16_M_destroy_nodesEPPS5_S9_>:
    _Deque_base<_Tp, _Alloc>::
 800343c:	b580      	push	{r7, lr}
 800343e:	b086      	sub	sp, #24
 8003440:	af00      	add	r7, sp, #0
 8003442:	60f8      	str	r0, [r7, #12]
 8003444:	60b9      	str	r1, [r7, #8]
 8003446:	607a      	str	r2, [r7, #4]
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	617b      	str	r3, [r7, #20]
 800344c:	e008      	b.n	8003460 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE16_M_destroy_nodesEPPS5_S9_+0x24>
	_M_deallocate_node(*__n);
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4619      	mov	r1, r3
 8003454:	68f8      	ldr	r0, [r7, #12]
 8003456:	f7fe f978 	bl	800174a <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE18_M_deallocate_nodeEPS5_>
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	3304      	adds	r3, #4
 800345e:	617b      	str	r3, [r7, #20]
 8003460:	697a      	ldr	r2, [r7, #20]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	429a      	cmp	r2, r3
 8003466:	d3f2      	bcc.n	800344e <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE16_M_destroy_nodesEPPS5_S9_+0x12>
    }
 8003468:	bf00      	nop
 800346a:	bf00      	nop
 800346c:	3718      	adds	r7, #24
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}

08003472 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_destroy_data_auxESt15_Deque_iteratorIS5_RS5_PS5_ESB_>:
     deque<_Tp, _Alloc>::
 8003472:	b5b0      	push	{r4, r5, r7, lr}
 8003474:	b086      	sub	sp, #24
 8003476:	af00      	add	r7, sp, #0
 8003478:	60f8      	str	r0, [r7, #12]
 800347a:	60b9      	str	r1, [r7, #8]
 800347c:	607a      	str	r2, [r7, #4]
       for (_Map_pointer __node = __first._M_node + 1;
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	3304      	adds	r3, #4
 8003484:	617b      	str	r3, [r7, #20]
 8003486:	e018      	b.n	80034ba <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_destroy_data_auxESt15_Deque_iteratorIS5_RS5_PS5_ESB_+0x48>
	 std::_Destroy(*__node, *__node + _S_buffer_size(),
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	681d      	ldr	r5, [r3, #0]
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	681c      	ldr	r4, [r3, #0]
 8003490:	f000 fa23 	bl	80038da <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_buffer_sizeEv>
 8003494:	4602      	mov	r2, r0
 8003496:	4613      	mov	r3, r2
 8003498:	005b      	lsls	r3, r3, #1
 800349a:	4413      	add	r3, r2
 800349c:	00db      	lsls	r3, r3, #3
 800349e:	441c      	add	r4, r3
		       _M_get_Tp_allocator());
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	4618      	mov	r0, r3
 80034a4:	f7fd ffcf 	bl	8001446 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 80034a8:	4603      	mov	r3, r0
	 std::_Destroy(*__node, *__node + _S_buffer_size(),
 80034aa:	461a      	mov	r2, r3
 80034ac:	4621      	mov	r1, r4
 80034ae:	4628      	mov	r0, r5
 80034b0:	f000 fa1b 	bl	80038ea <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>
       for (_Map_pointer __node = __first._M_node + 1;
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	3304      	adds	r3, #4
 80034b8:	617b      	str	r3, [r7, #20]
	    __node < __last._M_node; ++__node)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	68db      	ldr	r3, [r3, #12]
 80034be:	697a      	ldr	r2, [r7, #20]
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d3e1      	bcc.n	8003488 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_destroy_data_auxESt15_Deque_iteratorIS5_RS5_PS5_ESB_+0x16>
       if (__first._M_node != __last._M_node)
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	68da      	ldr	r2, [r3, #12]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d01c      	beq.n	800350a <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_destroy_data_auxESt15_Deque_iteratorIS5_RS5_PS5_ESB_+0x98>
	   std::_Destroy(__first._M_cur, __first._M_last,
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	681c      	ldr	r4, [r3, #0]
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	689d      	ldr	r5, [r3, #8]
			 _M_get_Tp_allocator());
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	4618      	mov	r0, r3
 80034dc:	f7fd ffb3 	bl	8001446 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 80034e0:	4603      	mov	r3, r0
	   std::_Destroy(__first._M_cur, __first._M_last,
 80034e2:	461a      	mov	r2, r3
 80034e4:	4629      	mov	r1, r5
 80034e6:	4620      	mov	r0, r4
 80034e8:	f000 f9ff 	bl	80038ea <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>
	   std::_Destroy(__last._M_first, __last._M_cur,
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	685c      	ldr	r4, [r3, #4]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681d      	ldr	r5, [r3, #0]
			 _M_get_Tp_allocator());
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	4618      	mov	r0, r3
 80034f8:	f7fd ffa5 	bl	8001446 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 80034fc:	4603      	mov	r3, r0
	   std::_Destroy(__last._M_first, __last._M_cur,
 80034fe:	461a      	mov	r2, r3
 8003500:	4629      	mov	r1, r5
 8003502:	4620      	mov	r0, r4
 8003504:	f000 f9f1 	bl	80038ea <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>
     }
 8003508:	e00d      	b.n	8003526 <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_destroy_data_auxESt15_Deque_iteratorIS5_RS5_PS5_ESB_+0xb4>
	 std::_Destroy(__first._M_cur, __last._M_cur,
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	681c      	ldr	r4, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681d      	ldr	r5, [r3, #0]
		       _M_get_Tp_allocator());
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	4618      	mov	r0, r3
 8003516:	f7fd ff96 	bl	8001446 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 800351a:	4603      	mov	r3, r0
	 std::_Destroy(__first._M_cur, __last._M_cur,
 800351c:	461a      	mov	r2, r3
 800351e:	4629      	mov	r1, r5
 8003520:	4620      	mov	r0, r4
 8003522:	f000 f9e2 	bl	80038ea <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>
     }
 8003526:	bf00      	nop
 8003528:	3718      	adds	r7, #24
 800352a:	46bd      	mov	sp, r7
 800352c:	bdb0      	pop	{r4, r5, r7, pc}

0800352e <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE5beginEv>:
      constexpr size_type
      size() const noexcept { return _M_len; }

      // First element.
      constexpr const_iterator
      begin() const noexcept { return _M_array; }
 800352e:	b480      	push	{r7}
 8003530:	b083      	sub	sp, #12
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4618      	mov	r0, r3
 800353c:	370c      	adds	r7, #12
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr

08003546 <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE3endEv>:

      // One past the last element.
      constexpr const_iterator
      end() const noexcept { return begin() + size(); }
 8003546:	b590      	push	{r4, r7, lr}
 8003548:	b083      	sub	sp, #12
 800354a:	af00      	add	r7, sp, #0
 800354c:	6078      	str	r0, [r7, #4]
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f7ff ffed 	bl	800352e <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE5beginEv>
 8003554:	4604      	mov	r4, r0
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f000 f9d5 	bl	8003906 <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE4sizeEv>
 800355c:	4602      	mov	r2, r0
 800355e:	4613      	mov	r3, r2
 8003560:	005b      	lsls	r3, r3, #1
 8003562:	4413      	add	r3, r2
 8003564:	009b      	lsls	r3, r3, #2
 8003566:	4423      	add	r3, r4
 8003568:	4618      	mov	r0, r3
 800356a:	370c      	adds	r7, #12
 800356c:	46bd      	mov	sp, r7
 800356e:	bd90      	pop	{r4, r7, pc}

08003570 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1IPKS3_EET_SK_jRKSA_RKS8_RKS4_St17integral_constantIbLb1EE>:
      _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8003570:	b580      	push	{r7, lr}
 8003572:	b088      	sub	sp, #32
 8003574:	af02      	add	r7, sp, #8
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	60b9      	str	r1, [r7, #8]
 800357a:	607a      	str	r2, [r7, #4]
 800357c:	603b      	str	r3, [r7, #0]
      : _Hashtable(__bkt_count_hint, __h, __eq, __a)
 800357e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003580:	9300      	str	r3, [sp, #0]
 8003582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003584:	6a3a      	ldr	r2, [r7, #32]
 8003586:	6839      	ldr	r1, [r7, #0]
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	f000 f9c8 	bl	800391e <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1EjRKSA_RKS8_RKS4_>
	for (; __f != __l; ++__f)
 800358e:	e009      	b.n	80035a4 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1IPKS3_EET_SK_jRKSA_RKS8_RKS4_St17integral_constantIbLb1EE+0x34>
	  this->insert(*__f);
 8003590:	f107 0310 	add.w	r3, r7, #16
 8003594:	68ba      	ldr	r2, [r7, #8]
 8003596:	68f9      	ldr	r1, [r7, #12]
 8003598:	4618      	mov	r0, r3
 800359a:	f000 f9e8 	bl	800396e <_ZNSt8__detail12_Insert_baseIhSt4pairIKh11GPIOPortPinESaIS4_ENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEEE6insertERKS4_>
	for (; __f != __l; ++__f)
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	330c      	adds	r3, #12
 80035a2:	60bb      	str	r3, [r7, #8]
 80035a4:	68ba      	ldr	r2, [r7, #8]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d1f1      	bne.n	8003590 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1IPKS3_EET_SK_jRKSA_RKS8_RKS4_St17integral_constantIbLb1EE+0x20>
      }
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	4618      	mov	r0, r3
 80035b0:	3718      	adds	r7, #24
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <_ZNSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>:
      _Node_iterator(__node_type* __p) noexcept
 80035b6:	b580      	push	{r7, lr}
 80035b8:	b082      	sub	sp, #8
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
 80035be:	6039      	str	r1, [r7, #0]
      : __base_type(__p) { }
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6839      	ldr	r1, [r7, #0]
 80035c4:	4618      	mov	r0, r3
 80035c6:	f000 f9f0 	bl	80039aa <_ZNSt8__detail19_Node_iterator_baseISt4pairIKh11GPIOPortPinELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4618      	mov	r0, r3
 80035ce:	3708      	adds	r7, #8
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE9_M_valptrEv>:
      _M_valptr() noexcept
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
      { return _M_storage._M_ptr(); }
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	4618      	mov	r0, r3
 80035e0:	f000 f9f2 	bl	80039c8 <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE6_M_ptrEv>
 80035e4:	4603      	mov	r3, r0
 80035e6:	4618      	mov	r0, r3
 80035e8:	3708      	adds	r7, #8
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}

080035ee <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1ERKS8_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 80035ee:	b480      	push	{r7}
 80035f0:	b083      	sub	sp, #12
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	6078      	str	r0, [r7, #4]
 80035f6:	6039      	str	r1, [r7, #0]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	4618      	mov	r0, r3
 80035fc:	370c      	adds	r7, #12
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr

08003606 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE19_M_allocate_bucketsEj>:

  template<typename _NodeAlloc>
    auto
    _Hashtable_alloc<_NodeAlloc>::_M_allocate_buckets(std::size_t __bkt_count)
 8003606:	b590      	push	{r4, r7, lr}
 8003608:	b087      	sub	sp, #28
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
 800360e:	6039      	str	r1, [r7, #0]
    -> __buckets_ptr
    {
      __buckets_alloc_type __alloc(_M_node_allocator());
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f000 f9e5 	bl	80039e0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 8003616:	4602      	mov	r2, r0
 8003618:	f107 030c 	add.w	r3, r7, #12
 800361c:	4611      	mov	r1, r2
 800361e:	4618      	mov	r0, r3
 8003620:	f000 f9ea 	bl	80039f8 <_ZNSaIPNSt8__detail15_Hash_node_baseEEC1INS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEERKSaIT_E>

      auto __ptr = __buckets_alloc_traits::allocate(__alloc, __bkt_count);
 8003624:	f107 030c 	add.w	r3, r7, #12
 8003628:	6839      	ldr	r1, [r7, #0]
 800362a:	4618      	mov	r0, r3
 800362c:	f000 f9fd 	bl	8003a2a <_ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE8allocateERS3_j>
 8003630:	6178      	str	r0, [r7, #20]
      __buckets_ptr __p = std::__to_address(__ptr);
 8003632:	6978      	ldr	r0, [r7, #20]
 8003634:	f000 fa08 	bl	8003a48 <_ZSt12__to_addressIPNSt8__detail15_Hash_node_baseEEPT_S4_>
 8003638:	6138      	str	r0, [r7, #16]
      __builtin_memset(__p, 0, __bkt_count * sizeof(__node_base_ptr));
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	009b      	lsls	r3, r3, #2
 800363e:	693a      	ldr	r2, [r7, #16]
 8003640:	4610      	mov	r0, r2
 8003642:	461a      	mov	r2, r3
 8003644:	2100      	movs	r1, #0
 8003646:	f009 fea1 	bl	800d38c <memset>
      return __p;
 800364a:	693c      	ldr	r4, [r7, #16]
    }
 800364c:	f107 030c 	add.w	r3, r7, #12
 8003650:	4618      	mov	r0, r3
 8003652:	f000 f9de 	bl	8003a12 <_ZNSaIPNSt8__detail15_Hash_node_baseEED1Ev>
      return __p;
 8003656:	4623      	mov	r3, r4
    }
 8003658:	4618      	mov	r0, r3
 800365a:	371c      	adds	r7, #28
 800365c:	46bd      	mov	sp, r7
 800365e:	bd90      	pop	{r4, r7, pc}

08003660 <_ZSt4moveIRSt4pairIKh11GPIOPortPinEEONSt16remove_referenceIT_E4typeEOS6_>:
    move(_Tp&& __t) noexcept
 8003660:	b480      	push	{r7}
 8003662:	b083      	sub	sp, #12
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	4618      	mov	r0, r3
 800366c:	370c      	adds	r7, #12
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr

08003676 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8003676:	b480      	push	{r7}
 8003678:	b083      	sub	sp, #12
 800367a:	af00      	add	r7, sp, #0
 800367c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4618      	mov	r0, r3
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <_ZNSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEC1Ev>:
    struct _Hash_node
 800368c:	b580      	push	{r7, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	4618      	mov	r0, r3
 8003698:	f7fe fd91 	bl	80021be <_ZNSt8__detail15_Hash_node_baseC1Ev>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	4618      	mov	r0, r3
 80036a0:	3708      	adds	r7, #8
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}

080036a6 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE16_M_allocate_nodeIJRKS5_EEEPS6_DpOT_>:
      _Hashtable_alloc<_NodeAlloc>::_M_allocate_node(_Args&&... __args)
 80036a6:	b5b0      	push	{r4, r5, r7, lr}
 80036a8:	b084      	sub	sp, #16
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	6078      	str	r0, [r7, #4]
 80036ae:	6039      	str	r1, [r7, #0]
	auto __nptr = __node_alloc_traits::allocate(_M_node_allocator(), 1);
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f000 f995 	bl	80039e0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2101      	movs	r1, #1
 80036ba:	4618      	mov	r0, r3
 80036bc:	f000 f9cf 	bl	8003a5e <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE8allocateERS7_j>
 80036c0:	60f8      	str	r0, [r7, #12]
	__node_ptr __n = std::__to_address(__nptr);
 80036c2:	68f8      	ldr	r0, [r7, #12]
 80036c4:	f000 f9da 	bl	8003a7c <_ZSt12__to_addressINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEPT_S8_>
 80036c8:	60b8      	str	r0, [r7, #8]
	    ::new ((void*)__n) __node_type;
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	4619      	mov	r1, r3
 80036ce:	2010      	movs	r0, #16
 80036d0:	f7fd fc14 	bl	8000efc <_ZnwjPv>
 80036d4:	4603      	mov	r3, r0
 80036d6:	4618      	mov	r0, r3
 80036d8:	f7ff ffd8 	bl	800368c <_ZNSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEC1Ev>
	    __node_alloc_traits::construct(_M_node_allocator(),
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f000 f97f 	bl	80039e0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 80036e2:	4604      	mov	r4, r0
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	3304      	adds	r3, #4
 80036e8:	4618      	mov	r0, r3
 80036ea:	f7ff ff73 	bl	80035d4 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE9_M_valptrEv>
 80036ee:	4605      	mov	r5, r0
 80036f0:	6838      	ldr	r0, [r7, #0]
 80036f2:	f7ff ffc0 	bl	8003676 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>
 80036f6:	4603      	mov	r3, r0
 80036f8:	461a      	mov	r2, r3
 80036fa:	4629      	mov	r1, r5
 80036fc:	4620      	mov	r0, r4
 80036fe:	f000 f9c8 	bl	8003a92 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE9constructIS5_JRKS5_EEEvRS7_PT_DpOT0_>
	    return __n;
 8003702:	68bb      	ldr	r3, [r7, #8]
      }
 8003704:	4618      	mov	r0, r3
 8003706:	3710      	adds	r7, #16
 8003708:	46bd      	mov	sp, r7
 800370a:	bdb0      	pop	{r4, r5, r7, pc}

0800370c <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE16_M_update_bbeginEv>:
      _M_update_bbegin()
 800370c:	b590      	push	{r4, r7, lr}
 800370e:	b083      	sub	sp, #12
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
	if (_M_begin())
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f7ff fd7c 	bl	8003212 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	bf14      	ite	ne
 8003720:	2301      	movne	r3, #1
 8003722:	2300      	moveq	r3, #0
 8003724:	b2db      	uxtb	r3, r3
 8003726:	2b00      	cmp	r3, #0
 8003728:	d010      	beq.n	800374c <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE16_M_update_bbeginEv+0x40>
	  _M_buckets[_M_bucket_index(*_M_begin())] = &_M_before_begin;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681c      	ldr	r4, [r3, #0]
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f7ff fd6f 	bl	8003212 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>
 8003734:	4603      	mov	r3, r0
 8003736:	3304      	adds	r3, #4
 8003738:	4619      	mov	r1, r3
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f7ff fdbc 	bl	80032b8 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>
 8003740:	4603      	mov	r3, r0
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	4423      	add	r3, r4
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	3208      	adds	r2, #8
 800374a:	601a      	str	r2, [r3, #0]
      }
 800374c:	bf00      	nop
 800374e:	370c      	adds	r7, #12
 8003750:	46bd      	mov	sp, r7
 8003752:	bd90      	pop	{r4, r7, pc}

08003754 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexERKNS_16_Hash_node_valueIS4_Lb0EEEj>:
      _M_bucket_index(const _Hash_node_value<_Value, false>& __n,
 8003754:	b580      	push	{r7, lr}
 8003756:	b086      	sub	sp, #24
 8003758:	af00      	add	r7, sp, #0
 800375a:	60f8      	str	r0, [r7, #12]
 800375c:	60b9      	str	r1, [r7, #8]
 800375e:	607a      	str	r2, [r7, #4]
	return _RangeHash{}(_M_hash_code(_ExtractKey{}(__n._M_v())),
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	4618      	mov	r0, r3
 8003764:	f000 f9cb 	bl	8003afe <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE4_M_vEv>
 8003768:	4602      	mov	r2, r0
 800376a:	f107 0314 	add.w	r3, r7, #20
 800376e:	4611      	mov	r1, r2
 8003770:	4618      	mov	r0, r3
 8003772:	f000 f9d0 	bl	8003b16 <_ZNKSt8__detail10_Select1stclIRKSt4pairIKh11GPIOPortPinEEEDTcl3getILi0EEcl7forwardIT_Efp_EEEOS8_>
 8003776:	4603      	mov	r3, r0
 8003778:	4619      	mov	r1, r3
 800377a:	68f8      	ldr	r0, [r7, #12]
 800377c:	f000 f9ab 	bl	8003ad6 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS2_>
 8003780:	4601      	mov	r1, r0
 8003782:	f107 0310 	add.w	r3, r7, #16
 8003786:	687a      	ldr	r2, [r7, #4]
 8003788:	4618      	mov	r0, r3
 800378a:	f7fe fd26 	bl	80021da <_ZNKSt8__detail18_Mod_range_hashingclEjj>
 800378e:	4603      	mov	r3, r0
      }
 8003790:	4618      	mov	r0, r3
 8003792:	3718      	adds	r7, #24
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}

08003798 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE18_M_deallocate_nodeEPS6_>:
    _Hashtable_alloc<_NodeAlloc>::_M_deallocate_node(__node_ptr __n)
 8003798:	b590      	push	{r4, r7, lr}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	6039      	str	r1, [r7, #0]
      __node_alloc_traits::destroy(_M_node_allocator(), __n->_M_valptr());
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f000 f91c 	bl	80039e0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 80037a8:	4604      	mov	r4, r0
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	3304      	adds	r3, #4
 80037ae:	4618      	mov	r0, r3
 80037b0:	f7ff ff10 	bl	80035d4 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE9_M_valptrEv>
 80037b4:	4603      	mov	r3, r0
 80037b6:	4619      	mov	r1, r3
 80037b8:	4620      	mov	r0, r4
 80037ba:	f000 f9bd 	bl	8003b38 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE7destroyIS5_EEvRS7_PT_>
      _M_deallocate_node_ptr(__n);
 80037be:	6839      	ldr	r1, [r7, #0]
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f000 f9c6 	bl	8003b52 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE22_M_deallocate_node_ptrEPS6_>
    }
 80037c6:	bf00      	nop
 80037c8:	370c      	adds	r7, #12
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd90      	pop	{r4, r7, pc}

080037ce <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_uses_single_bucketEPPNS5_15_Hash_node_baseE>:
      _M_uses_single_bucket(__buckets_ptr __bkts) const
 80037ce:	b480      	push	{r7}
 80037d0:	b083      	sub	sp, #12
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
 80037d6:	6039      	str	r1, [r7, #0]
      { return __builtin_expect(__bkts == &_M_single_bucket, false); }
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	3318      	adds	r3, #24
 80037dc:	683a      	ldr	r2, [r7, #0]
 80037de:	429a      	cmp	r2, r3
 80037e0:	bf0c      	ite	eq
 80037e2:	2301      	moveq	r3, #1
 80037e4:	2300      	movne	r3, #0
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	bf14      	ite	ne
 80037ec:	2301      	movne	r3, #1
 80037ee:	2300      	moveq	r3, #0
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	4618      	mov	r0, r3
 80037f4:	370c      	adds	r7, #12
 80037f6:	46bd      	mov	sp, r7
 80037f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fc:	4770      	bx	lr

080037fe <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEj>:

  template<typename _NodeAlloc>
    void
    _Hashtable_alloc<_NodeAlloc>::
 80037fe:	b580      	push	{r7, lr}
 8003800:	b086      	sub	sp, #24
 8003802:	af00      	add	r7, sp, #0
 8003804:	60f8      	str	r0, [r7, #12]
 8003806:	60b9      	str	r1, [r7, #8]
 8003808:	607a      	str	r2, [r7, #4]
    _M_deallocate_buckets(__buckets_ptr __bkts,
			  std::size_t __bkt_count)
    {
      typedef typename __buckets_alloc_traits::pointer _Ptr;
      auto __ptr = std::pointer_traits<_Ptr>::pointer_to(*__bkts);
 800380a:	68b8      	ldr	r0, [r7, #8]
 800380c:	f000 f9b7 	bl	8003b7e <_ZNSt14pointer_traitsIPPNSt8__detail15_Hash_node_baseEE10pointer_toERS2_>
 8003810:	6178      	str	r0, [r7, #20]
      __buckets_alloc_type __alloc(_M_node_allocator());
 8003812:	68f8      	ldr	r0, [r7, #12]
 8003814:	f000 f8e4 	bl	80039e0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 8003818:	4602      	mov	r2, r0
 800381a:	f107 0310 	add.w	r3, r7, #16
 800381e:	4611      	mov	r1, r2
 8003820:	4618      	mov	r0, r3
 8003822:	f000 f8e9 	bl	80039f8 <_ZNSaIPNSt8__detail15_Hash_node_baseEEC1INS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEERKSaIT_E>
      __buckets_alloc_traits::deallocate(__alloc, __ptr, __bkt_count);
 8003826:	f107 0310 	add.w	r3, r7, #16
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	6979      	ldr	r1, [r7, #20]
 800382e:	4618      	mov	r0, r3
 8003830:	f000 f9b1 	bl	8003b96 <_ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE10deallocateERS3_PS2_j>
    }
 8003834:	f107 0310 	add.w	r3, r7, #16
 8003838:	4618      	mov	r0, r3
 800383a:	f000 f8ea 	bl	8003a12 <_ZNSaIPNSt8__detail15_Hash_node_baseEED1Ev>
 800383e:	3718      	adds	r7, #24
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 8003844:	b580      	push	{r7, lr}
 8003846:	b082      	sub	sp, #8
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f000 f9b1 	bl	8003bb4 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Ev>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4618      	mov	r0, r3
 8003856:	3708      	adds	r7, #8
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}

0800385c <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE16_Deque_impl_dataC1Ev>:
	_Deque_impl_data() _GLIBCXX_NOEXCEPT
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
	: _M_map(), _M_map_size(), _M_start(), _M_finish()
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2200      	movs	r2, #0
 8003868:	601a      	str	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	605a      	str	r2, [r3, #4]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	3308      	adds	r3, #8
 8003874:	4618      	mov	r0, r3
 8003876:	f000 f9a8 	bl	8003bca <_ZNSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_EC1Ev>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	3318      	adds	r3, #24
 800387e:	4618      	mov	r0, r3
 8003880:	f000 f9a3 	bl	8003bca <_ZNSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_EC1Ev>
	{ }
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4618      	mov	r0, r3
 8003888:	3708      	adds	r7, #8
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}

0800388e <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800388e:	b480      	push	{r7}
 8003890:	b083      	sub	sp, #12
 8003892:	af00      	add	r7, sp, #0
 8003894:	6078      	str	r0, [r7, #4]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4618      	mov	r0, r3
 800389a:	370c      	adds	r7, #12
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr

080038a4 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_M_create_nodesEPPS5_S9_>:
    _Deque_base<_Tp, _Alloc>::
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b086      	sub	sp, #24
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	60b9      	str	r1, [r7, #8]
 80038ae:	607a      	str	r2, [r7, #4]
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	617b      	str	r3, [r7, #20]
 80038b4:	e008      	b.n	80038c8 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_M_create_nodesEPPS5_S9_+0x24>
	    *__cur = this->_M_allocate_node();
 80038b6:	68f8      	ldr	r0, [r7, #12]
 80038b8:	f7fe f803 	bl	80018c2 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE16_M_allocate_nodeEv>
 80038bc:	4602      	mov	r2, r0
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	601a      	str	r2, [r3, #0]
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	3304      	adds	r3, #4
 80038c6:	617b      	str	r3, [r7, #20]
 80038c8:	697a      	ldr	r2, [r7, #20]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	429a      	cmp	r2, r3
 80038ce:	d3f2      	bcc.n	80038b6 <_ZNSt11_Deque_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_M_create_nodesEPPS5_S9_+0x12>
    }
 80038d0:	bf00      	nop
 80038d2:	bf00      	nop
 80038d4:	3718      	adds	r7, #24
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}

080038da <_ZNSt5dequeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_buffer_sizeEv>:
      static size_t _S_buffer_size() _GLIBCXX_NOEXCEPT
 80038da:	b580      	push	{r7, lr}
 80038dc:	af00      	add	r7, sp, #0
      { return __deque_buf_size(sizeof(_Tp)); }
 80038de:	2018      	movs	r0, #24
 80038e0:	f7fd fb18 	bl	8000f14 <_ZSt16__deque_buf_sizej>
 80038e4:	4603      	mov	r3, r0
 80038e6:	4618      	mov	r0, r3
 80038e8:	bd80      	pop	{r7, pc}

080038ea <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>:
#endif
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 80038ea:	b580      	push	{r7, lr}
 80038ec:	b084      	sub	sp, #16
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	60f8      	str	r0, [r7, #12]
 80038f2:	60b9      	str	r1, [r7, #8]
 80038f4:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 80038f6:	68b9      	ldr	r1, [r7, #8]
 80038f8:	68f8      	ldr	r0, [r7, #12]
 80038fa:	f000 f97d 	bl	8003bf8 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>
    }
 80038fe:	bf00      	nop
 8003900:	3710      	adds	r7, #16
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}

08003906 <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE4sizeEv>:
      size() const noexcept { return _M_len; }
 8003906:	b480      	push	{r7}
 8003908:	b083      	sub	sp, #12
 800390a:	af00      	add	r7, sp, #0
 800390c:	6078      	str	r0, [r7, #4]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	4618      	mov	r0, r3
 8003914:	370c      	adds	r7, #12
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr

0800391e <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1EjRKSA_RKS8_RKS4_>:
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 800391e:	b580      	push	{r7, lr}
 8003920:	b086      	sub	sp, #24
 8003922:	af00      	add	r7, sp, #0
 8003924:	60f8      	str	r0, [r7, #12]
 8003926:	60b9      	str	r1, [r7, #8]
 8003928:	607a      	str	r2, [r7, #4]
 800392a:	603b      	str	r3, [r7, #0]
    : _Hashtable(__h, __eq, __a)
 800392c:	6a3b      	ldr	r3, [r7, #32]
 800392e:	683a      	ldr	r2, [r7, #0]
 8003930:	6879      	ldr	r1, [r7, #4]
 8003932:	68f8      	ldr	r0, [r7, #12]
 8003934:	f000 f96d 	bl	8003c12 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ERKSA_RKS8_RKS4_>
      auto __bkt_count = _M_rehash_policy._M_next_bkt(__bkt_count_hint);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	3310      	adds	r3, #16
 800393c:	68b9      	ldr	r1, [r7, #8]
 800393e:	4618      	mov	r0, r3
 8003940:	f008 fa72 	bl	800be28 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj>
 8003944:	6178      	str	r0, [r7, #20]
      if (__bkt_count > _M_bucket_count)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	697a      	ldr	r2, [r7, #20]
 800394c:	429a      	cmp	r2, r3
 800394e:	d909      	bls.n	8003964 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1EjRKSA_RKS8_RKS4_+0x46>
	  _M_buckets = _M_allocate_buckets(__bkt_count);
 8003950:	6979      	ldr	r1, [r7, #20]
 8003952:	68f8      	ldr	r0, [r7, #12]
 8003954:	f7ff fc40 	bl	80031d8 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj>
 8003958:	4602      	mov	r2, r0
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	601a      	str	r2, [r3, #0]
	  _M_bucket_count = __bkt_count;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	697a      	ldr	r2, [r7, #20]
 8003962:	605a      	str	r2, [r3, #4]
    }
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	4618      	mov	r0, r3
 8003968:	3718      	adds	r7, #24
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}

0800396e <_ZNSt8__detail12_Insert_baseIhSt4pairIKh11GPIOPortPinESaIS4_ENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEEE6insertERKS4_>:
      insert(const value_type& __v)
 800396e:	b590      	push	{r4, r7, lr}
 8003970:	b089      	sub	sp, #36	; 0x24
 8003972:	af02      	add	r7, sp, #8
 8003974:	60f8      	str	r0, [r7, #12]
 8003976:	60b9      	str	r1, [r7, #8]
 8003978:	607a      	str	r2, [r7, #4]
	__hashtable& __h = _M_conjure_hashtable();
 800397a:	68b8      	ldr	r0, [r7, #8]
 800397c:	f000 f989 	bl	8003c92 <_ZNSt8__detail12_Insert_baseIhSt4pairIKh11GPIOPortPinESaIS4_ENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEEE20_M_conjure_hashtableEv>
 8003980:	6178      	str	r0, [r7, #20]
	__node_gen_type __node_gen(__h);
 8003982:	f107 0310 	add.w	r3, r7, #16
 8003986:	6979      	ldr	r1, [r7, #20]
 8003988:	4618      	mov	r0, r3
 800398a:	f7ff fa67 	bl	8002e5c <_ZNSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEC1ERNS_16_Hashtable_allocIS7_EE>
	return __h._M_insert(__v, __node_gen, __unique_keys{});
 800398e:	68f8      	ldr	r0, [r7, #12]
 8003990:	f107 0310 	add.w	r3, r7, #16
 8003994:	f88d 4000 	strb.w	r4, [sp]
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	6979      	ldr	r1, [r7, #20]
 800399c:	f000 f984 	bl	8003ca8 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_insertIRKS3_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEES0_INS5_14_Node_iteratorIS3_Lb0ELb0EEEbEOT_RKT0_St17integral_constantIbLb1EE>
 80039a0:	bf00      	nop
      }
 80039a2:	68f8      	ldr	r0, [r7, #12]
 80039a4:	371c      	adds	r7, #28
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd90      	pop	{r4, r7, pc}

080039aa <_ZNSt8__detail19_Node_iterator_baseISt4pairIKh11GPIOPortPinELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>:
      _Node_iterator_base(__node_type* __p) noexcept
 80039aa:	b480      	push	{r7}
 80039ac:	b083      	sub	sp, #12
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
 80039b2:	6039      	str	r1, [r7, #0]
      : _M_cur(__p) { }
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	683a      	ldr	r2, [r7, #0]
 80039b8:	601a      	str	r2, [r3, #0]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4618      	mov	r0, r3
 80039be:	370c      	adds	r7, #12
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr

080039c8 <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE6_M_ptrEv>:
      {
        return static_cast<const void*>(&_M_storage);
      }

      _Tp*
      _M_ptr() noexcept
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
      { return static_cast<_Tp*>(_M_addr()); }
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	f000 f9cc 	bl	8003d6e <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE7_M_addrEv>
 80039d6:	4603      	mov	r3, r0
 80039d8:	4618      	mov	r0, r3
 80039da:	3708      	adds	r7, #8
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>:
      _M_node_allocator()
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
      { return __ebo_node_alloc::_M_get(); }
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f000 f9cb 	bl	8003d84 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EE6_M_getEv>
 80039ee:	4603      	mov	r3, r0
 80039f0:	4618      	mov	r0, r3
 80039f2:	3708      	adds	r7, #8
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <_ZNSaIPNSt8__detail15_Hash_node_baseEEC1INS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEERKSaIT_E>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	6039      	str	r1, [r7, #0]
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f000 f9c9 	bl	8003d9a <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEEC1Ev>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3708      	adds	r7, #8
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}

08003a12 <_ZNSaIPNSt8__detail15_Hash_node_baseEED1Ev>:
      ~allocator() _GLIBCXX_NOTHROW { }
 8003a12:	b580      	push	{r7, lr}
 8003a14:	b082      	sub	sp, #8
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	6078      	str	r0, [r7, #4]
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f000 f9c8 	bl	8003db0 <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEED1Ev>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	4618      	mov	r0, r3
 8003a24:	3708      	adds	r7, #8
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}

08003a2a <_ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE8allocateERS3_j>:
      allocate(allocator_type& __a, size_type __n)
 8003a2a:	b580      	push	{r7, lr}
 8003a2c:	b082      	sub	sp, #8
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	6078      	str	r0, [r7, #4]
 8003a32:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8003a34:	2200      	movs	r2, #0
 8003a36:	6839      	ldr	r1, [r7, #0]
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f000 f9d0 	bl	8003dde <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE8allocateEjPKv>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	4618      	mov	r0, r3
 8003a42:	3708      	adds	r7, #8
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}

08003a48 <_ZSt12__to_addressIPNSt8__detail15_Hash_node_baseEEPT_S4_>:
  template<typename _Ptr, typename _Tp>
    using __ptr_rebind = typename pointer_traits<_Ptr>::template rebind<_Tp>;

  template<typename _Tp>
    constexpr _Tp*
    __to_address(_Tp* __ptr) noexcept
 8003a48:	b480      	push	{r7}
 8003a4a:	b083      	sub	sp, #12
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
    {
      static_assert(!std::is_function<_Tp>::value, "not a function pointer");
      return __ptr;
 8003a50:	687b      	ldr	r3, [r7, #4]
    }
 8003a52:	4618      	mov	r0, r3
 8003a54:	370c      	adds	r7, #12
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr

08003a5e <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE8allocateERS7_j>:
      allocate(allocator_type& __a, size_type __n)
 8003a5e:	b580      	push	{r7, lr}
 8003a60:	b082      	sub	sp, #8
 8003a62:	af00      	add	r7, sp, #0
 8003a64:	6078      	str	r0, [r7, #4]
 8003a66:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8003a68:	2200      	movs	r2, #0
 8003a6a:	6839      	ldr	r1, [r7, #0]
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	f000 f9eb 	bl	8003e48 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE8allocateEjPKv>
 8003a72:	4603      	mov	r3, r0
 8003a74:	4618      	mov	r0, r3
 8003a76:	3708      	adds	r7, #8
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <_ZSt12__to_addressINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEPT_S8_>:
    __to_address(_Tp* __ptr) noexcept
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
      return __ptr;
 8003a84:	687b      	ldr	r3, [r7, #4]
    }
 8003a86:	4618      	mov	r0, r3
 8003a88:	370c      	adds	r7, #12
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr

08003a92 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE9constructIS5_JRKS5_EEEvRS7_PT_DpOT0_>:
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
 8003a92:	b580      	push	{r7, lr}
 8003a94:	b084      	sub	sp, #16
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	60f8      	str	r0, [r7, #12]
 8003a9a:	60b9      	str	r1, [r7, #8]
 8003a9c:	607a      	str	r2, [r7, #4]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f7ff fde9 	bl	8003676 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	68b9      	ldr	r1, [r7, #8]
 8003aaa:	68f8      	ldr	r0, [r7, #12]
 8003aac:	f000 f9f5 	bl	8003e9a <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE9constructIS6_JRKS6_EEEvPT_DpOT0_>
	}
 8003ab0:	bf00      	nop
 8003ab2:	3710      	adds	r7, #16
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}

08003ab8 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE10deallocateERS7_PS6_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8003ac4:	687a      	ldr	r2, [r7, #4]
 8003ac6:	68b9      	ldr	r1, [r7, #8]
 8003ac8:	68f8      	ldr	r0, [r7, #12]
 8003aca:	f000 f9fe 	bl	8003eca <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE10deallocateEPS7_j>
 8003ace:	bf00      	nop
 8003ad0:	3710      	adds	r7, #16
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}

08003ad6 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS2_>:
      _M_hash_code(const _Key& __k) const
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b082      	sub	sp, #8
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]
 8003ade:	6039      	str	r1, [r7, #0]
	return _M_hash()(__k);
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	f000 fa02 	bl	8003eea <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE7_M_hashEv>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	4619      	mov	r1, r3
 8003aee:	4610      	mov	r0, r2
 8003af0:	f7fe fb58 	bl	80021a4 <_ZNKSt4hashIhEclEh>
 8003af4:	4603      	mov	r3, r0
      }
 8003af6:	4618      	mov	r0, r3
 8003af8:	3708      	adds	r7, #8
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}

08003afe <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE4_M_vEv>:
      _M_v() const noexcept
 8003afe:	b580      	push	{r7, lr}
 8003b00:	b082      	sub	sp, #8
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
      { return *_M_valptr(); }
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f9fb 	bl	8003f02 <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE9_M_valptrEv>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3708      	adds	r7, #8
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}

08003b16 <_ZNKSt8__detail10_Select1stclIRKSt4pairIKh11GPIOPortPinEEEDTcl3getILi0EEcl7forwardIT_Efp_EEEOS8_>:
      operator()(_Tp&& __x) const noexcept
 8003b16:	b580      	push	{r7, lr}
 8003b18:	b082      	sub	sp, #8
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	6078      	str	r0, [r7, #4]
 8003b1e:	6039      	str	r1, [r7, #0]
      { return std::get<0>(std::forward<_Tp>(__x)); }
 8003b20:	6838      	ldr	r0, [r7, #0]
 8003b22:	f7ff fda8 	bl	8003676 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>
 8003b26:	4603      	mov	r3, r0
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f000 f9f7 	bl	8003f1c <_ZSt3getILj0EKh11GPIOPortPinERKNSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeERKS6_>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	4618      	mov	r0, r3
 8003b32:	3708      	adds	r7, #8
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}

08003b38 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE7destroyIS5_EEvRS7_PT_>:
	destroy(allocator_type& __a __attribute__((__unused__)), _Up* __p)
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	6039      	str	r1, [r7, #0]
	  __a.destroy(__p);
 8003b42:	6839      	ldr	r1, [r7, #0]
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	f000 f9f5 	bl	8003f34 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE7destroyIS6_EEvPT_>
	}
 8003b4a:	bf00      	nop
 8003b4c:	3708      	adds	r7, #8
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}

08003b52 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE22_M_deallocate_node_ptrEPS6_>:
    _Hashtable_alloc<_NodeAlloc>::_M_deallocate_node_ptr(__node_ptr __n)
 8003b52:	b580      	push	{r7, lr}
 8003b54:	b084      	sub	sp, #16
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
 8003b5a:	6039      	str	r1, [r7, #0]
      auto __ptr = std::pointer_traits<_Ptr>::pointer_to(*__n);
 8003b5c:	6838      	ldr	r0, [r7, #0]
 8003b5e:	f000 f9f4 	bl	8003f4a <_ZNSt14pointer_traitsIPNSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE10pointer_toERS6_>
 8003b62:	60f8      	str	r0, [r7, #12]
      __node_alloc_traits::deallocate(_M_node_allocator(), __ptr, 1);
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	f7ff ff3b 	bl	80039e0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	68f9      	ldr	r1, [r7, #12]
 8003b70:	4618      	mov	r0, r3
 8003b72:	f7ff ffa1 	bl	8003ab8 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE10deallocateERS7_PS6_j>
    }
 8003b76:	bf00      	nop
 8003b78:	3710      	adds	r7, #16
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}

08003b7e <_ZNSt14pointer_traitsIPPNSt8__detail15_Hash_node_baseEE10pointer_toERS2_>:
      pointer_to(__make_not_void<element_type>& __r) noexcept
 8003b7e:	b580      	push	{r7, lr}
 8003b80:	b082      	sub	sp, #8
 8003b82:	af00      	add	r7, sp, #0
 8003b84:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f000 f9eb 	bl	8003f62 <_ZSt9addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3708      	adds	r7, #8
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}

08003b96 <_ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE10deallocateERS3_PS2_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8003b96:	b580      	push	{r7, lr}
 8003b98:	b084      	sub	sp, #16
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	60f8      	str	r0, [r7, #12]
 8003b9e:	60b9      	str	r1, [r7, #8]
 8003ba0:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	68b9      	ldr	r1, [r7, #8]
 8003ba6:	68f8      	ldr	r0, [r7, #12]
 8003ba8:	f000 f9e7 	bl	8003f7a <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE10deallocateEPS3_j>
 8003bac:	bf00      	nop
 8003bae:	3710      	adds	r7, #16
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8003bb4:	b480      	push	{r7}
 8003bb6:	b083      	sub	sp, #12
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	370c      	adds	r7, #12
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr

08003bca <_ZNSt15_Deque_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS5_PS5_EC1Ev>:
      _Deque_iterator() _GLIBCXX_NOEXCEPT
 8003bca:	b480      	push	{r7}
 8003bcc:	b083      	sub	sp, #12
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
      : _M_cur(), _M_first(), _M_last(), _M_node() { }
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	601a      	str	r2, [r3, #0]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	605a      	str	r2, [r3, #4]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	609a      	str	r2, [r3, #8]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	60da      	str	r2, [r3, #12]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4618      	mov	r0, r3
 8003bee:	370c      	adds	r7, #12
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr

08003bf8 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	6039      	str	r1, [r7, #0]
#if __cplusplus > 201703L && defined __cpp_lib_is_constant_evaluated
      if (std::is_constant_evaluated())
	return _Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 8003c02:	6839      	ldr	r1, [r7, #0]
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f000 f9c8 	bl	8003f9a <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
    }
 8003c0a:	bf00      	nop
 8003c0c:	3708      	adds	r7, #8
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}

08003c12 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ERKSA_RKS8_RKS4_>:
      _Hashtable(const _Hash& __h, const _Equal& __eq,
 8003c12:	b590      	push	{r4, r7, lr}
 8003c14:	b087      	sub	sp, #28
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	60f8      	str	r0, [r7, #12]
 8003c1a:	60b9      	str	r1, [r7, #8]
 8003c1c:	607a      	str	r2, [r7, #4]
 8003c1e:	603b      	str	r3, [r7, #0]
	__enable_default_ctor(_Enable_default_constructor_tag{})
 8003c20:	687a      	ldr	r2, [r7, #4]
 8003c22:	68b9      	ldr	r1, [r7, #8]
 8003c24:	68f8      	ldr	r0, [r7, #12]
 8003c26:	f000 f9de 	bl	8003fe6 <_ZNSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ERKS9_RKS7_>
	__hashtable_alloc(__node_alloc_type(__a)),
 8003c2a:	f107 0314 	add.w	r3, r7, #20
 8003c2e:	6839      	ldr	r1, [r7, #0]
 8003c30:	4618      	mov	r0, r3
 8003c32:	f000 f9cb 	bl	8003fcc <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1IS4_EERKSaIT_E>
	__enable_default_ctor(_Enable_default_constructor_tag{})
 8003c36:	f107 0314 	add.w	r3, r7, #20
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	68f8      	ldr	r0, [r7, #12]
 8003c3e:	f7ff f8fb 	bl	8002e38 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEC1IS7_EEOT_>
	__hashtable_alloc(__node_alloc_type(__a)),
 8003c42:	f107 0314 	add.w	r3, r7, #20
 8003c46:	4618      	mov	r0, r3
 8003c48:	f7ff f8ea 	bl	8002e20 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEED1Ev>
	__enable_default_ctor(_Enable_default_constructor_tag{})
 8003c4c:	4621      	mov	r1, r4
 8003c4e:	68f8      	ldr	r0, [r7, #12]
 8003c50:	f000 f9dc 	bl	800400c <_ZNSt27_Enable_default_constructorILb1ENSt8__detail15_Hash_node_baseEEC1ESt31_Enable_default_constructor_tag>
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f103 0218 	add.w	r2, r3, #24
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	601a      	str	r2, [r3, #0]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2201      	movs	r2, #1
 8003c62:	605a      	str	r2, [r3, #4]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	3308      	adds	r3, #8
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f7fe faa8 	bl	80021be <_ZNSt8__detail15_Hash_node_baseC1Ev>
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2200      	movs	r2, #0
 8003c72:	60da      	str	r2, [r3, #12]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	3310      	adds	r3, #16
 8003c78:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f7fe fac0 	bl	8002202 <_ZNSt8__detail20_Prime_rehash_policyC1Ef>
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2200      	movs	r2, #0
 8003c86:	619a      	str	r2, [r3, #24]
      { }
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	371c      	adds	r7, #28
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd90      	pop	{r4, r7, pc}

08003c92 <_ZNSt8__detail12_Insert_baseIhSt4pairIKh11GPIOPortPinESaIS4_ENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEEE20_M_conjure_hashtableEv>:
      _M_conjure_hashtable()
 8003c92:	b480      	push	{r7}
 8003c94:	b083      	sub	sp, #12
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	6078      	str	r0, [r7, #4]
      { return *(static_cast<__hashtable*>(this)); }
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_insertIRKS3_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEES0_INS5_14_Node_iteratorIS3_Lb0ELb0EEEbEOT_RKT0_St17integral_constantIbLb1EE>:
      _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b090      	sub	sp, #64	; 0x40
 8003cac:	af02      	add	r7, sp, #8
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	607a      	str	r2, [r7, #4]
 8003cb4:	603b      	str	r3, [r7, #0]
	const key_type& __k = _ExtractKey{}(__v);
 8003cb6:	f107 031c 	add.w	r3, r7, #28
 8003cba:	6879      	ldr	r1, [r7, #4]
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f7ff ff2a 	bl	8003b16 <_ZNKSt8__detail10_Select1stclIRKSt4pairIKh11GPIOPortPinEEEDTcl3getILi0EEcl7forwardIT_Efp_EEEOS8_>
 8003cc2:	6378      	str	r0, [r7, #52]	; 0x34
	__hash_code __code = this->_M_hash_code(__k);
 8003cc4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003cc6:	68b8      	ldr	r0, [r7, #8]
 8003cc8:	f7ff ff05 	bl	8003ad6 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS2_>
 8003ccc:	6338      	str	r0, [r7, #48]	; 0x30
	size_type __bkt = _M_bucket_index(__code);
 8003cce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003cd0:	68b8      	ldr	r0, [r7, #8]
 8003cd2:	f000 f9a7 	bl	8004024 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexEj>
 8003cd6:	62f8      	str	r0, [r7, #44]	; 0x2c
	if (__node_ptr __node = _M_find_node(__bkt, __k, __code))
 8003cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cda:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003cdc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003cde:	68b8      	ldr	r0, [r7, #8]
 8003ce0:	f000 f9b1 	bl	8004046 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEjRS1_j>
 8003ce4:	62b8      	str	r0, [r7, #40]	; 0x28
 8003ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d011      	beq.n	8003d10 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_insertIRKS3_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEES0_INS5_14_Node_iteratorIS3_Lb0ELb0EEEbEOT_RKT0_St17integral_constantIbLb1EE+0x68>
	  return { iterator(__node), false };
 8003cec:	f107 0320 	add.w	r3, r7, #32
 8003cf0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7ff fc5f 	bl	80035b6 <_ZNSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8003cfe:	f107 0226 	add.w	r2, r7, #38	; 0x26
 8003d02:	f107 0320 	add.w	r3, r7, #32
 8003d06:	4619      	mov	r1, r3
 8003d08:	68f8      	ldr	r0, [r7, #12]
 8003d0a:	f000 f9b5 	bl	8004078 <_ZNSt4pairINSt8__detail14_Node_iteratorIS_IKh11GPIOPortPinELb0ELb0EEEbEC1IS5_bLb1EEEOT_OT0_>
      }
 8003d0e:	e02a      	b.n	8003d66 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_insertIRKS3_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEES0_INS5_14_Node_iteratorIS3_Lb0ELb0EEEbEOT_RKT0_St17integral_constantIbLb1EE+0xbe>
	_Scoped_node __node{ __node_gen(std::forward<_Arg>(__v)), this };
 8003d10:	6878      	ldr	r0, [r7, #4]
 8003d12:	f7ff fcb0 	bl	8003676 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>
 8003d16:	4603      	mov	r3, r0
 8003d18:	4619      	mov	r1, r3
 8003d1a:	6838      	ldr	r0, [r7, #0]
 8003d1c:	f7ff fa91 	bl	8003242 <_ZNKSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEclIRKS5_EEPS6_OT_>
 8003d20:	4601      	mov	r1, r0
 8003d22:	f107 0314 	add.w	r3, r7, #20
 8003d26:	68ba      	ldr	r2, [r7, #8]
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f000 f9be 	bl	80040aa <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_Scoped_nodeC1EPNS5_10_Hash_nodeIS3_Lb0EEEPNS5_16_Hashtable_allocISaISJ_EEE>
	  = _M_insert_unique_node(__bkt, __code, __node._M_node);
 8003d2e:	69bb      	ldr	r3, [r7, #24]
 8003d30:	2201      	movs	r2, #1
 8003d32:	9200      	str	r2, [sp, #0]
 8003d34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d36:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003d38:	68b8      	ldr	r0, [r7, #8]
 8003d3a:	f000 f9de 	bl	80040fa <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEjjPNS5_10_Hash_nodeIS3_Lb0EEEj>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	613b      	str	r3, [r7, #16]
	__node._M_node = nullptr;
 8003d42:	2300      	movs	r3, #0
 8003d44:	61bb      	str	r3, [r7, #24]
	return { __pos, true };
 8003d46:	2301      	movs	r3, #1
 8003d48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003d4c:	f107 0227 	add.w	r2, r7, #39	; 0x27
 8003d50:	f107 0310 	add.w	r3, r7, #16
 8003d54:	4619      	mov	r1, r3
 8003d56:	68f8      	ldr	r0, [r7, #12]
 8003d58:	f000 fa18 	bl	800418c <_ZNSt4pairINSt8__detail14_Node_iteratorIS_IKh11GPIOPortPinELb0ELb0EEEbEC1IRS5_bLb1EEEOT_OT0_>
      }
 8003d5c:	f107 0314 	add.w	r3, r7, #20
 8003d60:	4618      	mov	r0, r3
 8003d62:	f000 f9b5 	bl	80040d0 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_Scoped_nodeD1Ev>
 8003d66:	68f8      	ldr	r0, [r7, #12]
 8003d68:	3738      	adds	r7, #56	; 0x38
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}

08003d6e <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE7_M_addrEv>:
      _M_addr() noexcept
 8003d6e:	b480      	push	{r7}
 8003d70:	b083      	sub	sp, #12
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	6078      	str	r0, [r7, #4]
        return static_cast<void*>(&_M_storage);
 8003d76:	687b      	ldr	r3, [r7, #4]
      }
 8003d78:	4618      	mov	r0, r3
 8003d7a:	370c      	adds	r7, #12
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr

08003d84 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EE6_M_getEv>:
      _Tp& _M_get() { return static_cast<_Tp&>(*this); }
 8003d84:	b480      	push	{r7}
 8003d86:	b083      	sub	sp, #12
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	4618      	mov	r0, r3
 8003d90:	370c      	adds	r7, #12
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr

08003d9a <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEEC1Ev>:
 8003d9a:	b480      	push	{r7}
 8003d9c:	b083      	sub	sp, #12
 8003d9e:	af00      	add	r7, sp, #0
 8003da0:	6078      	str	r0, [r7, #4]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4618      	mov	r0, r3
 8003da6:	370c      	adds	r7, #12
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr

08003db0 <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8003db0:	b480      	push	{r7}
 8003db2:	b083      	sub	sp, #12
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	4618      	mov	r0, r3
 8003dbc:	370c      	adds	r7, #12
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr

08003dc6 <_ZNK9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE11_M_max_sizeEv>:
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8003dc6:	b480      	push	{r7}
 8003dc8:	b083      	sub	sp, #12
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8003dce:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
      }
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	370c      	adds	r7, #12
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr

08003dde <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8003dde:	b580      	push	{r7, lr}
 8003de0:	b084      	sub	sp, #16
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	60f8      	str	r0, [r7, #12]
 8003de6:	60b9      	str	r1, [r7, #8]
 8003de8:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8003dea:	68f8      	ldr	r0, [r7, #12]
 8003dec:	f7ff ffeb 	bl	8003dc6 <_ZNK9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE11_M_max_sizeEv>
 8003df0:	4602      	mov	r2, r0
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	4293      	cmp	r3, r2
 8003df6:	bf8c      	ite	hi
 8003df8:	2301      	movhi	r3, #1
 8003dfa:	2300      	movls	r3, #0
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	bf14      	ite	ne
 8003e02:	2301      	movne	r3, #1
 8003e04:	2300      	moveq	r3, #0
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d007      	beq.n	8003e1c <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e12:	d301      	bcc.n	8003e18 <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8003e14:	f007 ffff 	bl	800be16 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8003e18:	f007 fffa 	bl	800be10 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	4618      	mov	r0, r3
 8003e22:	f007 ffdf 	bl	800bde4 <_Znwj>
 8003e26:	4603      	mov	r3, r0
      }
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3710      	adds	r7, #16
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <_ZNK9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE11_M_max_sizeEv>:
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8003e38:	f06f 4378 	mvn.w	r3, #4160749568	; 0xf8000000
      }
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	370c      	adds	r7, #12
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr

08003e48 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	60f8      	str	r0, [r7, #12]
 8003e50:	60b9      	str	r1, [r7, #8]
 8003e52:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8003e54:	68f8      	ldr	r0, [r7, #12]
 8003e56:	f7ff ffeb 	bl	8003e30 <_ZNK9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE11_M_max_sizeEv>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	bf8c      	ite	hi
 8003e62:	2301      	movhi	r3, #1
 8003e64:	2300      	movls	r3, #0
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	bf14      	ite	ne
 8003e6c:	2301      	movne	r3, #1
 8003e6e:	2300      	moveq	r3, #0
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d007      	beq.n	8003e86 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003e7c:	d301      	bcc.n	8003e82 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8003e7e:	f007 ffca 	bl	800be16 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8003e82:	f007 ffc5 	bl	800be10 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	011b      	lsls	r3, r3, #4
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f007 ffaa 	bl	800bde4 <_Znwj>
 8003e90:	4603      	mov	r3, r0
      }
 8003e92:	4618      	mov	r0, r3
 8003e94:	3710      	adds	r7, #16
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}

08003e9a <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE9constructIS6_JRKS6_EEEvPT_DpOT0_>:
	construct(_Up* __p, _Args&&... __args)
 8003e9a:	b590      	push	{r4, r7, lr}
 8003e9c:	b085      	sub	sp, #20
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	60f8      	str	r0, [r7, #12]
 8003ea2:	60b9      	str	r1, [r7, #8]
 8003ea4:	607a      	str	r2, [r7, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f7ff fbe5 	bl	8003676 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>
 8003eac:	4604      	mov	r4, r0
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	4619      	mov	r1, r3
 8003eb2:	200c      	movs	r0, #12
 8003eb4:	f7fd f822 	bl	8000efc <_ZnwjPv>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	4622      	mov	r2, r4
 8003ebc:	ca07      	ldmia	r2, {r0, r1, r2}
 8003ebe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003ec2:	bf00      	nop
 8003ec4:	3714      	adds	r7, #20
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd90      	pop	{r4, r7, pc}

08003eca <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE10deallocateEPS7_j>:
      deallocate(_Tp* __p, size_type __t __attribute__ ((__unused__)))
 8003eca:	b580      	push	{r7, lr}
 8003ecc:	b084      	sub	sp, #16
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	60f8      	str	r0, [r7, #12]
 8003ed2:	60b9      	str	r1, [r7, #8]
 8003ed4:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	011b      	lsls	r3, r3, #4
 8003eda:	4619      	mov	r1, r3
 8003edc:	68b8      	ldr	r0, [r7, #8]
 8003ede:	f007 ff7d 	bl	800bddc <_ZdlPvj>
      }
 8003ee2:	bf00      	nop
 8003ee4:	3710      	adds	r7, #16
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}

08003eea <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE7_M_hashEv>:
      _M_hash() const { return __ebo_hash::_M_cget(); }
 8003eea:	b580      	push	{r7, lr}
 8003eec:	b082      	sub	sp, #8
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	6078      	str	r0, [r7, #4]
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f000 f963 	bl	80041be <_ZNKSt8__detail21_Hashtable_ebo_helperILi1ESt4hashIhELb1EE7_M_cgetEv>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	4618      	mov	r0, r3
 8003efc:	3708      	adds	r7, #8
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE9_M_valptrEv>:
      _M_valptr() const noexcept
 8003f02:	b580      	push	{r7, lr}
 8003f04:	b082      	sub	sp, #8
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
      { return _M_storage._M_ptr(); }
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f000 f961 	bl	80041d4 <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE6_M_ptrEv>
 8003f12:	4603      	mov	r3, r0
 8003f14:	4618      	mov	r0, r3
 8003f16:	3708      	adds	r7, #8
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <_ZSt3getILj0EKh11GPIOPortPinERKNSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeERKS6_>:
    get(pair<_Tp1, _Tp2>&& __in) noexcept
    { return __pair_get<_Int>::__move_get(std::move(__in)); }

  template<size_t _Int, class _Tp1, class _Tp2>
    constexpr const typename tuple_element<_Int, pair<_Tp1, _Tp2>>::type&
    get(const pair<_Tp1, _Tp2>& __in) noexcept
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
    { return __pair_get<_Int>::__const_get(__in); }
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f000 f961 	bl	80041ec <_ZNSt10__pair_getILj0EE11__const_getIKh11GPIOPortPinEERKT_RKSt4pairIS4_T0_E>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3708      	adds	r7, #8
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}

08003f34 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE7destroyIS6_EEvPT_>:
	destroy(_Up* __p)
 8003f34:	b480      	push	{r7}
 8003f36:	b083      	sub	sp, #12
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
 8003f3c:	6039      	str	r1, [r7, #0]
	{ __p->~_Up(); }
 8003f3e:	bf00      	nop
 8003f40:	370c      	adds	r7, #12
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr

08003f4a <_ZNSt14pointer_traitsIPNSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE10pointer_toERS6_>:
      pointer_to(__make_not_void<element_type>& __r) noexcept
 8003f4a:	b580      	push	{r7, lr}
 8003f4c:	b082      	sub	sp, #8
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f000 f955 	bl	8004202 <_ZSt9addressofINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEPT_RS7_>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3708      	adds	r7, #8
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}

08003f62 <_ZSt9addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_>:
   *  @return   The actual address.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    inline _GLIBCXX17_CONSTEXPR _Tp*
    addressof(_Tp& __r) noexcept
 8003f62:	b580      	push	{r7, lr}
 8003f64:	b082      	sub	sp, #8
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f000 f955 	bl	800421a <_ZSt11__addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_>
 8003f70:	4603      	mov	r3, r0
 8003f72:	4618      	mov	r0, r3
 8003f74:	3708      	adds	r7, #8
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE10deallocateEPS3_j>:
      deallocate(_Tp* __p, size_type __t __attribute__ ((__unused__)))
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b084      	sub	sp, #16
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	60f8      	str	r0, [r7, #12]
 8003f82:	60b9      	str	r1, [r7, #8]
 8003f84:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	68b8      	ldr	r0, [r7, #8]
 8003f8e:	f007 ff25 	bl	800bddc <_ZdlPvj>
      }
 8003f92:	bf00      	nop
 8003f94:	3710      	adds	r7, #16
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}

08003f9a <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>:
	__destroy(_ForwardIterator __first, _ForwardIterator __last)
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	b082      	sub	sp, #8
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	6078      	str	r0, [r7, #4]
 8003fa2:	6039      	str	r1, [r7, #0]
	  for (; __first != __last; ++__first)
 8003fa4:	e009      	b.n	8003fba <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x20>
	    std::_Destroy(std::__addressof(*__first));
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f000 f942 	bl	8004230 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>
 8003fac:	4603      	mov	r3, r0
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f000 f949 	bl	8004246 <_ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_>
	  for (; __first != __last; ++__first)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	3318      	adds	r3, #24
 8003fb8:	607b      	str	r3, [r7, #4]
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d1f1      	bne.n	8003fa6 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0xc>
	}
 8003fc2:	bf00      	nop
 8003fc4:	bf00      	nop
 8003fc6:	3708      	adds	r7, #8
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1IS4_EERKSaIT_E>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b082      	sub	sp, #8
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	6039      	str	r1, [r7, #0]
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f000 f940 	bl	800425c <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1Ev>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3708      	adds	r7, #8
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}

08003fe6 <_ZNSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ERKS9_RKS7_>:
      _Hashtable_base(const _Hash& __hash, const _Equal& __eq)
 8003fe6:	b580      	push	{r7, lr}
 8003fe8:	b084      	sub	sp, #16
 8003fea:	af00      	add	r7, sp, #0
 8003fec:	60f8      	str	r0, [r7, #12]
 8003fee:	60b9      	str	r1, [r7, #8]
 8003ff0:	607a      	str	r2, [r7, #4]
      : __hash_code_base(__hash), _EqualEBO(__eq)
 8003ff2:	68b9      	ldr	r1, [r7, #8]
 8003ff4:	68f8      	ldr	r0, [r7, #12]
 8003ff6:	f000 f93c 	bl	8004272 <_ZNSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EEC1ERKS7_>
 8003ffa:	6879      	ldr	r1, [r7, #4]
 8003ffc:	68f8      	ldr	r0, [r7, #12]
 8003ffe:	f000 f946 	bl	800428e <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESt8equal_toIhELb1EEC1IRKS2_EEOT_>
      { }
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	4618      	mov	r0, r3
 8004006:	3710      	adds	r7, #16
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <_ZNSt27_Enable_default_constructorILb1ENSt8__detail15_Hash_node_baseEEC1ESt31_Enable_default_constructor_tag>:
    _Enable_default_constructor&
    operator=(_Enable_default_constructor&&) noexcept = default;

    // Can be used in other ctors.
    constexpr explicit
    _Enable_default_constructor(_Enable_default_constructor_tag) { }
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	7039      	strb	r1, [r7, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4618      	mov	r0, r3
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr

08004024 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexEj>:
      _M_bucket_index(__hash_code __c) const
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]
      { return __hash_code_base::_M_bucket_index(__c, _M_bucket_count); }
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	461a      	mov	r2, r3
 8004034:	6839      	ldr	r1, [r7, #0]
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f000 f936 	bl	80042a8 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEjj>
 800403c:	4603      	mov	r3, r0
 800403e:	4618      	mov	r0, r3
 8004040:	3708      	adds	r7, #8
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}

08004046 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEjRS1_j>:
      _M_find_node(size_type __bkt, const key_type& __key,
 8004046:	b580      	push	{r7, lr}
 8004048:	b086      	sub	sp, #24
 800404a:	af00      	add	r7, sp, #0
 800404c:	60f8      	str	r0, [r7, #12]
 800404e:	60b9      	str	r1, [r7, #8]
 8004050:	607a      	str	r2, [r7, #4]
 8004052:	603b      	str	r3, [r7, #0]
	__node_base_ptr __before_n = _M_find_before_node(__bkt, __key, __c);
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	68b9      	ldr	r1, [r7, #8]
 800405a:	68f8      	ldr	r0, [r7, #12]
 800405c:	f000 f936 	bl	80042cc <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j>
 8004060:	6178      	str	r0, [r7, #20]
	if (__before_n)
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d002      	beq.n	800406e <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEjRS1_j+0x28>
	  return static_cast<__node_ptr>(__before_n->_M_nxt);
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	e000      	b.n	8004070 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEjRS1_j+0x2a>
	return nullptr;
 800406e:	2300      	movs	r3, #0
      }
 8004070:	4618      	mov	r0, r3
 8004072:	3718      	adds	r7, #24
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}

08004078 <_ZNSt4pairINSt8__detail14_Node_iteratorIS_IKh11GPIOPortPinELb0ELb0EEEbEC1IS5_bLb1EEEOT_OT0_>:
	       enable_if<_PCCP::template
			   _MoveConstructiblePair<_U1, _U2>()
			  && _PCCP::template
			   _ImplicitlyMoveConvertiblePair<_U1, _U2>(),
                         bool>::type=true>
	constexpr pair(_U1&& __x, _U2&& __y)
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	60f8      	str	r0, [r7, #12]
 8004080:	60b9      	str	r1, [r7, #8]
 8004082:	607a      	str	r2, [r7, #4]
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 8004084:	68b8      	ldr	r0, [r7, #8]
 8004086:	f000 f966 	bl	8004356 <_ZSt7forwardINSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEEEOT_RNSt16remove_referenceIS7_E4typeE>
 800408a:	4602      	mov	r2, r0
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6812      	ldr	r2, [r2, #0]
 8004090:	601a      	str	r2, [r3, #0]
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f7fe fe9f 	bl	8002dd6 <_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE>
 8004098:	4603      	mov	r3, r0
 800409a:	781a      	ldrb	r2, [r3, #0]
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	711a      	strb	r2, [r3, #4]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	4618      	mov	r0, r3
 80040a4:	3710      	adds	r7, #16
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}

080040aa <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_Scoped_nodeC1EPNS5_10_Hash_nodeIS3_Lb0EEEPNS5_16_Hashtable_allocISaISJ_EEE>:
	_Scoped_node(__node_ptr __n, __hashtable_alloc* __h)
 80040aa:	b480      	push	{r7}
 80040ac:	b085      	sub	sp, #20
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	60f8      	str	r0, [r7, #12]
 80040b2:	60b9      	str	r1, [r7, #8]
 80040b4:	607a      	str	r2, [r7, #4]
	: _M_h(__h), _M_node(__n) { }
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	687a      	ldr	r2, [r7, #4]
 80040ba:	601a      	str	r2, [r3, #0]
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	68ba      	ldr	r2, [r7, #8]
 80040c0:	605a      	str	r2, [r3, #4]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	4618      	mov	r0, r3
 80040c6:	3714      	adds	r7, #20
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr

080040d0 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_Scoped_nodeD1Ev>:
	~_Scoped_node() { if (_M_node) _M_h->_M_deallocate_node(_M_node); };
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d007      	beq.n	80040f0 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_Scoped_nodeD1Ev+0x20>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	4619      	mov	r1, r3
 80040ea:	4610      	mov	r0, r2
 80040ec:	f7ff fb54 	bl	8003798 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE18_M_deallocate_nodeEPS6_>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	4618      	mov	r0, r3
 80040f4:	3708      	adds	r7, #8
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}

080040fa <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEjjPNS5_10_Hash_nodeIS3_Lb0EEEj>:
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 80040fa:	b590      	push	{r4, r7, lr}
 80040fc:	b08d      	sub	sp, #52	; 0x34
 80040fe:	af02      	add	r7, sp, #8
 8004100:	60f8      	str	r0, [r7, #12]
 8004102:	60b9      	str	r1, [r7, #8]
 8004104:	607a      	str	r2, [r7, #4]
 8004106:	603b      	str	r3, [r7, #0]
      const __rehash_state& __saved_state = _M_rehash_policy._M_state();
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	3310      	adds	r3, #16
 800410c:	4618      	mov	r0, r3
 800410e:	f7fe f88b 	bl	8002228 <_ZNKSt8__detail20_Prime_rehash_policy8_M_stateEv>
 8004112:	4603      	mov	r3, r0
 8004114:	61fb      	str	r3, [r7, #28]
 8004116:	f107 031c 	add.w	r3, r7, #28
 800411a:	627b      	str	r3, [r7, #36]	; 0x24
	= _M_rehash_policy._M_need_rehash(_M_bucket_count, _M_element_count,
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f103 0110 	add.w	r1, r3, #16
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	685a      	ldr	r2, [r3, #4]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	68dc      	ldr	r4, [r3, #12]
 800412a:	f107 0014 	add.w	r0, r7, #20
 800412e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004130:	9300      	str	r3, [sp, #0]
 8004132:	4623      	mov	r3, r4
 8004134:	f007 febc 	bl	800beb0 <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj>
      if (__do_rehash.first)
 8004138:	7d3b      	ldrb	r3, [r7, #20]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d00a      	beq.n	8004154 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEjjPNS5_10_Hash_nodeIS3_Lb0EEEj+0x5a>
	  _M_rehash(__do_rehash.second, __saved_state);
 800413e:	69bb      	ldr	r3, [r7, #24]
 8004140:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004142:	4619      	mov	r1, r3
 8004144:	68f8      	ldr	r0, [r7, #12]
 8004146:	f000 f911 	bl	800436c <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_rehashEjRKj>
	  __bkt = _M_bucket_index(__code);
 800414a:	6879      	ldr	r1, [r7, #4]
 800414c:	68f8      	ldr	r0, [r7, #12]
 800414e:	f7ff ff69 	bl	8004024 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexEj>
 8004152:	60b8      	str	r0, [r7, #8]
      this->_M_store_code(*__node, __code);
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	3304      	adds	r3, #4
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	4619      	mov	r1, r3
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f000 f914 	bl	800438a <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE13_M_store_codeERNS_21_Hash_node_code_cacheILb0EEEj>
      _M_insert_bucket_begin(__bkt, __node);
 8004162:	683a      	ldr	r2, [r7, #0]
 8004164:	68b9      	ldr	r1, [r7, #8]
 8004166:	68f8      	ldr	r0, [r7, #12]
 8004168:	f000 f91b 	bl	80043a2 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEE>
      ++_M_element_count;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	1c5a      	adds	r2, r3, #1
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	60da      	str	r2, [r3, #12]
      return iterator(__node);
 8004176:	f107 0320 	add.w	r3, r7, #32
 800417a:	6839      	ldr	r1, [r7, #0]
 800417c:	4618      	mov	r0, r3
 800417e:	f7ff fa1a 	bl	80035b6 <_ZNSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>
 8004182:	6a3b      	ldr	r3, [r7, #32]
    }
 8004184:	4618      	mov	r0, r3
 8004186:	372c      	adds	r7, #44	; 0x2c
 8004188:	46bd      	mov	sp, r7
 800418a:	bd90      	pop	{r4, r7, pc}

0800418c <_ZNSt4pairINSt8__detail14_Node_iteratorIS_IKh11GPIOPortPinELb0ELb0EEEbEC1IRS5_bLb1EEEOT_OT0_>:
	constexpr pair(_U1&& __x, _U2&& __y)
 800418c:	b580      	push	{r7, lr}
 800418e:	b084      	sub	sp, #16
 8004190:	af00      	add	r7, sp, #0
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	60b9      	str	r1, [r7, #8]
 8004196:	607a      	str	r2, [r7, #4]
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 8004198:	68b8      	ldr	r0, [r7, #8]
 800419a:	f000 f949 	bl	8004430 <_ZSt7forwardIRNSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEEEOT_RNSt16remove_referenceIS8_E4typeE>
 800419e:	4602      	mov	r2, r0
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6812      	ldr	r2, [r2, #0]
 80041a4:	601a      	str	r2, [r3, #0]
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f7fe fe15 	bl	8002dd6 <_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE>
 80041ac:	4603      	mov	r3, r0
 80041ae:	781a      	ldrb	r2, [r3, #0]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	711a      	strb	r2, [r3, #4]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	4618      	mov	r0, r3
 80041b8:	3710      	adds	r7, #16
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}

080041be <_ZNKSt8__detail21_Hashtable_ebo_helperILi1ESt4hashIhELb1EE7_M_cgetEv>:
      const _Tp& _M_cget() const { return static_cast<const _Tp&>(*this); }
 80041be:	b480      	push	{r7}
 80041c0:	b083      	sub	sp, #12
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	6078      	str	r0, [r7, #4]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4618      	mov	r0, r3
 80041ca:	370c      	adds	r7, #12
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr

080041d4 <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE6_M_ptrEv>:

      const _Tp*
      _M_ptr() const noexcept
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
      { return static_cast<const _Tp*>(_M_addr()); }
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f000 f932 	bl	8004446 <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE7_M_addrEv>
 80041e2:	4603      	mov	r3, r0
 80041e4:	4618      	mov	r0, r3
 80041e6:	3708      	adds	r7, #8
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <_ZNSt10__pair_getILj0EE11__const_getIKh11GPIOPortPinEERKT_RKSt4pairIS4_T0_E>:
	__const_get(const pair<_Tp1, _Tp2>& __pair) noexcept
 80041ec:	b480      	push	{r7}
 80041ee:	b083      	sub	sp, #12
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
	{ return __pair.first; }
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4618      	mov	r0, r3
 80041f8:	370c      	adds	r7, #12
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr

08004202 <_ZSt9addressofINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEPT_RS7_>:
    addressof(_Tp& __r) noexcept
 8004202:	b580      	push	{r7, lr}
 8004204:	b082      	sub	sp, #8
 8004206:	af00      	add	r7, sp, #0
 8004208:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f000 f926 	bl	800445c <_ZSt11__addressofINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEPT_RS7_>
 8004210:	4603      	mov	r3, r0
 8004212:	4618      	mov	r0, r3
 8004214:	3708      	adds	r7, #8
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}

0800421a <_ZSt11__addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 800421a:	b480      	push	{r7}
 800421c:	b083      	sub	sp, #12
 800421e:	af00      	add	r7, sp, #0
 8004220:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	4618      	mov	r0, r3
 8004226:	370c      	adds	r7, #12
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr

08004230 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8004230:	b480      	push	{r7}
 8004232:	b083      	sub	sp, #12
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	4618      	mov	r0, r3
 800423c:	370c      	adds	r7, #12
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr

08004246 <_ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_>:
    _Destroy(_Tp* __pointer)
 8004246:	b580      	push	{r7, lr}
 8004248:	b082      	sub	sp, #8
 800424a:	af00      	add	r7, sp, #0
 800424c:	6078      	str	r0, [r7, #4]
      __pointer->~_Tp();
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f007 ff74 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    }
 8004254:	bf00      	nop
 8004256:	3708      	adds	r7, #8
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}

0800425c <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4618      	mov	r0, r3
 8004268:	370c      	adds	r7, #12
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr

08004272 <_ZNSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EEC1ERKS7_>:
      _Hash_code_base(const _Hash& __hash) : __ebo_hash(__hash) { }
 8004272:	b580      	push	{r7, lr}
 8004274:	b082      	sub	sp, #8
 8004276:	af00      	add	r7, sp, #0
 8004278:	6078      	str	r0, [r7, #4]
 800427a:	6039      	str	r1, [r7, #0]
 800427c:	6839      	ldr	r1, [r7, #0]
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f000 f8f7 	bl	8004472 <_ZNSt8__detail21_Hashtable_ebo_helperILi1ESt4hashIhELb1EEC1IRKS2_EEOT_>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	4618      	mov	r0, r3
 8004288:	3708      	adds	r7, #8
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}

0800428e <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESt8equal_toIhELb1EEC1IRKS2_EEOT_>:
	_Hashtable_ebo_helper(_OtherTp&& __tp)
 800428e:	b580      	push	{r7, lr}
 8004290:	b082      	sub	sp, #8
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
 8004296:	6039      	str	r1, [r7, #0]
	: _Tp(std::forward<_OtherTp>(__tp))
 8004298:	6838      	ldr	r0, [r7, #0]
 800429a:	f000 f8f7 	bl	800448c <_ZSt7forwardIRKSt8equal_toIhEEOT_RNSt16remove_referenceIS4_E4typeE>
	{ }
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4618      	mov	r0, r3
 80042a2:	3708      	adds	r7, #8
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEjj>:
      _M_bucket_index(__hash_code __c, std::size_t __bkt_count) const
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b086      	sub	sp, #24
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	60b9      	str	r1, [r7, #8]
 80042b2:	607a      	str	r2, [r7, #4]
      { return _RangeHash{}(__c, __bkt_count); }
 80042b4:	f107 0314 	add.w	r3, r7, #20
 80042b8:	687a      	ldr	r2, [r7, #4]
 80042ba:	68b9      	ldr	r1, [r7, #8]
 80042bc:	4618      	mov	r0, r3
 80042be:	f7fd ff8c 	bl	80021da <_ZNKSt8__detail18_Mod_range_hashingclEjj>
 80042c2:	4603      	mov	r3, r0
 80042c4:	4618      	mov	r0, r3
 80042c6:	3718      	adds	r7, #24
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}

080042cc <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j>:
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b086      	sub	sp, #24
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	60b9      	str	r1, [r7, #8]
 80042d6:	607a      	str	r2, [r7, #4]
 80042d8:	603b      	str	r3, [r7, #0]
      __node_base_ptr __prev_p = _M_buckets[__bkt];
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	4413      	add	r3, r2
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	617b      	str	r3, [r7, #20]
      if (!__prev_p)
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d101      	bne.n	80042f2 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x26>
	return nullptr;
 80042ee:	2300      	movs	r3, #0
 80042f0:	e02d      	b.n	800434e <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x82>
      for (__node_ptr __p = static_cast<__node_ptr>(__prev_p->_M_nxt);;
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	613b      	str	r3, [r7, #16]
	  if (this->_M_equals(__k, __code, *__p))
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	3304      	adds	r3, #4
 80042fc:	683a      	ldr	r2, [r7, #0]
 80042fe:	6879      	ldr	r1, [r7, #4]
 8004300:	68f8      	ldr	r0, [r7, #12]
 8004302:	f000 f8ce 	bl	80044a2 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_jRKNS_16_Hash_node_valueIS4_Lb0EEE>
 8004306:	4603      	mov	r3, r0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d001      	beq.n	8004310 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x44>
	    return __prev_p;
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	e01e      	b.n	800434e <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x82>
	  if (!__p->_M_nxt || _M_bucket_index(*__p->_M_next()) != __bkt)
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d00c      	beq.n	8004332 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x66>
 8004318:	6938      	ldr	r0, [r7, #16]
 800431a:	f7fe ffc1 	bl	80032a0 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 800431e:	4603      	mov	r3, r0
 8004320:	3304      	adds	r3, #4
 8004322:	4619      	mov	r1, r3
 8004324:	68f8      	ldr	r0, [r7, #12]
 8004326:	f7fe ffc7 	bl	80032b8 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>
 800432a:	4602      	mov	r2, r0
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	4293      	cmp	r3, r2
 8004330:	d001      	beq.n	8004336 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x6a>
 8004332:	2301      	movs	r3, #1
 8004334:	e000      	b.n	8004338 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x6c>
 8004336:	2300      	movs	r3, #0
 8004338:	2b00      	cmp	r3, #0
 800433a:	d106      	bne.n	800434a <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x7e>
	  __prev_p = __p;
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	617b      	str	r3, [r7, #20]
	   __p = __p->_M_next())
 8004340:	6938      	ldr	r0, [r7, #16]
 8004342:	f7fe ffad 	bl	80032a0 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 8004346:	6138      	str	r0, [r7, #16]
	  if (this->_M_equals(__k, __code, *__p))
 8004348:	e7d6      	b.n	80042f8 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x2c>
	    break;
 800434a:	bf00      	nop
      return nullptr;
 800434c:	2300      	movs	r3, #0
    }
 800434e:	4618      	mov	r0, r3
 8004350:	3718      	adds	r7, #24
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}

08004356 <_ZSt7forwardINSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEEEOT_RNSt16remove_referenceIS7_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8004356:	b480      	push	{r7}
 8004358:	b083      	sub	sp, #12
 800435a:	af00      	add	r7, sp, #0
 800435c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4618      	mov	r0, r3
 8004362:	370c      	adds	r7, #12
 8004364:	46bd      	mov	sp, r7
 8004366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436a:	4770      	bx	lr

0800436c <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_rehashEjRKj>:
  template<typename _Key, typename _Value, typename _Alloc,
	   typename _ExtractKey, typename _Equal,
	   typename _Hash, typename _RangeHash, typename _Unused,
	   typename _RehashPolicy, typename _Traits>
    void
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 800436c:	b580      	push	{r7, lr}
 800436e:	b084      	sub	sp, #16
 8004370:	af00      	add	r7, sp, #0
 8004372:	60f8      	str	r0, [r7, #12]
 8004374:	60b9      	str	r1, [r7, #8]
 8004376:	607a      	str	r2, [r7, #4]
	       _Hash, _RangeHash, _Unused, _RehashPolicy, _Traits>::
    _M_rehash(size_type __bkt_count, const __rehash_state& __state)
    {
      __try
	{
	  _M_rehash_aux(__bkt_count, __unique_keys{});
 8004378:	461a      	mov	r2, r3
 800437a:	68b9      	ldr	r1, [r7, #8]
 800437c:	68f8      	ldr	r0, [r7, #12]
 800437e:	f000 f8bd 	bl	80044fc <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE>
	  // A failure here means that buckets allocation failed.  We only
	  // have to restore hash policy previous state.
	  _M_rehash_policy._M_reset(__state);
	  __throw_exception_again;
	}
    }
 8004382:	bf00      	nop
 8004384:	3710      	adds	r7, #16
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}

0800438a <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE13_M_store_codeERNS_21_Hash_node_code_cacheILb0EEEj>:
      _M_store_code(_Hash_node_code_cache<false>&, __hash_code) const
 800438a:	b480      	push	{r7}
 800438c:	b085      	sub	sp, #20
 800438e:	af00      	add	r7, sp, #0
 8004390:	60f8      	str	r0, [r7, #12]
 8004392:	60b9      	str	r1, [r7, #8]
 8004394:	607a      	str	r2, [r7, #4]
      { }
 8004396:	bf00      	nop
 8004398:	3714      	adds	r7, #20
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr

080043a2 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEE>:
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 80043a2:	b590      	push	{r4, r7, lr}
 80043a4:	b085      	sub	sp, #20
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	60f8      	str	r0, [r7, #12]
 80043aa:	60b9      	str	r1, [r7, #8]
 80043ac:	607a      	str	r2, [r7, #4]
      if (_M_buckets[__bkt])
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	4413      	add	r3, r2
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d011      	beq.n	80043e2 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEE+0x40>
	  __node->_M_nxt = _M_buckets[__bkt]->_M_nxt;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	4413      	add	r3, r2
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	601a      	str	r2, [r3, #0]
	  _M_buckets[__bkt]->_M_nxt = __node;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	4413      	add	r3, r2
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	601a      	str	r2, [r3, #0]
    }
 80043e0:	e022      	b.n	8004428 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEE+0x86>
	  __node->_M_nxt = _M_before_begin._M_nxt;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	689a      	ldr	r2, [r3, #8]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	601a      	str	r2, [r3, #0]
	  _M_before_begin._M_nxt = __node;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	609a      	str	r2, [r3, #8]
	  if (__node->_M_nxt)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d00f      	beq.n	8004418 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEE+0x76>
	    _M_buckets[_M_bucket_index(*__node->_M_next())] = __node;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681c      	ldr	r4, [r3, #0]
 80043fc:	6878      	ldr	r0, [r7, #4]
 80043fe:	f7fe ff4f 	bl	80032a0 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 8004402:	4603      	mov	r3, r0
 8004404:	3304      	adds	r3, #4
 8004406:	4619      	mov	r1, r3
 8004408:	68f8      	ldr	r0, [r7, #12]
 800440a:	f7fe ff55 	bl	80032b8 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>
 800440e:	4603      	mov	r3, r0
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	4423      	add	r3, r4
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	601a      	str	r2, [r3, #0]
	  _M_buckets[__bkt] = &_M_before_begin;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	4413      	add	r3, r2
 8004422:	68fa      	ldr	r2, [r7, #12]
 8004424:	3208      	adds	r2, #8
 8004426:	601a      	str	r2, [r3, #0]
    }
 8004428:	bf00      	nop
 800442a:	3714      	adds	r7, #20
 800442c:	46bd      	mov	sp, r7
 800442e:	bd90      	pop	{r4, r7, pc}

08004430 <_ZSt7forwardIRNSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEEEOT_RNSt16remove_referenceIS8_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	4618      	mov	r0, r3
 800443c:	370c      	adds	r7, #12
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr

08004446 <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE7_M_addrEv>:
      _M_addr() const noexcept
 8004446:	b480      	push	{r7}
 8004448:	b083      	sub	sp, #12
 800444a:	af00      	add	r7, sp, #0
 800444c:	6078      	str	r0, [r7, #4]
        return static_cast<const void*>(&_M_storage);
 800444e:	687b      	ldr	r3, [r7, #4]
      }
 8004450:	4618      	mov	r0, r3
 8004452:	370c      	adds	r7, #12
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <_ZSt11__addressofINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEPT_RS7_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 800445c:	b480      	push	{r7}
 800445e:	b083      	sub	sp, #12
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4618      	mov	r0, r3
 8004468:	370c      	adds	r7, #12
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr

08004472 <_ZNSt8__detail21_Hashtable_ebo_helperILi1ESt4hashIhELb1EEC1IRKS2_EEOT_>:
	_Hashtable_ebo_helper(_OtherTp&& __tp)
 8004472:	b580      	push	{r7, lr}
 8004474:	b082      	sub	sp, #8
 8004476:	af00      	add	r7, sp, #0
 8004478:	6078      	str	r0, [r7, #4]
 800447a:	6039      	str	r1, [r7, #0]
	: _Tp(std::forward<_OtherTp>(__tp))
 800447c:	6838      	ldr	r0, [r7, #0]
 800447e:	f000 f8a1 	bl	80045c4 <_ZSt7forwardIRKSt4hashIhEEOT_RNSt16remove_referenceIS4_E4typeE>
	{ }
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4618      	mov	r0, r3
 8004486:	3708      	adds	r7, #8
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}

0800448c <_ZSt7forwardIRKSt8equal_toIhEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	4618      	mov	r0, r3
 8004498:	370c      	adds	r7, #12
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr

080044a2 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_jRKNS_16_Hash_node_valueIS4_Lb0EEE>:
      _M_equals(const _Key& __k, __hash_code __c,
 80044a2:	b590      	push	{r4, r7, lr}
 80044a4:	b087      	sub	sp, #28
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	60f8      	str	r0, [r7, #12]
 80044aa:	60b9      	str	r1, [r7, #8]
 80044ac:	607a      	str	r2, [r7, #4]
 80044ae:	603b      	str	r3, [r7, #0]
	return _S_equals(__c, __n) && _M_eq()(__k, _ExtractKey{}(__n._M_v()));
 80044b0:	6839      	ldr	r1, [r7, #0]
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f000 f891 	bl	80045da <_ZNSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_S_equalsEjRKNS_21_Hash_node_code_cacheILb0EEE>
 80044b8:	4603      	mov	r3, r0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d019      	beq.n	80044f2 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_jRKNS_16_Hash_node_valueIS4_Lb0EEE+0x50>
 80044be:	68f8      	ldr	r0, [r7, #12]
 80044c0:	f000 f897 	bl	80045f2 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE5_M_eqEv>
 80044c4:	4604      	mov	r4, r0
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	4618      	mov	r0, r3
 80044ca:	f7ff fb18 	bl	8003afe <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE4_M_vEv>
 80044ce:	4602      	mov	r2, r0
 80044d0:	f107 0314 	add.w	r3, r7, #20
 80044d4:	4611      	mov	r1, r2
 80044d6:	4618      	mov	r0, r3
 80044d8:	f7ff fb1d 	bl	8003b16 <_ZNKSt8__detail10_Select1stclIRKSt4pairIKh11GPIOPortPinEEEDTcl3getILi0EEcl7forwardIT_Efp_EEEOS8_>
 80044dc:	4603      	mov	r3, r0
 80044de:	461a      	mov	r2, r3
 80044e0:	68b9      	ldr	r1, [r7, #8]
 80044e2:	4620      	mov	r0, r4
 80044e4:	f000 f891 	bl	800460a <_ZNKSt8equal_toIhEclERKhS2_>
 80044e8:	4603      	mov	r3, r0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d001      	beq.n	80044f2 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_jRKNS_16_Hash_node_valueIS4_Lb0EEE+0x50>
 80044ee:	2301      	movs	r3, #1
 80044f0:	e000      	b.n	80044f4 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_jRKNS_16_Hash_node_valueIS4_Lb0EEE+0x52>
 80044f2:	2300      	movs	r3, #0
      }
 80044f4:	4618      	mov	r0, r3
 80044f6:	371c      	adds	r7, #28
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd90      	pop	{r4, r7, pc}

080044fc <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE>:
  template<typename _Key, typename _Value, typename _Alloc,
	   typename _ExtractKey, typename _Equal,
	   typename _Hash, typename _RangeHash, typename _Unused,
	   typename _RehashPolicy, typename _Traits>
    void
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b08a      	sub	sp, #40	; 0x28
 8004500:	af00      	add	r7, sp, #0
 8004502:	60f8      	str	r0, [r7, #12]
 8004504:	60b9      	str	r1, [r7, #8]
 8004506:	713a      	strb	r2, [r7, #4]
	       _Hash, _RangeHash, _Unused, _RehashPolicy, _Traits>::
    _M_rehash_aux(size_type __bkt_count, true_type /* __uks */)
    {
      __buckets_ptr __new_buckets = _M_allocate_buckets(__bkt_count);
 8004508:	68b9      	ldr	r1, [r7, #8]
 800450a:	68f8      	ldr	r0, [r7, #12]
 800450c:	f7fe fe64 	bl	80031d8 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj>
 8004510:	61f8      	str	r0, [r7, #28]
      __node_ptr __p = _M_begin();
 8004512:	68f8      	ldr	r0, [r7, #12]
 8004514:	f7fe fe7d 	bl	8003212 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>
 8004518:	6278      	str	r0, [r7, #36]	; 0x24
      _M_before_begin._M_nxt = nullptr;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2200      	movs	r2, #0
 800451e:	609a      	str	r2, [r3, #8]
      std::size_t __bbegin_bkt = 0;
 8004520:	2300      	movs	r3, #0
 8004522:	623b      	str	r3, [r7, #32]
      while (__p)
 8004524:	e03e      	b.n	80045a4 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE+0xa8>
	{
	  __node_ptr __next = __p->_M_next();
 8004526:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004528:	f7fe feba 	bl	80032a0 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 800452c:	61b8      	str	r0, [r7, #24]
	  std::size_t __bkt
	    = __hash_code_base::_M_bucket_index(*__p, __bkt_count);
 800452e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004530:	3304      	adds	r3, #4
 8004532:	68ba      	ldr	r2, [r7, #8]
 8004534:	4619      	mov	r1, r3
 8004536:	68f8      	ldr	r0, [r7, #12]
 8004538:	f7ff f90c 	bl	8003754 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexERKNS_16_Hash_node_valueIS4_Lb0EEEj>
 800453c:	6178      	str	r0, [r7, #20]
	  if (!__new_buckets[__bkt])
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	69fa      	ldr	r2, [r7, #28]
 8004544:	4413      	add	r3, r2
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d11a      	bne.n	8004582 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE+0x86>
	    {
	      __p->_M_nxt = _M_before_begin._M_nxt;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	689a      	ldr	r2, [r3, #8]
 8004550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004552:	601a      	str	r2, [r3, #0]
	      _M_before_begin._M_nxt = __p;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004558:	609a      	str	r2, [r3, #8]
	      __new_buckets[__bkt] = &_M_before_begin;
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	69fa      	ldr	r2, [r7, #28]
 8004560:	4413      	add	r3, r2
 8004562:	68fa      	ldr	r2, [r7, #12]
 8004564:	3208      	adds	r2, #8
 8004566:	601a      	str	r2, [r3, #0]
	      if (__p->_M_nxt)
 8004568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d005      	beq.n	800457c <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE+0x80>
		__new_buckets[__bbegin_bkt] = __p;
 8004570:	6a3b      	ldr	r3, [r7, #32]
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	69fa      	ldr	r2, [r7, #28]
 8004576:	4413      	add	r3, r2
 8004578:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800457a:	601a      	str	r2, [r3, #0]
	      __bbegin_bkt = __bkt;
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	623b      	str	r3, [r7, #32]
 8004580:	e00e      	b.n	80045a0 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE+0xa4>
	    }
	  else
	    {
	      __p->_M_nxt = __new_buckets[__bkt]->_M_nxt;
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	69fa      	ldr	r2, [r7, #28]
 8004588:	4413      	add	r3, r2
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681a      	ldr	r2, [r3, #0]
 800458e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004590:	601a      	str	r2, [r3, #0]
	      __new_buckets[__bkt]->_M_nxt = __p;
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	69fa      	ldr	r2, [r7, #28]
 8004598:	4413      	add	r3, r2
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800459e:	601a      	str	r2, [r3, #0]
	    }

	  __p = __next;
 80045a0:	69bb      	ldr	r3, [r7, #24]
 80045a2:	627b      	str	r3, [r7, #36]	; 0x24
      while (__p)
 80045a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d1bd      	bne.n	8004526 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE+0x2a>
	}

      _M_deallocate_buckets();
 80045aa:	68f8      	ldr	r0, [r7, #12]
 80045ac:	f7fe fd03 	bl	8002fb6 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEv>
      _M_bucket_count = __bkt_count;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	68ba      	ldr	r2, [r7, #8]
 80045b4:	605a      	str	r2, [r3, #4]
      _M_buckets = __new_buckets;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	69fa      	ldr	r2, [r7, #28]
 80045ba:	601a      	str	r2, [r3, #0]
    }
 80045bc:	bf00      	nop
 80045be:	3728      	adds	r7, #40	; 0x28
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <_ZSt7forwardIRKSt4hashIhEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	4618      	mov	r0, r3
 80045d0:	370c      	adds	r7, #12
 80045d2:	46bd      	mov	sp, r7
 80045d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d8:	4770      	bx	lr

080045da <_ZNSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_S_equalsEjRKNS_21_Hash_node_code_cacheILb0EEE>:
      _S_equals(__hash_code, const _Hash_node_code_cache<false>&)
 80045da:	b480      	push	{r7}
 80045dc:	b083      	sub	sp, #12
 80045de:	af00      	add	r7, sp, #0
 80045e0:	6078      	str	r0, [r7, #4]
 80045e2:	6039      	str	r1, [r7, #0]
      { return true; }
 80045e4:	2301      	movs	r3, #1
 80045e6:	4618      	mov	r0, r3
 80045e8:	370c      	adds	r7, #12
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr

080045f2 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE5_M_eqEv>:
      _M_eq() const { return _EqualEBO::_M_cget(); }
 80045f2:	b580      	push	{r7, lr}
 80045f4:	b082      	sub	sp, #8
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	6078      	str	r0, [r7, #4]
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f000 f81a 	bl	8004634 <_ZNKSt8__detail21_Hashtable_ebo_helperILi0ESt8equal_toIhELb1EE7_M_cgetEv>
 8004600:	4603      	mov	r3, r0
 8004602:	4618      	mov	r0, r3
 8004604:	3708      	adds	r7, #8
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}

0800460a <_ZNKSt8equal_toIhEclERKhS2_>:
  template<typename _Tp>
    struct equal_to : public binary_function<_Tp, _Tp, bool>
    {
      _GLIBCXX14_CONSTEXPR
      bool
      operator()(const _Tp& __x, const _Tp& __y) const
 800460a:	b480      	push	{r7}
 800460c:	b085      	sub	sp, #20
 800460e:	af00      	add	r7, sp, #0
 8004610:	60f8      	str	r0, [r7, #12]
 8004612:	60b9      	str	r1, [r7, #8]
 8004614:	607a      	str	r2, [r7, #4]
      { return __x == __y; }
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	781a      	ldrb	r2, [r3, #0]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	781b      	ldrb	r3, [r3, #0]
 800461e:	429a      	cmp	r2, r3
 8004620:	bf0c      	ite	eq
 8004622:	2301      	moveq	r3, #1
 8004624:	2300      	movne	r3, #0
 8004626:	b2db      	uxtb	r3, r3
 8004628:	4618      	mov	r0, r3
 800462a:	3714      	adds	r7, #20
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <_ZNKSt8__detail21_Hashtable_ebo_helperILi0ESt8equal_toIhELb1EE7_M_cgetEv>:
      const _Tp& _M_cget() const { return static_cast<const _Tp&>(*this); }
 8004634:	b480      	push	{r7}
 8004636:	b083      	sub	sp, #12
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	4618      	mov	r0, r3
 8004640:	370c      	adds	r7, #12
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr

0800464a <_ZN5ESP32D1Ev>:
class ESP32 {
 800464a:	b580      	push	{r7, lr}
 800464c:	b082      	sub	sp, #8
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	331c      	adds	r3, #28
 8004656:	4618      	mov	r0, r3
 8004658:	f7fd fe48 	bl	80022ec <_ZNSt5queueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt5dequeIS5_SaIS5_EEED1Ev>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	3304      	adds	r3, #4
 8004660:	4618      	mov	r0, r3
 8004662:	f007 fd6b 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4618      	mov	r0, r3
 800466a:	3708      	adds	r7, #8
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}

08004670 <_ZN8SelectorD1Ev>:
class Selector {
 8004670:	b580      	push	{r7, lr}
 8004672:	b082      	sub	sp, #8
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	4618      	mov	r0, r3
 800467c:	f7fd fdf0 	bl	8002260 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEED1Ev>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	4618      	mov	r0, r3
 8004684:	3708      	adds	r7, #8
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}

0800468a <_ZN6LoggerD1Ev>:
class Logger {
 800468a:	b580      	push	{r7, lr}
 800468c:	b082      	sub	sp, #8
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	3308      	adds	r3, #8
 8004696:	4618      	mov	r0, r3
 8004698:	f007 fd50 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	4618      	mov	r0, r3
 80046a0:	3708      	adds	r7, #8
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
	...

080046a8 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 80046a8:	b5b0      	push	{r4, r5, r7, lr}
 80046aa:	b0a6      	sub	sp, #152	; 0x98
 80046ac:	af04      	add	r7, sp, #16
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	f040 8096 	bne.w	80047e6 <_Z41__static_initialization_and_destruction_0ii+0x13e>
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80046c0:	4293      	cmp	r3, r2
 80046c2:	f040 8090 	bne.w	80047e6 <_Z41__static_initialization_and_destruction_0ii+0x13e>
const std::string ESP_OK = "OK\r\n";
 80046c6:	f107 030c 	add.w	r3, r7, #12
 80046ca:	4618      	mov	r0, r3
 80046cc:	f007 fb9d 	bl	800be0a <_ZNSaIcEC1Ev>
 80046d0:	f107 030c 	add.w	r3, r7, #12
 80046d4:	461a      	mov	r2, r3
 80046d6:	4954      	ldr	r1, [pc, #336]	; (8004828 <_Z41__static_initialization_and_destruction_0ii+0x180>)
 80046d8:	4854      	ldr	r0, [pc, #336]	; (800482c <_Z41__static_initialization_and_destruction_0ii+0x184>)
 80046da:	f007 ff71 	bl	800c5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80046de:	f107 030c 	add.w	r3, r7, #12
 80046e2:	4618      	mov	r0, r3
 80046e4:	f007 fb93 	bl	800be0e <_ZNSaIcED1Ev>
const std::string ESP_WIFI_OK = "WIFI GOT IP\r\n";
 80046e8:	f107 0310 	add.w	r3, r7, #16
 80046ec:	4618      	mov	r0, r3
 80046ee:	f007 fb8c 	bl	800be0a <_ZNSaIcEC1Ev>
 80046f2:	f107 0310 	add.w	r3, r7, #16
 80046f6:	461a      	mov	r2, r3
 80046f8:	494d      	ldr	r1, [pc, #308]	; (8004830 <_Z41__static_initialization_and_destruction_0ii+0x188>)
 80046fa:	484e      	ldr	r0, [pc, #312]	; (8004834 <_Z41__static_initialization_and_destruction_0ii+0x18c>)
 80046fc:	f007 ff60 	bl	800c5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8004700:	f107 0310 	add.w	r3, r7, #16
 8004704:	4618      	mov	r0, r3
 8004706:	f007 fb82 	bl	800be0e <_ZNSaIcED1Ev>
const std::string ESP_API_HEADER = "x-api-key: test";
 800470a:	f107 0314 	add.w	r3, r7, #20
 800470e:	4618      	mov	r0, r3
 8004710:	f007 fb7b 	bl	800be0a <_ZNSaIcEC1Ev>
 8004714:	f107 0314 	add.w	r3, r7, #20
 8004718:	461a      	mov	r2, r3
 800471a:	4947      	ldr	r1, [pc, #284]	; (8004838 <_Z41__static_initialization_and_destruction_0ii+0x190>)
 800471c:	4847      	ldr	r0, [pc, #284]	; (800483c <_Z41__static_initialization_and_destruction_0ii+0x194>)
 800471e:	f007 ff4f 	bl	800c5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8004722:	f107 0314 	add.w	r3, r7, #20
 8004726:	4618      	mov	r0, r3
 8004728:	f007 fb71 	bl	800be0e <_ZNSaIcED1Ev>
std::unordered_map<uint8_t, GPIOPortPin> panels = {
 800472c:	4b44      	ldr	r3, [pc, #272]	; (8004840 <_Z41__static_initialization_and_destruction_0ii+0x198>)
 800472e:	f107 0420 	add.w	r4, r7, #32
 8004732:	461d      	mov	r5, r3
 8004734:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004736:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004738:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800473a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800473c:	682b      	ldr	r3, [r5, #0]
 800473e:	6023      	str	r3, [r4, #0]
 8004740:	f107 0320 	add.w	r3, r7, #32
 8004744:	61bb      	str	r3, [r7, #24]
 8004746:	2303      	movs	r3, #3
 8004748:	61fb      	str	r3, [r7, #28]
 800474a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800474e:	4618      	mov	r0, r3
 8004750:	f7fe fb10 	bl	8002d74 <_ZNSaISt4pairIKh11GPIOPortPinEEC1Ev>
 8004754:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004758:	9302      	str	r3, [sp, #8]
 800475a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800475e:	9301      	str	r3, [sp, #4]
 8004760:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004764:	9300      	str	r3, [sp, #0]
 8004766:	2300      	movs	r3, #0
 8004768:	f107 0218 	add.w	r2, r7, #24
 800476c:	ca06      	ldmia	r2, {r1, r2}
 800476e:	4835      	ldr	r0, [pc, #212]	; (8004844 <_Z41__static_initialization_and_destruction_0ii+0x19c>)
 8004770:	f7fe fb18 	bl	8002da4 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEEC1ESt16initializer_listIS7_EjRKS2_RKS4_RKS8_>
 8004774:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004778:	4618      	mov	r0, r3
 800477a:	f7fe fb07 	bl	8002d8c <_ZNSaISt4pairIKh11GPIOPortPinEED1Ev>
Logger logger(huart1, LogLevel::Debug);
 800477e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004782:	4618      	mov	r0, r3
 8004784:	f007 fb41 	bl	800be0a <_ZNSaIcEC1Ev>
 8004788:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800478c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004790:	492d      	ldr	r1, [pc, #180]	; (8004848 <_Z41__static_initialization_and_destruction_0ii+0x1a0>)
 8004792:	4618      	mov	r0, r3
 8004794:	f007 ff14 	bl	800c5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8004798:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800479c:	2200      	movs	r2, #0
 800479e:	492b      	ldr	r1, [pc, #172]	; (800484c <_Z41__static_initialization_and_destruction_0ii+0x1a4>)
 80047a0:	482b      	ldr	r0, [pc, #172]	; (8004850 <_Z41__static_initialization_and_destruction_0ii+0x1a8>)
 80047a2:	f7fd fd79 	bl	8002298 <_ZN6LoggerC1ER20__UART_HandleTypeDef8LogLevelNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 80047a6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80047aa:	4618      	mov	r0, r3
 80047ac:	f007 fcc6 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80047b0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80047b4:	4618      	mov	r0, r3
 80047b6:	f007 fb2a 	bl	800be0e <_ZNSaIcED1Ev>
Selector selector(panels);
 80047ba:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80047be:	4921      	ldr	r1, [pc, #132]	; (8004844 <_Z41__static_initialization_and_destruction_0ii+0x19c>)
 80047c0:	4618      	mov	r0, r3
 80047c2:	f7fd fd3d 	bl	8002240 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEEC1ERKS9_>
 80047c6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80047ca:	4619      	mov	r1, r3
 80047cc:	4821      	ldr	r0, [pc, #132]	; (8004854 <_Z41__static_initialization_and_destruction_0ii+0x1ac>)
 80047ce:	f7fd fd54 	bl	800227a <_ZN8SelectorC1ESt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS1_EEE>
 80047d2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80047d6:	4618      	mov	r0, r3
 80047d8:	f7fd fd42 	bl	8002260 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEED1Ev>
ESP32 esp(huart2, esp_messages_sem);
 80047dc:	4a1e      	ldr	r2, [pc, #120]	; (8004858 <_Z41__static_initialization_and_destruction_0ii+0x1b0>)
 80047de:	491f      	ldr	r1, [pc, #124]	; (800485c <_Z41__static_initialization_and_destruction_0ii+0x1b4>)
 80047e0:	481f      	ldr	r0, [pc, #124]	; (8004860 <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 80047e2:	f7fd fd91 	bl	8002308 <_ZN5ESP32C1ER20__UART_HandleTypeDefRPv>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d119      	bne.n	8004820 <_Z41__static_initialization_and_destruction_0ii+0x178>
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d114      	bne.n	8004820 <_Z41__static_initialization_and_destruction_0ii+0x178>
 80047f6:	481a      	ldr	r0, [pc, #104]	; (8004860 <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 80047f8:	f7ff ff27 	bl	800464a <_ZN5ESP32D1Ev>
Selector selector(panels);
 80047fc:	4815      	ldr	r0, [pc, #84]	; (8004854 <_Z41__static_initialization_and_destruction_0ii+0x1ac>)
 80047fe:	f7ff ff37 	bl	8004670 <_ZN8SelectorD1Ev>
Logger logger(huart1, LogLevel::Debug);
 8004802:	4813      	ldr	r0, [pc, #76]	; (8004850 <_Z41__static_initialization_and_destruction_0ii+0x1a8>)
 8004804:	f7ff ff41 	bl	800468a <_ZN6LoggerD1Ev>
std::unordered_map<uint8_t, GPIOPortPin> panels = {
 8004808:	480e      	ldr	r0, [pc, #56]	; (8004844 <_Z41__static_initialization_and_destruction_0ii+0x19c>)
 800480a:	f7fd fd29 	bl	8002260 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEED1Ev>
 800480e:	480b      	ldr	r0, [pc, #44]	; (800483c <_Z41__static_initialization_and_destruction_0ii+0x194>)
 8004810:	f007 fc94 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
const std::string ESP_WIFI_OK = "WIFI GOT IP\r\n";
 8004814:	4807      	ldr	r0, [pc, #28]	; (8004834 <_Z41__static_initialization_and_destruction_0ii+0x18c>)
 8004816:	f007 fc91 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
const std::string ESP_OK = "OK\r\n";
 800481a:	4804      	ldr	r0, [pc, #16]	; (800482c <_Z41__static_initialization_and_destruction_0ii+0x184>)
 800481c:	f007 fc8e 	bl	800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
}
 8004820:	bf00      	nop
 8004822:	3788      	adds	r7, #136	; 0x88
 8004824:	46bd      	mov	sp, r7
 8004826:	bdb0      	pop	{r4, r5, r7, pc}
 8004828:	0800f23c 	.word	0x0800f23c
 800482c:	20000240 	.word	0x20000240
 8004830:	0800f244 	.word	0x0800f244
 8004834:	20000258 	.word	0x20000258
 8004838:	0800f254 	.word	0x0800f254
 800483c:	20000270 	.word	0x20000270
 8004840:	0800f268 	.word	0x0800f268
 8004844:	200004ac 	.word	0x200004ac
 8004848:	0800f264 	.word	0x0800f264
 800484c:	20000378 	.word	0x20000378
 8004850:	200004c8 	.word	0x200004c8
 8004854:	200004e8 	.word	0x200004e8
 8004858:	200004a8 	.word	0x200004a8
 800485c:	200003bc 	.word	0x200003bc
 8004860:	20000504 	.word	0x20000504

08004864 <_GLOBAL__sub_I_hadc1>:
 8004864:	b580      	push	{r7, lr}
 8004866:	af00      	add	r7, sp, #0
 8004868:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800486c:	2001      	movs	r0, #1
 800486e:	f7ff ff1b 	bl	80046a8 <_Z41__static_initialization_and_destruction_0ii>
 8004872:	bd80      	pop	{r7, pc}

08004874 <_GLOBAL__sub_D_hadc1>:
 8004874:	b580      	push	{r7, lr}
 8004876:	af00      	add	r7, sp, #0
 8004878:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800487c:	2000      	movs	r0, #0
 800487e:	f7ff ff13 	bl	80046a8 <_Z41__static_initialization_and_destruction_0ii>
 8004882:	bd80      	pop	{r7, pc}

08004884 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800488a:	2300      	movs	r3, #0
 800488c:	607b      	str	r3, [r7, #4]
 800488e:	4b12      	ldr	r3, [pc, #72]	; (80048d8 <HAL_MspInit+0x54>)
 8004890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004892:	4a11      	ldr	r2, [pc, #68]	; (80048d8 <HAL_MspInit+0x54>)
 8004894:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004898:	6453      	str	r3, [r2, #68]	; 0x44
 800489a:	4b0f      	ldr	r3, [pc, #60]	; (80048d8 <HAL_MspInit+0x54>)
 800489c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800489e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048a2:	607b      	str	r3, [r7, #4]
 80048a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80048a6:	2300      	movs	r3, #0
 80048a8:	603b      	str	r3, [r7, #0]
 80048aa:	4b0b      	ldr	r3, [pc, #44]	; (80048d8 <HAL_MspInit+0x54>)
 80048ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ae:	4a0a      	ldr	r2, [pc, #40]	; (80048d8 <HAL_MspInit+0x54>)
 80048b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048b4:	6413      	str	r3, [r2, #64]	; 0x40
 80048b6:	4b08      	ldr	r3, [pc, #32]	; (80048d8 <HAL_MspInit+0x54>)
 80048b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048be:	603b      	str	r3, [r7, #0]
 80048c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80048c2:	2200      	movs	r2, #0
 80048c4:	210f      	movs	r1, #15
 80048c6:	f06f 0001 	mvn.w	r0, #1
 80048ca:	f000 fec2 	bl	8005652 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80048ce:	bf00      	nop
 80048d0:	3708      	adds	r7, #8
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	40023800 	.word	0x40023800

080048dc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b08a      	sub	sp, #40	; 0x28
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048e4:	f107 0314 	add.w	r3, r7, #20
 80048e8:	2200      	movs	r2, #0
 80048ea:	601a      	str	r2, [r3, #0]
 80048ec:	605a      	str	r2, [r3, #4]
 80048ee:	609a      	str	r2, [r3, #8]
 80048f0:	60da      	str	r2, [r3, #12]
 80048f2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a17      	ldr	r2, [pc, #92]	; (8004958 <HAL_ADC_MspInit+0x7c>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d127      	bne.n	800494e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80048fe:	2300      	movs	r3, #0
 8004900:	613b      	str	r3, [r7, #16]
 8004902:	4b16      	ldr	r3, [pc, #88]	; (800495c <HAL_ADC_MspInit+0x80>)
 8004904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004906:	4a15      	ldr	r2, [pc, #84]	; (800495c <HAL_ADC_MspInit+0x80>)
 8004908:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800490c:	6453      	str	r3, [r2, #68]	; 0x44
 800490e:	4b13      	ldr	r3, [pc, #76]	; (800495c <HAL_ADC_MspInit+0x80>)
 8004910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004916:	613b      	str	r3, [r7, #16]
 8004918:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800491a:	2300      	movs	r3, #0
 800491c:	60fb      	str	r3, [r7, #12]
 800491e:	4b0f      	ldr	r3, [pc, #60]	; (800495c <HAL_ADC_MspInit+0x80>)
 8004920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004922:	4a0e      	ldr	r2, [pc, #56]	; (800495c <HAL_ADC_MspInit+0x80>)
 8004924:	f043 0301 	orr.w	r3, r3, #1
 8004928:	6313      	str	r3, [r2, #48]	; 0x30
 800492a:	4b0c      	ldr	r3, [pc, #48]	; (800495c <HAL_ADC_MspInit+0x80>)
 800492c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	60fb      	str	r3, [r7, #12]
 8004934:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8004936:	231f      	movs	r3, #31
 8004938:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800493a:	2303      	movs	r3, #3
 800493c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800493e:	2300      	movs	r3, #0
 8004940:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004942:	f107 0314 	add.w	r3, r7, #20
 8004946:	4619      	mov	r1, r3
 8004948:	4805      	ldr	r0, [pc, #20]	; (8004960 <HAL_ADC_MspInit+0x84>)
 800494a:	f001 fabb 	bl	8005ec4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800494e:	bf00      	nop
 8004950:	3728      	adds	r7, #40	; 0x28
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}
 8004956:	bf00      	nop
 8004958:	40012000 	.word	0x40012000
 800495c:	40023800 	.word	0x40023800
 8004960:	40020000 	.word	0x40020000

08004964 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b08c      	sub	sp, #48	; 0x30
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800496c:	f107 031c 	add.w	r3, r7, #28
 8004970:	2200      	movs	r2, #0
 8004972:	601a      	str	r2, [r3, #0]
 8004974:	605a      	str	r2, [r3, #4]
 8004976:	609a      	str	r2, [r3, #8]
 8004978:	60da      	str	r2, [r3, #12]
 800497a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a32      	ldr	r2, [pc, #200]	; (8004a4c <HAL_I2C_MspInit+0xe8>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d12c      	bne.n	80049e0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004986:	2300      	movs	r3, #0
 8004988:	61bb      	str	r3, [r7, #24]
 800498a:	4b31      	ldr	r3, [pc, #196]	; (8004a50 <HAL_I2C_MspInit+0xec>)
 800498c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800498e:	4a30      	ldr	r2, [pc, #192]	; (8004a50 <HAL_I2C_MspInit+0xec>)
 8004990:	f043 0302 	orr.w	r3, r3, #2
 8004994:	6313      	str	r3, [r2, #48]	; 0x30
 8004996:	4b2e      	ldr	r3, [pc, #184]	; (8004a50 <HAL_I2C_MspInit+0xec>)
 8004998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800499a:	f003 0302 	and.w	r3, r3, #2
 800499e:	61bb      	str	r3, [r7, #24]
 80049a0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80049a2:	23c0      	movs	r3, #192	; 0xc0
 80049a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80049a6:	2312      	movs	r3, #18
 80049a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80049aa:	2301      	movs	r3, #1
 80049ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049ae:	2303      	movs	r3, #3
 80049b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80049b2:	2304      	movs	r3, #4
 80049b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049b6:	f107 031c 	add.w	r3, r7, #28
 80049ba:	4619      	mov	r1, r3
 80049bc:	4825      	ldr	r0, [pc, #148]	; (8004a54 <HAL_I2C_MspInit+0xf0>)
 80049be:	f001 fa81 	bl	8005ec4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80049c2:	2300      	movs	r3, #0
 80049c4:	617b      	str	r3, [r7, #20]
 80049c6:	4b22      	ldr	r3, [pc, #136]	; (8004a50 <HAL_I2C_MspInit+0xec>)
 80049c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ca:	4a21      	ldr	r2, [pc, #132]	; (8004a50 <HAL_I2C_MspInit+0xec>)
 80049cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80049d0:	6413      	str	r3, [r2, #64]	; 0x40
 80049d2:	4b1f      	ldr	r3, [pc, #124]	; (8004a50 <HAL_I2C_MspInit+0xec>)
 80049d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80049da:	617b      	str	r3, [r7, #20]
 80049dc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80049de:	e031      	b.n	8004a44 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a1c      	ldr	r2, [pc, #112]	; (8004a58 <HAL_I2C_MspInit+0xf4>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d12c      	bne.n	8004a44 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049ea:	2300      	movs	r3, #0
 80049ec:	613b      	str	r3, [r7, #16]
 80049ee:	4b18      	ldr	r3, [pc, #96]	; (8004a50 <HAL_I2C_MspInit+0xec>)
 80049f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f2:	4a17      	ldr	r2, [pc, #92]	; (8004a50 <HAL_I2C_MspInit+0xec>)
 80049f4:	f043 0302 	orr.w	r3, r3, #2
 80049f8:	6313      	str	r3, [r2, #48]	; 0x30
 80049fa:	4b15      	ldr	r3, [pc, #84]	; (8004a50 <HAL_I2C_MspInit+0xec>)
 80049fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049fe:	f003 0302 	and.w	r3, r3, #2
 8004a02:	613b      	str	r3, [r7, #16]
 8004a04:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004a06:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004a0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a0c:	2312      	movs	r3, #18
 8004a0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a10:	2301      	movs	r3, #1
 8004a12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a14:	2303      	movs	r3, #3
 8004a16:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004a18:	2304      	movs	r3, #4
 8004a1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a1c:	f107 031c 	add.w	r3, r7, #28
 8004a20:	4619      	mov	r1, r3
 8004a22:	480c      	ldr	r0, [pc, #48]	; (8004a54 <HAL_I2C_MspInit+0xf0>)
 8004a24:	f001 fa4e 	bl	8005ec4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004a28:	2300      	movs	r3, #0
 8004a2a:	60fb      	str	r3, [r7, #12]
 8004a2c:	4b08      	ldr	r3, [pc, #32]	; (8004a50 <HAL_I2C_MspInit+0xec>)
 8004a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a30:	4a07      	ldr	r2, [pc, #28]	; (8004a50 <HAL_I2C_MspInit+0xec>)
 8004a32:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004a36:	6413      	str	r3, [r2, #64]	; 0x40
 8004a38:	4b05      	ldr	r3, [pc, #20]	; (8004a50 <HAL_I2C_MspInit+0xec>)
 8004a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a40:	60fb      	str	r3, [r7, #12]
 8004a42:	68fb      	ldr	r3, [r7, #12]
}
 8004a44:	bf00      	nop
 8004a46:	3730      	adds	r7, #48	; 0x30
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	40005400 	.word	0x40005400
 8004a50:	40023800 	.word	0x40023800
 8004a54:	40020400 	.word	0x40020400
 8004a58:	40005800 	.word	0x40005800

08004a5c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b08e      	sub	sp, #56	; 0x38
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a68:	2200      	movs	r2, #0
 8004a6a:	601a      	str	r2, [r3, #0]
 8004a6c:	605a      	str	r2, [r3, #4]
 8004a6e:	609a      	str	r2, [r3, #8]
 8004a70:	60da      	str	r2, [r3, #12]
 8004a72:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a67      	ldr	r2, [pc, #412]	; (8004c18 <HAL_UART_MspInit+0x1bc>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d12d      	bne.n	8004ada <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004a7e:	2300      	movs	r3, #0
 8004a80:	623b      	str	r3, [r7, #32]
 8004a82:	4b66      	ldr	r3, [pc, #408]	; (8004c1c <HAL_UART_MspInit+0x1c0>)
 8004a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a86:	4a65      	ldr	r2, [pc, #404]	; (8004c1c <HAL_UART_MspInit+0x1c0>)
 8004a88:	f043 0310 	orr.w	r3, r3, #16
 8004a8c:	6453      	str	r3, [r2, #68]	; 0x44
 8004a8e:	4b63      	ldr	r3, [pc, #396]	; (8004c1c <HAL_UART_MspInit+0x1c0>)
 8004a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a92:	f003 0310 	and.w	r3, r3, #16
 8004a96:	623b      	str	r3, [r7, #32]
 8004a98:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	61fb      	str	r3, [r7, #28]
 8004a9e:	4b5f      	ldr	r3, [pc, #380]	; (8004c1c <HAL_UART_MspInit+0x1c0>)
 8004aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aa2:	4a5e      	ldr	r2, [pc, #376]	; (8004c1c <HAL_UART_MspInit+0x1c0>)
 8004aa4:	f043 0301 	orr.w	r3, r3, #1
 8004aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8004aaa:	4b5c      	ldr	r3, [pc, #368]	; (8004c1c <HAL_UART_MspInit+0x1c0>)
 8004aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aae:	f003 0301 	and.w	r3, r3, #1
 8004ab2:	61fb      	str	r3, [r7, #28]
 8004ab4:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004ab6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004aba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004abc:	2302      	movs	r3, #2
 8004abe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004ac8:	2307      	movs	r3, #7
 8004aca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004acc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ad0:	4619      	mov	r1, r3
 8004ad2:	4853      	ldr	r0, [pc, #332]	; (8004c20 <HAL_UART_MspInit+0x1c4>)
 8004ad4:	f001 f9f6 	bl	8005ec4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004ad8:	e099      	b.n	8004c0e <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART2)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a51      	ldr	r2, [pc, #324]	; (8004c24 <HAL_UART_MspInit+0x1c8>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d162      	bne.n	8004baa <HAL_UART_MspInit+0x14e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	61bb      	str	r3, [r7, #24]
 8004ae8:	4b4c      	ldr	r3, [pc, #304]	; (8004c1c <HAL_UART_MspInit+0x1c0>)
 8004aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aec:	4a4b      	ldr	r2, [pc, #300]	; (8004c1c <HAL_UART_MspInit+0x1c0>)
 8004aee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004af2:	6413      	str	r3, [r2, #64]	; 0x40
 8004af4:	4b49      	ldr	r3, [pc, #292]	; (8004c1c <HAL_UART_MspInit+0x1c0>)
 8004af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004afc:	61bb      	str	r3, [r7, #24]
 8004afe:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004b00:	2300      	movs	r3, #0
 8004b02:	617b      	str	r3, [r7, #20]
 8004b04:	4b45      	ldr	r3, [pc, #276]	; (8004c1c <HAL_UART_MspInit+0x1c0>)
 8004b06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b08:	4a44      	ldr	r2, [pc, #272]	; (8004c1c <HAL_UART_MspInit+0x1c0>)
 8004b0a:	f043 0308 	orr.w	r3, r3, #8
 8004b0e:	6313      	str	r3, [r2, #48]	; 0x30
 8004b10:	4b42      	ldr	r3, [pc, #264]	; (8004c1c <HAL_UART_MspInit+0x1c0>)
 8004b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b14:	f003 0308 	and.w	r3, r3, #8
 8004b18:	617b      	str	r3, [r7, #20]
 8004b1a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8004b1c:	2360      	movs	r3, #96	; 0x60
 8004b1e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b20:	2302      	movs	r3, #2
 8004b22:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b24:	2300      	movs	r3, #0
 8004b26:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b28:	2303      	movs	r3, #3
 8004b2a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004b2c:	2307      	movs	r3, #7
 8004b2e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b34:	4619      	mov	r1, r3
 8004b36:	483c      	ldr	r0, [pc, #240]	; (8004c28 <HAL_UART_MspInit+0x1cc>)
 8004b38:	f001 f9c4 	bl	8005ec4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8004b3c:	4b3b      	ldr	r3, [pc, #236]	; (8004c2c <HAL_UART_MspInit+0x1d0>)
 8004b3e:	4a3c      	ldr	r2, [pc, #240]	; (8004c30 <HAL_UART_MspInit+0x1d4>)
 8004b40:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004b42:	4b3a      	ldr	r3, [pc, #232]	; (8004c2c <HAL_UART_MspInit+0x1d0>)
 8004b44:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004b48:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004b4a:	4b38      	ldr	r3, [pc, #224]	; (8004c2c <HAL_UART_MspInit+0x1d0>)
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b50:	4b36      	ldr	r3, [pc, #216]	; (8004c2c <HAL_UART_MspInit+0x1d0>)
 8004b52:	2200      	movs	r2, #0
 8004b54:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004b56:	4b35      	ldr	r3, [pc, #212]	; (8004c2c <HAL_UART_MspInit+0x1d0>)
 8004b58:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b5c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b5e:	4b33      	ldr	r3, [pc, #204]	; (8004c2c <HAL_UART_MspInit+0x1d0>)
 8004b60:	2200      	movs	r2, #0
 8004b62:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b64:	4b31      	ldr	r3, [pc, #196]	; (8004c2c <HAL_UART_MspInit+0x1d0>)
 8004b66:	2200      	movs	r2, #0
 8004b68:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8004b6a:	4b30      	ldr	r3, [pc, #192]	; (8004c2c <HAL_UART_MspInit+0x1d0>)
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004b70:	4b2e      	ldr	r3, [pc, #184]	; (8004c2c <HAL_UART_MspInit+0x1d0>)
 8004b72:	2200      	movs	r2, #0
 8004b74:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004b76:	4b2d      	ldr	r3, [pc, #180]	; (8004c2c <HAL_UART_MspInit+0x1d0>)
 8004b78:	2200      	movs	r2, #0
 8004b7a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004b7c:	482b      	ldr	r0, [pc, #172]	; (8004c2c <HAL_UART_MspInit+0x1d0>)
 8004b7e:	f000 fd9f 	bl	80056c0 <HAL_DMA_Init>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d001      	beq.n	8004b8c <HAL_UART_MspInit+0x130>
      Error_Handler();
 8004b88:	f7fe f838 	bl	8002bfc <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	4a27      	ldr	r2, [pc, #156]	; (8004c2c <HAL_UART_MspInit+0x1d0>)
 8004b90:	639a      	str	r2, [r3, #56]	; 0x38
 8004b92:	4a26      	ldr	r2, [pc, #152]	; (8004c2c <HAL_UART_MspInit+0x1d0>)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8004b98:	2200      	movs	r2, #0
 8004b9a:	2105      	movs	r1, #5
 8004b9c:	2026      	movs	r0, #38	; 0x26
 8004b9e:	f000 fd58 	bl	8005652 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004ba2:	2026      	movs	r0, #38	; 0x26
 8004ba4:	f000 fd71 	bl	800568a <HAL_NVIC_EnableIRQ>
}
 8004ba8:	e031      	b.n	8004c0e <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART3)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a21      	ldr	r2, [pc, #132]	; (8004c34 <HAL_UART_MspInit+0x1d8>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d12c      	bne.n	8004c0e <HAL_UART_MspInit+0x1b2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	613b      	str	r3, [r7, #16]
 8004bb8:	4b18      	ldr	r3, [pc, #96]	; (8004c1c <HAL_UART_MspInit+0x1c0>)
 8004bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bbc:	4a17      	ldr	r2, [pc, #92]	; (8004c1c <HAL_UART_MspInit+0x1c0>)
 8004bbe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004bc2:	6413      	str	r3, [r2, #64]	; 0x40
 8004bc4:	4b15      	ldr	r3, [pc, #84]	; (8004c1c <HAL_UART_MspInit+0x1c0>)
 8004bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bcc:	613b      	str	r3, [r7, #16]
 8004bce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	60fb      	str	r3, [r7, #12]
 8004bd4:	4b11      	ldr	r3, [pc, #68]	; (8004c1c <HAL_UART_MspInit+0x1c0>)
 8004bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd8:	4a10      	ldr	r2, [pc, #64]	; (8004c1c <HAL_UART_MspInit+0x1c0>)
 8004bda:	f043 0308 	orr.w	r3, r3, #8
 8004bde:	6313      	str	r3, [r2, #48]	; 0x30
 8004be0:	4b0e      	ldr	r3, [pc, #56]	; (8004c1c <HAL_UART_MspInit+0x1c0>)
 8004be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004be4:	f003 0308 	and.w	r3, r3, #8
 8004be8:	60fb      	str	r3, [r7, #12]
 8004bea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004bec:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004bf0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bf2:	2302      	movs	r3, #2
 8004bf4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bfa:	2303      	movs	r3, #3
 8004bfc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004bfe:	2307      	movs	r3, #7
 8004c00:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004c02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004c06:	4619      	mov	r1, r3
 8004c08:	4807      	ldr	r0, [pc, #28]	; (8004c28 <HAL_UART_MspInit+0x1cc>)
 8004c0a:	f001 f95b 	bl	8005ec4 <HAL_GPIO_Init>
}
 8004c0e:	bf00      	nop
 8004c10:	3738      	adds	r7, #56	; 0x38
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop
 8004c18:	40011000 	.word	0x40011000
 8004c1c:	40023800 	.word	0x40023800
 8004c20:	40020000 	.word	0x40020000
 8004c24:	40004400 	.word	0x40004400
 8004c28:	40020c00 	.word	0x40020c00
 8004c2c:	20000444 	.word	0x20000444
 8004c30:	40026088 	.word	0x40026088
 8004c34:	40004800 	.word	0x40004800

08004c38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004c3c:	e7fe      	b.n	8004c3c <NMI_Handler+0x4>

08004c3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004c3e:	b480      	push	{r7}
 8004c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004c42:	e7fe      	b.n	8004c42 <HardFault_Handler+0x4>

08004c44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004c44:	b480      	push	{r7}
 8004c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004c48:	e7fe      	b.n	8004c48 <MemManage_Handler+0x4>

08004c4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004c4a:	b480      	push	{r7}
 8004c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004c4e:	e7fe      	b.n	8004c4e <BusFault_Handler+0x4>

08004c50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004c50:	b480      	push	{r7}
 8004c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004c54:	e7fe      	b.n	8004c54 <UsageFault_Handler+0x4>

08004c56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c56:	b480      	push	{r7}
 8004c58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004c5a:	bf00      	nop
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c62:	4770      	bx	lr

08004c64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004c68:	f000 f972 	bl	8004f50 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8004c6c:	f005 ff54 	bl	800ab18 <xTaskGetSchedulerState>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d001      	beq.n	8004c7a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8004c76:	f006 fe37 	bl	800b8e8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004c7a:	bf00      	nop
 8004c7c:	bd80      	pop	{r7, pc}
	...

08004c80 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004c84:	4802      	ldr	r0, [pc, #8]	; (8004c90 <DMA1_Stream5_IRQHandler+0x10>)
 8004c86:	f000 feb3 	bl	80059f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004c8a:	bf00      	nop
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	20000444 	.word	0x20000444

08004c94 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004c98:	4802      	ldr	r0, [pc, #8]	; (8004ca4 <USART2_IRQHandler+0x10>)
 8004c9a:	f002 fa4b 	bl	8007134 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004c9e:	bf00      	nop
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	200003bc 	.word	0x200003bc

08004ca8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	af00      	add	r7, sp, #0
	return 1;
 8004cac:	2301      	movs	r3, #1
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr

08004cb8 <_kill>:

int _kill(int pid, int sig)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b082      	sub	sp, #8
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004cc2:	f008 fbc3 	bl	800d44c <__errno>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	2216      	movs	r2, #22
 8004cca:	601a      	str	r2, [r3, #0]
	return -1;
 8004ccc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3708      	adds	r7, #8
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}

08004cd8 <_exit>:

void _exit (int status)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b082      	sub	sp, #8
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004ce0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f7ff ffe7 	bl	8004cb8 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004cea:	e7fe      	b.n	8004cea <_exit+0x12>

08004cec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b086      	sub	sp, #24
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	60f8      	str	r0, [r7, #12]
 8004cf4:	60b9      	str	r1, [r7, #8]
 8004cf6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	617b      	str	r3, [r7, #20]
 8004cfc:	e00a      	b.n	8004d14 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004cfe:	f3af 8000 	nop.w
 8004d02:	4601      	mov	r1, r0
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	1c5a      	adds	r2, r3, #1
 8004d08:	60ba      	str	r2, [r7, #8]
 8004d0a:	b2ca      	uxtb	r2, r1
 8004d0c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	3301      	adds	r3, #1
 8004d12:	617b      	str	r3, [r7, #20]
 8004d14:	697a      	ldr	r2, [r7, #20]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	dbf0      	blt.n	8004cfe <_read+0x12>
	}

return len;
 8004d1c:	687b      	ldr	r3, [r7, #4]
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3718      	adds	r7, #24
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}

08004d26 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004d26:	b580      	push	{r7, lr}
 8004d28:	b086      	sub	sp, #24
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	60f8      	str	r0, [r7, #12]
 8004d2e:	60b9      	str	r1, [r7, #8]
 8004d30:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d32:	2300      	movs	r3, #0
 8004d34:	617b      	str	r3, [r7, #20]
 8004d36:	e009      	b.n	8004d4c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	1c5a      	adds	r2, r3, #1
 8004d3c:	60ba      	str	r2, [r7, #8]
 8004d3e:	781b      	ldrb	r3, [r3, #0]
 8004d40:	4618      	mov	r0, r3
 8004d42:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	3301      	adds	r3, #1
 8004d4a:	617b      	str	r3, [r7, #20]
 8004d4c:	697a      	ldr	r2, [r7, #20]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	429a      	cmp	r2, r3
 8004d52:	dbf1      	blt.n	8004d38 <_write+0x12>
	}
	return len;
 8004d54:	687b      	ldr	r3, [r7, #4]
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3718      	adds	r7, #24
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}

08004d5e <_close>:

int _close(int file)
{
 8004d5e:	b480      	push	{r7}
 8004d60:	b083      	sub	sp, #12
 8004d62:	af00      	add	r7, sp, #0
 8004d64:	6078      	str	r0, [r7, #4]
	return -1;
 8004d66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	370c      	adds	r7, #12
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d74:	4770      	bx	lr

08004d76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004d76:	b480      	push	{r7}
 8004d78:	b083      	sub	sp, #12
 8004d7a:	af00      	add	r7, sp, #0
 8004d7c:	6078      	str	r0, [r7, #4]
 8004d7e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004d86:	605a      	str	r2, [r3, #4]
	return 0;
 8004d88:	2300      	movs	r3, #0
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	370c      	adds	r7, #12
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d94:	4770      	bx	lr

08004d96 <_isatty>:

int _isatty(int file)
{
 8004d96:	b480      	push	{r7}
 8004d98:	b083      	sub	sp, #12
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	6078      	str	r0, [r7, #4]
	return 1;
 8004d9e:	2301      	movs	r3, #1
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	370c      	adds	r7, #12
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr

08004dac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b085      	sub	sp, #20
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	60b9      	str	r1, [r7, #8]
 8004db6:	607a      	str	r2, [r7, #4]
	return 0;
 8004db8:	2300      	movs	r3, #0
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3714      	adds	r7, #20
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc4:	4770      	bx	lr
	...

08004dc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b086      	sub	sp, #24
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004dd0:	4a14      	ldr	r2, [pc, #80]	; (8004e24 <_sbrk+0x5c>)
 8004dd2:	4b15      	ldr	r3, [pc, #84]	; (8004e28 <_sbrk+0x60>)
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ddc:	4b13      	ldr	r3, [pc, #76]	; (8004e2c <_sbrk+0x64>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d102      	bne.n	8004dea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004de4:	4b11      	ldr	r3, [pc, #68]	; (8004e2c <_sbrk+0x64>)
 8004de6:	4a12      	ldr	r2, [pc, #72]	; (8004e30 <_sbrk+0x68>)
 8004de8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004dea:	4b10      	ldr	r3, [pc, #64]	; (8004e2c <_sbrk+0x64>)
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	4413      	add	r3, r2
 8004df2:	693a      	ldr	r2, [r7, #16]
 8004df4:	429a      	cmp	r2, r3
 8004df6:	d207      	bcs.n	8004e08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004df8:	f008 fb28 	bl	800d44c <__errno>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	220c      	movs	r2, #12
 8004e00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004e02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004e06:	e009      	b.n	8004e1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e08:	4b08      	ldr	r3, [pc, #32]	; (8004e2c <_sbrk+0x64>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e0e:	4b07      	ldr	r3, [pc, #28]	; (8004e2c <_sbrk+0x64>)
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	4413      	add	r3, r2
 8004e16:	4a05      	ldr	r2, [pc, #20]	; (8004e2c <_sbrk+0x64>)
 8004e18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3718      	adds	r7, #24
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}
 8004e24:	20020000 	.word	0x20020000
 8004e28:	00000400 	.word	0x00000400
 8004e2c:	2000065c 	.word	0x2000065c
 8004e30:	20005108 	.word	0x20005108

08004e34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004e34:	b480      	push	{r7}
 8004e36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004e38:	4b06      	ldr	r3, [pc, #24]	; (8004e54 <SystemInit+0x20>)
 8004e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e3e:	4a05      	ldr	r2, [pc, #20]	; (8004e54 <SystemInit+0x20>)
 8004e40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004e44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e48:	bf00      	nop
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr
 8004e52:	bf00      	nop
 8004e54:	e000ed00 	.word	0xe000ed00

08004e58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004e58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004e90 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004e5c:	480d      	ldr	r0, [pc, #52]	; (8004e94 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004e5e:	490e      	ldr	r1, [pc, #56]	; (8004e98 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004e60:	4a0e      	ldr	r2, [pc, #56]	; (8004e9c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004e62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004e64:	e002      	b.n	8004e6c <LoopCopyDataInit>

08004e66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004e66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004e68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004e6a:	3304      	adds	r3, #4

08004e6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004e6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004e6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004e70:	d3f9      	bcc.n	8004e66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004e72:	4a0b      	ldr	r2, [pc, #44]	; (8004ea0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004e74:	4c0b      	ldr	r4, [pc, #44]	; (8004ea4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004e76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004e78:	e001      	b.n	8004e7e <LoopFillZerobss>

08004e7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004e7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004e7c:	3204      	adds	r2, #4

08004e7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004e7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004e80:	d3fb      	bcc.n	8004e7a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004e82:	f7ff ffd7 	bl	8004e34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004e86:	f008 fae7 	bl	800d458 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004e8a:	f7fd fa69 	bl	8002360 <main>
  bx  lr    
 8004e8e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004e90:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004e94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004e98:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8004e9c:	0800fb18 	.word	0x0800fb18
  ldr r2, =_sbss
 8004ea0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8004ea4:	20005104 	.word	0x20005104

08004ea8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004ea8:	e7fe      	b.n	8004ea8 <ADC_IRQHandler>
	...

08004eac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004eb0:	4b0e      	ldr	r3, [pc, #56]	; (8004eec <HAL_Init+0x40>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a0d      	ldr	r2, [pc, #52]	; (8004eec <HAL_Init+0x40>)
 8004eb6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004eba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004ebc:	4b0b      	ldr	r3, [pc, #44]	; (8004eec <HAL_Init+0x40>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a0a      	ldr	r2, [pc, #40]	; (8004eec <HAL_Init+0x40>)
 8004ec2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004ec6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004ec8:	4b08      	ldr	r3, [pc, #32]	; (8004eec <HAL_Init+0x40>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a07      	ldr	r2, [pc, #28]	; (8004eec <HAL_Init+0x40>)
 8004ece:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ed2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ed4:	2003      	movs	r0, #3
 8004ed6:	f000 fbb1 	bl	800563c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004eda:	200f      	movs	r0, #15
 8004edc:	f000 f808 	bl	8004ef0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004ee0:	f7ff fcd0 	bl	8004884 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004ee4:	2300      	movs	r3, #0
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	bf00      	nop
 8004eec:	40023c00 	.word	0x40023c00

08004ef0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b082      	sub	sp, #8
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004ef8:	4b12      	ldr	r3, [pc, #72]	; (8004f44 <HAL_InitTick+0x54>)
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	4b12      	ldr	r3, [pc, #72]	; (8004f48 <HAL_InitTick+0x58>)
 8004efe:	781b      	ldrb	r3, [r3, #0]
 8004f00:	4619      	mov	r1, r3
 8004f02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004f06:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f000 fbc9 	bl	80056a6 <HAL_SYSTICK_Config>
 8004f14:	4603      	mov	r3, r0
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d001      	beq.n	8004f1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e00e      	b.n	8004f3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2b0f      	cmp	r3, #15
 8004f22:	d80a      	bhi.n	8004f3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f24:	2200      	movs	r2, #0
 8004f26:	6879      	ldr	r1, [r7, #4]
 8004f28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004f2c:	f000 fb91 	bl	8005652 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004f30:	4a06      	ldr	r2, [pc, #24]	; (8004f4c <HAL_InitTick+0x5c>)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
 8004f38:	e000      	b.n	8004f3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3708      	adds	r7, #8
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}
 8004f44:	20000000 	.word	0x20000000
 8004f48:	20000008 	.word	0x20000008
 8004f4c:	20000004 	.word	0x20000004

08004f50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f50:	b480      	push	{r7}
 8004f52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f54:	4b06      	ldr	r3, [pc, #24]	; (8004f70 <HAL_IncTick+0x20>)
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	461a      	mov	r2, r3
 8004f5a:	4b06      	ldr	r3, [pc, #24]	; (8004f74 <HAL_IncTick+0x24>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4413      	add	r3, r2
 8004f60:	4a04      	ldr	r2, [pc, #16]	; (8004f74 <HAL_IncTick+0x24>)
 8004f62:	6013      	str	r3, [r2, #0]
}
 8004f64:	bf00      	nop
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr
 8004f6e:	bf00      	nop
 8004f70:	20000008 	.word	0x20000008
 8004f74:	20000660 	.word	0x20000660

08004f78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	af00      	add	r7, sp, #0
  return uwTick;
 8004f7c:	4b03      	ldr	r3, [pc, #12]	; (8004f8c <HAL_GetTick+0x14>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
}
 8004f80:	4618      	mov	r0, r3
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr
 8004f8a:	bf00      	nop
 8004f8c:	20000660 	.word	0x20000660

08004f90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b084      	sub	sp, #16
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004f98:	f7ff ffee 	bl	8004f78 <HAL_GetTick>
 8004f9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004fa8:	d005      	beq.n	8004fb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004faa:	4b0a      	ldr	r3, [pc, #40]	; (8004fd4 <HAL_Delay+0x44>)
 8004fac:	781b      	ldrb	r3, [r3, #0]
 8004fae:	461a      	mov	r2, r3
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	4413      	add	r3, r2
 8004fb4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004fb6:	bf00      	nop
 8004fb8:	f7ff ffde 	bl	8004f78 <HAL_GetTick>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d8f7      	bhi.n	8004fb8 <HAL_Delay+0x28>
  {
  }
}
 8004fc8:	bf00      	nop
 8004fca:	bf00      	nop
 8004fcc:	3710      	adds	r7, #16
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}
 8004fd2:	bf00      	nop
 8004fd4:	20000008 	.word	0x20000008

08004fd8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b084      	sub	sp, #16
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d101      	bne.n	8004fee <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e033      	b.n	8005056 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d109      	bne.n	800500a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f7ff fc70 	bl	80048dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500e:	f003 0310 	and.w	r3, r3, #16
 8005012:	2b00      	cmp	r3, #0
 8005014:	d118      	bne.n	8005048 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800501e:	f023 0302 	bic.w	r3, r3, #2
 8005022:	f043 0202 	orr.w	r2, r3, #2
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 f93a 	bl	80052a4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503a:	f023 0303 	bic.w	r3, r3, #3
 800503e:	f043 0201 	orr.w	r2, r3, #1
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	641a      	str	r2, [r3, #64]	; 0x40
 8005046:	e001      	b.n	800504c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2200      	movs	r2, #0
 8005050:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005054:	7bfb      	ldrb	r3, [r7, #15]
}
 8005056:	4618      	mov	r0, r3
 8005058:	3710      	adds	r7, #16
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}
	...

08005060 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005060:	b480      	push	{r7}
 8005062:	b085      	sub	sp, #20
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800506a:	2300      	movs	r3, #0
 800506c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005074:	2b01      	cmp	r3, #1
 8005076:	d101      	bne.n	800507c <HAL_ADC_ConfigChannel+0x1c>
 8005078:	2302      	movs	r3, #2
 800507a:	e105      	b.n	8005288 <HAL_ADC_ConfigChannel+0x228>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	2b09      	cmp	r3, #9
 800508a:	d925      	bls.n	80050d8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68d9      	ldr	r1, [r3, #12]
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	b29b      	uxth	r3, r3
 8005098:	461a      	mov	r2, r3
 800509a:	4613      	mov	r3, r2
 800509c:	005b      	lsls	r3, r3, #1
 800509e:	4413      	add	r3, r2
 80050a0:	3b1e      	subs	r3, #30
 80050a2:	2207      	movs	r2, #7
 80050a4:	fa02 f303 	lsl.w	r3, r2, r3
 80050a8:	43da      	mvns	r2, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	400a      	ands	r2, r1
 80050b0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	68d9      	ldr	r1, [r3, #12]
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	689a      	ldr	r2, [r3, #8]
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	b29b      	uxth	r3, r3
 80050c2:	4618      	mov	r0, r3
 80050c4:	4603      	mov	r3, r0
 80050c6:	005b      	lsls	r3, r3, #1
 80050c8:	4403      	add	r3, r0
 80050ca:	3b1e      	subs	r3, #30
 80050cc:	409a      	lsls	r2, r3
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	430a      	orrs	r2, r1
 80050d4:	60da      	str	r2, [r3, #12]
 80050d6:	e022      	b.n	800511e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	6919      	ldr	r1, [r3, #16]
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	b29b      	uxth	r3, r3
 80050e4:	461a      	mov	r2, r3
 80050e6:	4613      	mov	r3, r2
 80050e8:	005b      	lsls	r3, r3, #1
 80050ea:	4413      	add	r3, r2
 80050ec:	2207      	movs	r2, #7
 80050ee:	fa02 f303 	lsl.w	r3, r2, r3
 80050f2:	43da      	mvns	r2, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	400a      	ands	r2, r1
 80050fa:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	6919      	ldr	r1, [r3, #16]
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	689a      	ldr	r2, [r3, #8]
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	b29b      	uxth	r3, r3
 800510c:	4618      	mov	r0, r3
 800510e:	4603      	mov	r3, r0
 8005110:	005b      	lsls	r3, r3, #1
 8005112:	4403      	add	r3, r0
 8005114:	409a      	lsls	r2, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	430a      	orrs	r2, r1
 800511c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	2b06      	cmp	r3, #6
 8005124:	d824      	bhi.n	8005170 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	685a      	ldr	r2, [r3, #4]
 8005130:	4613      	mov	r3, r2
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	4413      	add	r3, r2
 8005136:	3b05      	subs	r3, #5
 8005138:	221f      	movs	r2, #31
 800513a:	fa02 f303 	lsl.w	r3, r2, r3
 800513e:	43da      	mvns	r2, r3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	400a      	ands	r2, r1
 8005146:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	b29b      	uxth	r3, r3
 8005154:	4618      	mov	r0, r3
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	685a      	ldr	r2, [r3, #4]
 800515a:	4613      	mov	r3, r2
 800515c:	009b      	lsls	r3, r3, #2
 800515e:	4413      	add	r3, r2
 8005160:	3b05      	subs	r3, #5
 8005162:	fa00 f203 	lsl.w	r2, r0, r3
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	430a      	orrs	r2, r1
 800516c:	635a      	str	r2, [r3, #52]	; 0x34
 800516e:	e04c      	b.n	800520a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	2b0c      	cmp	r3, #12
 8005176:	d824      	bhi.n	80051c2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	685a      	ldr	r2, [r3, #4]
 8005182:	4613      	mov	r3, r2
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	4413      	add	r3, r2
 8005188:	3b23      	subs	r3, #35	; 0x23
 800518a:	221f      	movs	r2, #31
 800518c:	fa02 f303 	lsl.w	r3, r2, r3
 8005190:	43da      	mvns	r2, r3
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	400a      	ands	r2, r1
 8005198:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	4618      	mov	r0, r3
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	685a      	ldr	r2, [r3, #4]
 80051ac:	4613      	mov	r3, r2
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	4413      	add	r3, r2
 80051b2:	3b23      	subs	r3, #35	; 0x23
 80051b4:	fa00 f203 	lsl.w	r2, r0, r3
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	430a      	orrs	r2, r1
 80051be:	631a      	str	r2, [r3, #48]	; 0x30
 80051c0:	e023      	b.n	800520a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	685a      	ldr	r2, [r3, #4]
 80051cc:	4613      	mov	r3, r2
 80051ce:	009b      	lsls	r3, r3, #2
 80051d0:	4413      	add	r3, r2
 80051d2:	3b41      	subs	r3, #65	; 0x41
 80051d4:	221f      	movs	r2, #31
 80051d6:	fa02 f303 	lsl.w	r3, r2, r3
 80051da:	43da      	mvns	r2, r3
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	400a      	ands	r2, r1
 80051e2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	b29b      	uxth	r3, r3
 80051f0:	4618      	mov	r0, r3
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	685a      	ldr	r2, [r3, #4]
 80051f6:	4613      	mov	r3, r2
 80051f8:	009b      	lsls	r3, r3, #2
 80051fa:	4413      	add	r3, r2
 80051fc:	3b41      	subs	r3, #65	; 0x41
 80051fe:	fa00 f203 	lsl.w	r2, r0, r3
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	430a      	orrs	r2, r1
 8005208:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800520a:	4b22      	ldr	r3, [pc, #136]	; (8005294 <HAL_ADC_ConfigChannel+0x234>)
 800520c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a21      	ldr	r2, [pc, #132]	; (8005298 <HAL_ADC_ConfigChannel+0x238>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d109      	bne.n	800522c <HAL_ADC_ConfigChannel+0x1cc>
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	2b12      	cmp	r3, #18
 800521e:	d105      	bne.n	800522c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a19      	ldr	r2, [pc, #100]	; (8005298 <HAL_ADC_ConfigChannel+0x238>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d123      	bne.n	800527e <HAL_ADC_ConfigChannel+0x21e>
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	2b10      	cmp	r3, #16
 800523c:	d003      	beq.n	8005246 <HAL_ADC_ConfigChannel+0x1e6>
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	2b11      	cmp	r3, #17
 8005244:	d11b      	bne.n	800527e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2b10      	cmp	r3, #16
 8005258:	d111      	bne.n	800527e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800525a:	4b10      	ldr	r3, [pc, #64]	; (800529c <HAL_ADC_ConfigChannel+0x23c>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a10      	ldr	r2, [pc, #64]	; (80052a0 <HAL_ADC_ConfigChannel+0x240>)
 8005260:	fba2 2303 	umull	r2, r3, r2, r3
 8005264:	0c9a      	lsrs	r2, r3, #18
 8005266:	4613      	mov	r3, r2
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	4413      	add	r3, r2
 800526c:	005b      	lsls	r3, r3, #1
 800526e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005270:	e002      	b.n	8005278 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	3b01      	subs	r3, #1
 8005276:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d1f9      	bne.n	8005272 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005286:	2300      	movs	r3, #0
}
 8005288:	4618      	mov	r0, r3
 800528a:	3714      	adds	r7, #20
 800528c:	46bd      	mov	sp, r7
 800528e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005292:	4770      	bx	lr
 8005294:	40012300 	.word	0x40012300
 8005298:	40012000 	.word	0x40012000
 800529c:	20000000 	.word	0x20000000
 80052a0:	431bde83 	.word	0x431bde83

080052a4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b085      	sub	sp, #20
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80052ac:	4b79      	ldr	r3, [pc, #484]	; (8005494 <ADC_Init+0x1f0>)
 80052ae:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	685a      	ldr	r2, [r3, #4]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	431a      	orrs	r2, r3
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	685a      	ldr	r2, [r3, #4]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80052d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	6859      	ldr	r1, [r3, #4]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	691b      	ldr	r3, [r3, #16]
 80052e4:	021a      	lsls	r2, r3, #8
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	430a      	orrs	r2, r1
 80052ec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	685a      	ldr	r2, [r3, #4]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80052fc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	6859      	ldr	r1, [r3, #4]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	689a      	ldr	r2, [r3, #8]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	430a      	orrs	r2, r1
 800530e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	689a      	ldr	r2, [r3, #8]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800531e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	6899      	ldr	r1, [r3, #8]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	68da      	ldr	r2, [r3, #12]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	430a      	orrs	r2, r1
 8005330:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005336:	4a58      	ldr	r2, [pc, #352]	; (8005498 <ADC_Init+0x1f4>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d022      	beq.n	8005382 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	689a      	ldr	r2, [r3, #8]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800534a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	6899      	ldr	r1, [r3, #8]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	430a      	orrs	r2, r1
 800535c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	689a      	ldr	r2, [r3, #8]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800536c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	6899      	ldr	r1, [r3, #8]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	430a      	orrs	r2, r1
 800537e:	609a      	str	r2, [r3, #8]
 8005380:	e00f      	b.n	80053a2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	689a      	ldr	r2, [r3, #8]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005390:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	689a      	ldr	r2, [r3, #8]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80053a0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	689a      	ldr	r2, [r3, #8]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f022 0202 	bic.w	r2, r2, #2
 80053b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	6899      	ldr	r1, [r3, #8]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	7e1b      	ldrb	r3, [r3, #24]
 80053bc:	005a      	lsls	r2, r3, #1
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	430a      	orrs	r2, r1
 80053c4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d01b      	beq.n	8005408 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	685a      	ldr	r2, [r3, #4]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053de:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	685a      	ldr	r2, [r3, #4]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80053ee:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	6859      	ldr	r1, [r3, #4]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053fa:	3b01      	subs	r3, #1
 80053fc:	035a      	lsls	r2, r3, #13
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	430a      	orrs	r2, r1
 8005404:	605a      	str	r2, [r3, #4]
 8005406:	e007      	b.n	8005418 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	685a      	ldr	r2, [r3, #4]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005416:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005426:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	69db      	ldr	r3, [r3, #28]
 8005432:	3b01      	subs	r3, #1
 8005434:	051a      	lsls	r2, r3, #20
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	430a      	orrs	r2, r1
 800543c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	689a      	ldr	r2, [r3, #8]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800544c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	6899      	ldr	r1, [r3, #8]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800545a:	025a      	lsls	r2, r3, #9
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	430a      	orrs	r2, r1
 8005462:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	689a      	ldr	r2, [r3, #8]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005472:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	6899      	ldr	r1, [r3, #8]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	695b      	ldr	r3, [r3, #20]
 800547e:	029a      	lsls	r2, r3, #10
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	430a      	orrs	r2, r1
 8005486:	609a      	str	r2, [r3, #8]
}
 8005488:	bf00      	nop
 800548a:	3714      	adds	r7, #20
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr
 8005494:	40012300 	.word	0x40012300
 8005498:	0f000001 	.word	0x0f000001

0800549c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800549c:	b480      	push	{r7}
 800549e:	b085      	sub	sp, #20
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f003 0307 	and.w	r3, r3, #7
 80054aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80054ac:	4b0c      	ldr	r3, [pc, #48]	; (80054e0 <__NVIC_SetPriorityGrouping+0x44>)
 80054ae:	68db      	ldr	r3, [r3, #12]
 80054b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80054b2:	68ba      	ldr	r2, [r7, #8]
 80054b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80054b8:	4013      	ands	r3, r2
 80054ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80054c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80054c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80054cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80054ce:	4a04      	ldr	r2, [pc, #16]	; (80054e0 <__NVIC_SetPriorityGrouping+0x44>)
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	60d3      	str	r3, [r2, #12]
}
 80054d4:	bf00      	nop
 80054d6:	3714      	adds	r7, #20
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr
 80054e0:	e000ed00 	.word	0xe000ed00

080054e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80054e4:	b480      	push	{r7}
 80054e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80054e8:	4b04      	ldr	r3, [pc, #16]	; (80054fc <__NVIC_GetPriorityGrouping+0x18>)
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	0a1b      	lsrs	r3, r3, #8
 80054ee:	f003 0307 	and.w	r3, r3, #7
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	46bd      	mov	sp, r7
 80054f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fa:	4770      	bx	lr
 80054fc:	e000ed00 	.word	0xe000ed00

08005500 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005500:	b480      	push	{r7}
 8005502:	b083      	sub	sp, #12
 8005504:	af00      	add	r7, sp, #0
 8005506:	4603      	mov	r3, r0
 8005508:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800550a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800550e:	2b00      	cmp	r3, #0
 8005510:	db0b      	blt.n	800552a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005512:	79fb      	ldrb	r3, [r7, #7]
 8005514:	f003 021f 	and.w	r2, r3, #31
 8005518:	4907      	ldr	r1, [pc, #28]	; (8005538 <__NVIC_EnableIRQ+0x38>)
 800551a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800551e:	095b      	lsrs	r3, r3, #5
 8005520:	2001      	movs	r0, #1
 8005522:	fa00 f202 	lsl.w	r2, r0, r2
 8005526:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800552a:	bf00      	nop
 800552c:	370c      	adds	r7, #12
 800552e:	46bd      	mov	sp, r7
 8005530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005534:	4770      	bx	lr
 8005536:	bf00      	nop
 8005538:	e000e100 	.word	0xe000e100

0800553c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800553c:	b480      	push	{r7}
 800553e:	b083      	sub	sp, #12
 8005540:	af00      	add	r7, sp, #0
 8005542:	4603      	mov	r3, r0
 8005544:	6039      	str	r1, [r7, #0]
 8005546:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005548:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800554c:	2b00      	cmp	r3, #0
 800554e:	db0a      	blt.n	8005566 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	b2da      	uxtb	r2, r3
 8005554:	490c      	ldr	r1, [pc, #48]	; (8005588 <__NVIC_SetPriority+0x4c>)
 8005556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800555a:	0112      	lsls	r2, r2, #4
 800555c:	b2d2      	uxtb	r2, r2
 800555e:	440b      	add	r3, r1
 8005560:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005564:	e00a      	b.n	800557c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	b2da      	uxtb	r2, r3
 800556a:	4908      	ldr	r1, [pc, #32]	; (800558c <__NVIC_SetPriority+0x50>)
 800556c:	79fb      	ldrb	r3, [r7, #7]
 800556e:	f003 030f 	and.w	r3, r3, #15
 8005572:	3b04      	subs	r3, #4
 8005574:	0112      	lsls	r2, r2, #4
 8005576:	b2d2      	uxtb	r2, r2
 8005578:	440b      	add	r3, r1
 800557a:	761a      	strb	r2, [r3, #24]
}
 800557c:	bf00      	nop
 800557e:	370c      	adds	r7, #12
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr
 8005588:	e000e100 	.word	0xe000e100
 800558c:	e000ed00 	.word	0xe000ed00

08005590 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005590:	b480      	push	{r7}
 8005592:	b089      	sub	sp, #36	; 0x24
 8005594:	af00      	add	r7, sp, #0
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	60b9      	str	r1, [r7, #8]
 800559a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f003 0307 	and.w	r3, r3, #7
 80055a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80055a4:	69fb      	ldr	r3, [r7, #28]
 80055a6:	f1c3 0307 	rsb	r3, r3, #7
 80055aa:	2b04      	cmp	r3, #4
 80055ac:	bf28      	it	cs
 80055ae:	2304      	movcs	r3, #4
 80055b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80055b2:	69fb      	ldr	r3, [r7, #28]
 80055b4:	3304      	adds	r3, #4
 80055b6:	2b06      	cmp	r3, #6
 80055b8:	d902      	bls.n	80055c0 <NVIC_EncodePriority+0x30>
 80055ba:	69fb      	ldr	r3, [r7, #28]
 80055bc:	3b03      	subs	r3, #3
 80055be:	e000      	b.n	80055c2 <NVIC_EncodePriority+0x32>
 80055c0:	2300      	movs	r3, #0
 80055c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80055c8:	69bb      	ldr	r3, [r7, #24]
 80055ca:	fa02 f303 	lsl.w	r3, r2, r3
 80055ce:	43da      	mvns	r2, r3
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	401a      	ands	r2, r3
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80055d8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	fa01 f303 	lsl.w	r3, r1, r3
 80055e2:	43d9      	mvns	r1, r3
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055e8:	4313      	orrs	r3, r2
         );
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3724      	adds	r7, #36	; 0x24
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr
	...

080055f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b082      	sub	sp, #8
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	3b01      	subs	r3, #1
 8005604:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005608:	d301      	bcc.n	800560e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800560a:	2301      	movs	r3, #1
 800560c:	e00f      	b.n	800562e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800560e:	4a0a      	ldr	r2, [pc, #40]	; (8005638 <SysTick_Config+0x40>)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	3b01      	subs	r3, #1
 8005614:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005616:	210f      	movs	r1, #15
 8005618:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800561c:	f7ff ff8e 	bl	800553c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005620:	4b05      	ldr	r3, [pc, #20]	; (8005638 <SysTick_Config+0x40>)
 8005622:	2200      	movs	r2, #0
 8005624:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005626:	4b04      	ldr	r3, [pc, #16]	; (8005638 <SysTick_Config+0x40>)
 8005628:	2207      	movs	r2, #7
 800562a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800562c:	2300      	movs	r3, #0
}
 800562e:	4618      	mov	r0, r3
 8005630:	3708      	adds	r7, #8
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}
 8005636:	bf00      	nop
 8005638:	e000e010 	.word	0xe000e010

0800563c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b082      	sub	sp, #8
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f7ff ff29 	bl	800549c <__NVIC_SetPriorityGrouping>
}
 800564a:	bf00      	nop
 800564c:	3708      	adds	r7, #8
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}

08005652 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005652:	b580      	push	{r7, lr}
 8005654:	b086      	sub	sp, #24
 8005656:	af00      	add	r7, sp, #0
 8005658:	4603      	mov	r3, r0
 800565a:	60b9      	str	r1, [r7, #8]
 800565c:	607a      	str	r2, [r7, #4]
 800565e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005660:	2300      	movs	r3, #0
 8005662:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005664:	f7ff ff3e 	bl	80054e4 <__NVIC_GetPriorityGrouping>
 8005668:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	68b9      	ldr	r1, [r7, #8]
 800566e:	6978      	ldr	r0, [r7, #20]
 8005670:	f7ff ff8e 	bl	8005590 <NVIC_EncodePriority>
 8005674:	4602      	mov	r2, r0
 8005676:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800567a:	4611      	mov	r1, r2
 800567c:	4618      	mov	r0, r3
 800567e:	f7ff ff5d 	bl	800553c <__NVIC_SetPriority>
}
 8005682:	bf00      	nop
 8005684:	3718      	adds	r7, #24
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}

0800568a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800568a:	b580      	push	{r7, lr}
 800568c:	b082      	sub	sp, #8
 800568e:	af00      	add	r7, sp, #0
 8005690:	4603      	mov	r3, r0
 8005692:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005698:	4618      	mov	r0, r3
 800569a:	f7ff ff31 	bl	8005500 <__NVIC_EnableIRQ>
}
 800569e:	bf00      	nop
 80056a0:	3708      	adds	r7, #8
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}

080056a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80056a6:	b580      	push	{r7, lr}
 80056a8:	b082      	sub	sp, #8
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f7ff ffa2 	bl	80055f8 <SysTick_Config>
 80056b4:	4603      	mov	r3, r0
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3708      	adds	r7, #8
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}
	...

080056c0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b086      	sub	sp, #24
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80056c8:	2300      	movs	r3, #0
 80056ca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80056cc:	f7ff fc54 	bl	8004f78 <HAL_GetTick>
 80056d0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d101      	bne.n	80056dc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e099      	b.n	8005810 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2202      	movs	r2, #2
 80056e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f022 0201 	bic.w	r2, r2, #1
 80056fa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80056fc:	e00f      	b.n	800571e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80056fe:	f7ff fc3b 	bl	8004f78 <HAL_GetTick>
 8005702:	4602      	mov	r2, r0
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	1ad3      	subs	r3, r2, r3
 8005708:	2b05      	cmp	r3, #5
 800570a:	d908      	bls.n	800571e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2220      	movs	r2, #32
 8005710:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2203      	movs	r2, #3
 8005716:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800571a:	2303      	movs	r3, #3
 800571c:	e078      	b.n	8005810 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f003 0301 	and.w	r3, r3, #1
 8005728:	2b00      	cmp	r3, #0
 800572a:	d1e8      	bne.n	80056fe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005734:	697a      	ldr	r2, [r7, #20]
 8005736:	4b38      	ldr	r3, [pc, #224]	; (8005818 <HAL_DMA_Init+0x158>)
 8005738:	4013      	ands	r3, r2
 800573a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	685a      	ldr	r2, [r3, #4]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800574a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	691b      	ldr	r3, [r3, #16]
 8005750:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005756:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	699b      	ldr	r3, [r3, #24]
 800575c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005762:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6a1b      	ldr	r3, [r3, #32]
 8005768:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800576a:	697a      	ldr	r2, [r7, #20]
 800576c:	4313      	orrs	r3, r2
 800576e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005774:	2b04      	cmp	r3, #4
 8005776:	d107      	bne.n	8005788 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005780:	4313      	orrs	r3, r2
 8005782:	697a      	ldr	r2, [r7, #20]
 8005784:	4313      	orrs	r3, r2
 8005786:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	697a      	ldr	r2, [r7, #20]
 800578e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	695b      	ldr	r3, [r3, #20]
 8005796:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	f023 0307 	bic.w	r3, r3, #7
 800579e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a4:	697a      	ldr	r2, [r7, #20]
 80057a6:	4313      	orrs	r3, r2
 80057a8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ae:	2b04      	cmp	r3, #4
 80057b0:	d117      	bne.n	80057e2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057b6:	697a      	ldr	r2, [r7, #20]
 80057b8:	4313      	orrs	r3, r2
 80057ba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d00e      	beq.n	80057e2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f000 fb01 	bl	8005dcc <DMA_CheckFifoParam>
 80057ca:	4603      	mov	r3, r0
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d008      	beq.n	80057e2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2240      	movs	r2, #64	; 0x40
 80057d4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2201      	movs	r2, #1
 80057da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80057de:	2301      	movs	r3, #1
 80057e0:	e016      	b.n	8005810 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	697a      	ldr	r2, [r7, #20]
 80057e8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 fab8 	bl	8005d60 <DMA_CalcBaseAndBitshift>
 80057f0:	4603      	mov	r3, r0
 80057f2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057f8:	223f      	movs	r2, #63	; 0x3f
 80057fa:	409a      	lsls	r2, r3
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2200      	movs	r2, #0
 8005804:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2201      	movs	r2, #1
 800580a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800580e:	2300      	movs	r3, #0
}
 8005810:	4618      	mov	r0, r3
 8005812:	3718      	adds	r7, #24
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}
 8005818:	f010803f 	.word	0xf010803f

0800581c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b086      	sub	sp, #24
 8005820:	af00      	add	r7, sp, #0
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	607a      	str	r2, [r7, #4]
 8005828:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800582a:	2300      	movs	r3, #0
 800582c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005832:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800583a:	2b01      	cmp	r3, #1
 800583c:	d101      	bne.n	8005842 <HAL_DMA_Start_IT+0x26>
 800583e:	2302      	movs	r3, #2
 8005840:	e040      	b.n	80058c4 <HAL_DMA_Start_IT+0xa8>
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2201      	movs	r2, #1
 8005846:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005850:	b2db      	uxtb	r3, r3
 8005852:	2b01      	cmp	r3, #1
 8005854:	d12f      	bne.n	80058b6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2202      	movs	r2, #2
 800585a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2200      	movs	r2, #0
 8005862:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	687a      	ldr	r2, [r7, #4]
 8005868:	68b9      	ldr	r1, [r7, #8]
 800586a:	68f8      	ldr	r0, [r7, #12]
 800586c:	f000 fa4a 	bl	8005d04 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005874:	223f      	movs	r2, #63	; 0x3f
 8005876:	409a      	lsls	r2, r3
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f042 0216 	orr.w	r2, r2, #22
 800588a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005890:	2b00      	cmp	r3, #0
 8005892:	d007      	beq.n	80058a4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f042 0208 	orr.w	r2, r2, #8
 80058a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f042 0201 	orr.w	r2, r2, #1
 80058b2:	601a      	str	r2, [r3, #0]
 80058b4:	e005      	b.n	80058c2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2200      	movs	r2, #0
 80058ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80058be:	2302      	movs	r3, #2
 80058c0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80058c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	3718      	adds	r7, #24
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}

080058cc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058d8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80058da:	f7ff fb4d 	bl	8004f78 <HAL_GetTick>
 80058de:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80058e6:	b2db      	uxtb	r3, r3
 80058e8:	2b02      	cmp	r3, #2
 80058ea:	d008      	beq.n	80058fe <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2280      	movs	r2, #128	; 0x80
 80058f0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2200      	movs	r2, #0
 80058f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	e052      	b.n	80059a4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f022 0216 	bic.w	r2, r2, #22
 800590c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	695a      	ldr	r2, [r3, #20]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800591c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005922:	2b00      	cmp	r3, #0
 8005924:	d103      	bne.n	800592e <HAL_DMA_Abort+0x62>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800592a:	2b00      	cmp	r3, #0
 800592c:	d007      	beq.n	800593e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	681a      	ldr	r2, [r3, #0]
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f022 0208 	bic.w	r2, r2, #8
 800593c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f022 0201 	bic.w	r2, r2, #1
 800594c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800594e:	e013      	b.n	8005978 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005950:	f7ff fb12 	bl	8004f78 <HAL_GetTick>
 8005954:	4602      	mov	r2, r0
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	1ad3      	subs	r3, r2, r3
 800595a:	2b05      	cmp	r3, #5
 800595c:	d90c      	bls.n	8005978 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2220      	movs	r2, #32
 8005962:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2203      	movs	r2, #3
 8005968:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2200      	movs	r2, #0
 8005970:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005974:	2303      	movs	r3, #3
 8005976:	e015      	b.n	80059a4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 0301 	and.w	r3, r3, #1
 8005982:	2b00      	cmp	r3, #0
 8005984:	d1e4      	bne.n	8005950 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800598a:	223f      	movs	r2, #63	; 0x3f
 800598c:	409a      	lsls	r2, r3
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2201      	movs	r2, #1
 8005996:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2200      	movs	r2, #0
 800599e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80059a2:	2300      	movs	r3, #0
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3710      	adds	r7, #16
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}

080059ac <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80059ba:	b2db      	uxtb	r3, r3
 80059bc:	2b02      	cmp	r3, #2
 80059be:	d004      	beq.n	80059ca <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2280      	movs	r2, #128	; 0x80
 80059c4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	e00c      	b.n	80059e4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2205      	movs	r2, #5
 80059ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f022 0201 	bic.w	r2, r2, #1
 80059e0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80059e2:	2300      	movs	r3, #0
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	370c      	adds	r7, #12
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b086      	sub	sp, #24
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80059f8:	2300      	movs	r3, #0
 80059fa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80059fc:	4b8e      	ldr	r3, [pc, #568]	; (8005c38 <HAL_DMA_IRQHandler+0x248>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a8e      	ldr	r2, [pc, #568]	; (8005c3c <HAL_DMA_IRQHandler+0x24c>)
 8005a02:	fba2 2303 	umull	r2, r3, r2, r3
 8005a06:	0a9b      	lsrs	r3, r3, #10
 8005a08:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a0e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a1a:	2208      	movs	r2, #8
 8005a1c:	409a      	lsls	r2, r3
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	4013      	ands	r3, r2
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d01a      	beq.n	8005a5c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 0304 	and.w	r3, r3, #4
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d013      	beq.n	8005a5c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f022 0204 	bic.w	r2, r2, #4
 8005a42:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a48:	2208      	movs	r2, #8
 8005a4a:	409a      	lsls	r2, r3
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a54:	f043 0201 	orr.w	r2, r3, #1
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a60:	2201      	movs	r2, #1
 8005a62:	409a      	lsls	r2, r3
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	4013      	ands	r3, r2
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d012      	beq.n	8005a92 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	695b      	ldr	r3, [r3, #20]
 8005a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d00b      	beq.n	8005a92 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a7e:	2201      	movs	r2, #1
 8005a80:	409a      	lsls	r2, r3
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a8a:	f043 0202 	orr.w	r2, r3, #2
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a96:	2204      	movs	r2, #4
 8005a98:	409a      	lsls	r2, r3
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d012      	beq.n	8005ac8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f003 0302 	and.w	r3, r3, #2
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d00b      	beq.n	8005ac8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ab4:	2204      	movs	r2, #4
 8005ab6:	409a      	lsls	r2, r3
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ac0:	f043 0204 	orr.w	r2, r3, #4
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005acc:	2210      	movs	r2, #16
 8005ace:	409a      	lsls	r2, r3
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	4013      	ands	r3, r2
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d043      	beq.n	8005b60 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 0308 	and.w	r3, r3, #8
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d03c      	beq.n	8005b60 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005aea:	2210      	movs	r2, #16
 8005aec:	409a      	lsls	r2, r3
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d018      	beq.n	8005b32 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d108      	bne.n	8005b20 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d024      	beq.n	8005b60 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	4798      	blx	r3
 8005b1e:	e01f      	b.n	8005b60 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d01b      	beq.n	8005b60 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	4798      	blx	r3
 8005b30:	e016      	b.n	8005b60 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d107      	bne.n	8005b50 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f022 0208 	bic.w	r2, r2, #8
 8005b4e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d003      	beq.n	8005b60 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b64:	2220      	movs	r2, #32
 8005b66:	409a      	lsls	r2, r3
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	f000 808f 	beq.w	8005c90 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f003 0310 	and.w	r3, r3, #16
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	f000 8087 	beq.w	8005c90 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b86:	2220      	movs	r2, #32
 8005b88:	409a      	lsls	r2, r3
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005b94:	b2db      	uxtb	r3, r3
 8005b96:	2b05      	cmp	r3, #5
 8005b98:	d136      	bne.n	8005c08 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f022 0216 	bic.w	r2, r2, #22
 8005ba8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	695a      	ldr	r2, [r3, #20]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005bb8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d103      	bne.n	8005bca <HAL_DMA_IRQHandler+0x1da>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d007      	beq.n	8005bda <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	681a      	ldr	r2, [r3, #0]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f022 0208 	bic.w	r2, r2, #8
 8005bd8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bde:	223f      	movs	r2, #63	; 0x3f
 8005be0:	409a      	lsls	r2, r3
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2201      	movs	r2, #1
 8005bea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d07e      	beq.n	8005cfc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	4798      	blx	r3
        }
        return;
 8005c06:	e079      	b.n	8005cfc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d01d      	beq.n	8005c52 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d10d      	bne.n	8005c40 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d031      	beq.n	8005c90 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	4798      	blx	r3
 8005c34:	e02c      	b.n	8005c90 <HAL_DMA_IRQHandler+0x2a0>
 8005c36:	bf00      	nop
 8005c38:	20000000 	.word	0x20000000
 8005c3c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d023      	beq.n	8005c90 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c4c:	6878      	ldr	r0, [r7, #4]
 8005c4e:	4798      	blx	r3
 8005c50:	e01e      	b.n	8005c90 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d10f      	bne.n	8005c80 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f022 0210 	bic.w	r2, r2, #16
 8005c6e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d003      	beq.n	8005c90 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d032      	beq.n	8005cfe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c9c:	f003 0301 	and.w	r3, r3, #1
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d022      	beq.n	8005cea <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2205      	movs	r2, #5
 8005ca8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f022 0201 	bic.w	r2, r2, #1
 8005cba:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	3301      	adds	r3, #1
 8005cc0:	60bb      	str	r3, [r7, #8]
 8005cc2:	697a      	ldr	r2, [r7, #20]
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d307      	bcc.n	8005cd8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f003 0301 	and.w	r3, r3, #1
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d1f2      	bne.n	8005cbc <HAL_DMA_IRQHandler+0x2cc>
 8005cd6:	e000      	b.n	8005cda <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005cd8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2201      	movs	r2, #1
 8005cde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d005      	beq.n	8005cfe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	4798      	blx	r3
 8005cfa:	e000      	b.n	8005cfe <HAL_DMA_IRQHandler+0x30e>
        return;
 8005cfc:	bf00      	nop
    }
  }
}
 8005cfe:	3718      	adds	r7, #24
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b085      	sub	sp, #20
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	60f8      	str	r0, [r7, #12]
 8005d0c:	60b9      	str	r1, [r7, #8]
 8005d0e:	607a      	str	r2, [r7, #4]
 8005d10:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	681a      	ldr	r2, [r3, #0]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005d20:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	683a      	ldr	r2, [r7, #0]
 8005d28:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	2b40      	cmp	r3, #64	; 0x40
 8005d30:	d108      	bne.n	8005d44 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	68ba      	ldr	r2, [r7, #8]
 8005d40:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005d42:	e007      	b.n	8005d54 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68ba      	ldr	r2, [r7, #8]
 8005d4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	687a      	ldr	r2, [r7, #4]
 8005d52:	60da      	str	r2, [r3, #12]
}
 8005d54:	bf00      	nop
 8005d56:	3714      	adds	r7, #20
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr

08005d60 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b085      	sub	sp, #20
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	b2db      	uxtb	r3, r3
 8005d6e:	3b10      	subs	r3, #16
 8005d70:	4a14      	ldr	r2, [pc, #80]	; (8005dc4 <DMA_CalcBaseAndBitshift+0x64>)
 8005d72:	fba2 2303 	umull	r2, r3, r2, r3
 8005d76:	091b      	lsrs	r3, r3, #4
 8005d78:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005d7a:	4a13      	ldr	r2, [pc, #76]	; (8005dc8 <DMA_CalcBaseAndBitshift+0x68>)
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	4413      	add	r3, r2
 8005d80:	781b      	ldrb	r3, [r3, #0]
 8005d82:	461a      	mov	r2, r3
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2b03      	cmp	r3, #3
 8005d8c:	d909      	bls.n	8005da2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005d96:	f023 0303 	bic.w	r3, r3, #3
 8005d9a:	1d1a      	adds	r2, r3, #4
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	659a      	str	r2, [r3, #88]	; 0x58
 8005da0:	e007      	b.n	8005db2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005daa:	f023 0303 	bic.w	r3, r3, #3
 8005dae:	687a      	ldr	r2, [r7, #4]
 8005db0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3714      	adds	r7, #20
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc0:	4770      	bx	lr
 8005dc2:	bf00      	nop
 8005dc4:	aaaaaaab 	.word	0xaaaaaaab
 8005dc8:	0800f2e0 	.word	0x0800f2e0

08005dcc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b085      	sub	sp, #20
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ddc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	699b      	ldr	r3, [r3, #24]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d11f      	bne.n	8005e26 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	2b03      	cmp	r3, #3
 8005dea:	d856      	bhi.n	8005e9a <DMA_CheckFifoParam+0xce>
 8005dec:	a201      	add	r2, pc, #4	; (adr r2, 8005df4 <DMA_CheckFifoParam+0x28>)
 8005dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005df2:	bf00      	nop
 8005df4:	08005e05 	.word	0x08005e05
 8005df8:	08005e17 	.word	0x08005e17
 8005dfc:	08005e05 	.word	0x08005e05
 8005e00:	08005e9b 	.word	0x08005e9b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d046      	beq.n	8005e9e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e14:	e043      	b.n	8005e9e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e1a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005e1e:	d140      	bne.n	8005ea2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005e20:	2301      	movs	r3, #1
 8005e22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e24:	e03d      	b.n	8005ea2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	699b      	ldr	r3, [r3, #24]
 8005e2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e2e:	d121      	bne.n	8005e74 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	2b03      	cmp	r3, #3
 8005e34:	d837      	bhi.n	8005ea6 <DMA_CheckFifoParam+0xda>
 8005e36:	a201      	add	r2, pc, #4	; (adr r2, 8005e3c <DMA_CheckFifoParam+0x70>)
 8005e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e3c:	08005e4d 	.word	0x08005e4d
 8005e40:	08005e53 	.word	0x08005e53
 8005e44:	08005e4d 	.word	0x08005e4d
 8005e48:	08005e65 	.word	0x08005e65
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	73fb      	strb	r3, [r7, #15]
      break;
 8005e50:	e030      	b.n	8005eb4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e56:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d025      	beq.n	8005eaa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e62:	e022      	b.n	8005eaa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e68:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005e6c:	d11f      	bne.n	8005eae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005e72:	e01c      	b.n	8005eae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	2b02      	cmp	r3, #2
 8005e78:	d903      	bls.n	8005e82 <DMA_CheckFifoParam+0xb6>
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	2b03      	cmp	r3, #3
 8005e7e:	d003      	beq.n	8005e88 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005e80:	e018      	b.n	8005eb4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005e82:	2301      	movs	r3, #1
 8005e84:	73fb      	strb	r3, [r7, #15]
      break;
 8005e86:	e015      	b.n	8005eb4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d00e      	beq.n	8005eb2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005e94:	2301      	movs	r3, #1
 8005e96:	73fb      	strb	r3, [r7, #15]
      break;
 8005e98:	e00b      	b.n	8005eb2 <DMA_CheckFifoParam+0xe6>
      break;
 8005e9a:	bf00      	nop
 8005e9c:	e00a      	b.n	8005eb4 <DMA_CheckFifoParam+0xe8>
      break;
 8005e9e:	bf00      	nop
 8005ea0:	e008      	b.n	8005eb4 <DMA_CheckFifoParam+0xe8>
      break;
 8005ea2:	bf00      	nop
 8005ea4:	e006      	b.n	8005eb4 <DMA_CheckFifoParam+0xe8>
      break;
 8005ea6:	bf00      	nop
 8005ea8:	e004      	b.n	8005eb4 <DMA_CheckFifoParam+0xe8>
      break;
 8005eaa:	bf00      	nop
 8005eac:	e002      	b.n	8005eb4 <DMA_CheckFifoParam+0xe8>
      break;   
 8005eae:	bf00      	nop
 8005eb0:	e000      	b.n	8005eb4 <DMA_CheckFifoParam+0xe8>
      break;
 8005eb2:	bf00      	nop
    }
  } 
  
  return status; 
 8005eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	3714      	adds	r7, #20
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec0:	4770      	bx	lr
 8005ec2:	bf00      	nop

08005ec4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b089      	sub	sp, #36	; 0x24
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005eda:	2300      	movs	r3, #0
 8005edc:	61fb      	str	r3, [r7, #28]
 8005ede:	e16b      	b.n	80061b8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	69fb      	ldr	r3, [r7, #28]
 8005ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	697a      	ldr	r2, [r7, #20]
 8005ef0:	4013      	ands	r3, r2
 8005ef2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005ef4:	693a      	ldr	r2, [r7, #16]
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	f040 815a 	bne.w	80061b2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	f003 0303 	and.w	r3, r3, #3
 8005f06:	2b01      	cmp	r3, #1
 8005f08:	d005      	beq.n	8005f16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005f12:	2b02      	cmp	r3, #2
 8005f14:	d130      	bne.n	8005f78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005f1c:	69fb      	ldr	r3, [r7, #28]
 8005f1e:	005b      	lsls	r3, r3, #1
 8005f20:	2203      	movs	r2, #3
 8005f22:	fa02 f303 	lsl.w	r3, r2, r3
 8005f26:	43db      	mvns	r3, r3
 8005f28:	69ba      	ldr	r2, [r7, #24]
 8005f2a:	4013      	ands	r3, r2
 8005f2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	68da      	ldr	r2, [r3, #12]
 8005f32:	69fb      	ldr	r3, [r7, #28]
 8005f34:	005b      	lsls	r3, r3, #1
 8005f36:	fa02 f303 	lsl.w	r3, r2, r3
 8005f3a:	69ba      	ldr	r2, [r7, #24]
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	69ba      	ldr	r2, [r7, #24]
 8005f44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	69fb      	ldr	r3, [r7, #28]
 8005f50:	fa02 f303 	lsl.w	r3, r2, r3
 8005f54:	43db      	mvns	r3, r3
 8005f56:	69ba      	ldr	r2, [r7, #24]
 8005f58:	4013      	ands	r3, r2
 8005f5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	091b      	lsrs	r3, r3, #4
 8005f62:	f003 0201 	and.w	r2, r3, #1
 8005f66:	69fb      	ldr	r3, [r7, #28]
 8005f68:	fa02 f303 	lsl.w	r3, r2, r3
 8005f6c:	69ba      	ldr	r2, [r7, #24]
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	69ba      	ldr	r2, [r7, #24]
 8005f76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	f003 0303 	and.w	r3, r3, #3
 8005f80:	2b03      	cmp	r3, #3
 8005f82:	d017      	beq.n	8005fb4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	68db      	ldr	r3, [r3, #12]
 8005f88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005f8a:	69fb      	ldr	r3, [r7, #28]
 8005f8c:	005b      	lsls	r3, r3, #1
 8005f8e:	2203      	movs	r2, #3
 8005f90:	fa02 f303 	lsl.w	r3, r2, r3
 8005f94:	43db      	mvns	r3, r3
 8005f96:	69ba      	ldr	r2, [r7, #24]
 8005f98:	4013      	ands	r3, r2
 8005f9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	689a      	ldr	r2, [r3, #8]
 8005fa0:	69fb      	ldr	r3, [r7, #28]
 8005fa2:	005b      	lsls	r3, r3, #1
 8005fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8005fa8:	69ba      	ldr	r2, [r7, #24]
 8005faa:	4313      	orrs	r3, r2
 8005fac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	69ba      	ldr	r2, [r7, #24]
 8005fb2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	f003 0303 	and.w	r3, r3, #3
 8005fbc:	2b02      	cmp	r3, #2
 8005fbe:	d123      	bne.n	8006008 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005fc0:	69fb      	ldr	r3, [r7, #28]
 8005fc2:	08da      	lsrs	r2, r3, #3
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	3208      	adds	r2, #8
 8005fc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	f003 0307 	and.w	r3, r3, #7
 8005fd4:	009b      	lsls	r3, r3, #2
 8005fd6:	220f      	movs	r2, #15
 8005fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fdc:	43db      	mvns	r3, r3
 8005fde:	69ba      	ldr	r2, [r7, #24]
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	691a      	ldr	r2, [r3, #16]
 8005fe8:	69fb      	ldr	r3, [r7, #28]
 8005fea:	f003 0307 	and.w	r3, r3, #7
 8005fee:	009b      	lsls	r3, r3, #2
 8005ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff4:	69ba      	ldr	r2, [r7, #24]
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	08da      	lsrs	r2, r3, #3
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	3208      	adds	r2, #8
 8006002:	69b9      	ldr	r1, [r7, #24]
 8006004:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800600e:	69fb      	ldr	r3, [r7, #28]
 8006010:	005b      	lsls	r3, r3, #1
 8006012:	2203      	movs	r2, #3
 8006014:	fa02 f303 	lsl.w	r3, r2, r3
 8006018:	43db      	mvns	r3, r3
 800601a:	69ba      	ldr	r2, [r7, #24]
 800601c:	4013      	ands	r3, r2
 800601e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	f003 0203 	and.w	r2, r3, #3
 8006028:	69fb      	ldr	r3, [r7, #28]
 800602a:	005b      	lsls	r3, r3, #1
 800602c:	fa02 f303 	lsl.w	r3, r2, r3
 8006030:	69ba      	ldr	r2, [r7, #24]
 8006032:	4313      	orrs	r3, r2
 8006034:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	69ba      	ldr	r2, [r7, #24]
 800603a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006044:	2b00      	cmp	r3, #0
 8006046:	f000 80b4 	beq.w	80061b2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800604a:	2300      	movs	r3, #0
 800604c:	60fb      	str	r3, [r7, #12]
 800604e:	4b60      	ldr	r3, [pc, #384]	; (80061d0 <HAL_GPIO_Init+0x30c>)
 8006050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006052:	4a5f      	ldr	r2, [pc, #380]	; (80061d0 <HAL_GPIO_Init+0x30c>)
 8006054:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006058:	6453      	str	r3, [r2, #68]	; 0x44
 800605a:	4b5d      	ldr	r3, [pc, #372]	; (80061d0 <HAL_GPIO_Init+0x30c>)
 800605c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800605e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006062:	60fb      	str	r3, [r7, #12]
 8006064:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006066:	4a5b      	ldr	r2, [pc, #364]	; (80061d4 <HAL_GPIO_Init+0x310>)
 8006068:	69fb      	ldr	r3, [r7, #28]
 800606a:	089b      	lsrs	r3, r3, #2
 800606c:	3302      	adds	r3, #2
 800606e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006072:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006074:	69fb      	ldr	r3, [r7, #28]
 8006076:	f003 0303 	and.w	r3, r3, #3
 800607a:	009b      	lsls	r3, r3, #2
 800607c:	220f      	movs	r2, #15
 800607e:	fa02 f303 	lsl.w	r3, r2, r3
 8006082:	43db      	mvns	r3, r3
 8006084:	69ba      	ldr	r2, [r7, #24]
 8006086:	4013      	ands	r3, r2
 8006088:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a52      	ldr	r2, [pc, #328]	; (80061d8 <HAL_GPIO_Init+0x314>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d02b      	beq.n	80060ea <HAL_GPIO_Init+0x226>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a51      	ldr	r2, [pc, #324]	; (80061dc <HAL_GPIO_Init+0x318>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d025      	beq.n	80060e6 <HAL_GPIO_Init+0x222>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	4a50      	ldr	r2, [pc, #320]	; (80061e0 <HAL_GPIO_Init+0x31c>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d01f      	beq.n	80060e2 <HAL_GPIO_Init+0x21e>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a4f      	ldr	r2, [pc, #316]	; (80061e4 <HAL_GPIO_Init+0x320>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d019      	beq.n	80060de <HAL_GPIO_Init+0x21a>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	4a4e      	ldr	r2, [pc, #312]	; (80061e8 <HAL_GPIO_Init+0x324>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d013      	beq.n	80060da <HAL_GPIO_Init+0x216>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	4a4d      	ldr	r2, [pc, #308]	; (80061ec <HAL_GPIO_Init+0x328>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d00d      	beq.n	80060d6 <HAL_GPIO_Init+0x212>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	4a4c      	ldr	r2, [pc, #304]	; (80061f0 <HAL_GPIO_Init+0x32c>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d007      	beq.n	80060d2 <HAL_GPIO_Init+0x20e>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	4a4b      	ldr	r2, [pc, #300]	; (80061f4 <HAL_GPIO_Init+0x330>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d101      	bne.n	80060ce <HAL_GPIO_Init+0x20a>
 80060ca:	2307      	movs	r3, #7
 80060cc:	e00e      	b.n	80060ec <HAL_GPIO_Init+0x228>
 80060ce:	2308      	movs	r3, #8
 80060d0:	e00c      	b.n	80060ec <HAL_GPIO_Init+0x228>
 80060d2:	2306      	movs	r3, #6
 80060d4:	e00a      	b.n	80060ec <HAL_GPIO_Init+0x228>
 80060d6:	2305      	movs	r3, #5
 80060d8:	e008      	b.n	80060ec <HAL_GPIO_Init+0x228>
 80060da:	2304      	movs	r3, #4
 80060dc:	e006      	b.n	80060ec <HAL_GPIO_Init+0x228>
 80060de:	2303      	movs	r3, #3
 80060e0:	e004      	b.n	80060ec <HAL_GPIO_Init+0x228>
 80060e2:	2302      	movs	r3, #2
 80060e4:	e002      	b.n	80060ec <HAL_GPIO_Init+0x228>
 80060e6:	2301      	movs	r3, #1
 80060e8:	e000      	b.n	80060ec <HAL_GPIO_Init+0x228>
 80060ea:	2300      	movs	r3, #0
 80060ec:	69fa      	ldr	r2, [r7, #28]
 80060ee:	f002 0203 	and.w	r2, r2, #3
 80060f2:	0092      	lsls	r2, r2, #2
 80060f4:	4093      	lsls	r3, r2
 80060f6:	69ba      	ldr	r2, [r7, #24]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80060fc:	4935      	ldr	r1, [pc, #212]	; (80061d4 <HAL_GPIO_Init+0x310>)
 80060fe:	69fb      	ldr	r3, [r7, #28]
 8006100:	089b      	lsrs	r3, r3, #2
 8006102:	3302      	adds	r3, #2
 8006104:	69ba      	ldr	r2, [r7, #24]
 8006106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800610a:	4b3b      	ldr	r3, [pc, #236]	; (80061f8 <HAL_GPIO_Init+0x334>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	43db      	mvns	r3, r3
 8006114:	69ba      	ldr	r2, [r7, #24]
 8006116:	4013      	ands	r3, r2
 8006118:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006122:	2b00      	cmp	r3, #0
 8006124:	d003      	beq.n	800612e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006126:	69ba      	ldr	r2, [r7, #24]
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	4313      	orrs	r3, r2
 800612c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800612e:	4a32      	ldr	r2, [pc, #200]	; (80061f8 <HAL_GPIO_Init+0x334>)
 8006130:	69bb      	ldr	r3, [r7, #24]
 8006132:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006134:	4b30      	ldr	r3, [pc, #192]	; (80061f8 <HAL_GPIO_Init+0x334>)
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	43db      	mvns	r3, r3
 800613e:	69ba      	ldr	r2, [r7, #24]
 8006140:	4013      	ands	r3, r2
 8006142:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800614c:	2b00      	cmp	r3, #0
 800614e:	d003      	beq.n	8006158 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006150:	69ba      	ldr	r2, [r7, #24]
 8006152:	693b      	ldr	r3, [r7, #16]
 8006154:	4313      	orrs	r3, r2
 8006156:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006158:	4a27      	ldr	r2, [pc, #156]	; (80061f8 <HAL_GPIO_Init+0x334>)
 800615a:	69bb      	ldr	r3, [r7, #24]
 800615c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800615e:	4b26      	ldr	r3, [pc, #152]	; (80061f8 <HAL_GPIO_Init+0x334>)
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	43db      	mvns	r3, r3
 8006168:	69ba      	ldr	r2, [r7, #24]
 800616a:	4013      	ands	r3, r2
 800616c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006176:	2b00      	cmp	r3, #0
 8006178:	d003      	beq.n	8006182 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800617a:	69ba      	ldr	r2, [r7, #24]
 800617c:	693b      	ldr	r3, [r7, #16]
 800617e:	4313      	orrs	r3, r2
 8006180:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006182:	4a1d      	ldr	r2, [pc, #116]	; (80061f8 <HAL_GPIO_Init+0x334>)
 8006184:	69bb      	ldr	r3, [r7, #24]
 8006186:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006188:	4b1b      	ldr	r3, [pc, #108]	; (80061f8 <HAL_GPIO_Init+0x334>)
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	43db      	mvns	r3, r3
 8006192:	69ba      	ldr	r2, [r7, #24]
 8006194:	4013      	ands	r3, r2
 8006196:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d003      	beq.n	80061ac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80061a4:	69ba      	ldr	r2, [r7, #24]
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80061ac:	4a12      	ldr	r2, [pc, #72]	; (80061f8 <HAL_GPIO_Init+0x334>)
 80061ae:	69bb      	ldr	r3, [r7, #24]
 80061b0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80061b2:	69fb      	ldr	r3, [r7, #28]
 80061b4:	3301      	adds	r3, #1
 80061b6:	61fb      	str	r3, [r7, #28]
 80061b8:	69fb      	ldr	r3, [r7, #28]
 80061ba:	2b0f      	cmp	r3, #15
 80061bc:	f67f ae90 	bls.w	8005ee0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80061c0:	bf00      	nop
 80061c2:	bf00      	nop
 80061c4:	3724      	adds	r7, #36	; 0x24
 80061c6:	46bd      	mov	sp, r7
 80061c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061cc:	4770      	bx	lr
 80061ce:	bf00      	nop
 80061d0:	40023800 	.word	0x40023800
 80061d4:	40013800 	.word	0x40013800
 80061d8:	40020000 	.word	0x40020000
 80061dc:	40020400 	.word	0x40020400
 80061e0:	40020800 	.word	0x40020800
 80061e4:	40020c00 	.word	0x40020c00
 80061e8:	40021000 	.word	0x40021000
 80061ec:	40021400 	.word	0x40021400
 80061f0:	40021800 	.word	0x40021800
 80061f4:	40021c00 	.word	0x40021c00
 80061f8:	40013c00 	.word	0x40013c00

080061fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b083      	sub	sp, #12
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
 8006204:	460b      	mov	r3, r1
 8006206:	807b      	strh	r3, [r7, #2]
 8006208:	4613      	mov	r3, r2
 800620a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800620c:	787b      	ldrb	r3, [r7, #1]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d003      	beq.n	800621a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006212:	887a      	ldrh	r2, [r7, #2]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006218:	e003      	b.n	8006222 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800621a:	887b      	ldrh	r3, [r7, #2]
 800621c:	041a      	lsls	r2, r3, #16
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	619a      	str	r2, [r3, #24]
}
 8006222:	bf00      	nop
 8006224:	370c      	adds	r7, #12
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr
	...

08006230 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b084      	sub	sp, #16
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d101      	bne.n	8006242 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	e12b      	b.n	800649a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006248:	b2db      	uxtb	r3, r3
 800624a:	2b00      	cmp	r3, #0
 800624c:	d106      	bne.n	800625c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2200      	movs	r2, #0
 8006252:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f7fe fb84 	bl	8004964 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2224      	movs	r2, #36	; 0x24
 8006260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f022 0201 	bic.w	r2, r2, #1
 8006272:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006282:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006292:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006294:	f000 fd40 	bl	8006d18 <HAL_RCC_GetPCLK1Freq>
 8006298:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	4a81      	ldr	r2, [pc, #516]	; (80064a4 <HAL_I2C_Init+0x274>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d807      	bhi.n	80062b4 <HAL_I2C_Init+0x84>
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	4a80      	ldr	r2, [pc, #512]	; (80064a8 <HAL_I2C_Init+0x278>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	bf94      	ite	ls
 80062ac:	2301      	movls	r3, #1
 80062ae:	2300      	movhi	r3, #0
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	e006      	b.n	80062c2 <HAL_I2C_Init+0x92>
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	4a7d      	ldr	r2, [pc, #500]	; (80064ac <HAL_I2C_Init+0x27c>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	bf94      	ite	ls
 80062bc:	2301      	movls	r3, #1
 80062be:	2300      	movhi	r3, #0
 80062c0:	b2db      	uxtb	r3, r3
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d001      	beq.n	80062ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	e0e7      	b.n	800649a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	4a78      	ldr	r2, [pc, #480]	; (80064b0 <HAL_I2C_Init+0x280>)
 80062ce:	fba2 2303 	umull	r2, r3, r2, r3
 80062d2:	0c9b      	lsrs	r3, r3, #18
 80062d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	68ba      	ldr	r2, [r7, #8]
 80062e6:	430a      	orrs	r2, r1
 80062e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	6a1b      	ldr	r3, [r3, #32]
 80062f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	4a6a      	ldr	r2, [pc, #424]	; (80064a4 <HAL_I2C_Init+0x274>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d802      	bhi.n	8006304 <HAL_I2C_Init+0xd4>
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	3301      	adds	r3, #1
 8006302:	e009      	b.n	8006318 <HAL_I2C_Init+0xe8>
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800630a:	fb02 f303 	mul.w	r3, r2, r3
 800630e:	4a69      	ldr	r2, [pc, #420]	; (80064b4 <HAL_I2C_Init+0x284>)
 8006310:	fba2 2303 	umull	r2, r3, r2, r3
 8006314:	099b      	lsrs	r3, r3, #6
 8006316:	3301      	adds	r3, #1
 8006318:	687a      	ldr	r2, [r7, #4]
 800631a:	6812      	ldr	r2, [r2, #0]
 800631c:	430b      	orrs	r3, r1
 800631e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	69db      	ldr	r3, [r3, #28]
 8006326:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800632a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	495c      	ldr	r1, [pc, #368]	; (80064a4 <HAL_I2C_Init+0x274>)
 8006334:	428b      	cmp	r3, r1
 8006336:	d819      	bhi.n	800636c <HAL_I2C_Init+0x13c>
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	1e59      	subs	r1, r3, #1
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	005b      	lsls	r3, r3, #1
 8006342:	fbb1 f3f3 	udiv	r3, r1, r3
 8006346:	1c59      	adds	r1, r3, #1
 8006348:	f640 73fc 	movw	r3, #4092	; 0xffc
 800634c:	400b      	ands	r3, r1
 800634e:	2b00      	cmp	r3, #0
 8006350:	d00a      	beq.n	8006368 <HAL_I2C_Init+0x138>
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	1e59      	subs	r1, r3, #1
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	005b      	lsls	r3, r3, #1
 800635c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006360:	3301      	adds	r3, #1
 8006362:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006366:	e051      	b.n	800640c <HAL_I2C_Init+0x1dc>
 8006368:	2304      	movs	r3, #4
 800636a:	e04f      	b.n	800640c <HAL_I2C_Init+0x1dc>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d111      	bne.n	8006398 <HAL_I2C_Init+0x168>
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	1e58      	subs	r0, r3, #1
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6859      	ldr	r1, [r3, #4]
 800637c:	460b      	mov	r3, r1
 800637e:	005b      	lsls	r3, r3, #1
 8006380:	440b      	add	r3, r1
 8006382:	fbb0 f3f3 	udiv	r3, r0, r3
 8006386:	3301      	adds	r3, #1
 8006388:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800638c:	2b00      	cmp	r3, #0
 800638e:	bf0c      	ite	eq
 8006390:	2301      	moveq	r3, #1
 8006392:	2300      	movne	r3, #0
 8006394:	b2db      	uxtb	r3, r3
 8006396:	e012      	b.n	80063be <HAL_I2C_Init+0x18e>
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	1e58      	subs	r0, r3, #1
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6859      	ldr	r1, [r3, #4]
 80063a0:	460b      	mov	r3, r1
 80063a2:	009b      	lsls	r3, r3, #2
 80063a4:	440b      	add	r3, r1
 80063a6:	0099      	lsls	r1, r3, #2
 80063a8:	440b      	add	r3, r1
 80063aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80063ae:	3301      	adds	r3, #1
 80063b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	bf0c      	ite	eq
 80063b8:	2301      	moveq	r3, #1
 80063ba:	2300      	movne	r3, #0
 80063bc:	b2db      	uxtb	r3, r3
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d001      	beq.n	80063c6 <HAL_I2C_Init+0x196>
 80063c2:	2301      	movs	r3, #1
 80063c4:	e022      	b.n	800640c <HAL_I2C_Init+0x1dc>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d10e      	bne.n	80063ec <HAL_I2C_Init+0x1bc>
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	1e58      	subs	r0, r3, #1
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6859      	ldr	r1, [r3, #4]
 80063d6:	460b      	mov	r3, r1
 80063d8:	005b      	lsls	r3, r3, #1
 80063da:	440b      	add	r3, r1
 80063dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80063e0:	3301      	adds	r3, #1
 80063e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80063ea:	e00f      	b.n	800640c <HAL_I2C_Init+0x1dc>
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	1e58      	subs	r0, r3, #1
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6859      	ldr	r1, [r3, #4]
 80063f4:	460b      	mov	r3, r1
 80063f6:	009b      	lsls	r3, r3, #2
 80063f8:	440b      	add	r3, r1
 80063fa:	0099      	lsls	r1, r3, #2
 80063fc:	440b      	add	r3, r1
 80063fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8006402:	3301      	adds	r3, #1
 8006404:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006408:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800640c:	6879      	ldr	r1, [r7, #4]
 800640e:	6809      	ldr	r1, [r1, #0]
 8006410:	4313      	orrs	r3, r2
 8006412:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	69da      	ldr	r2, [r3, #28]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6a1b      	ldr	r3, [r3, #32]
 8006426:	431a      	orrs	r2, r3
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	430a      	orrs	r2, r1
 800642e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	689b      	ldr	r3, [r3, #8]
 8006436:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800643a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800643e:	687a      	ldr	r2, [r7, #4]
 8006440:	6911      	ldr	r1, [r2, #16]
 8006442:	687a      	ldr	r2, [r7, #4]
 8006444:	68d2      	ldr	r2, [r2, #12]
 8006446:	4311      	orrs	r1, r2
 8006448:	687a      	ldr	r2, [r7, #4]
 800644a:	6812      	ldr	r2, [r2, #0]
 800644c:	430b      	orrs	r3, r1
 800644e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	695a      	ldr	r2, [r3, #20]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	699b      	ldr	r3, [r3, #24]
 8006462:	431a      	orrs	r2, r3
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	430a      	orrs	r2, r1
 800646a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	681a      	ldr	r2, [r3, #0]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f042 0201 	orr.w	r2, r2, #1
 800647a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2200      	movs	r2, #0
 8006480:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2220      	movs	r2, #32
 8006486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2200      	movs	r2, #0
 800648e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2200      	movs	r2, #0
 8006494:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006498:	2300      	movs	r3, #0
}
 800649a:	4618      	mov	r0, r3
 800649c:	3710      	adds	r7, #16
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}
 80064a2:	bf00      	nop
 80064a4:	000186a0 	.word	0x000186a0
 80064a8:	001e847f 	.word	0x001e847f
 80064ac:	003d08ff 	.word	0x003d08ff
 80064b0:	431bde83 	.word	0x431bde83
 80064b4:	10624dd3 	.word	0x10624dd3

080064b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b086      	sub	sp, #24
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d101      	bne.n	80064ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e267      	b.n	800699a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f003 0301 	and.w	r3, r3, #1
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d075      	beq.n	80065c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80064d6:	4b88      	ldr	r3, [pc, #544]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 80064d8:	689b      	ldr	r3, [r3, #8]
 80064da:	f003 030c 	and.w	r3, r3, #12
 80064de:	2b04      	cmp	r3, #4
 80064e0:	d00c      	beq.n	80064fc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80064e2:	4b85      	ldr	r3, [pc, #532]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 80064e4:	689b      	ldr	r3, [r3, #8]
 80064e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80064ea:	2b08      	cmp	r3, #8
 80064ec:	d112      	bne.n	8006514 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80064ee:	4b82      	ldr	r3, [pc, #520]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80064fa:	d10b      	bne.n	8006514 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064fc:	4b7e      	ldr	r3, [pc, #504]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006504:	2b00      	cmp	r3, #0
 8006506:	d05b      	beq.n	80065c0 <HAL_RCC_OscConfig+0x108>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d157      	bne.n	80065c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006510:	2301      	movs	r3, #1
 8006512:	e242      	b.n	800699a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800651c:	d106      	bne.n	800652c <HAL_RCC_OscConfig+0x74>
 800651e:	4b76      	ldr	r3, [pc, #472]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a75      	ldr	r2, [pc, #468]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 8006524:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006528:	6013      	str	r3, [r2, #0]
 800652a:	e01d      	b.n	8006568 <HAL_RCC_OscConfig+0xb0>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006534:	d10c      	bne.n	8006550 <HAL_RCC_OscConfig+0x98>
 8006536:	4b70      	ldr	r3, [pc, #448]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a6f      	ldr	r2, [pc, #444]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 800653c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006540:	6013      	str	r3, [r2, #0]
 8006542:	4b6d      	ldr	r3, [pc, #436]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a6c      	ldr	r2, [pc, #432]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 8006548:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800654c:	6013      	str	r3, [r2, #0]
 800654e:	e00b      	b.n	8006568 <HAL_RCC_OscConfig+0xb0>
 8006550:	4b69      	ldr	r3, [pc, #420]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a68      	ldr	r2, [pc, #416]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 8006556:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800655a:	6013      	str	r3, [r2, #0]
 800655c:	4b66      	ldr	r3, [pc, #408]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a65      	ldr	r2, [pc, #404]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 8006562:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006566:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d013      	beq.n	8006598 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006570:	f7fe fd02 	bl	8004f78 <HAL_GetTick>
 8006574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006576:	e008      	b.n	800658a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006578:	f7fe fcfe 	bl	8004f78 <HAL_GetTick>
 800657c:	4602      	mov	r2, r0
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	1ad3      	subs	r3, r2, r3
 8006582:	2b64      	cmp	r3, #100	; 0x64
 8006584:	d901      	bls.n	800658a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006586:	2303      	movs	r3, #3
 8006588:	e207      	b.n	800699a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800658a:	4b5b      	ldr	r3, [pc, #364]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006592:	2b00      	cmp	r3, #0
 8006594:	d0f0      	beq.n	8006578 <HAL_RCC_OscConfig+0xc0>
 8006596:	e014      	b.n	80065c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006598:	f7fe fcee 	bl	8004f78 <HAL_GetTick>
 800659c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800659e:	e008      	b.n	80065b2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80065a0:	f7fe fcea 	bl	8004f78 <HAL_GetTick>
 80065a4:	4602      	mov	r2, r0
 80065a6:	693b      	ldr	r3, [r7, #16]
 80065a8:	1ad3      	subs	r3, r2, r3
 80065aa:	2b64      	cmp	r3, #100	; 0x64
 80065ac:	d901      	bls.n	80065b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80065ae:	2303      	movs	r3, #3
 80065b0:	e1f3      	b.n	800699a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065b2:	4b51      	ldr	r3, [pc, #324]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d1f0      	bne.n	80065a0 <HAL_RCC_OscConfig+0xe8>
 80065be:	e000      	b.n	80065c2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f003 0302 	and.w	r3, r3, #2
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d063      	beq.n	8006696 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80065ce:	4b4a      	ldr	r3, [pc, #296]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	f003 030c 	and.w	r3, r3, #12
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d00b      	beq.n	80065f2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80065da:	4b47      	ldr	r3, [pc, #284]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 80065dc:	689b      	ldr	r3, [r3, #8]
 80065de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80065e2:	2b08      	cmp	r3, #8
 80065e4:	d11c      	bne.n	8006620 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80065e6:	4b44      	ldr	r3, [pc, #272]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d116      	bne.n	8006620 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065f2:	4b41      	ldr	r3, [pc, #260]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f003 0302 	and.w	r3, r3, #2
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d005      	beq.n	800660a <HAL_RCC_OscConfig+0x152>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	68db      	ldr	r3, [r3, #12]
 8006602:	2b01      	cmp	r3, #1
 8006604:	d001      	beq.n	800660a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006606:	2301      	movs	r3, #1
 8006608:	e1c7      	b.n	800699a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800660a:	4b3b      	ldr	r3, [pc, #236]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	691b      	ldr	r3, [r3, #16]
 8006616:	00db      	lsls	r3, r3, #3
 8006618:	4937      	ldr	r1, [pc, #220]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 800661a:	4313      	orrs	r3, r2
 800661c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800661e:	e03a      	b.n	8006696 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	68db      	ldr	r3, [r3, #12]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d020      	beq.n	800666a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006628:	4b34      	ldr	r3, [pc, #208]	; (80066fc <HAL_RCC_OscConfig+0x244>)
 800662a:	2201      	movs	r2, #1
 800662c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800662e:	f7fe fca3 	bl	8004f78 <HAL_GetTick>
 8006632:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006634:	e008      	b.n	8006648 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006636:	f7fe fc9f 	bl	8004f78 <HAL_GetTick>
 800663a:	4602      	mov	r2, r0
 800663c:	693b      	ldr	r3, [r7, #16]
 800663e:	1ad3      	subs	r3, r2, r3
 8006640:	2b02      	cmp	r3, #2
 8006642:	d901      	bls.n	8006648 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006644:	2303      	movs	r3, #3
 8006646:	e1a8      	b.n	800699a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006648:	4b2b      	ldr	r3, [pc, #172]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f003 0302 	and.w	r3, r3, #2
 8006650:	2b00      	cmp	r3, #0
 8006652:	d0f0      	beq.n	8006636 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006654:	4b28      	ldr	r3, [pc, #160]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	691b      	ldr	r3, [r3, #16]
 8006660:	00db      	lsls	r3, r3, #3
 8006662:	4925      	ldr	r1, [pc, #148]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 8006664:	4313      	orrs	r3, r2
 8006666:	600b      	str	r3, [r1, #0]
 8006668:	e015      	b.n	8006696 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800666a:	4b24      	ldr	r3, [pc, #144]	; (80066fc <HAL_RCC_OscConfig+0x244>)
 800666c:	2200      	movs	r2, #0
 800666e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006670:	f7fe fc82 	bl	8004f78 <HAL_GetTick>
 8006674:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006676:	e008      	b.n	800668a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006678:	f7fe fc7e 	bl	8004f78 <HAL_GetTick>
 800667c:	4602      	mov	r2, r0
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	1ad3      	subs	r3, r2, r3
 8006682:	2b02      	cmp	r3, #2
 8006684:	d901      	bls.n	800668a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006686:	2303      	movs	r3, #3
 8006688:	e187      	b.n	800699a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800668a:	4b1b      	ldr	r3, [pc, #108]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f003 0302 	and.w	r3, r3, #2
 8006692:	2b00      	cmp	r3, #0
 8006694:	d1f0      	bne.n	8006678 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f003 0308 	and.w	r3, r3, #8
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d036      	beq.n	8006710 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	695b      	ldr	r3, [r3, #20]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d016      	beq.n	80066d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066aa:	4b15      	ldr	r3, [pc, #84]	; (8006700 <HAL_RCC_OscConfig+0x248>)
 80066ac:	2201      	movs	r2, #1
 80066ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066b0:	f7fe fc62 	bl	8004f78 <HAL_GetTick>
 80066b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066b6:	e008      	b.n	80066ca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80066b8:	f7fe fc5e 	bl	8004f78 <HAL_GetTick>
 80066bc:	4602      	mov	r2, r0
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	1ad3      	subs	r3, r2, r3
 80066c2:	2b02      	cmp	r3, #2
 80066c4:	d901      	bls.n	80066ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80066c6:	2303      	movs	r3, #3
 80066c8:	e167      	b.n	800699a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066ca:	4b0b      	ldr	r3, [pc, #44]	; (80066f8 <HAL_RCC_OscConfig+0x240>)
 80066cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066ce:	f003 0302 	and.w	r3, r3, #2
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d0f0      	beq.n	80066b8 <HAL_RCC_OscConfig+0x200>
 80066d6:	e01b      	b.n	8006710 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066d8:	4b09      	ldr	r3, [pc, #36]	; (8006700 <HAL_RCC_OscConfig+0x248>)
 80066da:	2200      	movs	r2, #0
 80066dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066de:	f7fe fc4b 	bl	8004f78 <HAL_GetTick>
 80066e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066e4:	e00e      	b.n	8006704 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80066e6:	f7fe fc47 	bl	8004f78 <HAL_GetTick>
 80066ea:	4602      	mov	r2, r0
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	1ad3      	subs	r3, r2, r3
 80066f0:	2b02      	cmp	r3, #2
 80066f2:	d907      	bls.n	8006704 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80066f4:	2303      	movs	r3, #3
 80066f6:	e150      	b.n	800699a <HAL_RCC_OscConfig+0x4e2>
 80066f8:	40023800 	.word	0x40023800
 80066fc:	42470000 	.word	0x42470000
 8006700:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006704:	4b88      	ldr	r3, [pc, #544]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 8006706:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006708:	f003 0302 	and.w	r3, r3, #2
 800670c:	2b00      	cmp	r3, #0
 800670e:	d1ea      	bne.n	80066e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f003 0304 	and.w	r3, r3, #4
 8006718:	2b00      	cmp	r3, #0
 800671a:	f000 8097 	beq.w	800684c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800671e:	2300      	movs	r3, #0
 8006720:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006722:	4b81      	ldr	r3, [pc, #516]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 8006724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006726:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800672a:	2b00      	cmp	r3, #0
 800672c:	d10f      	bne.n	800674e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800672e:	2300      	movs	r3, #0
 8006730:	60bb      	str	r3, [r7, #8]
 8006732:	4b7d      	ldr	r3, [pc, #500]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 8006734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006736:	4a7c      	ldr	r2, [pc, #496]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 8006738:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800673c:	6413      	str	r3, [r2, #64]	; 0x40
 800673e:	4b7a      	ldr	r3, [pc, #488]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 8006740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006746:	60bb      	str	r3, [r7, #8]
 8006748:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800674a:	2301      	movs	r3, #1
 800674c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800674e:	4b77      	ldr	r3, [pc, #476]	; (800692c <HAL_RCC_OscConfig+0x474>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006756:	2b00      	cmp	r3, #0
 8006758:	d118      	bne.n	800678c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800675a:	4b74      	ldr	r3, [pc, #464]	; (800692c <HAL_RCC_OscConfig+0x474>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a73      	ldr	r2, [pc, #460]	; (800692c <HAL_RCC_OscConfig+0x474>)
 8006760:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006764:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006766:	f7fe fc07 	bl	8004f78 <HAL_GetTick>
 800676a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800676c:	e008      	b.n	8006780 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800676e:	f7fe fc03 	bl	8004f78 <HAL_GetTick>
 8006772:	4602      	mov	r2, r0
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	1ad3      	subs	r3, r2, r3
 8006778:	2b02      	cmp	r3, #2
 800677a:	d901      	bls.n	8006780 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800677c:	2303      	movs	r3, #3
 800677e:	e10c      	b.n	800699a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006780:	4b6a      	ldr	r3, [pc, #424]	; (800692c <HAL_RCC_OscConfig+0x474>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006788:	2b00      	cmp	r3, #0
 800678a:	d0f0      	beq.n	800676e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	2b01      	cmp	r3, #1
 8006792:	d106      	bne.n	80067a2 <HAL_RCC_OscConfig+0x2ea>
 8006794:	4b64      	ldr	r3, [pc, #400]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 8006796:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006798:	4a63      	ldr	r2, [pc, #396]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 800679a:	f043 0301 	orr.w	r3, r3, #1
 800679e:	6713      	str	r3, [r2, #112]	; 0x70
 80067a0:	e01c      	b.n	80067dc <HAL_RCC_OscConfig+0x324>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	2b05      	cmp	r3, #5
 80067a8:	d10c      	bne.n	80067c4 <HAL_RCC_OscConfig+0x30c>
 80067aa:	4b5f      	ldr	r3, [pc, #380]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 80067ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067ae:	4a5e      	ldr	r2, [pc, #376]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 80067b0:	f043 0304 	orr.w	r3, r3, #4
 80067b4:	6713      	str	r3, [r2, #112]	; 0x70
 80067b6:	4b5c      	ldr	r3, [pc, #368]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 80067b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067ba:	4a5b      	ldr	r2, [pc, #364]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 80067bc:	f043 0301 	orr.w	r3, r3, #1
 80067c0:	6713      	str	r3, [r2, #112]	; 0x70
 80067c2:	e00b      	b.n	80067dc <HAL_RCC_OscConfig+0x324>
 80067c4:	4b58      	ldr	r3, [pc, #352]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 80067c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067c8:	4a57      	ldr	r2, [pc, #348]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 80067ca:	f023 0301 	bic.w	r3, r3, #1
 80067ce:	6713      	str	r3, [r2, #112]	; 0x70
 80067d0:	4b55      	ldr	r3, [pc, #340]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 80067d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067d4:	4a54      	ldr	r2, [pc, #336]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 80067d6:	f023 0304 	bic.w	r3, r3, #4
 80067da:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d015      	beq.n	8006810 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067e4:	f7fe fbc8 	bl	8004f78 <HAL_GetTick>
 80067e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067ea:	e00a      	b.n	8006802 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067ec:	f7fe fbc4 	bl	8004f78 <HAL_GetTick>
 80067f0:	4602      	mov	r2, r0
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	1ad3      	subs	r3, r2, r3
 80067f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d901      	bls.n	8006802 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80067fe:	2303      	movs	r3, #3
 8006800:	e0cb      	b.n	800699a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006802:	4b49      	ldr	r3, [pc, #292]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 8006804:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006806:	f003 0302 	and.w	r3, r3, #2
 800680a:	2b00      	cmp	r3, #0
 800680c:	d0ee      	beq.n	80067ec <HAL_RCC_OscConfig+0x334>
 800680e:	e014      	b.n	800683a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006810:	f7fe fbb2 	bl	8004f78 <HAL_GetTick>
 8006814:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006816:	e00a      	b.n	800682e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006818:	f7fe fbae 	bl	8004f78 <HAL_GetTick>
 800681c:	4602      	mov	r2, r0
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	1ad3      	subs	r3, r2, r3
 8006822:	f241 3288 	movw	r2, #5000	; 0x1388
 8006826:	4293      	cmp	r3, r2
 8006828:	d901      	bls.n	800682e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800682a:	2303      	movs	r3, #3
 800682c:	e0b5      	b.n	800699a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800682e:	4b3e      	ldr	r3, [pc, #248]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 8006830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006832:	f003 0302 	and.w	r3, r3, #2
 8006836:	2b00      	cmp	r3, #0
 8006838:	d1ee      	bne.n	8006818 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800683a:	7dfb      	ldrb	r3, [r7, #23]
 800683c:	2b01      	cmp	r3, #1
 800683e:	d105      	bne.n	800684c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006840:	4b39      	ldr	r3, [pc, #228]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 8006842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006844:	4a38      	ldr	r2, [pc, #224]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 8006846:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800684a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	699b      	ldr	r3, [r3, #24]
 8006850:	2b00      	cmp	r3, #0
 8006852:	f000 80a1 	beq.w	8006998 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006856:	4b34      	ldr	r3, [pc, #208]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 8006858:	689b      	ldr	r3, [r3, #8]
 800685a:	f003 030c 	and.w	r3, r3, #12
 800685e:	2b08      	cmp	r3, #8
 8006860:	d05c      	beq.n	800691c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	699b      	ldr	r3, [r3, #24]
 8006866:	2b02      	cmp	r3, #2
 8006868:	d141      	bne.n	80068ee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800686a:	4b31      	ldr	r3, [pc, #196]	; (8006930 <HAL_RCC_OscConfig+0x478>)
 800686c:	2200      	movs	r2, #0
 800686e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006870:	f7fe fb82 	bl	8004f78 <HAL_GetTick>
 8006874:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006876:	e008      	b.n	800688a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006878:	f7fe fb7e 	bl	8004f78 <HAL_GetTick>
 800687c:	4602      	mov	r2, r0
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	1ad3      	subs	r3, r2, r3
 8006882:	2b02      	cmp	r3, #2
 8006884:	d901      	bls.n	800688a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006886:	2303      	movs	r3, #3
 8006888:	e087      	b.n	800699a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800688a:	4b27      	ldr	r3, [pc, #156]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006892:	2b00      	cmp	r3, #0
 8006894:	d1f0      	bne.n	8006878 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	69da      	ldr	r2, [r3, #28]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6a1b      	ldr	r3, [r3, #32]
 800689e:	431a      	orrs	r2, r3
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068a4:	019b      	lsls	r3, r3, #6
 80068a6:	431a      	orrs	r2, r3
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068ac:	085b      	lsrs	r3, r3, #1
 80068ae:	3b01      	subs	r3, #1
 80068b0:	041b      	lsls	r3, r3, #16
 80068b2:	431a      	orrs	r2, r3
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068b8:	061b      	lsls	r3, r3, #24
 80068ba:	491b      	ldr	r1, [pc, #108]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 80068bc:	4313      	orrs	r3, r2
 80068be:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80068c0:	4b1b      	ldr	r3, [pc, #108]	; (8006930 <HAL_RCC_OscConfig+0x478>)
 80068c2:	2201      	movs	r2, #1
 80068c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068c6:	f7fe fb57 	bl	8004f78 <HAL_GetTick>
 80068ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068cc:	e008      	b.n	80068e0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80068ce:	f7fe fb53 	bl	8004f78 <HAL_GetTick>
 80068d2:	4602      	mov	r2, r0
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	1ad3      	subs	r3, r2, r3
 80068d8:	2b02      	cmp	r3, #2
 80068da:	d901      	bls.n	80068e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80068dc:	2303      	movs	r3, #3
 80068de:	e05c      	b.n	800699a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068e0:	4b11      	ldr	r3, [pc, #68]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d0f0      	beq.n	80068ce <HAL_RCC_OscConfig+0x416>
 80068ec:	e054      	b.n	8006998 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068ee:	4b10      	ldr	r3, [pc, #64]	; (8006930 <HAL_RCC_OscConfig+0x478>)
 80068f0:	2200      	movs	r2, #0
 80068f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068f4:	f7fe fb40 	bl	8004f78 <HAL_GetTick>
 80068f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068fa:	e008      	b.n	800690e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80068fc:	f7fe fb3c 	bl	8004f78 <HAL_GetTick>
 8006900:	4602      	mov	r2, r0
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	1ad3      	subs	r3, r2, r3
 8006906:	2b02      	cmp	r3, #2
 8006908:	d901      	bls.n	800690e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800690a:	2303      	movs	r3, #3
 800690c:	e045      	b.n	800699a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800690e:	4b06      	ldr	r3, [pc, #24]	; (8006928 <HAL_RCC_OscConfig+0x470>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006916:	2b00      	cmp	r3, #0
 8006918:	d1f0      	bne.n	80068fc <HAL_RCC_OscConfig+0x444>
 800691a:	e03d      	b.n	8006998 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	699b      	ldr	r3, [r3, #24]
 8006920:	2b01      	cmp	r3, #1
 8006922:	d107      	bne.n	8006934 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	e038      	b.n	800699a <HAL_RCC_OscConfig+0x4e2>
 8006928:	40023800 	.word	0x40023800
 800692c:	40007000 	.word	0x40007000
 8006930:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006934:	4b1b      	ldr	r3, [pc, #108]	; (80069a4 <HAL_RCC_OscConfig+0x4ec>)
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	699b      	ldr	r3, [r3, #24]
 800693e:	2b01      	cmp	r3, #1
 8006940:	d028      	beq.n	8006994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800694c:	429a      	cmp	r2, r3
 800694e:	d121      	bne.n	8006994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800695a:	429a      	cmp	r2, r3
 800695c:	d11a      	bne.n	8006994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800695e:	68fa      	ldr	r2, [r7, #12]
 8006960:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006964:	4013      	ands	r3, r2
 8006966:	687a      	ldr	r2, [r7, #4]
 8006968:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800696a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800696c:	4293      	cmp	r3, r2
 800696e:	d111      	bne.n	8006994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800697a:	085b      	lsrs	r3, r3, #1
 800697c:	3b01      	subs	r3, #1
 800697e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006980:	429a      	cmp	r2, r3
 8006982:	d107      	bne.n	8006994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800698e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006990:	429a      	cmp	r2, r3
 8006992:	d001      	beq.n	8006998 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	e000      	b.n	800699a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006998:	2300      	movs	r3, #0
}
 800699a:	4618      	mov	r0, r3
 800699c:	3718      	adds	r7, #24
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd80      	pop	{r7, pc}
 80069a2:	bf00      	nop
 80069a4:	40023800 	.word	0x40023800

080069a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b084      	sub	sp, #16
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
 80069b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d101      	bne.n	80069bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80069b8:	2301      	movs	r3, #1
 80069ba:	e0cc      	b.n	8006b56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80069bc:	4b68      	ldr	r3, [pc, #416]	; (8006b60 <HAL_RCC_ClockConfig+0x1b8>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f003 0307 	and.w	r3, r3, #7
 80069c4:	683a      	ldr	r2, [r7, #0]
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d90c      	bls.n	80069e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069ca:	4b65      	ldr	r3, [pc, #404]	; (8006b60 <HAL_RCC_ClockConfig+0x1b8>)
 80069cc:	683a      	ldr	r2, [r7, #0]
 80069ce:	b2d2      	uxtb	r2, r2
 80069d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80069d2:	4b63      	ldr	r3, [pc, #396]	; (8006b60 <HAL_RCC_ClockConfig+0x1b8>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f003 0307 	and.w	r3, r3, #7
 80069da:	683a      	ldr	r2, [r7, #0]
 80069dc:	429a      	cmp	r2, r3
 80069de:	d001      	beq.n	80069e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	e0b8      	b.n	8006b56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f003 0302 	and.w	r3, r3, #2
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d020      	beq.n	8006a32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f003 0304 	and.w	r3, r3, #4
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d005      	beq.n	8006a08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80069fc:	4b59      	ldr	r3, [pc, #356]	; (8006b64 <HAL_RCC_ClockConfig+0x1bc>)
 80069fe:	689b      	ldr	r3, [r3, #8]
 8006a00:	4a58      	ldr	r2, [pc, #352]	; (8006b64 <HAL_RCC_ClockConfig+0x1bc>)
 8006a02:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006a06:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f003 0308 	and.w	r3, r3, #8
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d005      	beq.n	8006a20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a14:	4b53      	ldr	r3, [pc, #332]	; (8006b64 <HAL_RCC_ClockConfig+0x1bc>)
 8006a16:	689b      	ldr	r3, [r3, #8]
 8006a18:	4a52      	ldr	r2, [pc, #328]	; (8006b64 <HAL_RCC_ClockConfig+0x1bc>)
 8006a1a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006a1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a20:	4b50      	ldr	r3, [pc, #320]	; (8006b64 <HAL_RCC_ClockConfig+0x1bc>)
 8006a22:	689b      	ldr	r3, [r3, #8]
 8006a24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	494d      	ldr	r1, [pc, #308]	; (8006b64 <HAL_RCC_ClockConfig+0x1bc>)
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f003 0301 	and.w	r3, r3, #1
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d044      	beq.n	8006ac8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	685b      	ldr	r3, [r3, #4]
 8006a42:	2b01      	cmp	r3, #1
 8006a44:	d107      	bne.n	8006a56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a46:	4b47      	ldr	r3, [pc, #284]	; (8006b64 <HAL_RCC_ClockConfig+0x1bc>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d119      	bne.n	8006a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a52:	2301      	movs	r3, #1
 8006a54:	e07f      	b.n	8006b56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	2b02      	cmp	r3, #2
 8006a5c:	d003      	beq.n	8006a66 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a62:	2b03      	cmp	r3, #3
 8006a64:	d107      	bne.n	8006a76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a66:	4b3f      	ldr	r3, [pc, #252]	; (8006b64 <HAL_RCC_ClockConfig+0x1bc>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d109      	bne.n	8006a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a72:	2301      	movs	r3, #1
 8006a74:	e06f      	b.n	8006b56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a76:	4b3b      	ldr	r3, [pc, #236]	; (8006b64 <HAL_RCC_ClockConfig+0x1bc>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f003 0302 	and.w	r3, r3, #2
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d101      	bne.n	8006a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a82:	2301      	movs	r3, #1
 8006a84:	e067      	b.n	8006b56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006a86:	4b37      	ldr	r3, [pc, #220]	; (8006b64 <HAL_RCC_ClockConfig+0x1bc>)
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	f023 0203 	bic.w	r2, r3, #3
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	4934      	ldr	r1, [pc, #208]	; (8006b64 <HAL_RCC_ClockConfig+0x1bc>)
 8006a94:	4313      	orrs	r3, r2
 8006a96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a98:	f7fe fa6e 	bl	8004f78 <HAL_GetTick>
 8006a9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a9e:	e00a      	b.n	8006ab6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006aa0:	f7fe fa6a 	bl	8004f78 <HAL_GetTick>
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	1ad3      	subs	r3, r2, r3
 8006aaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d901      	bls.n	8006ab6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006ab2:	2303      	movs	r3, #3
 8006ab4:	e04f      	b.n	8006b56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ab6:	4b2b      	ldr	r3, [pc, #172]	; (8006b64 <HAL_RCC_ClockConfig+0x1bc>)
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	f003 020c 	and.w	r2, r3, #12
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	009b      	lsls	r3, r3, #2
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	d1eb      	bne.n	8006aa0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006ac8:	4b25      	ldr	r3, [pc, #148]	; (8006b60 <HAL_RCC_ClockConfig+0x1b8>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f003 0307 	and.w	r3, r3, #7
 8006ad0:	683a      	ldr	r2, [r7, #0]
 8006ad2:	429a      	cmp	r2, r3
 8006ad4:	d20c      	bcs.n	8006af0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ad6:	4b22      	ldr	r3, [pc, #136]	; (8006b60 <HAL_RCC_ClockConfig+0x1b8>)
 8006ad8:	683a      	ldr	r2, [r7, #0]
 8006ada:	b2d2      	uxtb	r2, r2
 8006adc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ade:	4b20      	ldr	r3, [pc, #128]	; (8006b60 <HAL_RCC_ClockConfig+0x1b8>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f003 0307 	and.w	r3, r3, #7
 8006ae6:	683a      	ldr	r2, [r7, #0]
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d001      	beq.n	8006af0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	e032      	b.n	8006b56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f003 0304 	and.w	r3, r3, #4
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d008      	beq.n	8006b0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006afc:	4b19      	ldr	r3, [pc, #100]	; (8006b64 <HAL_RCC_ClockConfig+0x1bc>)
 8006afe:	689b      	ldr	r3, [r3, #8]
 8006b00:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	4916      	ldr	r1, [pc, #88]	; (8006b64 <HAL_RCC_ClockConfig+0x1bc>)
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f003 0308 	and.w	r3, r3, #8
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d009      	beq.n	8006b2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006b1a:	4b12      	ldr	r3, [pc, #72]	; (8006b64 <HAL_RCC_ClockConfig+0x1bc>)
 8006b1c:	689b      	ldr	r3, [r3, #8]
 8006b1e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	691b      	ldr	r3, [r3, #16]
 8006b26:	00db      	lsls	r3, r3, #3
 8006b28:	490e      	ldr	r1, [pc, #56]	; (8006b64 <HAL_RCC_ClockConfig+0x1bc>)
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006b2e:	f000 f821 	bl	8006b74 <HAL_RCC_GetSysClockFreq>
 8006b32:	4602      	mov	r2, r0
 8006b34:	4b0b      	ldr	r3, [pc, #44]	; (8006b64 <HAL_RCC_ClockConfig+0x1bc>)
 8006b36:	689b      	ldr	r3, [r3, #8]
 8006b38:	091b      	lsrs	r3, r3, #4
 8006b3a:	f003 030f 	and.w	r3, r3, #15
 8006b3e:	490a      	ldr	r1, [pc, #40]	; (8006b68 <HAL_RCC_ClockConfig+0x1c0>)
 8006b40:	5ccb      	ldrb	r3, [r1, r3]
 8006b42:	fa22 f303 	lsr.w	r3, r2, r3
 8006b46:	4a09      	ldr	r2, [pc, #36]	; (8006b6c <HAL_RCC_ClockConfig+0x1c4>)
 8006b48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006b4a:	4b09      	ldr	r3, [pc, #36]	; (8006b70 <HAL_RCC_ClockConfig+0x1c8>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	4618      	mov	r0, r3
 8006b50:	f7fe f9ce 	bl	8004ef0 <HAL_InitTick>

  return HAL_OK;
 8006b54:	2300      	movs	r3, #0
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	3710      	adds	r7, #16
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}
 8006b5e:	bf00      	nop
 8006b60:	40023c00 	.word	0x40023c00
 8006b64:	40023800 	.word	0x40023800
 8006b68:	0800f2c8 	.word	0x0800f2c8
 8006b6c:	20000000 	.word	0x20000000
 8006b70:	20000004 	.word	0x20000004

08006b74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b78:	b090      	sub	sp, #64	; 0x40
 8006b7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	637b      	str	r3, [r7, #52]	; 0x34
 8006b80:	2300      	movs	r3, #0
 8006b82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b84:	2300      	movs	r3, #0
 8006b86:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b8c:	4b59      	ldr	r3, [pc, #356]	; (8006cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	f003 030c 	and.w	r3, r3, #12
 8006b94:	2b08      	cmp	r3, #8
 8006b96:	d00d      	beq.n	8006bb4 <HAL_RCC_GetSysClockFreq+0x40>
 8006b98:	2b08      	cmp	r3, #8
 8006b9a:	f200 80a1 	bhi.w	8006ce0 <HAL_RCC_GetSysClockFreq+0x16c>
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d002      	beq.n	8006ba8 <HAL_RCC_GetSysClockFreq+0x34>
 8006ba2:	2b04      	cmp	r3, #4
 8006ba4:	d003      	beq.n	8006bae <HAL_RCC_GetSysClockFreq+0x3a>
 8006ba6:	e09b      	b.n	8006ce0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ba8:	4b53      	ldr	r3, [pc, #332]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x184>)
 8006baa:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8006bac:	e09b      	b.n	8006ce6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006bae:	4b53      	ldr	r3, [pc, #332]	; (8006cfc <HAL_RCC_GetSysClockFreq+0x188>)
 8006bb0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006bb2:	e098      	b.n	8006ce6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006bb4:	4b4f      	ldr	r3, [pc, #316]	; (8006cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006bbc:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006bbe:	4b4d      	ldr	r3, [pc, #308]	; (8006cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006bc0:	685b      	ldr	r3, [r3, #4]
 8006bc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d028      	beq.n	8006c1c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006bca:	4b4a      	ldr	r3, [pc, #296]	; (8006cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	099b      	lsrs	r3, r3, #6
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	623b      	str	r3, [r7, #32]
 8006bd4:	627a      	str	r2, [r7, #36]	; 0x24
 8006bd6:	6a3b      	ldr	r3, [r7, #32]
 8006bd8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006bdc:	2100      	movs	r1, #0
 8006bde:	4b47      	ldr	r3, [pc, #284]	; (8006cfc <HAL_RCC_GetSysClockFreq+0x188>)
 8006be0:	fb03 f201 	mul.w	r2, r3, r1
 8006be4:	2300      	movs	r3, #0
 8006be6:	fb00 f303 	mul.w	r3, r0, r3
 8006bea:	4413      	add	r3, r2
 8006bec:	4a43      	ldr	r2, [pc, #268]	; (8006cfc <HAL_RCC_GetSysClockFreq+0x188>)
 8006bee:	fba0 1202 	umull	r1, r2, r0, r2
 8006bf2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006bf4:	460a      	mov	r2, r1
 8006bf6:	62ba      	str	r2, [r7, #40]	; 0x28
 8006bf8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006bfa:	4413      	add	r3, r2
 8006bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006bfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c00:	2200      	movs	r2, #0
 8006c02:	61bb      	str	r3, [r7, #24]
 8006c04:	61fa      	str	r2, [r7, #28]
 8006c06:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c0a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006c0e:	f7f9 ffeb 	bl	8000be8 <__aeabi_uldivmod>
 8006c12:	4602      	mov	r2, r0
 8006c14:	460b      	mov	r3, r1
 8006c16:	4613      	mov	r3, r2
 8006c18:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c1a:	e053      	b.n	8006cc4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c1c:	4b35      	ldr	r3, [pc, #212]	; (8006cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	099b      	lsrs	r3, r3, #6
 8006c22:	2200      	movs	r2, #0
 8006c24:	613b      	str	r3, [r7, #16]
 8006c26:	617a      	str	r2, [r7, #20]
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006c2e:	f04f 0b00 	mov.w	fp, #0
 8006c32:	4652      	mov	r2, sl
 8006c34:	465b      	mov	r3, fp
 8006c36:	f04f 0000 	mov.w	r0, #0
 8006c3a:	f04f 0100 	mov.w	r1, #0
 8006c3e:	0159      	lsls	r1, r3, #5
 8006c40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c44:	0150      	lsls	r0, r2, #5
 8006c46:	4602      	mov	r2, r0
 8006c48:	460b      	mov	r3, r1
 8006c4a:	ebb2 080a 	subs.w	r8, r2, sl
 8006c4e:	eb63 090b 	sbc.w	r9, r3, fp
 8006c52:	f04f 0200 	mov.w	r2, #0
 8006c56:	f04f 0300 	mov.w	r3, #0
 8006c5a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006c5e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006c62:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006c66:	ebb2 0408 	subs.w	r4, r2, r8
 8006c6a:	eb63 0509 	sbc.w	r5, r3, r9
 8006c6e:	f04f 0200 	mov.w	r2, #0
 8006c72:	f04f 0300 	mov.w	r3, #0
 8006c76:	00eb      	lsls	r3, r5, #3
 8006c78:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c7c:	00e2      	lsls	r2, r4, #3
 8006c7e:	4614      	mov	r4, r2
 8006c80:	461d      	mov	r5, r3
 8006c82:	eb14 030a 	adds.w	r3, r4, sl
 8006c86:	603b      	str	r3, [r7, #0]
 8006c88:	eb45 030b 	adc.w	r3, r5, fp
 8006c8c:	607b      	str	r3, [r7, #4]
 8006c8e:	f04f 0200 	mov.w	r2, #0
 8006c92:	f04f 0300 	mov.w	r3, #0
 8006c96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006c9a:	4629      	mov	r1, r5
 8006c9c:	028b      	lsls	r3, r1, #10
 8006c9e:	4621      	mov	r1, r4
 8006ca0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ca4:	4621      	mov	r1, r4
 8006ca6:	028a      	lsls	r2, r1, #10
 8006ca8:	4610      	mov	r0, r2
 8006caa:	4619      	mov	r1, r3
 8006cac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cae:	2200      	movs	r2, #0
 8006cb0:	60bb      	str	r3, [r7, #8]
 8006cb2:	60fa      	str	r2, [r7, #12]
 8006cb4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006cb8:	f7f9 ff96 	bl	8000be8 <__aeabi_uldivmod>
 8006cbc:	4602      	mov	r2, r0
 8006cbe:	460b      	mov	r3, r1
 8006cc0:	4613      	mov	r3, r2
 8006cc2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006cc4:	4b0b      	ldr	r3, [pc, #44]	; (8006cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	0c1b      	lsrs	r3, r3, #16
 8006cca:	f003 0303 	and.w	r3, r3, #3
 8006cce:	3301      	adds	r3, #1
 8006cd0:	005b      	lsls	r3, r3, #1
 8006cd2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8006cd4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cdc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006cde:	e002      	b.n	8006ce6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006ce0:	4b05      	ldr	r3, [pc, #20]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x184>)
 8006ce2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006ce4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006ce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	3740      	adds	r7, #64	; 0x40
 8006cec:	46bd      	mov	sp, r7
 8006cee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006cf2:	bf00      	nop
 8006cf4:	40023800 	.word	0x40023800
 8006cf8:	00f42400 	.word	0x00f42400
 8006cfc:	017d7840 	.word	0x017d7840

08006d00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d00:	b480      	push	{r7}
 8006d02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d04:	4b03      	ldr	r3, [pc, #12]	; (8006d14 <HAL_RCC_GetHCLKFreq+0x14>)
 8006d06:	681b      	ldr	r3, [r3, #0]
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d10:	4770      	bx	lr
 8006d12:	bf00      	nop
 8006d14:	20000000 	.word	0x20000000

08006d18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006d1c:	f7ff fff0 	bl	8006d00 <HAL_RCC_GetHCLKFreq>
 8006d20:	4602      	mov	r2, r0
 8006d22:	4b05      	ldr	r3, [pc, #20]	; (8006d38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d24:	689b      	ldr	r3, [r3, #8]
 8006d26:	0a9b      	lsrs	r3, r3, #10
 8006d28:	f003 0307 	and.w	r3, r3, #7
 8006d2c:	4903      	ldr	r1, [pc, #12]	; (8006d3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d2e:	5ccb      	ldrb	r3, [r1, r3]
 8006d30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	bd80      	pop	{r7, pc}
 8006d38:	40023800 	.word	0x40023800
 8006d3c:	0800f2d8 	.word	0x0800f2d8

08006d40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006d44:	f7ff ffdc 	bl	8006d00 <HAL_RCC_GetHCLKFreq>
 8006d48:	4602      	mov	r2, r0
 8006d4a:	4b05      	ldr	r3, [pc, #20]	; (8006d60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	0b5b      	lsrs	r3, r3, #13
 8006d50:	f003 0307 	and.w	r3, r3, #7
 8006d54:	4903      	ldr	r1, [pc, #12]	; (8006d64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d56:	5ccb      	ldrb	r3, [r1, r3]
 8006d58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	bd80      	pop	{r7, pc}
 8006d60:	40023800 	.word	0x40023800
 8006d64:	0800f2d8 	.word	0x0800f2d8

08006d68 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b082      	sub	sp, #8
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d101      	bne.n	8006d7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d76:	2301      	movs	r3, #1
 8006d78:	e03f      	b.n	8006dfa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d80:	b2db      	uxtb	r3, r3
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d106      	bne.n	8006d94 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f7fd fe64 	bl	8004a5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2224      	movs	r2, #36	; 0x24
 8006d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	68da      	ldr	r2, [r3, #12]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006daa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006dac:	6878      	ldr	r0, [r7, #4]
 8006dae:	f001 f839 	bl	8007e24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	691a      	ldr	r2, [r3, #16]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006dc0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	695a      	ldr	r2, [r3, #20]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006dd0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	68da      	ldr	r2, [r3, #12]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006de0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2200      	movs	r2, #0
 8006de6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2220      	movs	r2, #32
 8006dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2220      	movs	r2, #32
 8006df4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006df8:	2300      	movs	r3, #0
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3708      	adds	r7, #8
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}

08006e02 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e02:	b580      	push	{r7, lr}
 8006e04:	b08a      	sub	sp, #40	; 0x28
 8006e06:	af02      	add	r7, sp, #8
 8006e08:	60f8      	str	r0, [r7, #12]
 8006e0a:	60b9      	str	r1, [r7, #8]
 8006e0c:	603b      	str	r3, [r7, #0]
 8006e0e:	4613      	mov	r3, r2
 8006e10:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006e12:	2300      	movs	r3, #0
 8006e14:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e1c:	b2db      	uxtb	r3, r3
 8006e1e:	2b20      	cmp	r3, #32
 8006e20:	d17c      	bne.n	8006f1c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d002      	beq.n	8006e2e <HAL_UART_Transmit+0x2c>
 8006e28:	88fb      	ldrh	r3, [r7, #6]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d101      	bne.n	8006e32 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e075      	b.n	8006f1e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e38:	2b01      	cmp	r3, #1
 8006e3a:	d101      	bne.n	8006e40 <HAL_UART_Transmit+0x3e>
 8006e3c:	2302      	movs	r3, #2
 8006e3e:	e06e      	b.n	8006f1e <HAL_UART_Transmit+0x11c>
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2201      	movs	r2, #1
 8006e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	2221      	movs	r2, #33	; 0x21
 8006e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e56:	f7fe f88f 	bl	8004f78 <HAL_GetTick>
 8006e5a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	88fa      	ldrh	r2, [r7, #6]
 8006e60:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	88fa      	ldrh	r2, [r7, #6]
 8006e66:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	689b      	ldr	r3, [r3, #8]
 8006e6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e70:	d108      	bne.n	8006e84 <HAL_UART_Transmit+0x82>
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	691b      	ldr	r3, [r3, #16]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d104      	bne.n	8006e84 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	61bb      	str	r3, [r7, #24]
 8006e82:	e003      	b.n	8006e8c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e88:	2300      	movs	r3, #0
 8006e8a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006e94:	e02a      	b.n	8006eec <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	9300      	str	r3, [sp, #0]
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	2180      	movs	r1, #128	; 0x80
 8006ea0:	68f8      	ldr	r0, [r7, #12]
 8006ea2:	f000 fcf5 	bl	8007890 <UART_WaitOnFlagUntilTimeout>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d001      	beq.n	8006eb0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006eac:	2303      	movs	r3, #3
 8006eae:	e036      	b.n	8006f1e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006eb0:	69fb      	ldr	r3, [r7, #28]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d10b      	bne.n	8006ece <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006eb6:	69bb      	ldr	r3, [r7, #24]
 8006eb8:	881b      	ldrh	r3, [r3, #0]
 8006eba:	461a      	mov	r2, r3
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ec4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006ec6:	69bb      	ldr	r3, [r7, #24]
 8006ec8:	3302      	adds	r3, #2
 8006eca:	61bb      	str	r3, [r7, #24]
 8006ecc:	e007      	b.n	8006ede <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ece:	69fb      	ldr	r3, [r7, #28]
 8006ed0:	781a      	ldrb	r2, [r3, #0]
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006ed8:	69fb      	ldr	r3, [r7, #28]
 8006eda:	3301      	adds	r3, #1
 8006edc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	3b01      	subs	r3, #1
 8006ee6:	b29a      	uxth	r2, r3
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006ef0:	b29b      	uxth	r3, r3
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d1cf      	bne.n	8006e96 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	9300      	str	r3, [sp, #0]
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	2200      	movs	r2, #0
 8006efe:	2140      	movs	r1, #64	; 0x40
 8006f00:	68f8      	ldr	r0, [r7, #12]
 8006f02:	f000 fcc5 	bl	8007890 <UART_WaitOnFlagUntilTimeout>
 8006f06:	4603      	mov	r3, r0
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d001      	beq.n	8006f10 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006f0c:	2303      	movs	r3, #3
 8006f0e:	e006      	b.n	8006f1e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	2220      	movs	r2, #32
 8006f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006f18:	2300      	movs	r3, #0
 8006f1a:	e000      	b.n	8006f1e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006f1c:	2302      	movs	r3, #2
  }
}
 8006f1e:	4618      	mov	r0, r3
 8006f20:	3720      	adds	r7, #32
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}

08006f26 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f26:	b580      	push	{r7, lr}
 8006f28:	b08a      	sub	sp, #40	; 0x28
 8006f2a:	af02      	add	r7, sp, #8
 8006f2c:	60f8      	str	r0, [r7, #12]
 8006f2e:	60b9      	str	r1, [r7, #8]
 8006f30:	603b      	str	r3, [r7, #0]
 8006f32:	4613      	mov	r3, r2
 8006f34:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006f36:	2300      	movs	r3, #0
 8006f38:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f40:	b2db      	uxtb	r3, r3
 8006f42:	2b20      	cmp	r3, #32
 8006f44:	f040 808c 	bne.w	8007060 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d002      	beq.n	8006f54 <HAL_UART_Receive+0x2e>
 8006f4e:	88fb      	ldrh	r3, [r7, #6]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d101      	bne.n	8006f58 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8006f54:	2301      	movs	r3, #1
 8006f56:	e084      	b.n	8007062 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d101      	bne.n	8006f66 <HAL_UART_Receive+0x40>
 8006f62:	2302      	movs	r3, #2
 8006f64:	e07d      	b.n	8007062 <HAL_UART_Receive+0x13c>
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2201      	movs	r2, #1
 8006f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	2200      	movs	r2, #0
 8006f72:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2222      	movs	r2, #34	; 0x22
 8006f78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f82:	f7fd fff9 	bl	8004f78 <HAL_GetTick>
 8006f86:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	88fa      	ldrh	r2, [r7, #6]
 8006f8c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	88fa      	ldrh	r2, [r7, #6]
 8006f92:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	689b      	ldr	r3, [r3, #8]
 8006f98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f9c:	d108      	bne.n	8006fb0 <HAL_UART_Receive+0x8a>
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	691b      	ldr	r3, [r3, #16]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d104      	bne.n	8006fb0 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	61bb      	str	r3, [r7, #24]
 8006fae:	e003      	b.n	8006fb8 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8006fc0:	e043      	b.n	800704a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	9300      	str	r3, [sp, #0]
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	2120      	movs	r1, #32
 8006fcc:	68f8      	ldr	r0, [r7, #12]
 8006fce:	f000 fc5f 	bl	8007890 <UART_WaitOnFlagUntilTimeout>
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d001      	beq.n	8006fdc <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8006fd8:	2303      	movs	r3, #3
 8006fda:	e042      	b.n	8007062 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8006fdc:	69fb      	ldr	r3, [r7, #28]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d10c      	bne.n	8006ffc <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fee:	b29a      	uxth	r2, r3
 8006ff0:	69bb      	ldr	r3, [r7, #24]
 8006ff2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006ff4:	69bb      	ldr	r3, [r7, #24]
 8006ff6:	3302      	adds	r3, #2
 8006ff8:	61bb      	str	r3, [r7, #24]
 8006ffa:	e01f      	b.n	800703c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	689b      	ldr	r3, [r3, #8]
 8007000:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007004:	d007      	beq.n	8007016 <HAL_UART_Receive+0xf0>
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d10a      	bne.n	8007024 <HAL_UART_Receive+0xfe>
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	691b      	ldr	r3, [r3, #16]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d106      	bne.n	8007024 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	b2da      	uxtb	r2, r3
 800701e:	69fb      	ldr	r3, [r7, #28]
 8007020:	701a      	strb	r2, [r3, #0]
 8007022:	e008      	b.n	8007036 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	685b      	ldr	r3, [r3, #4]
 800702a:	b2db      	uxtb	r3, r3
 800702c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007030:	b2da      	uxtb	r2, r3
 8007032:	69fb      	ldr	r3, [r7, #28]
 8007034:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8007036:	69fb      	ldr	r3, [r7, #28]
 8007038:	3301      	adds	r3, #1
 800703a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007040:	b29b      	uxth	r3, r3
 8007042:	3b01      	subs	r3, #1
 8007044:	b29a      	uxth	r2, r3
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800704e:	b29b      	uxth	r3, r3
 8007050:	2b00      	cmp	r3, #0
 8007052:	d1b6      	bne.n	8006fc2 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2220      	movs	r2, #32
 8007058:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800705c:	2300      	movs	r3, #0
 800705e:	e000      	b.n	8007062 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8007060:	2302      	movs	r3, #2
  }
}
 8007062:	4618      	mov	r0, r3
 8007064:	3720      	adds	r7, #32
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}

0800706a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800706a:	b580      	push	{r7, lr}
 800706c:	b08c      	sub	sp, #48	; 0x30
 800706e:	af00      	add	r7, sp, #0
 8007070:	60f8      	str	r0, [r7, #12]
 8007072:	60b9      	str	r1, [r7, #8]
 8007074:	4613      	mov	r3, r2
 8007076:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800707e:	b2db      	uxtb	r3, r3
 8007080:	2b20      	cmp	r3, #32
 8007082:	d152      	bne.n	800712a <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d002      	beq.n	8007090 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800708a:	88fb      	ldrh	r3, [r7, #6]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d101      	bne.n	8007094 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8007090:	2301      	movs	r3, #1
 8007092:	e04b      	b.n	800712c <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800709a:	2b01      	cmp	r3, #1
 800709c:	d101      	bne.n	80070a2 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 800709e:	2302      	movs	r3, #2
 80070a0:	e044      	b.n	800712c <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2201      	movs	r2, #1
 80070a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2201      	movs	r2, #1
 80070ae:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80070b0:	88fb      	ldrh	r3, [r7, #6]
 80070b2:	461a      	mov	r2, r3
 80070b4:	68b9      	ldr	r1, [r7, #8]
 80070b6:	68f8      	ldr	r0, [r7, #12]
 80070b8:	f000 fc58 	bl	800796c <UART_Start_Receive_DMA>
 80070bc:	4603      	mov	r3, r0
 80070be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80070c2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d12c      	bne.n	8007124 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ce:	2b01      	cmp	r3, #1
 80070d0:	d125      	bne.n	800711e <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80070d2:	2300      	movs	r3, #0
 80070d4:	613b      	str	r3, [r7, #16]
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	613b      	str	r3, [r7, #16]
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	613b      	str	r3, [r7, #16]
 80070e6:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	330c      	adds	r3, #12
 80070ee:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f0:	69bb      	ldr	r3, [r7, #24]
 80070f2:	e853 3f00 	ldrex	r3, [r3]
 80070f6:	617b      	str	r3, [r7, #20]
   return(result);
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	f043 0310 	orr.w	r3, r3, #16
 80070fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	330c      	adds	r3, #12
 8007106:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007108:	627a      	str	r2, [r7, #36]	; 0x24
 800710a:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800710c:	6a39      	ldr	r1, [r7, #32]
 800710e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007110:	e841 2300 	strex	r3, r2, [r1]
 8007114:	61fb      	str	r3, [r7, #28]
   return(result);
 8007116:	69fb      	ldr	r3, [r7, #28]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d1e5      	bne.n	80070e8 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 800711c:	e002      	b.n	8007124 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800711e:	2301      	movs	r3, #1
 8007120:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8007124:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007128:	e000      	b.n	800712c <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 800712a:	2302      	movs	r3, #2
  }
}
 800712c:	4618      	mov	r0, r3
 800712e:	3730      	adds	r7, #48	; 0x30
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}

08007134 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b0ba      	sub	sp, #232	; 0xe8
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	68db      	ldr	r3, [r3, #12]
 800714c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	695b      	ldr	r3, [r3, #20]
 8007156:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800715a:	2300      	movs	r3, #0
 800715c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007160:	2300      	movs	r3, #0
 8007162:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007166:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800716a:	f003 030f 	and.w	r3, r3, #15
 800716e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007172:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007176:	2b00      	cmp	r3, #0
 8007178:	d10f      	bne.n	800719a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800717a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800717e:	f003 0320 	and.w	r3, r3, #32
 8007182:	2b00      	cmp	r3, #0
 8007184:	d009      	beq.n	800719a <HAL_UART_IRQHandler+0x66>
 8007186:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800718a:	f003 0320 	and.w	r3, r3, #32
 800718e:	2b00      	cmp	r3, #0
 8007190:	d003      	beq.n	800719a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f000 fd8b 	bl	8007cae <UART_Receive_IT>
      return;
 8007198:	e256      	b.n	8007648 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800719a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800719e:	2b00      	cmp	r3, #0
 80071a0:	f000 80de 	beq.w	8007360 <HAL_UART_IRQHandler+0x22c>
 80071a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80071a8:	f003 0301 	and.w	r3, r3, #1
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d106      	bne.n	80071be <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80071b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071b4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	f000 80d1 	beq.w	8007360 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80071be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071c2:	f003 0301 	and.w	r3, r3, #1
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d00b      	beq.n	80071e2 <HAL_UART_IRQHandler+0xae>
 80071ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d005      	beq.n	80071e2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071da:	f043 0201 	orr.w	r2, r3, #1
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80071e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071e6:	f003 0304 	and.w	r3, r3, #4
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d00b      	beq.n	8007206 <HAL_UART_IRQHandler+0xd2>
 80071ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80071f2:	f003 0301 	and.w	r3, r3, #1
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d005      	beq.n	8007206 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071fe:	f043 0202 	orr.w	r2, r3, #2
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007206:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800720a:	f003 0302 	and.w	r3, r3, #2
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00b      	beq.n	800722a <HAL_UART_IRQHandler+0xf6>
 8007212:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007216:	f003 0301 	and.w	r3, r3, #1
 800721a:	2b00      	cmp	r3, #0
 800721c:	d005      	beq.n	800722a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007222:	f043 0204 	orr.w	r2, r3, #4
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800722a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800722e:	f003 0308 	and.w	r3, r3, #8
 8007232:	2b00      	cmp	r3, #0
 8007234:	d011      	beq.n	800725a <HAL_UART_IRQHandler+0x126>
 8007236:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800723a:	f003 0320 	and.w	r3, r3, #32
 800723e:	2b00      	cmp	r3, #0
 8007240:	d105      	bne.n	800724e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007242:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007246:	f003 0301 	and.w	r3, r3, #1
 800724a:	2b00      	cmp	r3, #0
 800724c:	d005      	beq.n	800725a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007252:	f043 0208 	orr.w	r2, r3, #8
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800725e:	2b00      	cmp	r3, #0
 8007260:	f000 81ed 	beq.w	800763e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007264:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007268:	f003 0320 	and.w	r3, r3, #32
 800726c:	2b00      	cmp	r3, #0
 800726e:	d008      	beq.n	8007282 <HAL_UART_IRQHandler+0x14e>
 8007270:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007274:	f003 0320 	and.w	r3, r3, #32
 8007278:	2b00      	cmp	r3, #0
 800727a:	d002      	beq.n	8007282 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f000 fd16 	bl	8007cae <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	695b      	ldr	r3, [r3, #20]
 8007288:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800728c:	2b40      	cmp	r3, #64	; 0x40
 800728e:	bf0c      	ite	eq
 8007290:	2301      	moveq	r3, #1
 8007292:	2300      	movne	r3, #0
 8007294:	b2db      	uxtb	r3, r3
 8007296:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800729e:	f003 0308 	and.w	r3, r3, #8
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d103      	bne.n	80072ae <HAL_UART_IRQHandler+0x17a>
 80072a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d04f      	beq.n	800734e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f000 fc1e 	bl	8007af0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	695b      	ldr	r3, [r3, #20]
 80072ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072be:	2b40      	cmp	r3, #64	; 0x40
 80072c0:	d141      	bne.n	8007346 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	3314      	adds	r3, #20
 80072c8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80072d0:	e853 3f00 	ldrex	r3, [r3]
 80072d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80072d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80072dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072e0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	3314      	adds	r3, #20
 80072ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80072ee:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80072f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80072fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80072fe:	e841 2300 	strex	r3, r2, [r1]
 8007302:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007306:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800730a:	2b00      	cmp	r3, #0
 800730c:	d1d9      	bne.n	80072c2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007312:	2b00      	cmp	r3, #0
 8007314:	d013      	beq.n	800733e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800731a:	4a7d      	ldr	r2, [pc, #500]	; (8007510 <HAL_UART_IRQHandler+0x3dc>)
 800731c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007322:	4618      	mov	r0, r3
 8007324:	f7fe fb42 	bl	80059ac <HAL_DMA_Abort_IT>
 8007328:	4603      	mov	r3, r0
 800732a:	2b00      	cmp	r3, #0
 800732c:	d016      	beq.n	800735c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007332:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007334:	687a      	ldr	r2, [r7, #4]
 8007336:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007338:	4610      	mov	r0, r2
 800733a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800733c:	e00e      	b.n	800735c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f000 f9a4 	bl	800768c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007344:	e00a      	b.n	800735c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f000 f9a0 	bl	800768c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800734c:	e006      	b.n	800735c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	f000 f99c 	bl	800768c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2200      	movs	r2, #0
 8007358:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800735a:	e170      	b.n	800763e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800735c:	bf00      	nop
    return;
 800735e:	e16e      	b.n	800763e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007364:	2b01      	cmp	r3, #1
 8007366:	f040 814a 	bne.w	80075fe <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800736a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800736e:	f003 0310 	and.w	r3, r3, #16
 8007372:	2b00      	cmp	r3, #0
 8007374:	f000 8143 	beq.w	80075fe <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007378:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800737c:	f003 0310 	and.w	r3, r3, #16
 8007380:	2b00      	cmp	r3, #0
 8007382:	f000 813c 	beq.w	80075fe <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007386:	2300      	movs	r3, #0
 8007388:	60bb      	str	r3, [r7, #8]
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	60bb      	str	r3, [r7, #8]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	60bb      	str	r3, [r7, #8]
 800739a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	695b      	ldr	r3, [r3, #20]
 80073a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073a6:	2b40      	cmp	r3, #64	; 0x40
 80073a8:	f040 80b4 	bne.w	8007514 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80073b8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80073bc:	2b00      	cmp	r3, #0
 80073be:	f000 8140 	beq.w	8007642 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80073c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80073ca:	429a      	cmp	r2, r3
 80073cc:	f080 8139 	bcs.w	8007642 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80073d6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073dc:	69db      	ldr	r3, [r3, #28]
 80073de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073e2:	f000 8088 	beq.w	80074f6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	330c      	adds	r3, #12
 80073ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80073f4:	e853 3f00 	ldrex	r3, [r3]
 80073f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80073fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007400:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007404:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	330c      	adds	r3, #12
 800740e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007412:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007416:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800741a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800741e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007422:	e841 2300 	strex	r3, r2, [r1]
 8007426:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800742a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800742e:	2b00      	cmp	r3, #0
 8007430:	d1d9      	bne.n	80073e6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	3314      	adds	r3, #20
 8007438:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800743a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800743c:	e853 3f00 	ldrex	r3, [r3]
 8007440:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007442:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007444:	f023 0301 	bic.w	r3, r3, #1
 8007448:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	3314      	adds	r3, #20
 8007452:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007456:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800745a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800745c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800745e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007462:	e841 2300 	strex	r3, r2, [r1]
 8007466:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007468:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800746a:	2b00      	cmp	r3, #0
 800746c:	d1e1      	bne.n	8007432 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	3314      	adds	r3, #20
 8007474:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007476:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007478:	e853 3f00 	ldrex	r3, [r3]
 800747c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800747e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007480:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007484:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	3314      	adds	r3, #20
 800748e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007492:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007494:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007496:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007498:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800749a:	e841 2300 	strex	r3, r2, [r1]
 800749e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80074a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d1e3      	bne.n	800746e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2220      	movs	r2, #32
 80074aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2200      	movs	r2, #0
 80074b2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	330c      	adds	r3, #12
 80074ba:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074be:	e853 3f00 	ldrex	r3, [r3]
 80074c2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80074c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80074c6:	f023 0310 	bic.w	r3, r3, #16
 80074ca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	330c      	adds	r3, #12
 80074d4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80074d8:	65ba      	str	r2, [r7, #88]	; 0x58
 80074da:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074dc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80074de:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80074e0:	e841 2300 	strex	r3, r2, [r1]
 80074e4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80074e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d1e3      	bne.n	80074b4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074f0:	4618      	mov	r0, r3
 80074f2:	f7fe f9eb 	bl	80058cc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80074fe:	b29b      	uxth	r3, r3
 8007500:	1ad3      	subs	r3, r2, r3
 8007502:	b29b      	uxth	r3, r3
 8007504:	4619      	mov	r1, r3
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f7fb fb44 	bl	8002b94 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800750c:	e099      	b.n	8007642 <HAL_UART_IRQHandler+0x50e>
 800750e:	bf00      	nop
 8007510:	08007bb7 	.word	0x08007bb7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800751c:	b29b      	uxth	r3, r3
 800751e:	1ad3      	subs	r3, r2, r3
 8007520:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007528:	b29b      	uxth	r3, r3
 800752a:	2b00      	cmp	r3, #0
 800752c:	f000 808b 	beq.w	8007646 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007530:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007534:	2b00      	cmp	r3, #0
 8007536:	f000 8086 	beq.w	8007646 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	330c      	adds	r3, #12
 8007540:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007544:	e853 3f00 	ldrex	r3, [r3]
 8007548:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800754a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800754c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007550:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	330c      	adds	r3, #12
 800755a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800755e:	647a      	str	r2, [r7, #68]	; 0x44
 8007560:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007562:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007564:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007566:	e841 2300 	strex	r3, r2, [r1]
 800756a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800756c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800756e:	2b00      	cmp	r3, #0
 8007570:	d1e3      	bne.n	800753a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	3314      	adds	r3, #20
 8007578:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800757a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800757c:	e853 3f00 	ldrex	r3, [r3]
 8007580:	623b      	str	r3, [r7, #32]
   return(result);
 8007582:	6a3b      	ldr	r3, [r7, #32]
 8007584:	f023 0301 	bic.w	r3, r3, #1
 8007588:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	3314      	adds	r3, #20
 8007592:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007596:	633a      	str	r2, [r7, #48]	; 0x30
 8007598:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800759a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800759c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800759e:	e841 2300 	strex	r3, r2, [r1]
 80075a2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80075a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d1e3      	bne.n	8007572 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2220      	movs	r2, #32
 80075ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2200      	movs	r2, #0
 80075b6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	330c      	adds	r3, #12
 80075be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	e853 3f00 	ldrex	r3, [r3]
 80075c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	f023 0310 	bic.w	r3, r3, #16
 80075ce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	330c      	adds	r3, #12
 80075d8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80075dc:	61fa      	str	r2, [r7, #28]
 80075de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e0:	69b9      	ldr	r1, [r7, #24]
 80075e2:	69fa      	ldr	r2, [r7, #28]
 80075e4:	e841 2300 	strex	r3, r2, [r1]
 80075e8:	617b      	str	r3, [r7, #20]
   return(result);
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d1e3      	bne.n	80075b8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80075f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80075f4:	4619      	mov	r1, r3
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f7fb facc 	bl	8002b94 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80075fc:	e023      	b.n	8007646 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80075fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007602:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007606:	2b00      	cmp	r3, #0
 8007608:	d009      	beq.n	800761e <HAL_UART_IRQHandler+0x4ea>
 800760a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800760e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007612:	2b00      	cmp	r3, #0
 8007614:	d003      	beq.n	800761e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	f000 fae1 	bl	8007bde <UART_Transmit_IT>
    return;
 800761c:	e014      	b.n	8007648 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800761e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007622:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007626:	2b00      	cmp	r3, #0
 8007628:	d00e      	beq.n	8007648 <HAL_UART_IRQHandler+0x514>
 800762a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800762e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007632:	2b00      	cmp	r3, #0
 8007634:	d008      	beq.n	8007648 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007636:	6878      	ldr	r0, [r7, #4]
 8007638:	f000 fb21 	bl	8007c7e <UART_EndTransmit_IT>
    return;
 800763c:	e004      	b.n	8007648 <HAL_UART_IRQHandler+0x514>
    return;
 800763e:	bf00      	nop
 8007640:	e002      	b.n	8007648 <HAL_UART_IRQHandler+0x514>
      return;
 8007642:	bf00      	nop
 8007644:	e000      	b.n	8007648 <HAL_UART_IRQHandler+0x514>
      return;
 8007646:	bf00      	nop
  }
}
 8007648:	37e8      	adds	r7, #232	; 0xe8
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
 800764e:	bf00      	nop

08007650 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007658:	bf00      	nop
 800765a:	370c      	adds	r7, #12
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr

08007664 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007664:	b480      	push	{r7}
 8007666:	b083      	sub	sp, #12
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800766c:	bf00      	nop
 800766e:	370c      	adds	r7, #12
 8007670:	46bd      	mov	sp, r7
 8007672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007676:	4770      	bx	lr

08007678 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007678:	b480      	push	{r7}
 800767a:	b083      	sub	sp, #12
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007680:	bf00      	nop
 8007682:	370c      	adds	r7, #12
 8007684:	46bd      	mov	sp, r7
 8007686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768a:	4770      	bx	lr

0800768c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800768c:	b480      	push	{r7}
 800768e:	b083      	sub	sp, #12
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007694:	bf00      	nop
 8007696:	370c      	adds	r7, #12
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr

080076a0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b09c      	sub	sp, #112	; 0x70
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076ac:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d172      	bne.n	80077a2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80076bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076be:	2200      	movs	r2, #0
 80076c0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	330c      	adds	r3, #12
 80076c8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076cc:	e853 3f00 	ldrex	r3, [r3]
 80076d0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80076d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80076d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80076d8:	66bb      	str	r3, [r7, #104]	; 0x68
 80076da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	330c      	adds	r3, #12
 80076e0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80076e2:	65ba      	str	r2, [r7, #88]	; 0x58
 80076e4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80076e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80076ea:	e841 2300 	strex	r3, r2, [r1]
 80076ee:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80076f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d1e5      	bne.n	80076c2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	3314      	adds	r3, #20
 80076fc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007700:	e853 3f00 	ldrex	r3, [r3]
 8007704:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007706:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007708:	f023 0301 	bic.w	r3, r3, #1
 800770c:	667b      	str	r3, [r7, #100]	; 0x64
 800770e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	3314      	adds	r3, #20
 8007714:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007716:	647a      	str	r2, [r7, #68]	; 0x44
 8007718:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800771a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800771c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800771e:	e841 2300 	strex	r3, r2, [r1]
 8007722:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007724:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007726:	2b00      	cmp	r3, #0
 8007728:	d1e5      	bne.n	80076f6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800772a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	3314      	adds	r3, #20
 8007730:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007734:	e853 3f00 	ldrex	r3, [r3]
 8007738:	623b      	str	r3, [r7, #32]
   return(result);
 800773a:	6a3b      	ldr	r3, [r7, #32]
 800773c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007740:	663b      	str	r3, [r7, #96]	; 0x60
 8007742:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	3314      	adds	r3, #20
 8007748:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800774a:	633a      	str	r2, [r7, #48]	; 0x30
 800774c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007750:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007752:	e841 2300 	strex	r3, r2, [r1]
 8007756:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800775a:	2b00      	cmp	r3, #0
 800775c:	d1e5      	bne.n	800772a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800775e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007760:	2220      	movs	r2, #32
 8007762:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007766:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800776a:	2b01      	cmp	r3, #1
 800776c:	d119      	bne.n	80077a2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800776e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	330c      	adds	r3, #12
 8007774:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	e853 3f00 	ldrex	r3, [r3]
 800777c:	60fb      	str	r3, [r7, #12]
   return(result);
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	f023 0310 	bic.w	r3, r3, #16
 8007784:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007786:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	330c      	adds	r3, #12
 800778c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800778e:	61fa      	str	r2, [r7, #28]
 8007790:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007792:	69b9      	ldr	r1, [r7, #24]
 8007794:	69fa      	ldr	r2, [r7, #28]
 8007796:	e841 2300 	strex	r3, r2, [r1]
 800779a:	617b      	str	r3, [r7, #20]
   return(result);
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d1e5      	bne.n	800776e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077a6:	2b01      	cmp	r3, #1
 80077a8:	d106      	bne.n	80077b8 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077ac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80077ae:	4619      	mov	r1, r3
 80077b0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80077b2:	f7fb f9ef 	bl	8002b94 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80077b6:	e002      	b.n	80077be <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80077b8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80077ba:	f7ff ff53 	bl	8007664 <HAL_UART_RxCpltCallback>
}
 80077be:	bf00      	nop
 80077c0:	3770      	adds	r7, #112	; 0x70
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}

080077c6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80077c6:	b580      	push	{r7, lr}
 80077c8:	b084      	sub	sp, #16
 80077ca:	af00      	add	r7, sp, #0
 80077cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077d2:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077d8:	2b01      	cmp	r3, #1
 80077da:	d108      	bne.n	80077ee <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80077e0:	085b      	lsrs	r3, r3, #1
 80077e2:	b29b      	uxth	r3, r3
 80077e4:	4619      	mov	r1, r3
 80077e6:	68f8      	ldr	r0, [r7, #12]
 80077e8:	f7fb f9d4 	bl	8002b94 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80077ec:	e002      	b.n	80077f4 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80077ee:	68f8      	ldr	r0, [r7, #12]
 80077f0:	f7ff ff42 	bl	8007678 <HAL_UART_RxHalfCpltCallback>
}
 80077f4:	bf00      	nop
 80077f6:	3710      	adds	r7, #16
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}

080077fc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b084      	sub	sp, #16
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007804:	2300      	movs	r3, #0
 8007806:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800780c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	695b      	ldr	r3, [r3, #20]
 8007814:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007818:	2b80      	cmp	r3, #128	; 0x80
 800781a:	bf0c      	ite	eq
 800781c:	2301      	moveq	r3, #1
 800781e:	2300      	movne	r3, #0
 8007820:	b2db      	uxtb	r3, r3
 8007822:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800782a:	b2db      	uxtb	r3, r3
 800782c:	2b21      	cmp	r3, #33	; 0x21
 800782e:	d108      	bne.n	8007842 <UART_DMAError+0x46>
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d005      	beq.n	8007842 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	2200      	movs	r2, #0
 800783a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800783c:	68b8      	ldr	r0, [r7, #8]
 800783e:	f000 f92f 	bl	8007aa0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	695b      	ldr	r3, [r3, #20]
 8007848:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800784c:	2b40      	cmp	r3, #64	; 0x40
 800784e:	bf0c      	ite	eq
 8007850:	2301      	moveq	r3, #1
 8007852:	2300      	movne	r3, #0
 8007854:	b2db      	uxtb	r3, r3
 8007856:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800785e:	b2db      	uxtb	r3, r3
 8007860:	2b22      	cmp	r3, #34	; 0x22
 8007862:	d108      	bne.n	8007876 <UART_DMAError+0x7a>
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d005      	beq.n	8007876 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	2200      	movs	r2, #0
 800786e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007870:	68b8      	ldr	r0, [r7, #8]
 8007872:	f000 f93d 	bl	8007af0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800787a:	f043 0210 	orr.w	r2, r3, #16
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007882:	68b8      	ldr	r0, [r7, #8]
 8007884:	f7ff ff02 	bl	800768c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007888:	bf00      	nop
 800788a:	3710      	adds	r7, #16
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}

08007890 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b090      	sub	sp, #64	; 0x40
 8007894:	af00      	add	r7, sp, #0
 8007896:	60f8      	str	r0, [r7, #12]
 8007898:	60b9      	str	r1, [r7, #8]
 800789a:	603b      	str	r3, [r7, #0]
 800789c:	4613      	mov	r3, r2
 800789e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078a0:	e050      	b.n	8007944 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80078a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80078a8:	d04c      	beq.n	8007944 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80078aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d007      	beq.n	80078c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80078b0:	f7fd fb62 	bl	8004f78 <HAL_GetTick>
 80078b4:	4602      	mov	r2, r0
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	1ad3      	subs	r3, r2, r3
 80078ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80078bc:	429a      	cmp	r2, r3
 80078be:	d241      	bcs.n	8007944 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	330c      	adds	r3, #12
 80078c6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078ca:	e853 3f00 	ldrex	r3, [r3]
 80078ce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80078d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80078d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	330c      	adds	r3, #12
 80078de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80078e0:	637a      	str	r2, [r7, #52]	; 0x34
 80078e2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80078e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80078e8:	e841 2300 	strex	r3, r2, [r1]
 80078ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80078ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d1e5      	bne.n	80078c0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	3314      	adds	r3, #20
 80078fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	e853 3f00 	ldrex	r3, [r3]
 8007902:	613b      	str	r3, [r7, #16]
   return(result);
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	f023 0301 	bic.w	r3, r3, #1
 800790a:	63bb      	str	r3, [r7, #56]	; 0x38
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	3314      	adds	r3, #20
 8007912:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007914:	623a      	str	r2, [r7, #32]
 8007916:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007918:	69f9      	ldr	r1, [r7, #28]
 800791a:	6a3a      	ldr	r2, [r7, #32]
 800791c:	e841 2300 	strex	r3, r2, [r1]
 8007920:	61bb      	str	r3, [r7, #24]
   return(result);
 8007922:	69bb      	ldr	r3, [r7, #24]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d1e5      	bne.n	80078f4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	2220      	movs	r2, #32
 800792c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	2220      	movs	r2, #32
 8007934:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	2200      	movs	r2, #0
 800793c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007940:	2303      	movs	r3, #3
 8007942:	e00f      	b.n	8007964 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	681a      	ldr	r2, [r3, #0]
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	4013      	ands	r3, r2
 800794e:	68ba      	ldr	r2, [r7, #8]
 8007950:	429a      	cmp	r2, r3
 8007952:	bf0c      	ite	eq
 8007954:	2301      	moveq	r3, #1
 8007956:	2300      	movne	r3, #0
 8007958:	b2db      	uxtb	r3, r3
 800795a:	461a      	mov	r2, r3
 800795c:	79fb      	ldrb	r3, [r7, #7]
 800795e:	429a      	cmp	r2, r3
 8007960:	d09f      	beq.n	80078a2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007962:	2300      	movs	r3, #0
}
 8007964:	4618      	mov	r0, r3
 8007966:	3740      	adds	r7, #64	; 0x40
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}

0800796c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b098      	sub	sp, #96	; 0x60
 8007970:	af00      	add	r7, sp, #0
 8007972:	60f8      	str	r0, [r7, #12]
 8007974:	60b9      	str	r1, [r7, #8]
 8007976:	4613      	mov	r3, r2
 8007978:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800797a:	68ba      	ldr	r2, [r7, #8]
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	88fa      	ldrh	r2, [r7, #6]
 8007984:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	2200      	movs	r2, #0
 800798a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2222      	movs	r2, #34	; 0x22
 8007990:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007998:	4a3e      	ldr	r2, [pc, #248]	; (8007a94 <UART_Start_Receive_DMA+0x128>)
 800799a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079a0:	4a3d      	ldr	r2, [pc, #244]	; (8007a98 <UART_Start_Receive_DMA+0x12c>)
 80079a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079a8:	4a3c      	ldr	r2, [pc, #240]	; (8007a9c <UART_Start_Receive_DMA+0x130>)
 80079aa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079b0:	2200      	movs	r2, #0
 80079b2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80079b4:	f107 0308 	add.w	r3, r7, #8
 80079b8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	3304      	adds	r3, #4
 80079c4:	4619      	mov	r1, r3
 80079c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80079c8:	681a      	ldr	r2, [r3, #0]
 80079ca:	88fb      	ldrh	r3, [r7, #6]
 80079cc:	f7fd ff26 	bl	800581c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80079d0:	2300      	movs	r3, #0
 80079d2:	613b      	str	r3, [r7, #16]
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	613b      	str	r3, [r7, #16]
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	613b      	str	r3, [r7, #16]
 80079e4:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2200      	movs	r2, #0
 80079ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	330c      	adds	r3, #12
 80079f4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80079f8:	e853 3f00 	ldrex	r3, [r3]
 80079fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80079fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a04:	65bb      	str	r3, [r7, #88]	; 0x58
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	330c      	adds	r3, #12
 8007a0c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007a0e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007a10:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a12:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007a14:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007a16:	e841 2300 	strex	r3, r2, [r1]
 8007a1a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007a1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d1e5      	bne.n	80079ee <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	3314      	adds	r3, #20
 8007a28:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a2c:	e853 3f00 	ldrex	r3, [r3]
 8007a30:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a34:	f043 0301 	orr.w	r3, r3, #1
 8007a38:	657b      	str	r3, [r7, #84]	; 0x54
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	3314      	adds	r3, #20
 8007a40:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007a42:	63ba      	str	r2, [r7, #56]	; 0x38
 8007a44:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a46:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007a48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007a4a:	e841 2300 	strex	r3, r2, [r1]
 8007a4e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d1e5      	bne.n	8007a22 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	3314      	adds	r3, #20
 8007a5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a5e:	69bb      	ldr	r3, [r7, #24]
 8007a60:	e853 3f00 	ldrex	r3, [r3]
 8007a64:	617b      	str	r3, [r7, #20]
   return(result);
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a6c:	653b      	str	r3, [r7, #80]	; 0x50
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	3314      	adds	r3, #20
 8007a74:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007a76:	627a      	str	r2, [r7, #36]	; 0x24
 8007a78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a7a:	6a39      	ldr	r1, [r7, #32]
 8007a7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a7e:	e841 2300 	strex	r3, r2, [r1]
 8007a82:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a84:	69fb      	ldr	r3, [r7, #28]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d1e5      	bne.n	8007a56 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8007a8a:	2300      	movs	r3, #0
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3760      	adds	r7, #96	; 0x60
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}
 8007a94:	080076a1 	.word	0x080076a1
 8007a98:	080077c7 	.word	0x080077c7
 8007a9c:	080077fd 	.word	0x080077fd

08007aa0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b089      	sub	sp, #36	; 0x24
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	330c      	adds	r3, #12
 8007aae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	e853 3f00 	ldrex	r3, [r3]
 8007ab6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007abe:	61fb      	str	r3, [r7, #28]
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	330c      	adds	r3, #12
 8007ac6:	69fa      	ldr	r2, [r7, #28]
 8007ac8:	61ba      	str	r2, [r7, #24]
 8007aca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007acc:	6979      	ldr	r1, [r7, #20]
 8007ace:	69ba      	ldr	r2, [r7, #24]
 8007ad0:	e841 2300 	strex	r3, r2, [r1]
 8007ad4:	613b      	str	r3, [r7, #16]
   return(result);
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d1e5      	bne.n	8007aa8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2220      	movs	r2, #32
 8007ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007ae4:	bf00      	nop
 8007ae6:	3724      	adds	r7, #36	; 0x24
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aee:	4770      	bx	lr

08007af0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007af0:	b480      	push	{r7}
 8007af2:	b095      	sub	sp, #84	; 0x54
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	330c      	adds	r3, #12
 8007afe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b02:	e853 3f00 	ldrex	r3, [r3]
 8007b06:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b0a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	330c      	adds	r3, #12
 8007b16:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007b18:	643a      	str	r2, [r7, #64]	; 0x40
 8007b1a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b1c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007b1e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007b20:	e841 2300 	strex	r3, r2, [r1]
 8007b24:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d1e5      	bne.n	8007af8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	3314      	adds	r3, #20
 8007b32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b34:	6a3b      	ldr	r3, [r7, #32]
 8007b36:	e853 3f00 	ldrex	r3, [r3]
 8007b3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b3c:	69fb      	ldr	r3, [r7, #28]
 8007b3e:	f023 0301 	bic.w	r3, r3, #1
 8007b42:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	3314      	adds	r3, #20
 8007b4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b4c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007b4e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007b52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007b54:	e841 2300 	strex	r3, r2, [r1]
 8007b58:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d1e5      	bne.n	8007b2c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b64:	2b01      	cmp	r3, #1
 8007b66:	d119      	bne.n	8007b9c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	330c      	adds	r3, #12
 8007b6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	e853 3f00 	ldrex	r3, [r3]
 8007b76:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	f023 0310 	bic.w	r3, r3, #16
 8007b7e:	647b      	str	r3, [r7, #68]	; 0x44
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	330c      	adds	r3, #12
 8007b86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b88:	61ba      	str	r2, [r7, #24]
 8007b8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8c:	6979      	ldr	r1, [r7, #20]
 8007b8e:	69ba      	ldr	r2, [r7, #24]
 8007b90:	e841 2300 	strex	r3, r2, [r1]
 8007b94:	613b      	str	r3, [r7, #16]
   return(result);
 8007b96:	693b      	ldr	r3, [r7, #16]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1e5      	bne.n	8007b68 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2220      	movs	r2, #32
 8007ba0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007baa:	bf00      	nop
 8007bac:	3754      	adds	r7, #84	; 0x54
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb4:	4770      	bx	lr

08007bb6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007bb6:	b580      	push	{r7, lr}
 8007bb8:	b084      	sub	sp, #16
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bc2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007bd0:	68f8      	ldr	r0, [r7, #12]
 8007bd2:	f7ff fd5b 	bl	800768c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007bd6:	bf00      	nop
 8007bd8:	3710      	adds	r7, #16
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	bd80      	pop	{r7, pc}

08007bde <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007bde:	b480      	push	{r7}
 8007be0:	b085      	sub	sp, #20
 8007be2:	af00      	add	r7, sp, #0
 8007be4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bec:	b2db      	uxtb	r3, r3
 8007bee:	2b21      	cmp	r3, #33	; 0x21
 8007bf0:	d13e      	bne.n	8007c70 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	689b      	ldr	r3, [r3, #8]
 8007bf6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007bfa:	d114      	bne.n	8007c26 <UART_Transmit_IT+0x48>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	691b      	ldr	r3, [r3, #16]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d110      	bne.n	8007c26 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6a1b      	ldr	r3, [r3, #32]
 8007c08:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	881b      	ldrh	r3, [r3, #0]
 8007c0e:	461a      	mov	r2, r3
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c18:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6a1b      	ldr	r3, [r3, #32]
 8007c1e:	1c9a      	adds	r2, r3, #2
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	621a      	str	r2, [r3, #32]
 8007c24:	e008      	b.n	8007c38 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6a1b      	ldr	r3, [r3, #32]
 8007c2a:	1c59      	adds	r1, r3, #1
 8007c2c:	687a      	ldr	r2, [r7, #4]
 8007c2e:	6211      	str	r1, [r2, #32]
 8007c30:	781a      	ldrb	r2, [r3, #0]
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c3c:	b29b      	uxth	r3, r3
 8007c3e:	3b01      	subs	r3, #1
 8007c40:	b29b      	uxth	r3, r3
 8007c42:	687a      	ldr	r2, [r7, #4]
 8007c44:	4619      	mov	r1, r3
 8007c46:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d10f      	bne.n	8007c6c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	68da      	ldr	r2, [r3, #12]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007c5a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	68da      	ldr	r2, [r3, #12]
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c6a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	e000      	b.n	8007c72 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007c70:	2302      	movs	r3, #2
  }
}
 8007c72:	4618      	mov	r0, r3
 8007c74:	3714      	adds	r7, #20
 8007c76:	46bd      	mov	sp, r7
 8007c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7c:	4770      	bx	lr

08007c7e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c7e:	b580      	push	{r7, lr}
 8007c80:	b082      	sub	sp, #8
 8007c82:	af00      	add	r7, sp, #0
 8007c84:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	68da      	ldr	r2, [r3, #12]
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c94:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2220      	movs	r2, #32
 8007c9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f7ff fcd6 	bl	8007650 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007ca4:	2300      	movs	r3, #0
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	3708      	adds	r7, #8
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}

08007cae <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007cae:	b580      	push	{r7, lr}
 8007cb0:	b08c      	sub	sp, #48	; 0x30
 8007cb2:	af00      	add	r7, sp, #0
 8007cb4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007cbc:	b2db      	uxtb	r3, r3
 8007cbe:	2b22      	cmp	r3, #34	; 0x22
 8007cc0:	f040 80ab 	bne.w	8007e1a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	689b      	ldr	r3, [r3, #8]
 8007cc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ccc:	d117      	bne.n	8007cfe <UART_Receive_IT+0x50>
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	691b      	ldr	r3, [r3, #16]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d113      	bne.n	8007cfe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cde:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	b29b      	uxth	r3, r3
 8007ce8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cec:	b29a      	uxth	r2, r3
 8007cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cf0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cf6:	1c9a      	adds	r2, r3, #2
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	629a      	str	r2, [r3, #40]	; 0x28
 8007cfc:	e026      	b.n	8007d4c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d02:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007d04:	2300      	movs	r3, #0
 8007d06:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	689b      	ldr	r3, [r3, #8]
 8007d0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d10:	d007      	beq.n	8007d22 <UART_Receive_IT+0x74>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	689b      	ldr	r3, [r3, #8]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d10a      	bne.n	8007d30 <UART_Receive_IT+0x82>
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	691b      	ldr	r3, [r3, #16]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d106      	bne.n	8007d30 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	b2da      	uxtb	r2, r3
 8007d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d2c:	701a      	strb	r2, [r3, #0]
 8007d2e:	e008      	b.n	8007d42 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	b2db      	uxtb	r3, r3
 8007d38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d3c:	b2da      	uxtb	r2, r3
 8007d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d40:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d46:	1c5a      	adds	r2, r3, #1
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007d50:	b29b      	uxth	r3, r3
 8007d52:	3b01      	subs	r3, #1
 8007d54:	b29b      	uxth	r3, r3
 8007d56:	687a      	ldr	r2, [r7, #4]
 8007d58:	4619      	mov	r1, r3
 8007d5a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d15a      	bne.n	8007e16 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	68da      	ldr	r2, [r3, #12]
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f022 0220 	bic.w	r2, r2, #32
 8007d6e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	68da      	ldr	r2, [r3, #12]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007d7e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	695a      	ldr	r2, [r3, #20]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f022 0201 	bic.w	r2, r2, #1
 8007d8e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2220      	movs	r2, #32
 8007d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d135      	bne.n	8007e0c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2200      	movs	r2, #0
 8007da4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	330c      	adds	r3, #12
 8007dac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	e853 3f00 	ldrex	r3, [r3]
 8007db4:	613b      	str	r3, [r7, #16]
   return(result);
 8007db6:	693b      	ldr	r3, [r7, #16]
 8007db8:	f023 0310 	bic.w	r3, r3, #16
 8007dbc:	627b      	str	r3, [r7, #36]	; 0x24
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	330c      	adds	r3, #12
 8007dc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007dc6:	623a      	str	r2, [r7, #32]
 8007dc8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dca:	69f9      	ldr	r1, [r7, #28]
 8007dcc:	6a3a      	ldr	r2, [r7, #32]
 8007dce:	e841 2300 	strex	r3, r2, [r1]
 8007dd2:	61bb      	str	r3, [r7, #24]
   return(result);
 8007dd4:	69bb      	ldr	r3, [r7, #24]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d1e5      	bne.n	8007da6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f003 0310 	and.w	r3, r3, #16
 8007de4:	2b10      	cmp	r3, #16
 8007de6:	d10a      	bne.n	8007dfe <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007de8:	2300      	movs	r3, #0
 8007dea:	60fb      	str	r3, [r7, #12]
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	60fb      	str	r3, [r7, #12]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	60fb      	str	r3, [r7, #12]
 8007dfc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007e02:	4619      	mov	r1, r3
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f7fa fec5 	bl	8002b94 <HAL_UARTEx_RxEventCallback>
 8007e0a:	e002      	b.n	8007e12 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f7ff fc29 	bl	8007664 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007e12:	2300      	movs	r3, #0
 8007e14:	e002      	b.n	8007e1c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007e16:	2300      	movs	r3, #0
 8007e18:	e000      	b.n	8007e1c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007e1a:	2302      	movs	r3, #2
  }
}
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	3730      	adds	r7, #48	; 0x30
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}

08007e24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e28:	b0c0      	sub	sp, #256	; 0x100
 8007e2a:	af00      	add	r7, sp, #0
 8007e2c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	691b      	ldr	r3, [r3, #16]
 8007e38:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e40:	68d9      	ldr	r1, [r3, #12]
 8007e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e46:	681a      	ldr	r2, [r3, #0]
 8007e48:	ea40 0301 	orr.w	r3, r0, r1
 8007e4c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007e4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e52:	689a      	ldr	r2, [r3, #8]
 8007e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e58:	691b      	ldr	r3, [r3, #16]
 8007e5a:	431a      	orrs	r2, r3
 8007e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e60:	695b      	ldr	r3, [r3, #20]
 8007e62:	431a      	orrs	r2, r3
 8007e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e68:	69db      	ldr	r3, [r3, #28]
 8007e6a:	4313      	orrs	r3, r2
 8007e6c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	68db      	ldr	r3, [r3, #12]
 8007e78:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007e7c:	f021 010c 	bic.w	r1, r1, #12
 8007e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e84:	681a      	ldr	r2, [r3, #0]
 8007e86:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007e8a:	430b      	orrs	r3, r1
 8007e8c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007e8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	695b      	ldr	r3, [r3, #20]
 8007e96:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007e9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e9e:	6999      	ldr	r1, [r3, #24]
 8007ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ea4:	681a      	ldr	r2, [r3, #0]
 8007ea6:	ea40 0301 	orr.w	r3, r0, r1
 8007eaa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eb0:	681a      	ldr	r2, [r3, #0]
 8007eb2:	4b8f      	ldr	r3, [pc, #572]	; (80080f0 <UART_SetConfig+0x2cc>)
 8007eb4:	429a      	cmp	r2, r3
 8007eb6:	d005      	beq.n	8007ec4 <UART_SetConfig+0xa0>
 8007eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ebc:	681a      	ldr	r2, [r3, #0]
 8007ebe:	4b8d      	ldr	r3, [pc, #564]	; (80080f4 <UART_SetConfig+0x2d0>)
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d104      	bne.n	8007ece <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007ec4:	f7fe ff3c 	bl	8006d40 <HAL_RCC_GetPCLK2Freq>
 8007ec8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007ecc:	e003      	b.n	8007ed6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007ece:	f7fe ff23 	bl	8006d18 <HAL_RCC_GetPCLK1Freq>
 8007ed2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eda:	69db      	ldr	r3, [r3, #28]
 8007edc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ee0:	f040 810c 	bne.w	80080fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007ee4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007ee8:	2200      	movs	r2, #0
 8007eea:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007eee:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007ef2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007ef6:	4622      	mov	r2, r4
 8007ef8:	462b      	mov	r3, r5
 8007efa:	1891      	adds	r1, r2, r2
 8007efc:	65b9      	str	r1, [r7, #88]	; 0x58
 8007efe:	415b      	adcs	r3, r3
 8007f00:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007f02:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007f06:	4621      	mov	r1, r4
 8007f08:	eb12 0801 	adds.w	r8, r2, r1
 8007f0c:	4629      	mov	r1, r5
 8007f0e:	eb43 0901 	adc.w	r9, r3, r1
 8007f12:	f04f 0200 	mov.w	r2, #0
 8007f16:	f04f 0300 	mov.w	r3, #0
 8007f1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007f1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007f22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007f26:	4690      	mov	r8, r2
 8007f28:	4699      	mov	r9, r3
 8007f2a:	4623      	mov	r3, r4
 8007f2c:	eb18 0303 	adds.w	r3, r8, r3
 8007f30:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007f34:	462b      	mov	r3, r5
 8007f36:	eb49 0303 	adc.w	r3, r9, r3
 8007f3a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	2200      	movs	r2, #0
 8007f46:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007f4a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007f4e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007f52:	460b      	mov	r3, r1
 8007f54:	18db      	adds	r3, r3, r3
 8007f56:	653b      	str	r3, [r7, #80]	; 0x50
 8007f58:	4613      	mov	r3, r2
 8007f5a:	eb42 0303 	adc.w	r3, r2, r3
 8007f5e:	657b      	str	r3, [r7, #84]	; 0x54
 8007f60:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007f64:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007f68:	f7f8 fe3e 	bl	8000be8 <__aeabi_uldivmod>
 8007f6c:	4602      	mov	r2, r0
 8007f6e:	460b      	mov	r3, r1
 8007f70:	4b61      	ldr	r3, [pc, #388]	; (80080f8 <UART_SetConfig+0x2d4>)
 8007f72:	fba3 2302 	umull	r2, r3, r3, r2
 8007f76:	095b      	lsrs	r3, r3, #5
 8007f78:	011c      	lsls	r4, r3, #4
 8007f7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f7e:	2200      	movs	r2, #0
 8007f80:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007f84:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007f88:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007f8c:	4642      	mov	r2, r8
 8007f8e:	464b      	mov	r3, r9
 8007f90:	1891      	adds	r1, r2, r2
 8007f92:	64b9      	str	r1, [r7, #72]	; 0x48
 8007f94:	415b      	adcs	r3, r3
 8007f96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007f98:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007f9c:	4641      	mov	r1, r8
 8007f9e:	eb12 0a01 	adds.w	sl, r2, r1
 8007fa2:	4649      	mov	r1, r9
 8007fa4:	eb43 0b01 	adc.w	fp, r3, r1
 8007fa8:	f04f 0200 	mov.w	r2, #0
 8007fac:	f04f 0300 	mov.w	r3, #0
 8007fb0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007fb4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007fb8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007fbc:	4692      	mov	sl, r2
 8007fbe:	469b      	mov	fp, r3
 8007fc0:	4643      	mov	r3, r8
 8007fc2:	eb1a 0303 	adds.w	r3, sl, r3
 8007fc6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007fca:	464b      	mov	r3, r9
 8007fcc:	eb4b 0303 	adc.w	r3, fp, r3
 8007fd0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fd8:	685b      	ldr	r3, [r3, #4]
 8007fda:	2200      	movs	r2, #0
 8007fdc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007fe0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007fe4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007fe8:	460b      	mov	r3, r1
 8007fea:	18db      	adds	r3, r3, r3
 8007fec:	643b      	str	r3, [r7, #64]	; 0x40
 8007fee:	4613      	mov	r3, r2
 8007ff0:	eb42 0303 	adc.w	r3, r2, r3
 8007ff4:	647b      	str	r3, [r7, #68]	; 0x44
 8007ff6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007ffa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007ffe:	f7f8 fdf3 	bl	8000be8 <__aeabi_uldivmod>
 8008002:	4602      	mov	r2, r0
 8008004:	460b      	mov	r3, r1
 8008006:	4611      	mov	r1, r2
 8008008:	4b3b      	ldr	r3, [pc, #236]	; (80080f8 <UART_SetConfig+0x2d4>)
 800800a:	fba3 2301 	umull	r2, r3, r3, r1
 800800e:	095b      	lsrs	r3, r3, #5
 8008010:	2264      	movs	r2, #100	; 0x64
 8008012:	fb02 f303 	mul.w	r3, r2, r3
 8008016:	1acb      	subs	r3, r1, r3
 8008018:	00db      	lsls	r3, r3, #3
 800801a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800801e:	4b36      	ldr	r3, [pc, #216]	; (80080f8 <UART_SetConfig+0x2d4>)
 8008020:	fba3 2302 	umull	r2, r3, r3, r2
 8008024:	095b      	lsrs	r3, r3, #5
 8008026:	005b      	lsls	r3, r3, #1
 8008028:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800802c:	441c      	add	r4, r3
 800802e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008032:	2200      	movs	r2, #0
 8008034:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008038:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800803c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008040:	4642      	mov	r2, r8
 8008042:	464b      	mov	r3, r9
 8008044:	1891      	adds	r1, r2, r2
 8008046:	63b9      	str	r1, [r7, #56]	; 0x38
 8008048:	415b      	adcs	r3, r3
 800804a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800804c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008050:	4641      	mov	r1, r8
 8008052:	1851      	adds	r1, r2, r1
 8008054:	6339      	str	r1, [r7, #48]	; 0x30
 8008056:	4649      	mov	r1, r9
 8008058:	414b      	adcs	r3, r1
 800805a:	637b      	str	r3, [r7, #52]	; 0x34
 800805c:	f04f 0200 	mov.w	r2, #0
 8008060:	f04f 0300 	mov.w	r3, #0
 8008064:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008068:	4659      	mov	r1, fp
 800806a:	00cb      	lsls	r3, r1, #3
 800806c:	4651      	mov	r1, sl
 800806e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008072:	4651      	mov	r1, sl
 8008074:	00ca      	lsls	r2, r1, #3
 8008076:	4610      	mov	r0, r2
 8008078:	4619      	mov	r1, r3
 800807a:	4603      	mov	r3, r0
 800807c:	4642      	mov	r2, r8
 800807e:	189b      	adds	r3, r3, r2
 8008080:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008084:	464b      	mov	r3, r9
 8008086:	460a      	mov	r2, r1
 8008088:	eb42 0303 	adc.w	r3, r2, r3
 800808c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008094:	685b      	ldr	r3, [r3, #4]
 8008096:	2200      	movs	r2, #0
 8008098:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800809c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80080a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80080a4:	460b      	mov	r3, r1
 80080a6:	18db      	adds	r3, r3, r3
 80080a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80080aa:	4613      	mov	r3, r2
 80080ac:	eb42 0303 	adc.w	r3, r2, r3
 80080b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80080b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80080b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80080ba:	f7f8 fd95 	bl	8000be8 <__aeabi_uldivmod>
 80080be:	4602      	mov	r2, r0
 80080c0:	460b      	mov	r3, r1
 80080c2:	4b0d      	ldr	r3, [pc, #52]	; (80080f8 <UART_SetConfig+0x2d4>)
 80080c4:	fba3 1302 	umull	r1, r3, r3, r2
 80080c8:	095b      	lsrs	r3, r3, #5
 80080ca:	2164      	movs	r1, #100	; 0x64
 80080cc:	fb01 f303 	mul.w	r3, r1, r3
 80080d0:	1ad3      	subs	r3, r2, r3
 80080d2:	00db      	lsls	r3, r3, #3
 80080d4:	3332      	adds	r3, #50	; 0x32
 80080d6:	4a08      	ldr	r2, [pc, #32]	; (80080f8 <UART_SetConfig+0x2d4>)
 80080d8:	fba2 2303 	umull	r2, r3, r2, r3
 80080dc:	095b      	lsrs	r3, r3, #5
 80080de:	f003 0207 	and.w	r2, r3, #7
 80080e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4422      	add	r2, r4
 80080ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80080ec:	e106      	b.n	80082fc <UART_SetConfig+0x4d8>
 80080ee:	bf00      	nop
 80080f0:	40011000 	.word	0x40011000
 80080f4:	40011400 	.word	0x40011400
 80080f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80080fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008100:	2200      	movs	r2, #0
 8008102:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008106:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800810a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800810e:	4642      	mov	r2, r8
 8008110:	464b      	mov	r3, r9
 8008112:	1891      	adds	r1, r2, r2
 8008114:	6239      	str	r1, [r7, #32]
 8008116:	415b      	adcs	r3, r3
 8008118:	627b      	str	r3, [r7, #36]	; 0x24
 800811a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800811e:	4641      	mov	r1, r8
 8008120:	1854      	adds	r4, r2, r1
 8008122:	4649      	mov	r1, r9
 8008124:	eb43 0501 	adc.w	r5, r3, r1
 8008128:	f04f 0200 	mov.w	r2, #0
 800812c:	f04f 0300 	mov.w	r3, #0
 8008130:	00eb      	lsls	r3, r5, #3
 8008132:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008136:	00e2      	lsls	r2, r4, #3
 8008138:	4614      	mov	r4, r2
 800813a:	461d      	mov	r5, r3
 800813c:	4643      	mov	r3, r8
 800813e:	18e3      	adds	r3, r4, r3
 8008140:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008144:	464b      	mov	r3, r9
 8008146:	eb45 0303 	adc.w	r3, r5, r3
 800814a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800814e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008152:	685b      	ldr	r3, [r3, #4]
 8008154:	2200      	movs	r2, #0
 8008156:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800815a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800815e:	f04f 0200 	mov.w	r2, #0
 8008162:	f04f 0300 	mov.w	r3, #0
 8008166:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800816a:	4629      	mov	r1, r5
 800816c:	008b      	lsls	r3, r1, #2
 800816e:	4621      	mov	r1, r4
 8008170:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008174:	4621      	mov	r1, r4
 8008176:	008a      	lsls	r2, r1, #2
 8008178:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800817c:	f7f8 fd34 	bl	8000be8 <__aeabi_uldivmod>
 8008180:	4602      	mov	r2, r0
 8008182:	460b      	mov	r3, r1
 8008184:	4b60      	ldr	r3, [pc, #384]	; (8008308 <UART_SetConfig+0x4e4>)
 8008186:	fba3 2302 	umull	r2, r3, r3, r2
 800818a:	095b      	lsrs	r3, r3, #5
 800818c:	011c      	lsls	r4, r3, #4
 800818e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008192:	2200      	movs	r2, #0
 8008194:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008198:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800819c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80081a0:	4642      	mov	r2, r8
 80081a2:	464b      	mov	r3, r9
 80081a4:	1891      	adds	r1, r2, r2
 80081a6:	61b9      	str	r1, [r7, #24]
 80081a8:	415b      	adcs	r3, r3
 80081aa:	61fb      	str	r3, [r7, #28]
 80081ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80081b0:	4641      	mov	r1, r8
 80081b2:	1851      	adds	r1, r2, r1
 80081b4:	6139      	str	r1, [r7, #16]
 80081b6:	4649      	mov	r1, r9
 80081b8:	414b      	adcs	r3, r1
 80081ba:	617b      	str	r3, [r7, #20]
 80081bc:	f04f 0200 	mov.w	r2, #0
 80081c0:	f04f 0300 	mov.w	r3, #0
 80081c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80081c8:	4659      	mov	r1, fp
 80081ca:	00cb      	lsls	r3, r1, #3
 80081cc:	4651      	mov	r1, sl
 80081ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80081d2:	4651      	mov	r1, sl
 80081d4:	00ca      	lsls	r2, r1, #3
 80081d6:	4610      	mov	r0, r2
 80081d8:	4619      	mov	r1, r3
 80081da:	4603      	mov	r3, r0
 80081dc:	4642      	mov	r2, r8
 80081de:	189b      	adds	r3, r3, r2
 80081e0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80081e4:	464b      	mov	r3, r9
 80081e6:	460a      	mov	r2, r1
 80081e8:	eb42 0303 	adc.w	r3, r2, r3
 80081ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80081f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	2200      	movs	r2, #0
 80081f8:	67bb      	str	r3, [r7, #120]	; 0x78
 80081fa:	67fa      	str	r2, [r7, #124]	; 0x7c
 80081fc:	f04f 0200 	mov.w	r2, #0
 8008200:	f04f 0300 	mov.w	r3, #0
 8008204:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008208:	4649      	mov	r1, r9
 800820a:	008b      	lsls	r3, r1, #2
 800820c:	4641      	mov	r1, r8
 800820e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008212:	4641      	mov	r1, r8
 8008214:	008a      	lsls	r2, r1, #2
 8008216:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800821a:	f7f8 fce5 	bl	8000be8 <__aeabi_uldivmod>
 800821e:	4602      	mov	r2, r0
 8008220:	460b      	mov	r3, r1
 8008222:	4611      	mov	r1, r2
 8008224:	4b38      	ldr	r3, [pc, #224]	; (8008308 <UART_SetConfig+0x4e4>)
 8008226:	fba3 2301 	umull	r2, r3, r3, r1
 800822a:	095b      	lsrs	r3, r3, #5
 800822c:	2264      	movs	r2, #100	; 0x64
 800822e:	fb02 f303 	mul.w	r3, r2, r3
 8008232:	1acb      	subs	r3, r1, r3
 8008234:	011b      	lsls	r3, r3, #4
 8008236:	3332      	adds	r3, #50	; 0x32
 8008238:	4a33      	ldr	r2, [pc, #204]	; (8008308 <UART_SetConfig+0x4e4>)
 800823a:	fba2 2303 	umull	r2, r3, r2, r3
 800823e:	095b      	lsrs	r3, r3, #5
 8008240:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008244:	441c      	add	r4, r3
 8008246:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800824a:	2200      	movs	r2, #0
 800824c:	673b      	str	r3, [r7, #112]	; 0x70
 800824e:	677a      	str	r2, [r7, #116]	; 0x74
 8008250:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008254:	4642      	mov	r2, r8
 8008256:	464b      	mov	r3, r9
 8008258:	1891      	adds	r1, r2, r2
 800825a:	60b9      	str	r1, [r7, #8]
 800825c:	415b      	adcs	r3, r3
 800825e:	60fb      	str	r3, [r7, #12]
 8008260:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008264:	4641      	mov	r1, r8
 8008266:	1851      	adds	r1, r2, r1
 8008268:	6039      	str	r1, [r7, #0]
 800826a:	4649      	mov	r1, r9
 800826c:	414b      	adcs	r3, r1
 800826e:	607b      	str	r3, [r7, #4]
 8008270:	f04f 0200 	mov.w	r2, #0
 8008274:	f04f 0300 	mov.w	r3, #0
 8008278:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800827c:	4659      	mov	r1, fp
 800827e:	00cb      	lsls	r3, r1, #3
 8008280:	4651      	mov	r1, sl
 8008282:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008286:	4651      	mov	r1, sl
 8008288:	00ca      	lsls	r2, r1, #3
 800828a:	4610      	mov	r0, r2
 800828c:	4619      	mov	r1, r3
 800828e:	4603      	mov	r3, r0
 8008290:	4642      	mov	r2, r8
 8008292:	189b      	adds	r3, r3, r2
 8008294:	66bb      	str	r3, [r7, #104]	; 0x68
 8008296:	464b      	mov	r3, r9
 8008298:	460a      	mov	r2, r1
 800829a:	eb42 0303 	adc.w	r3, r2, r3
 800829e:	66fb      	str	r3, [r7, #108]	; 0x6c
 80082a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	2200      	movs	r2, #0
 80082a8:	663b      	str	r3, [r7, #96]	; 0x60
 80082aa:	667a      	str	r2, [r7, #100]	; 0x64
 80082ac:	f04f 0200 	mov.w	r2, #0
 80082b0:	f04f 0300 	mov.w	r3, #0
 80082b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80082b8:	4649      	mov	r1, r9
 80082ba:	008b      	lsls	r3, r1, #2
 80082bc:	4641      	mov	r1, r8
 80082be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80082c2:	4641      	mov	r1, r8
 80082c4:	008a      	lsls	r2, r1, #2
 80082c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80082ca:	f7f8 fc8d 	bl	8000be8 <__aeabi_uldivmod>
 80082ce:	4602      	mov	r2, r0
 80082d0:	460b      	mov	r3, r1
 80082d2:	4b0d      	ldr	r3, [pc, #52]	; (8008308 <UART_SetConfig+0x4e4>)
 80082d4:	fba3 1302 	umull	r1, r3, r3, r2
 80082d8:	095b      	lsrs	r3, r3, #5
 80082da:	2164      	movs	r1, #100	; 0x64
 80082dc:	fb01 f303 	mul.w	r3, r1, r3
 80082e0:	1ad3      	subs	r3, r2, r3
 80082e2:	011b      	lsls	r3, r3, #4
 80082e4:	3332      	adds	r3, #50	; 0x32
 80082e6:	4a08      	ldr	r2, [pc, #32]	; (8008308 <UART_SetConfig+0x4e4>)
 80082e8:	fba2 2303 	umull	r2, r3, r2, r3
 80082ec:	095b      	lsrs	r3, r3, #5
 80082ee:	f003 020f 	and.w	r2, r3, #15
 80082f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4422      	add	r2, r4
 80082fa:	609a      	str	r2, [r3, #8]
}
 80082fc:	bf00      	nop
 80082fe:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008302:	46bd      	mov	sp, r7
 8008304:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008308:	51eb851f 	.word	0x51eb851f

0800830c <__NVIC_SetPriority>:
{
 800830c:	b480      	push	{r7}
 800830e:	b083      	sub	sp, #12
 8008310:	af00      	add	r7, sp, #0
 8008312:	4603      	mov	r3, r0
 8008314:	6039      	str	r1, [r7, #0]
 8008316:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800831c:	2b00      	cmp	r3, #0
 800831e:	db0a      	blt.n	8008336 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	b2da      	uxtb	r2, r3
 8008324:	490c      	ldr	r1, [pc, #48]	; (8008358 <__NVIC_SetPriority+0x4c>)
 8008326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800832a:	0112      	lsls	r2, r2, #4
 800832c:	b2d2      	uxtb	r2, r2
 800832e:	440b      	add	r3, r1
 8008330:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008334:	e00a      	b.n	800834c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	b2da      	uxtb	r2, r3
 800833a:	4908      	ldr	r1, [pc, #32]	; (800835c <__NVIC_SetPriority+0x50>)
 800833c:	79fb      	ldrb	r3, [r7, #7]
 800833e:	f003 030f 	and.w	r3, r3, #15
 8008342:	3b04      	subs	r3, #4
 8008344:	0112      	lsls	r2, r2, #4
 8008346:	b2d2      	uxtb	r2, r2
 8008348:	440b      	add	r3, r1
 800834a:	761a      	strb	r2, [r3, #24]
}
 800834c:	bf00      	nop
 800834e:	370c      	adds	r7, #12
 8008350:	46bd      	mov	sp, r7
 8008352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008356:	4770      	bx	lr
 8008358:	e000e100 	.word	0xe000e100
 800835c:	e000ed00 	.word	0xe000ed00

08008360 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008360:	b580      	push	{r7, lr}
 8008362:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008364:	2100      	movs	r1, #0
 8008366:	f06f 0004 	mvn.w	r0, #4
 800836a:	f7ff ffcf 	bl	800830c <__NVIC_SetPriority>
#endif
}
 800836e:	bf00      	nop
 8008370:	bd80      	pop	{r7, pc}
	...

08008374 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008374:	b480      	push	{r7}
 8008376:	b083      	sub	sp, #12
 8008378:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800837a:	f3ef 8305 	mrs	r3, IPSR
 800837e:	603b      	str	r3, [r7, #0]
  return(result);
 8008380:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008382:	2b00      	cmp	r3, #0
 8008384:	d003      	beq.n	800838e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008386:	f06f 0305 	mvn.w	r3, #5
 800838a:	607b      	str	r3, [r7, #4]
 800838c:	e00c      	b.n	80083a8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800838e:	4b0a      	ldr	r3, [pc, #40]	; (80083b8 <osKernelInitialize+0x44>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d105      	bne.n	80083a2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008396:	4b08      	ldr	r3, [pc, #32]	; (80083b8 <osKernelInitialize+0x44>)
 8008398:	2201      	movs	r2, #1
 800839a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800839c:	2300      	movs	r3, #0
 800839e:	607b      	str	r3, [r7, #4]
 80083a0:	e002      	b.n	80083a8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80083a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80083a6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80083a8:	687b      	ldr	r3, [r7, #4]
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	370c      	adds	r7, #12
 80083ae:	46bd      	mov	sp, r7
 80083b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b4:	4770      	bx	lr
 80083b6:	bf00      	nop
 80083b8:	20000664 	.word	0x20000664

080083bc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80083bc:	b580      	push	{r7, lr}
 80083be:	b082      	sub	sp, #8
 80083c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80083c2:	f3ef 8305 	mrs	r3, IPSR
 80083c6:	603b      	str	r3, [r7, #0]
  return(result);
 80083c8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d003      	beq.n	80083d6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80083ce:	f06f 0305 	mvn.w	r3, #5
 80083d2:	607b      	str	r3, [r7, #4]
 80083d4:	e010      	b.n	80083f8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80083d6:	4b0b      	ldr	r3, [pc, #44]	; (8008404 <osKernelStart+0x48>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	2b01      	cmp	r3, #1
 80083dc:	d109      	bne.n	80083f2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80083de:	f7ff ffbf 	bl	8008360 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80083e2:	4b08      	ldr	r3, [pc, #32]	; (8008404 <osKernelStart+0x48>)
 80083e4:	2202      	movs	r2, #2
 80083e6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80083e8:	f001 ff3c 	bl	800a264 <vTaskStartScheduler>
      stat = osOK;
 80083ec:	2300      	movs	r3, #0
 80083ee:	607b      	str	r3, [r7, #4]
 80083f0:	e002      	b.n	80083f8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80083f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80083f6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80083f8:	687b      	ldr	r3, [r7, #4]
}
 80083fa:	4618      	mov	r0, r3
 80083fc:	3708      	adds	r7, #8
 80083fe:	46bd      	mov	sp, r7
 8008400:	bd80      	pop	{r7, pc}
 8008402:	bf00      	nop
 8008404:	20000664 	.word	0x20000664

08008408 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8008408:	b580      	push	{r7, lr}
 800840a:	b082      	sub	sp, #8
 800840c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800840e:	f3ef 8305 	mrs	r3, IPSR
 8008412:	603b      	str	r3, [r7, #0]
  return(result);
 8008414:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8008416:	2b00      	cmp	r3, #0
 8008418:	d003      	beq.n	8008422 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800841a:	f002 f845 	bl	800a4a8 <xTaskGetTickCountFromISR>
 800841e:	6078      	str	r0, [r7, #4]
 8008420:	e002      	b.n	8008428 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8008422:	f002 f831 	bl	800a488 <xTaskGetTickCount>
 8008426:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8008428:	687b      	ldr	r3, [r7, #4]
}
 800842a:	4618      	mov	r0, r3
 800842c:	3708      	adds	r7, #8
 800842e:	46bd      	mov	sp, r7
 8008430:	bd80      	pop	{r7, pc}

08008432 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008432:	b580      	push	{r7, lr}
 8008434:	b08e      	sub	sp, #56	; 0x38
 8008436:	af04      	add	r7, sp, #16
 8008438:	60f8      	str	r0, [r7, #12]
 800843a:	60b9      	str	r1, [r7, #8]
 800843c:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800843e:	2300      	movs	r3, #0
 8008440:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008442:	f3ef 8305 	mrs	r3, IPSR
 8008446:	617b      	str	r3, [r7, #20]
  return(result);
 8008448:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800844a:	2b00      	cmp	r3, #0
 800844c:	d17e      	bne.n	800854c <osThreadNew+0x11a>
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d07b      	beq.n	800854c <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008454:	2380      	movs	r3, #128	; 0x80
 8008456:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008458:	2318      	movs	r3, #24
 800845a:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800845c:	2300      	movs	r3, #0
 800845e:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8008460:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008464:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d045      	beq.n	80084f8 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d002      	beq.n	800847a <osThreadNew+0x48>
        name = attr->name;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	699b      	ldr	r3, [r3, #24]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d002      	beq.n	8008488 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	699b      	ldr	r3, [r3, #24]
 8008486:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008488:	69fb      	ldr	r3, [r7, #28]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d008      	beq.n	80084a0 <osThreadNew+0x6e>
 800848e:	69fb      	ldr	r3, [r7, #28]
 8008490:	2b38      	cmp	r3, #56	; 0x38
 8008492:	d805      	bhi.n	80084a0 <osThreadNew+0x6e>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	685b      	ldr	r3, [r3, #4]
 8008498:	f003 0301 	and.w	r3, r3, #1
 800849c:	2b00      	cmp	r3, #0
 800849e:	d001      	beq.n	80084a4 <osThreadNew+0x72>
        return (NULL);
 80084a0:	2300      	movs	r3, #0
 80084a2:	e054      	b.n	800854e <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	695b      	ldr	r3, [r3, #20]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d003      	beq.n	80084b4 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	695b      	ldr	r3, [r3, #20]
 80084b0:	089b      	lsrs	r3, r3, #2
 80084b2:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	689b      	ldr	r3, [r3, #8]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d00e      	beq.n	80084da <osThreadNew+0xa8>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	68db      	ldr	r3, [r3, #12]
 80084c0:	2b5b      	cmp	r3, #91	; 0x5b
 80084c2:	d90a      	bls.n	80084da <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d006      	beq.n	80084da <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	695b      	ldr	r3, [r3, #20]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d002      	beq.n	80084da <osThreadNew+0xa8>
        mem = 1;
 80084d4:	2301      	movs	r3, #1
 80084d6:	61bb      	str	r3, [r7, #24]
 80084d8:	e010      	b.n	80084fc <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d10c      	bne.n	80084fc <osThreadNew+0xca>
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	68db      	ldr	r3, [r3, #12]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d108      	bne.n	80084fc <osThreadNew+0xca>
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	691b      	ldr	r3, [r3, #16]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d104      	bne.n	80084fc <osThreadNew+0xca>
          mem = 0;
 80084f2:	2300      	movs	r3, #0
 80084f4:	61bb      	str	r3, [r7, #24]
 80084f6:	e001      	b.n	80084fc <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80084f8:	2300      	movs	r3, #0
 80084fa:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80084fc:	69bb      	ldr	r3, [r7, #24]
 80084fe:	2b01      	cmp	r3, #1
 8008500:	d110      	bne.n	8008524 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008506:	687a      	ldr	r2, [r7, #4]
 8008508:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800850a:	9202      	str	r2, [sp, #8]
 800850c:	9301      	str	r3, [sp, #4]
 800850e:	69fb      	ldr	r3, [r7, #28]
 8008510:	9300      	str	r3, [sp, #0]
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	6a3a      	ldr	r2, [r7, #32]
 8008516:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008518:	68f8      	ldr	r0, [r7, #12]
 800851a:	f001 fc0d 	bl	8009d38 <xTaskCreateStatic>
 800851e:	4603      	mov	r3, r0
 8008520:	613b      	str	r3, [r7, #16]
 8008522:	e013      	b.n	800854c <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008524:	69bb      	ldr	r3, [r7, #24]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d110      	bne.n	800854c <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800852a:	6a3b      	ldr	r3, [r7, #32]
 800852c:	b29a      	uxth	r2, r3
 800852e:	f107 0310 	add.w	r3, r7, #16
 8008532:	9301      	str	r3, [sp, #4]
 8008534:	69fb      	ldr	r3, [r7, #28]
 8008536:	9300      	str	r3, [sp, #0]
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800853c:	68f8      	ldr	r0, [r7, #12]
 800853e:	f001 fc58 	bl	8009df2 <xTaskCreate>
 8008542:	4603      	mov	r3, r0
 8008544:	2b01      	cmp	r3, #1
 8008546:	d001      	beq.n	800854c <osThreadNew+0x11a>
            hTask = NULL;
 8008548:	2300      	movs	r3, #0
 800854a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800854c:	693b      	ldr	r3, [r7, #16]
}
 800854e:	4618      	mov	r0, r3
 8008550:	3728      	adds	r7, #40	; 0x28
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}

08008556 <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 8008556:	b580      	push	{r7, lr}
 8008558:	b086      	sub	sp, #24
 800855a:	af00      	add	r7, sp, #0
 800855c:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008562:	f3ef 8305 	mrs	r3, IPSR
 8008566:	60fb      	str	r3, [r7, #12]
  return(result);
 8008568:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800856a:	2b00      	cmp	r3, #0
 800856c:	d003      	beq.n	8008576 <osThreadSuspend+0x20>
    stat = osErrorISR;
 800856e:	f06f 0305 	mvn.w	r3, #5
 8008572:	617b      	str	r3, [r7, #20]
 8008574:	e00b      	b.n	800858e <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 8008576:	693b      	ldr	r3, [r7, #16]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d103      	bne.n	8008584 <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 800857c:	f06f 0303 	mvn.w	r3, #3
 8008580:	617b      	str	r3, [r7, #20]
 8008582:	e004      	b.n	800858e <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 8008584:	2300      	movs	r3, #0
 8008586:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 8008588:	6938      	ldr	r0, [r7, #16]
 800858a:	f001 fdf5 	bl	800a178 <vTaskSuspend>
  }

  return (stat);
 800858e:	697b      	ldr	r3, [r7, #20]
}
 8008590:	4618      	mov	r0, r3
 8008592:	3718      	adds	r7, #24
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}

08008598 <osDelayUntil>:
  }

  return (stat);
}

osStatus_t osDelayUntil (uint32_t ticks) {
 8008598:	b580      	push	{r7, lr}
 800859a:	b086      	sub	sp, #24
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80085a0:	f3ef 8305 	mrs	r3, IPSR
 80085a4:	60fb      	str	r3, [r7, #12]
  return(result);
 80085a6:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d003      	beq.n	80085b4 <osDelayUntil+0x1c>
    stat = osErrorISR;
 80085ac:	f06f 0305 	mvn.w	r3, #5
 80085b0:	617b      	str	r3, [r7, #20]
 80085b2:	e019      	b.n	80085e8 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 80085b4:	2300      	movs	r3, #0
 80085b6:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 80085b8:	f001 ff66 	bl	800a488 <xTaskGetTickCount>
 80085bc:	4603      	mov	r3, r0
 80085be:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	687a      	ldr	r2, [r7, #4]
 80085c4:	1ad3      	subs	r3, r2, r3
 80085c6:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 80085c8:	693b      	ldr	r3, [r7, #16]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d009      	beq.n	80085e2 <osDelayUntil+0x4a>
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	db06      	blt.n	80085e2 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 80085d4:	f107 0308 	add.w	r3, r7, #8
 80085d8:	6939      	ldr	r1, [r7, #16]
 80085da:	4618      	mov	r0, r3
 80085dc:	f001 fd4e 	bl	800a07c <vTaskDelayUntil>
 80085e0:	e002      	b.n	80085e8 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 80085e2:	f06f 0303 	mvn.w	r3, #3
 80085e6:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80085e8:	697b      	ldr	r3, [r7, #20]
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3718      	adds	r7, #24
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}

080085f2 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80085f2:	b580      	push	{r7, lr}
 80085f4:	b08a      	sub	sp, #40	; 0x28
 80085f6:	af02      	add	r7, sp, #8
 80085f8:	60f8      	str	r0, [r7, #12]
 80085fa:	60b9      	str	r1, [r7, #8]
 80085fc:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80085fe:	2300      	movs	r3, #0
 8008600:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008602:	f3ef 8305 	mrs	r3, IPSR
 8008606:	613b      	str	r3, [r7, #16]
  return(result);
 8008608:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800860a:	2b00      	cmp	r3, #0
 800860c:	d175      	bne.n	80086fa <osSemaphoreNew+0x108>
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d072      	beq.n	80086fa <osSemaphoreNew+0x108>
 8008614:	68ba      	ldr	r2, [r7, #8]
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	429a      	cmp	r2, r3
 800861a:	d86e      	bhi.n	80086fa <osSemaphoreNew+0x108>
    mem = -1;
 800861c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008620:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d015      	beq.n	8008654 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	689b      	ldr	r3, [r3, #8]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d006      	beq.n	800863e <osSemaphoreNew+0x4c>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	68db      	ldr	r3, [r3, #12]
 8008634:	2b4f      	cmp	r3, #79	; 0x4f
 8008636:	d902      	bls.n	800863e <osSemaphoreNew+0x4c>
        mem = 1;
 8008638:	2301      	movs	r3, #1
 800863a:	61bb      	str	r3, [r7, #24]
 800863c:	e00c      	b.n	8008658 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	689b      	ldr	r3, [r3, #8]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d108      	bne.n	8008658 <osSemaphoreNew+0x66>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	68db      	ldr	r3, [r3, #12]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d104      	bne.n	8008658 <osSemaphoreNew+0x66>
          mem = 0;
 800864e:	2300      	movs	r3, #0
 8008650:	61bb      	str	r3, [r7, #24]
 8008652:	e001      	b.n	8008658 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8008654:	2300      	movs	r3, #0
 8008656:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8008658:	69bb      	ldr	r3, [r7, #24]
 800865a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800865e:	d04c      	beq.n	80086fa <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	2b01      	cmp	r3, #1
 8008664:	d128      	bne.n	80086b8 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8008666:	69bb      	ldr	r3, [r7, #24]
 8008668:	2b01      	cmp	r3, #1
 800866a:	d10a      	bne.n	8008682 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	689b      	ldr	r3, [r3, #8]
 8008670:	2203      	movs	r2, #3
 8008672:	9200      	str	r2, [sp, #0]
 8008674:	2200      	movs	r2, #0
 8008676:	2100      	movs	r1, #0
 8008678:	2001      	movs	r0, #1
 800867a:	f000 fb7b 	bl	8008d74 <xQueueGenericCreateStatic>
 800867e:	61f8      	str	r0, [r7, #28]
 8008680:	e005      	b.n	800868e <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8008682:	2203      	movs	r2, #3
 8008684:	2100      	movs	r1, #0
 8008686:	2001      	movs	r0, #1
 8008688:	f000 fbec 	bl	8008e64 <xQueueGenericCreate>
 800868c:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800868e:	69fb      	ldr	r3, [r7, #28]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d022      	beq.n	80086da <osSemaphoreNew+0xe8>
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d01f      	beq.n	80086da <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800869a:	2300      	movs	r3, #0
 800869c:	2200      	movs	r2, #0
 800869e:	2100      	movs	r1, #0
 80086a0:	69f8      	ldr	r0, [r7, #28]
 80086a2:	f000 fca7 	bl	8008ff4 <xQueueGenericSend>
 80086a6:	4603      	mov	r3, r0
 80086a8:	2b01      	cmp	r3, #1
 80086aa:	d016      	beq.n	80086da <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80086ac:	69f8      	ldr	r0, [r7, #28]
 80086ae:	f001 f96f 	bl	8009990 <vQueueDelete>
            hSemaphore = NULL;
 80086b2:	2300      	movs	r3, #0
 80086b4:	61fb      	str	r3, [r7, #28]
 80086b6:	e010      	b.n	80086da <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80086b8:	69bb      	ldr	r3, [r7, #24]
 80086ba:	2b01      	cmp	r3, #1
 80086bc:	d108      	bne.n	80086d0 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	689b      	ldr	r3, [r3, #8]
 80086c2:	461a      	mov	r2, r3
 80086c4:	68b9      	ldr	r1, [r7, #8]
 80086c6:	68f8      	ldr	r0, [r7, #12]
 80086c8:	f000 fc29 	bl	8008f1e <xQueueCreateCountingSemaphoreStatic>
 80086cc:	61f8      	str	r0, [r7, #28]
 80086ce:	e004      	b.n	80086da <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80086d0:	68b9      	ldr	r1, [r7, #8]
 80086d2:	68f8      	ldr	r0, [r7, #12]
 80086d4:	f000 fc5a 	bl	8008f8c <xQueueCreateCountingSemaphore>
 80086d8:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80086da:	69fb      	ldr	r3, [r7, #28]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d00c      	beq.n	80086fa <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d003      	beq.n	80086ee <osSemaphoreNew+0xfc>
          name = attr->name;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	617b      	str	r3, [r7, #20]
 80086ec:	e001      	b.n	80086f2 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80086ee:	2300      	movs	r3, #0
 80086f0:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80086f2:	6979      	ldr	r1, [r7, #20]
 80086f4:	69f8      	ldr	r0, [r7, #28]
 80086f6:	f001 fa97 	bl	8009c28 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80086fa:	69fb      	ldr	r3, [r7, #28]
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3720      	adds	r7, #32
 8008700:	46bd      	mov	sp, r7
 8008702:	bd80      	pop	{r7, pc}

08008704 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8008704:	b580      	push	{r7, lr}
 8008706:	b086      	sub	sp, #24
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
 800870c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008712:	2300      	movs	r3, #0
 8008714:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d103      	bne.n	8008724 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800871c:	f06f 0303 	mvn.w	r3, #3
 8008720:	617b      	str	r3, [r7, #20]
 8008722:	e039      	b.n	8008798 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008724:	f3ef 8305 	mrs	r3, IPSR
 8008728:	60fb      	str	r3, [r7, #12]
  return(result);
 800872a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800872c:	2b00      	cmp	r3, #0
 800872e:	d022      	beq.n	8008776 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d003      	beq.n	800873e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8008736:	f06f 0303 	mvn.w	r3, #3
 800873a:	617b      	str	r3, [r7, #20]
 800873c:	e02c      	b.n	8008798 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800873e:	2300      	movs	r3, #0
 8008740:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8008742:	f107 0308 	add.w	r3, r7, #8
 8008746:	461a      	mov	r2, r3
 8008748:	2100      	movs	r1, #0
 800874a:	6938      	ldr	r0, [r7, #16]
 800874c:	f001 f864 	bl	8009818 <xQueueReceiveFromISR>
 8008750:	4603      	mov	r3, r0
 8008752:	2b01      	cmp	r3, #1
 8008754:	d003      	beq.n	800875e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8008756:	f06f 0302 	mvn.w	r3, #2
 800875a:	617b      	str	r3, [r7, #20]
 800875c:	e01c      	b.n	8008798 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d019      	beq.n	8008798 <osSemaphoreAcquire+0x94>
 8008764:	4b0f      	ldr	r3, [pc, #60]	; (80087a4 <osSemaphoreAcquire+0xa0>)
 8008766:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800876a:	601a      	str	r2, [r3, #0]
 800876c:	f3bf 8f4f 	dsb	sy
 8008770:	f3bf 8f6f 	isb	sy
 8008774:	e010      	b.n	8008798 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8008776:	6839      	ldr	r1, [r7, #0]
 8008778:	6938      	ldr	r0, [r7, #16]
 800877a:	f000 ff41 	bl	8009600 <xQueueSemaphoreTake>
 800877e:	4603      	mov	r3, r0
 8008780:	2b01      	cmp	r3, #1
 8008782:	d009      	beq.n	8008798 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d003      	beq.n	8008792 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800878a:	f06f 0301 	mvn.w	r3, #1
 800878e:	617b      	str	r3, [r7, #20]
 8008790:	e002      	b.n	8008798 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8008792:	f06f 0302 	mvn.w	r3, #2
 8008796:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8008798:	697b      	ldr	r3, [r7, #20]
}
 800879a:	4618      	mov	r0, r3
 800879c:	3718      	adds	r7, #24
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}
 80087a2:	bf00      	nop
 80087a4:	e000ed04 	.word	0xe000ed04

080087a8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b086      	sub	sp, #24
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80087b4:	2300      	movs	r3, #0
 80087b6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d103      	bne.n	80087c6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80087be:	f06f 0303 	mvn.w	r3, #3
 80087c2:	617b      	str	r3, [r7, #20]
 80087c4:	e02c      	b.n	8008820 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80087c6:	f3ef 8305 	mrs	r3, IPSR
 80087ca:	60fb      	str	r3, [r7, #12]
  return(result);
 80087cc:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d01a      	beq.n	8008808 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80087d2:	2300      	movs	r3, #0
 80087d4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80087d6:	f107 0308 	add.w	r3, r7, #8
 80087da:	4619      	mov	r1, r3
 80087dc:	6938      	ldr	r0, [r7, #16]
 80087de:	f000 fda2 	bl	8009326 <xQueueGiveFromISR>
 80087e2:	4603      	mov	r3, r0
 80087e4:	2b01      	cmp	r3, #1
 80087e6:	d003      	beq.n	80087f0 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80087e8:	f06f 0302 	mvn.w	r3, #2
 80087ec:	617b      	str	r3, [r7, #20]
 80087ee:	e017      	b.n	8008820 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d014      	beq.n	8008820 <osSemaphoreRelease+0x78>
 80087f6:	4b0d      	ldr	r3, [pc, #52]	; (800882c <osSemaphoreRelease+0x84>)
 80087f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087fc:	601a      	str	r2, [r3, #0]
 80087fe:	f3bf 8f4f 	dsb	sy
 8008802:	f3bf 8f6f 	isb	sy
 8008806:	e00b      	b.n	8008820 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008808:	2300      	movs	r3, #0
 800880a:	2200      	movs	r2, #0
 800880c:	2100      	movs	r1, #0
 800880e:	6938      	ldr	r0, [r7, #16]
 8008810:	f000 fbf0 	bl	8008ff4 <xQueueGenericSend>
 8008814:	4603      	mov	r3, r0
 8008816:	2b01      	cmp	r3, #1
 8008818:	d002      	beq.n	8008820 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800881a:	f06f 0302 	mvn.w	r3, #2
 800881e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8008820:	697b      	ldr	r3, [r7, #20]
}
 8008822:	4618      	mov	r0, r3
 8008824:	3718      	adds	r7, #24
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}
 800882a:	bf00      	nop
 800882c:	e000ed04 	.word	0xe000ed04

08008830 <osSemaphoreGetCount>:

uint32_t osSemaphoreGetCount (osSemaphoreId_t semaphore_id) {
 8008830:	b580      	push	{r7, lr}
 8008832:	b086      	sub	sp, #24
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	613b      	str	r3, [r7, #16]
  uint32_t count;

  if (hSemaphore == NULL) {
 800883c:	693b      	ldr	r3, [r7, #16]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d102      	bne.n	8008848 <osSemaphoreGetCount+0x18>
    count = 0U;
 8008842:	2300      	movs	r3, #0
 8008844:	617b      	str	r3, [r7, #20]
 8008846:	e00e      	b.n	8008866 <osSemaphoreGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008848:	f3ef 8305 	mrs	r3, IPSR
 800884c:	60fb      	str	r3, [r7, #12]
  return(result);
 800884e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008850:	2b00      	cmp	r3, #0
 8008852:	d004      	beq.n	800885e <osSemaphoreGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hSemaphore);
 8008854:	6938      	ldr	r0, [r7, #16]
 8008856:	f001 f87d 	bl	8009954 <uxQueueMessagesWaitingFromISR>
 800885a:	6178      	str	r0, [r7, #20]
 800885c:	e003      	b.n	8008866 <osSemaphoreGetCount+0x36>
  } else {
    count = (uint32_t)uxSemaphoreGetCount (hSemaphore);
 800885e:	6938      	ldr	r0, [r7, #16]
 8008860:	f001 f85a 	bl	8009918 <uxQueueMessagesWaiting>
 8008864:	6178      	str	r0, [r7, #20]
  }

  return (count);
 8008866:	697b      	ldr	r3, [r7, #20]
}
 8008868:	4618      	mov	r0, r3
 800886a:	3718      	adds	r7, #24
 800886c:	46bd      	mov	sp, r7
 800886e:	bd80      	pop	{r7, pc}

08008870 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008870:	b580      	push	{r7, lr}
 8008872:	b08a      	sub	sp, #40	; 0x28
 8008874:	af02      	add	r7, sp, #8
 8008876:	60f8      	str	r0, [r7, #12]
 8008878:	60b9      	str	r1, [r7, #8]
 800887a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800887c:	2300      	movs	r3, #0
 800887e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008880:	f3ef 8305 	mrs	r3, IPSR
 8008884:	613b      	str	r3, [r7, #16]
  return(result);
 8008886:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8008888:	2b00      	cmp	r3, #0
 800888a:	d15f      	bne.n	800894c <osMessageQueueNew+0xdc>
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d05c      	beq.n	800894c <osMessageQueueNew+0xdc>
 8008892:	68bb      	ldr	r3, [r7, #8]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d059      	beq.n	800894c <osMessageQueueNew+0xdc>
    mem = -1;
 8008898:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800889c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d029      	beq.n	80088f8 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	689b      	ldr	r3, [r3, #8]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d012      	beq.n	80088d2 <osMessageQueueNew+0x62>
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	68db      	ldr	r3, [r3, #12]
 80088b0:	2b4f      	cmp	r3, #79	; 0x4f
 80088b2:	d90e      	bls.n	80088d2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d00a      	beq.n	80088d2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	695a      	ldr	r2, [r3, #20]
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	68b9      	ldr	r1, [r7, #8]
 80088c4:	fb01 f303 	mul.w	r3, r1, r3
 80088c8:	429a      	cmp	r2, r3
 80088ca:	d302      	bcc.n	80088d2 <osMessageQueueNew+0x62>
        mem = 1;
 80088cc:	2301      	movs	r3, #1
 80088ce:	61bb      	str	r3, [r7, #24]
 80088d0:	e014      	b.n	80088fc <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	689b      	ldr	r3, [r3, #8]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d110      	bne.n	80088fc <osMessageQueueNew+0x8c>
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	68db      	ldr	r3, [r3, #12]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d10c      	bne.n	80088fc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d108      	bne.n	80088fc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	695b      	ldr	r3, [r3, #20]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d104      	bne.n	80088fc <osMessageQueueNew+0x8c>
          mem = 0;
 80088f2:	2300      	movs	r3, #0
 80088f4:	61bb      	str	r3, [r7, #24]
 80088f6:	e001      	b.n	80088fc <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80088f8:	2300      	movs	r3, #0
 80088fa:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80088fc:	69bb      	ldr	r3, [r7, #24]
 80088fe:	2b01      	cmp	r3, #1
 8008900:	d10b      	bne.n	800891a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	691a      	ldr	r2, [r3, #16]
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	689b      	ldr	r3, [r3, #8]
 800890a:	2100      	movs	r1, #0
 800890c:	9100      	str	r1, [sp, #0]
 800890e:	68b9      	ldr	r1, [r7, #8]
 8008910:	68f8      	ldr	r0, [r7, #12]
 8008912:	f000 fa2f 	bl	8008d74 <xQueueGenericCreateStatic>
 8008916:	61f8      	str	r0, [r7, #28]
 8008918:	e008      	b.n	800892c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800891a:	69bb      	ldr	r3, [r7, #24]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d105      	bne.n	800892c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8008920:	2200      	movs	r2, #0
 8008922:	68b9      	ldr	r1, [r7, #8]
 8008924:	68f8      	ldr	r0, [r7, #12]
 8008926:	f000 fa9d 	bl	8008e64 <xQueueGenericCreate>
 800892a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800892c:	69fb      	ldr	r3, [r7, #28]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d00c      	beq.n	800894c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d003      	beq.n	8008940 <osMessageQueueNew+0xd0>
        name = attr->name;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	617b      	str	r3, [r7, #20]
 800893e:	e001      	b.n	8008944 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8008940:	2300      	movs	r3, #0
 8008942:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8008944:	6979      	ldr	r1, [r7, #20]
 8008946:	69f8      	ldr	r0, [r7, #28]
 8008948:	f001 f96e 	bl	8009c28 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800894c:	69fb      	ldr	r3, [r7, #28]
}
 800894e:	4618      	mov	r0, r3
 8008950:	3720      	adds	r7, #32
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}
	...

08008958 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8008958:	b580      	push	{r7, lr}
 800895a:	b088      	sub	sp, #32
 800895c:	af00      	add	r7, sp, #0
 800895e:	60f8      	str	r0, [r7, #12]
 8008960:	60b9      	str	r1, [r7, #8]
 8008962:	603b      	str	r3, [r7, #0]
 8008964:	4613      	mov	r3, r2
 8008966:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800896c:	2300      	movs	r3, #0
 800896e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008970:	f3ef 8305 	mrs	r3, IPSR
 8008974:	617b      	str	r3, [r7, #20]
  return(result);
 8008976:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8008978:	2b00      	cmp	r3, #0
 800897a:	d028      	beq.n	80089ce <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800897c:	69bb      	ldr	r3, [r7, #24]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d005      	beq.n	800898e <osMessageQueuePut+0x36>
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d002      	beq.n	800898e <osMessageQueuePut+0x36>
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d003      	beq.n	8008996 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800898e:	f06f 0303 	mvn.w	r3, #3
 8008992:	61fb      	str	r3, [r7, #28]
 8008994:	e038      	b.n	8008a08 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8008996:	2300      	movs	r3, #0
 8008998:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800899a:	f107 0210 	add.w	r2, r7, #16
 800899e:	2300      	movs	r3, #0
 80089a0:	68b9      	ldr	r1, [r7, #8]
 80089a2:	69b8      	ldr	r0, [r7, #24]
 80089a4:	f000 fc24 	bl	80091f0 <xQueueGenericSendFromISR>
 80089a8:	4603      	mov	r3, r0
 80089aa:	2b01      	cmp	r3, #1
 80089ac:	d003      	beq.n	80089b6 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80089ae:	f06f 0302 	mvn.w	r3, #2
 80089b2:	61fb      	str	r3, [r7, #28]
 80089b4:	e028      	b.n	8008a08 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80089b6:	693b      	ldr	r3, [r7, #16]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d025      	beq.n	8008a08 <osMessageQueuePut+0xb0>
 80089bc:	4b15      	ldr	r3, [pc, #84]	; (8008a14 <osMessageQueuePut+0xbc>)
 80089be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089c2:	601a      	str	r2, [r3, #0]
 80089c4:	f3bf 8f4f 	dsb	sy
 80089c8:	f3bf 8f6f 	isb	sy
 80089cc:	e01c      	b.n	8008a08 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80089ce:	69bb      	ldr	r3, [r7, #24]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d002      	beq.n	80089da <osMessageQueuePut+0x82>
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d103      	bne.n	80089e2 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80089da:	f06f 0303 	mvn.w	r3, #3
 80089de:	61fb      	str	r3, [r7, #28]
 80089e0:	e012      	b.n	8008a08 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80089e2:	2300      	movs	r3, #0
 80089e4:	683a      	ldr	r2, [r7, #0]
 80089e6:	68b9      	ldr	r1, [r7, #8]
 80089e8:	69b8      	ldr	r0, [r7, #24]
 80089ea:	f000 fb03 	bl	8008ff4 <xQueueGenericSend>
 80089ee:	4603      	mov	r3, r0
 80089f0:	2b01      	cmp	r3, #1
 80089f2:	d009      	beq.n	8008a08 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d003      	beq.n	8008a02 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80089fa:	f06f 0301 	mvn.w	r3, #1
 80089fe:	61fb      	str	r3, [r7, #28]
 8008a00:	e002      	b.n	8008a08 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8008a02:	f06f 0302 	mvn.w	r3, #2
 8008a06:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008a08:	69fb      	ldr	r3, [r7, #28]
}
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	3720      	adds	r7, #32
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bd80      	pop	{r7, pc}
 8008a12:	bf00      	nop
 8008a14:	e000ed04 	.word	0xe000ed04

08008a18 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b088      	sub	sp, #32
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	60f8      	str	r0, [r7, #12]
 8008a20:	60b9      	str	r1, [r7, #8]
 8008a22:	607a      	str	r2, [r7, #4]
 8008a24:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a2e:	f3ef 8305 	mrs	r3, IPSR
 8008a32:	617b      	str	r3, [r7, #20]
  return(result);
 8008a34:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d028      	beq.n	8008a8c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008a3a:	69bb      	ldr	r3, [r7, #24]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d005      	beq.n	8008a4c <osMessageQueueGet+0x34>
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d002      	beq.n	8008a4c <osMessageQueueGet+0x34>
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d003      	beq.n	8008a54 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8008a4c:	f06f 0303 	mvn.w	r3, #3
 8008a50:	61fb      	str	r3, [r7, #28]
 8008a52:	e037      	b.n	8008ac4 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8008a54:	2300      	movs	r3, #0
 8008a56:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8008a58:	f107 0310 	add.w	r3, r7, #16
 8008a5c:	461a      	mov	r2, r3
 8008a5e:	68b9      	ldr	r1, [r7, #8]
 8008a60:	69b8      	ldr	r0, [r7, #24]
 8008a62:	f000 fed9 	bl	8009818 <xQueueReceiveFromISR>
 8008a66:	4603      	mov	r3, r0
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d003      	beq.n	8008a74 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8008a6c:	f06f 0302 	mvn.w	r3, #2
 8008a70:	61fb      	str	r3, [r7, #28]
 8008a72:	e027      	b.n	8008ac4 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8008a74:	693b      	ldr	r3, [r7, #16]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d024      	beq.n	8008ac4 <osMessageQueueGet+0xac>
 8008a7a:	4b15      	ldr	r3, [pc, #84]	; (8008ad0 <osMessageQueueGet+0xb8>)
 8008a7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a80:	601a      	str	r2, [r3, #0]
 8008a82:	f3bf 8f4f 	dsb	sy
 8008a86:	f3bf 8f6f 	isb	sy
 8008a8a:	e01b      	b.n	8008ac4 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008a8c:	69bb      	ldr	r3, [r7, #24]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d002      	beq.n	8008a98 <osMessageQueueGet+0x80>
 8008a92:	68bb      	ldr	r3, [r7, #8]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d103      	bne.n	8008aa0 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8008a98:	f06f 0303 	mvn.w	r3, #3
 8008a9c:	61fb      	str	r3, [r7, #28]
 8008a9e:	e011      	b.n	8008ac4 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008aa0:	683a      	ldr	r2, [r7, #0]
 8008aa2:	68b9      	ldr	r1, [r7, #8]
 8008aa4:	69b8      	ldr	r0, [r7, #24]
 8008aa6:	f000 fccb 	bl	8009440 <xQueueReceive>
 8008aaa:	4603      	mov	r3, r0
 8008aac:	2b01      	cmp	r3, #1
 8008aae:	d009      	beq.n	8008ac4 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d003      	beq.n	8008abe <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8008ab6:	f06f 0301 	mvn.w	r3, #1
 8008aba:	61fb      	str	r3, [r7, #28]
 8008abc:	e002      	b.n	8008ac4 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8008abe:	f06f 0302 	mvn.w	r3, #2
 8008ac2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008ac4:	69fb      	ldr	r3, [r7, #28]
}
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	3720      	adds	r7, #32
 8008aca:	46bd      	mov	sp, r7
 8008acc:	bd80      	pop	{r7, pc}
 8008ace:	bf00      	nop
 8008ad0:	e000ed04 	.word	0xe000ed04

08008ad4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008ad4:	b480      	push	{r7}
 8008ad6:	b085      	sub	sp, #20
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	60f8      	str	r0, [r7, #12]
 8008adc:	60b9      	str	r1, [r7, #8]
 8008ade:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	4a07      	ldr	r2, [pc, #28]	; (8008b00 <vApplicationGetIdleTaskMemory+0x2c>)
 8008ae4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	4a06      	ldr	r2, [pc, #24]	; (8008b04 <vApplicationGetIdleTaskMemory+0x30>)
 8008aea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2280      	movs	r2, #128	; 0x80
 8008af0:	601a      	str	r2, [r3, #0]
}
 8008af2:	bf00      	nop
 8008af4:	3714      	adds	r7, #20
 8008af6:	46bd      	mov	sp, r7
 8008af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afc:	4770      	bx	lr
 8008afe:	bf00      	nop
 8008b00:	20000668 	.word	0x20000668
 8008b04:	200006c4 	.word	0x200006c4

08008b08 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008b08:	b480      	push	{r7}
 8008b0a:	b085      	sub	sp, #20
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	60f8      	str	r0, [r7, #12]
 8008b10:	60b9      	str	r1, [r7, #8]
 8008b12:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	4a07      	ldr	r2, [pc, #28]	; (8008b34 <vApplicationGetTimerTaskMemory+0x2c>)
 8008b18:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	4a06      	ldr	r2, [pc, #24]	; (8008b38 <vApplicationGetTimerTaskMemory+0x30>)
 8008b1e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008b26:	601a      	str	r2, [r3, #0]
}
 8008b28:	bf00      	nop
 8008b2a:	3714      	adds	r7, #20
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b32:	4770      	bx	lr
 8008b34:	200008c4 	.word	0x200008c4
 8008b38:	20000920 	.word	0x20000920

08008b3c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008b3c:	b480      	push	{r7}
 8008b3e:	b083      	sub	sp, #12
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	f103 0208 	add.w	r2, r3, #8
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008b54:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f103 0208 	add.w	r2, r3, #8
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f103 0208 	add.w	r2, r3, #8
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008b70:	bf00      	nop
 8008b72:	370c      	adds	r7, #12
 8008b74:	46bd      	mov	sp, r7
 8008b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7a:	4770      	bx	lr

08008b7c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b083      	sub	sp, #12
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2200      	movs	r2, #0
 8008b88:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008b8a:	bf00      	nop
 8008b8c:	370c      	adds	r7, #12
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b94:	4770      	bx	lr

08008b96 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008b96:	b480      	push	{r7}
 8008b98:	b085      	sub	sp, #20
 8008b9a:	af00      	add	r7, sp, #0
 8008b9c:	6078      	str	r0, [r7, #4]
 8008b9e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	685b      	ldr	r3, [r3, #4]
 8008ba4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	68fa      	ldr	r2, [r7, #12]
 8008baa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	689a      	ldr	r2, [r3, #8]
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	689b      	ldr	r3, [r3, #8]
 8008bb8:	683a      	ldr	r2, [r7, #0]
 8008bba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	683a      	ldr	r2, [r7, #0]
 8008bc0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	687a      	ldr	r2, [r7, #4]
 8008bc6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	1c5a      	adds	r2, r3, #1
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	601a      	str	r2, [r3, #0]
}
 8008bd2:	bf00      	nop
 8008bd4:	3714      	adds	r7, #20
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bdc:	4770      	bx	lr

08008bde <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008bde:	b480      	push	{r7}
 8008be0:	b085      	sub	sp, #20
 8008be2:	af00      	add	r7, sp, #0
 8008be4:	6078      	str	r0, [r7, #4]
 8008be6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008bf4:	d103      	bne.n	8008bfe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	691b      	ldr	r3, [r3, #16]
 8008bfa:	60fb      	str	r3, [r7, #12]
 8008bfc:	e00c      	b.n	8008c18 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	3308      	adds	r3, #8
 8008c02:	60fb      	str	r3, [r7, #12]
 8008c04:	e002      	b.n	8008c0c <vListInsert+0x2e>
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	685b      	ldr	r3, [r3, #4]
 8008c0a:	60fb      	str	r3, [r7, #12]
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	685b      	ldr	r3, [r3, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	68ba      	ldr	r2, [r7, #8]
 8008c14:	429a      	cmp	r2, r3
 8008c16:	d2f6      	bcs.n	8008c06 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	685a      	ldr	r2, [r3, #4]
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	685b      	ldr	r3, [r3, #4]
 8008c24:	683a      	ldr	r2, [r7, #0]
 8008c26:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	68fa      	ldr	r2, [r7, #12]
 8008c2c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	683a      	ldr	r2, [r7, #0]
 8008c32:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	687a      	ldr	r2, [r7, #4]
 8008c38:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	1c5a      	adds	r2, r3, #1
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	601a      	str	r2, [r3, #0]
}
 8008c44:	bf00      	nop
 8008c46:	3714      	adds	r7, #20
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4e:	4770      	bx	lr

08008c50 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008c50:	b480      	push	{r7}
 8008c52:	b085      	sub	sp, #20
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	691b      	ldr	r3, [r3, #16]
 8008c5c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	685b      	ldr	r3, [r3, #4]
 8008c62:	687a      	ldr	r2, [r7, #4]
 8008c64:	6892      	ldr	r2, [r2, #8]
 8008c66:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	689b      	ldr	r3, [r3, #8]
 8008c6c:	687a      	ldr	r2, [r7, #4]
 8008c6e:	6852      	ldr	r2, [r2, #4]
 8008c70:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	685b      	ldr	r3, [r3, #4]
 8008c76:	687a      	ldr	r2, [r7, #4]
 8008c78:	429a      	cmp	r2, r3
 8008c7a:	d103      	bne.n	8008c84 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	689a      	ldr	r2, [r3, #8]
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2200      	movs	r2, #0
 8008c88:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	1e5a      	subs	r2, r3, #1
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681b      	ldr	r3, [r3, #0]
}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	3714      	adds	r7, #20
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr

08008ca4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b084      	sub	sp, #16
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
 8008cac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d10a      	bne.n	8008cce <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cbc:	f383 8811 	msr	BASEPRI, r3
 8008cc0:	f3bf 8f6f 	isb	sy
 8008cc4:	f3bf 8f4f 	dsb	sy
 8008cc8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008cca:	bf00      	nop
 8008ccc:	e7fe      	b.n	8008ccc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008cce:	f002 fd79 	bl	800b7c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	681a      	ldr	r2, [r3, #0]
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cda:	68f9      	ldr	r1, [r7, #12]
 8008cdc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008cde:	fb01 f303 	mul.w	r3, r1, r3
 8008ce2:	441a      	add	r2, r3
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	2200      	movs	r2, #0
 8008cec:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	681a      	ldr	r2, [r3, #0]
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681a      	ldr	r2, [r3, #0]
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cfe:	3b01      	subs	r3, #1
 8008d00:	68f9      	ldr	r1, [r7, #12]
 8008d02:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008d04:	fb01 f303 	mul.w	r3, r1, r3
 8008d08:	441a      	add	r2, r3
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	22ff      	movs	r2, #255	; 0xff
 8008d12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	22ff      	movs	r2, #255	; 0xff
 8008d1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d114      	bne.n	8008d4e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	691b      	ldr	r3, [r3, #16]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d01a      	beq.n	8008d62 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	3310      	adds	r3, #16
 8008d30:	4618      	mov	r0, r3
 8008d32:	f001 fd33 	bl	800a79c <xTaskRemoveFromEventList>
 8008d36:	4603      	mov	r3, r0
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d012      	beq.n	8008d62 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008d3c:	4b0c      	ldr	r3, [pc, #48]	; (8008d70 <xQueueGenericReset+0xcc>)
 8008d3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d42:	601a      	str	r2, [r3, #0]
 8008d44:	f3bf 8f4f 	dsb	sy
 8008d48:	f3bf 8f6f 	isb	sy
 8008d4c:	e009      	b.n	8008d62 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	3310      	adds	r3, #16
 8008d52:	4618      	mov	r0, r3
 8008d54:	f7ff fef2 	bl	8008b3c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	3324      	adds	r3, #36	; 0x24
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	f7ff feed 	bl	8008b3c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008d62:	f002 fd5f 	bl	800b824 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008d66:	2301      	movs	r3, #1
}
 8008d68:	4618      	mov	r0, r3
 8008d6a:	3710      	adds	r7, #16
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bd80      	pop	{r7, pc}
 8008d70:	e000ed04 	.word	0xe000ed04

08008d74 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b08e      	sub	sp, #56	; 0x38
 8008d78:	af02      	add	r7, sp, #8
 8008d7a:	60f8      	str	r0, [r7, #12]
 8008d7c:	60b9      	str	r1, [r7, #8]
 8008d7e:	607a      	str	r2, [r7, #4]
 8008d80:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d10a      	bne.n	8008d9e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008d88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d8c:	f383 8811 	msr	BASEPRI, r3
 8008d90:	f3bf 8f6f 	isb	sy
 8008d94:	f3bf 8f4f 	dsb	sy
 8008d98:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008d9a:	bf00      	nop
 8008d9c:	e7fe      	b.n	8008d9c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d10a      	bne.n	8008dba <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8008da4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008da8:	f383 8811 	msr	BASEPRI, r3
 8008dac:	f3bf 8f6f 	isb	sy
 8008db0:	f3bf 8f4f 	dsb	sy
 8008db4:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008db6:	bf00      	nop
 8008db8:	e7fe      	b.n	8008db8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d002      	beq.n	8008dc6 <xQueueGenericCreateStatic+0x52>
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d001      	beq.n	8008dca <xQueueGenericCreateStatic+0x56>
 8008dc6:	2301      	movs	r3, #1
 8008dc8:	e000      	b.n	8008dcc <xQueueGenericCreateStatic+0x58>
 8008dca:	2300      	movs	r3, #0
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d10a      	bne.n	8008de6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8008dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dd4:	f383 8811 	msr	BASEPRI, r3
 8008dd8:	f3bf 8f6f 	isb	sy
 8008ddc:	f3bf 8f4f 	dsb	sy
 8008de0:	623b      	str	r3, [r7, #32]
}
 8008de2:	bf00      	nop
 8008de4:	e7fe      	b.n	8008de4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d102      	bne.n	8008df2 <xQueueGenericCreateStatic+0x7e>
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d101      	bne.n	8008df6 <xQueueGenericCreateStatic+0x82>
 8008df2:	2301      	movs	r3, #1
 8008df4:	e000      	b.n	8008df8 <xQueueGenericCreateStatic+0x84>
 8008df6:	2300      	movs	r3, #0
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d10a      	bne.n	8008e12 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e00:	f383 8811 	msr	BASEPRI, r3
 8008e04:	f3bf 8f6f 	isb	sy
 8008e08:	f3bf 8f4f 	dsb	sy
 8008e0c:	61fb      	str	r3, [r7, #28]
}
 8008e0e:	bf00      	nop
 8008e10:	e7fe      	b.n	8008e10 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008e12:	2350      	movs	r3, #80	; 0x50
 8008e14:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	2b50      	cmp	r3, #80	; 0x50
 8008e1a:	d00a      	beq.n	8008e32 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e20:	f383 8811 	msr	BASEPRI, r3
 8008e24:	f3bf 8f6f 	isb	sy
 8008e28:	f3bf 8f4f 	dsb	sy
 8008e2c:	61bb      	str	r3, [r7, #24]
}
 8008e2e:	bf00      	nop
 8008e30:	e7fe      	b.n	8008e30 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008e32:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d00d      	beq.n	8008e5a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e40:	2201      	movs	r2, #1
 8008e42:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008e46:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008e4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e4c:	9300      	str	r3, [sp, #0]
 8008e4e:	4613      	mov	r3, r2
 8008e50:	687a      	ldr	r2, [r7, #4]
 8008e52:	68b9      	ldr	r1, [r7, #8]
 8008e54:	68f8      	ldr	r0, [r7, #12]
 8008e56:	f000 f83f 	bl	8008ed8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008e5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	3730      	adds	r7, #48	; 0x30
 8008e60:	46bd      	mov	sp, r7
 8008e62:	bd80      	pop	{r7, pc}

08008e64 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b08a      	sub	sp, #40	; 0x28
 8008e68:	af02      	add	r7, sp, #8
 8008e6a:	60f8      	str	r0, [r7, #12]
 8008e6c:	60b9      	str	r1, [r7, #8]
 8008e6e:	4613      	mov	r3, r2
 8008e70:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d10a      	bne.n	8008e8e <xQueueGenericCreate+0x2a>
	__asm volatile
 8008e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e7c:	f383 8811 	msr	BASEPRI, r3
 8008e80:	f3bf 8f6f 	isb	sy
 8008e84:	f3bf 8f4f 	dsb	sy
 8008e88:	613b      	str	r3, [r7, #16]
}
 8008e8a:	bf00      	nop
 8008e8c:	e7fe      	b.n	8008e8c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	68ba      	ldr	r2, [r7, #8]
 8008e92:	fb02 f303 	mul.w	r3, r2, r3
 8008e96:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008e98:	69fb      	ldr	r3, [r7, #28]
 8008e9a:	3350      	adds	r3, #80	; 0x50
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	f002 fdb3 	bl	800ba08 <pvPortMalloc>
 8008ea2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008ea4:	69bb      	ldr	r3, [r7, #24]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d011      	beq.n	8008ece <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008eaa:	69bb      	ldr	r3, [r7, #24]
 8008eac:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	3350      	adds	r3, #80	; 0x50
 8008eb2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008eb4:	69bb      	ldr	r3, [r7, #24]
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008ebc:	79fa      	ldrb	r2, [r7, #7]
 8008ebe:	69bb      	ldr	r3, [r7, #24]
 8008ec0:	9300      	str	r3, [sp, #0]
 8008ec2:	4613      	mov	r3, r2
 8008ec4:	697a      	ldr	r2, [r7, #20]
 8008ec6:	68b9      	ldr	r1, [r7, #8]
 8008ec8:	68f8      	ldr	r0, [r7, #12]
 8008eca:	f000 f805 	bl	8008ed8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008ece:	69bb      	ldr	r3, [r7, #24]
	}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	3720      	adds	r7, #32
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}

08008ed8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b084      	sub	sp, #16
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	60f8      	str	r0, [r7, #12]
 8008ee0:	60b9      	str	r1, [r7, #8]
 8008ee2:	607a      	str	r2, [r7, #4]
 8008ee4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d103      	bne.n	8008ef4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008eec:	69bb      	ldr	r3, [r7, #24]
 8008eee:	69ba      	ldr	r2, [r7, #24]
 8008ef0:	601a      	str	r2, [r3, #0]
 8008ef2:	e002      	b.n	8008efa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008ef4:	69bb      	ldr	r3, [r7, #24]
 8008ef6:	687a      	ldr	r2, [r7, #4]
 8008ef8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008efa:	69bb      	ldr	r3, [r7, #24]
 8008efc:	68fa      	ldr	r2, [r7, #12]
 8008efe:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008f00:	69bb      	ldr	r3, [r7, #24]
 8008f02:	68ba      	ldr	r2, [r7, #8]
 8008f04:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008f06:	2101      	movs	r1, #1
 8008f08:	69b8      	ldr	r0, [r7, #24]
 8008f0a:	f7ff fecb 	bl	8008ca4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008f0e:	69bb      	ldr	r3, [r7, #24]
 8008f10:	78fa      	ldrb	r2, [r7, #3]
 8008f12:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008f16:	bf00      	nop
 8008f18:	3710      	adds	r7, #16
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}

08008f1e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8008f1e:	b580      	push	{r7, lr}
 8008f20:	b08a      	sub	sp, #40	; 0x28
 8008f22:	af02      	add	r7, sp, #8
 8008f24:	60f8      	str	r0, [r7, #12]
 8008f26:	60b9      	str	r1, [r7, #8]
 8008f28:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d10a      	bne.n	8008f46 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8008f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f34:	f383 8811 	msr	BASEPRI, r3
 8008f38:	f3bf 8f6f 	isb	sy
 8008f3c:	f3bf 8f4f 	dsb	sy
 8008f40:	61bb      	str	r3, [r7, #24]
}
 8008f42:	bf00      	nop
 8008f44:	e7fe      	b.n	8008f44 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008f46:	68ba      	ldr	r2, [r7, #8]
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	429a      	cmp	r2, r3
 8008f4c:	d90a      	bls.n	8008f64 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8008f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f52:	f383 8811 	msr	BASEPRI, r3
 8008f56:	f3bf 8f6f 	isb	sy
 8008f5a:	f3bf 8f4f 	dsb	sy
 8008f5e:	617b      	str	r3, [r7, #20]
}
 8008f60:	bf00      	nop
 8008f62:	e7fe      	b.n	8008f62 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008f64:	2302      	movs	r3, #2
 8008f66:	9300      	str	r3, [sp, #0]
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	2100      	movs	r1, #0
 8008f6e:	68f8      	ldr	r0, [r7, #12]
 8008f70:	f7ff ff00 	bl	8008d74 <xQueueGenericCreateStatic>
 8008f74:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8008f76:	69fb      	ldr	r3, [r7, #28]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d002      	beq.n	8008f82 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008f7c:	69fb      	ldr	r3, [r7, #28]
 8008f7e:	68ba      	ldr	r2, [r7, #8]
 8008f80:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008f82:	69fb      	ldr	r3, [r7, #28]
	}
 8008f84:	4618      	mov	r0, r3
 8008f86:	3720      	adds	r7, #32
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}

08008f8c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b086      	sub	sp, #24
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
 8008f94:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d10a      	bne.n	8008fb2 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8008f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fa0:	f383 8811 	msr	BASEPRI, r3
 8008fa4:	f3bf 8f6f 	isb	sy
 8008fa8:	f3bf 8f4f 	dsb	sy
 8008fac:	613b      	str	r3, [r7, #16]
}
 8008fae:	bf00      	nop
 8008fb0:	e7fe      	b.n	8008fb0 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008fb2:	683a      	ldr	r2, [r7, #0]
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	429a      	cmp	r2, r3
 8008fb8:	d90a      	bls.n	8008fd0 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8008fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fbe:	f383 8811 	msr	BASEPRI, r3
 8008fc2:	f3bf 8f6f 	isb	sy
 8008fc6:	f3bf 8f4f 	dsb	sy
 8008fca:	60fb      	str	r3, [r7, #12]
}
 8008fcc:	bf00      	nop
 8008fce:	e7fe      	b.n	8008fce <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008fd0:	2202      	movs	r2, #2
 8008fd2:	2100      	movs	r1, #0
 8008fd4:	6878      	ldr	r0, [r7, #4]
 8008fd6:	f7ff ff45 	bl	8008e64 <xQueueGenericCreate>
 8008fda:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d002      	beq.n	8008fe8 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	683a      	ldr	r2, [r7, #0]
 8008fe6:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008fe8:	697b      	ldr	r3, [r7, #20]
	}
 8008fea:	4618      	mov	r0, r3
 8008fec:	3718      	adds	r7, #24
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	bd80      	pop	{r7, pc}
	...

08008ff4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b08e      	sub	sp, #56	; 0x38
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	60f8      	str	r0, [r7, #12]
 8008ffc:	60b9      	str	r1, [r7, #8]
 8008ffe:	607a      	str	r2, [r7, #4]
 8009000:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009002:	2300      	movs	r3, #0
 8009004:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800900a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800900c:	2b00      	cmp	r3, #0
 800900e:	d10a      	bne.n	8009026 <xQueueGenericSend+0x32>
	__asm volatile
 8009010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009014:	f383 8811 	msr	BASEPRI, r3
 8009018:	f3bf 8f6f 	isb	sy
 800901c:	f3bf 8f4f 	dsb	sy
 8009020:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009022:	bf00      	nop
 8009024:	e7fe      	b.n	8009024 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009026:	68bb      	ldr	r3, [r7, #8]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d103      	bne.n	8009034 <xQueueGenericSend+0x40>
 800902c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800902e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009030:	2b00      	cmp	r3, #0
 8009032:	d101      	bne.n	8009038 <xQueueGenericSend+0x44>
 8009034:	2301      	movs	r3, #1
 8009036:	e000      	b.n	800903a <xQueueGenericSend+0x46>
 8009038:	2300      	movs	r3, #0
 800903a:	2b00      	cmp	r3, #0
 800903c:	d10a      	bne.n	8009054 <xQueueGenericSend+0x60>
	__asm volatile
 800903e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009042:	f383 8811 	msr	BASEPRI, r3
 8009046:	f3bf 8f6f 	isb	sy
 800904a:	f3bf 8f4f 	dsb	sy
 800904e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009050:	bf00      	nop
 8009052:	e7fe      	b.n	8009052 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	2b02      	cmp	r3, #2
 8009058:	d103      	bne.n	8009062 <xQueueGenericSend+0x6e>
 800905a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800905c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800905e:	2b01      	cmp	r3, #1
 8009060:	d101      	bne.n	8009066 <xQueueGenericSend+0x72>
 8009062:	2301      	movs	r3, #1
 8009064:	e000      	b.n	8009068 <xQueueGenericSend+0x74>
 8009066:	2300      	movs	r3, #0
 8009068:	2b00      	cmp	r3, #0
 800906a:	d10a      	bne.n	8009082 <xQueueGenericSend+0x8e>
	__asm volatile
 800906c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009070:	f383 8811 	msr	BASEPRI, r3
 8009074:	f3bf 8f6f 	isb	sy
 8009078:	f3bf 8f4f 	dsb	sy
 800907c:	623b      	str	r3, [r7, #32]
}
 800907e:	bf00      	nop
 8009080:	e7fe      	b.n	8009080 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009082:	f001 fd49 	bl	800ab18 <xTaskGetSchedulerState>
 8009086:	4603      	mov	r3, r0
 8009088:	2b00      	cmp	r3, #0
 800908a:	d102      	bne.n	8009092 <xQueueGenericSend+0x9e>
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d101      	bne.n	8009096 <xQueueGenericSend+0xa2>
 8009092:	2301      	movs	r3, #1
 8009094:	e000      	b.n	8009098 <xQueueGenericSend+0xa4>
 8009096:	2300      	movs	r3, #0
 8009098:	2b00      	cmp	r3, #0
 800909a:	d10a      	bne.n	80090b2 <xQueueGenericSend+0xbe>
	__asm volatile
 800909c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090a0:	f383 8811 	msr	BASEPRI, r3
 80090a4:	f3bf 8f6f 	isb	sy
 80090a8:	f3bf 8f4f 	dsb	sy
 80090ac:	61fb      	str	r3, [r7, #28]
}
 80090ae:	bf00      	nop
 80090b0:	e7fe      	b.n	80090b0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80090b2:	f002 fb87 	bl	800b7c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80090b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80090ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090be:	429a      	cmp	r2, r3
 80090c0:	d302      	bcc.n	80090c8 <xQueueGenericSend+0xd4>
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	2b02      	cmp	r3, #2
 80090c6:	d129      	bne.n	800911c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80090c8:	683a      	ldr	r2, [r7, #0]
 80090ca:	68b9      	ldr	r1, [r7, #8]
 80090cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80090ce:	f000 fc9a 	bl	8009a06 <prvCopyDataToQueue>
 80090d2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80090d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d010      	beq.n	80090fe <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80090dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090de:	3324      	adds	r3, #36	; 0x24
 80090e0:	4618      	mov	r0, r3
 80090e2:	f001 fb5b 	bl	800a79c <xTaskRemoveFromEventList>
 80090e6:	4603      	mov	r3, r0
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d013      	beq.n	8009114 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80090ec:	4b3f      	ldr	r3, [pc, #252]	; (80091ec <xQueueGenericSend+0x1f8>)
 80090ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090f2:	601a      	str	r2, [r3, #0]
 80090f4:	f3bf 8f4f 	dsb	sy
 80090f8:	f3bf 8f6f 	isb	sy
 80090fc:	e00a      	b.n	8009114 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80090fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009100:	2b00      	cmp	r3, #0
 8009102:	d007      	beq.n	8009114 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009104:	4b39      	ldr	r3, [pc, #228]	; (80091ec <xQueueGenericSend+0x1f8>)
 8009106:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800910a:	601a      	str	r2, [r3, #0]
 800910c:	f3bf 8f4f 	dsb	sy
 8009110:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009114:	f002 fb86 	bl	800b824 <vPortExitCritical>
				return pdPASS;
 8009118:	2301      	movs	r3, #1
 800911a:	e063      	b.n	80091e4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d103      	bne.n	800912a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009122:	f002 fb7f 	bl	800b824 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009126:	2300      	movs	r3, #0
 8009128:	e05c      	b.n	80091e4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800912a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800912c:	2b00      	cmp	r3, #0
 800912e:	d106      	bne.n	800913e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009130:	f107 0314 	add.w	r3, r7, #20
 8009134:	4618      	mov	r0, r3
 8009136:	f001 fb95 	bl	800a864 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800913a:	2301      	movs	r3, #1
 800913c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800913e:	f002 fb71 	bl	800b824 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009142:	f001 f8f5 	bl	800a330 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009146:	f002 fb3d 	bl	800b7c4 <vPortEnterCritical>
 800914a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800914c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009150:	b25b      	sxtb	r3, r3
 8009152:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009156:	d103      	bne.n	8009160 <xQueueGenericSend+0x16c>
 8009158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800915a:	2200      	movs	r2, #0
 800915c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009162:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009166:	b25b      	sxtb	r3, r3
 8009168:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800916c:	d103      	bne.n	8009176 <xQueueGenericSend+0x182>
 800916e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009170:	2200      	movs	r2, #0
 8009172:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009176:	f002 fb55 	bl	800b824 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800917a:	1d3a      	adds	r2, r7, #4
 800917c:	f107 0314 	add.w	r3, r7, #20
 8009180:	4611      	mov	r1, r2
 8009182:	4618      	mov	r0, r3
 8009184:	f001 fb84 	bl	800a890 <xTaskCheckForTimeOut>
 8009188:	4603      	mov	r3, r0
 800918a:	2b00      	cmp	r3, #0
 800918c:	d124      	bne.n	80091d8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800918e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009190:	f000 fd31 	bl	8009bf6 <prvIsQueueFull>
 8009194:	4603      	mov	r3, r0
 8009196:	2b00      	cmp	r3, #0
 8009198:	d018      	beq.n	80091cc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800919a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800919c:	3310      	adds	r3, #16
 800919e:	687a      	ldr	r2, [r7, #4]
 80091a0:	4611      	mov	r1, r2
 80091a2:	4618      	mov	r0, r3
 80091a4:	f001 faaa 	bl	800a6fc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80091a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80091aa:	f000 fcbc 	bl	8009b26 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80091ae:	f001 f8cd 	bl	800a34c <xTaskResumeAll>
 80091b2:	4603      	mov	r3, r0
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	f47f af7c 	bne.w	80090b2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80091ba:	4b0c      	ldr	r3, [pc, #48]	; (80091ec <xQueueGenericSend+0x1f8>)
 80091bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80091c0:	601a      	str	r2, [r3, #0]
 80091c2:	f3bf 8f4f 	dsb	sy
 80091c6:	f3bf 8f6f 	isb	sy
 80091ca:	e772      	b.n	80090b2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80091cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80091ce:	f000 fcaa 	bl	8009b26 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80091d2:	f001 f8bb 	bl	800a34c <xTaskResumeAll>
 80091d6:	e76c      	b.n	80090b2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80091d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80091da:	f000 fca4 	bl	8009b26 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80091de:	f001 f8b5 	bl	800a34c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80091e2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80091e4:	4618      	mov	r0, r3
 80091e6:	3738      	adds	r7, #56	; 0x38
 80091e8:	46bd      	mov	sp, r7
 80091ea:	bd80      	pop	{r7, pc}
 80091ec:	e000ed04 	.word	0xe000ed04

080091f0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b090      	sub	sp, #64	; 0x40
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	60f8      	str	r0, [r7, #12]
 80091f8:	60b9      	str	r1, [r7, #8]
 80091fa:	607a      	str	r2, [r7, #4]
 80091fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009204:	2b00      	cmp	r3, #0
 8009206:	d10a      	bne.n	800921e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800920c:	f383 8811 	msr	BASEPRI, r3
 8009210:	f3bf 8f6f 	isb	sy
 8009214:	f3bf 8f4f 	dsb	sy
 8009218:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800921a:	bf00      	nop
 800921c:	e7fe      	b.n	800921c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d103      	bne.n	800922c <xQueueGenericSendFromISR+0x3c>
 8009224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009228:	2b00      	cmp	r3, #0
 800922a:	d101      	bne.n	8009230 <xQueueGenericSendFromISR+0x40>
 800922c:	2301      	movs	r3, #1
 800922e:	e000      	b.n	8009232 <xQueueGenericSendFromISR+0x42>
 8009230:	2300      	movs	r3, #0
 8009232:	2b00      	cmp	r3, #0
 8009234:	d10a      	bne.n	800924c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009236:	f04f 0350 	mov.w	r3, #80	; 0x50
 800923a:	f383 8811 	msr	BASEPRI, r3
 800923e:	f3bf 8f6f 	isb	sy
 8009242:	f3bf 8f4f 	dsb	sy
 8009246:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009248:	bf00      	nop
 800924a:	e7fe      	b.n	800924a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	2b02      	cmp	r3, #2
 8009250:	d103      	bne.n	800925a <xQueueGenericSendFromISR+0x6a>
 8009252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009254:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009256:	2b01      	cmp	r3, #1
 8009258:	d101      	bne.n	800925e <xQueueGenericSendFromISR+0x6e>
 800925a:	2301      	movs	r3, #1
 800925c:	e000      	b.n	8009260 <xQueueGenericSendFromISR+0x70>
 800925e:	2300      	movs	r3, #0
 8009260:	2b00      	cmp	r3, #0
 8009262:	d10a      	bne.n	800927a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009268:	f383 8811 	msr	BASEPRI, r3
 800926c:	f3bf 8f6f 	isb	sy
 8009270:	f3bf 8f4f 	dsb	sy
 8009274:	623b      	str	r3, [r7, #32]
}
 8009276:	bf00      	nop
 8009278:	e7fe      	b.n	8009278 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800927a:	f002 fb85 	bl	800b988 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800927e:	f3ef 8211 	mrs	r2, BASEPRI
 8009282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009286:	f383 8811 	msr	BASEPRI, r3
 800928a:	f3bf 8f6f 	isb	sy
 800928e:	f3bf 8f4f 	dsb	sy
 8009292:	61fa      	str	r2, [r7, #28]
 8009294:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009296:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009298:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800929a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800929c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800929e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092a2:	429a      	cmp	r2, r3
 80092a4:	d302      	bcc.n	80092ac <xQueueGenericSendFromISR+0xbc>
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	2b02      	cmp	r3, #2
 80092aa:	d12f      	bne.n	800930c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80092ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80092b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80092b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092ba:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80092bc:	683a      	ldr	r2, [r7, #0]
 80092be:	68b9      	ldr	r1, [r7, #8]
 80092c0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80092c2:	f000 fba0 	bl	8009a06 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80092c6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80092ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092ce:	d112      	bne.n	80092f6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80092d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d016      	beq.n	8009306 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80092d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092da:	3324      	adds	r3, #36	; 0x24
 80092dc:	4618      	mov	r0, r3
 80092de:	f001 fa5d 	bl	800a79c <xTaskRemoveFromEventList>
 80092e2:	4603      	mov	r3, r0
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d00e      	beq.n	8009306 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d00b      	beq.n	8009306 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2201      	movs	r2, #1
 80092f2:	601a      	str	r2, [r3, #0]
 80092f4:	e007      	b.n	8009306 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80092f6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80092fa:	3301      	adds	r3, #1
 80092fc:	b2db      	uxtb	r3, r3
 80092fe:	b25a      	sxtb	r2, r3
 8009300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009302:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009306:	2301      	movs	r3, #1
 8009308:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800930a:	e001      	b.n	8009310 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800930c:	2300      	movs	r3, #0
 800930e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009310:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009312:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009314:	697b      	ldr	r3, [r7, #20]
 8009316:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800931a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800931c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800931e:	4618      	mov	r0, r3
 8009320:	3740      	adds	r7, #64	; 0x40
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}

08009326 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009326:	b580      	push	{r7, lr}
 8009328:	b08e      	sub	sp, #56	; 0x38
 800932a:	af00      	add	r7, sp, #0
 800932c:	6078      	str	r0, [r7, #4]
 800932e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009336:	2b00      	cmp	r3, #0
 8009338:	d10a      	bne.n	8009350 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800933a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800933e:	f383 8811 	msr	BASEPRI, r3
 8009342:	f3bf 8f6f 	isb	sy
 8009346:	f3bf 8f4f 	dsb	sy
 800934a:	623b      	str	r3, [r7, #32]
}
 800934c:	bf00      	nop
 800934e:	e7fe      	b.n	800934e <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009354:	2b00      	cmp	r3, #0
 8009356:	d00a      	beq.n	800936e <xQueueGiveFromISR+0x48>
	__asm volatile
 8009358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800935c:	f383 8811 	msr	BASEPRI, r3
 8009360:	f3bf 8f6f 	isb	sy
 8009364:	f3bf 8f4f 	dsb	sy
 8009368:	61fb      	str	r3, [r7, #28]
}
 800936a:	bf00      	nop
 800936c:	e7fe      	b.n	800936c <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800936e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d103      	bne.n	800937e <xQueueGiveFromISR+0x58>
 8009376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009378:	689b      	ldr	r3, [r3, #8]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d101      	bne.n	8009382 <xQueueGiveFromISR+0x5c>
 800937e:	2301      	movs	r3, #1
 8009380:	e000      	b.n	8009384 <xQueueGiveFromISR+0x5e>
 8009382:	2300      	movs	r3, #0
 8009384:	2b00      	cmp	r3, #0
 8009386:	d10a      	bne.n	800939e <xQueueGiveFromISR+0x78>
	__asm volatile
 8009388:	f04f 0350 	mov.w	r3, #80	; 0x50
 800938c:	f383 8811 	msr	BASEPRI, r3
 8009390:	f3bf 8f6f 	isb	sy
 8009394:	f3bf 8f4f 	dsb	sy
 8009398:	61bb      	str	r3, [r7, #24]
}
 800939a:	bf00      	nop
 800939c:	e7fe      	b.n	800939c <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800939e:	f002 faf3 	bl	800b988 <vPortValidateInterruptPriority>
	__asm volatile
 80093a2:	f3ef 8211 	mrs	r2, BASEPRI
 80093a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093aa:	f383 8811 	msr	BASEPRI, r3
 80093ae:	f3bf 8f6f 	isb	sy
 80093b2:	f3bf 8f4f 	dsb	sy
 80093b6:	617a      	str	r2, [r7, #20]
 80093b8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80093ba:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80093bc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80093be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093c2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80093c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80093ca:	429a      	cmp	r2, r3
 80093cc:	d22b      	bcs.n	8009426 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80093ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093d0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80093d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80093d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093da:	1c5a      	adds	r2, r3, #1
 80093dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093de:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80093e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80093e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80093e8:	d112      	bne.n	8009410 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80093ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d016      	beq.n	8009420 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80093f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093f4:	3324      	adds	r3, #36	; 0x24
 80093f6:	4618      	mov	r0, r3
 80093f8:	f001 f9d0 	bl	800a79c <xTaskRemoveFromEventList>
 80093fc:	4603      	mov	r3, r0
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d00e      	beq.n	8009420 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d00b      	beq.n	8009420 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	2201      	movs	r2, #1
 800940c:	601a      	str	r2, [r3, #0]
 800940e:	e007      	b.n	8009420 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009410:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009414:	3301      	adds	r3, #1
 8009416:	b2db      	uxtb	r3, r3
 8009418:	b25a      	sxtb	r2, r3
 800941a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800941c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009420:	2301      	movs	r3, #1
 8009422:	637b      	str	r3, [r7, #52]	; 0x34
 8009424:	e001      	b.n	800942a <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009426:	2300      	movs	r3, #0
 8009428:	637b      	str	r3, [r7, #52]	; 0x34
 800942a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800942c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	f383 8811 	msr	BASEPRI, r3
}
 8009434:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009436:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009438:	4618      	mov	r0, r3
 800943a:	3738      	adds	r7, #56	; 0x38
 800943c:	46bd      	mov	sp, r7
 800943e:	bd80      	pop	{r7, pc}

08009440 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009440:	b580      	push	{r7, lr}
 8009442:	b08c      	sub	sp, #48	; 0x30
 8009444:	af00      	add	r7, sp, #0
 8009446:	60f8      	str	r0, [r7, #12]
 8009448:	60b9      	str	r1, [r7, #8]
 800944a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800944c:	2300      	movs	r3, #0
 800944e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009456:	2b00      	cmp	r3, #0
 8009458:	d10a      	bne.n	8009470 <xQueueReceive+0x30>
	__asm volatile
 800945a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800945e:	f383 8811 	msr	BASEPRI, r3
 8009462:	f3bf 8f6f 	isb	sy
 8009466:	f3bf 8f4f 	dsb	sy
 800946a:	623b      	str	r3, [r7, #32]
}
 800946c:	bf00      	nop
 800946e:	e7fe      	b.n	800946e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009470:	68bb      	ldr	r3, [r7, #8]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d103      	bne.n	800947e <xQueueReceive+0x3e>
 8009476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800947a:	2b00      	cmp	r3, #0
 800947c:	d101      	bne.n	8009482 <xQueueReceive+0x42>
 800947e:	2301      	movs	r3, #1
 8009480:	e000      	b.n	8009484 <xQueueReceive+0x44>
 8009482:	2300      	movs	r3, #0
 8009484:	2b00      	cmp	r3, #0
 8009486:	d10a      	bne.n	800949e <xQueueReceive+0x5e>
	__asm volatile
 8009488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800948c:	f383 8811 	msr	BASEPRI, r3
 8009490:	f3bf 8f6f 	isb	sy
 8009494:	f3bf 8f4f 	dsb	sy
 8009498:	61fb      	str	r3, [r7, #28]
}
 800949a:	bf00      	nop
 800949c:	e7fe      	b.n	800949c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800949e:	f001 fb3b 	bl	800ab18 <xTaskGetSchedulerState>
 80094a2:	4603      	mov	r3, r0
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d102      	bne.n	80094ae <xQueueReceive+0x6e>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d101      	bne.n	80094b2 <xQueueReceive+0x72>
 80094ae:	2301      	movs	r3, #1
 80094b0:	e000      	b.n	80094b4 <xQueueReceive+0x74>
 80094b2:	2300      	movs	r3, #0
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d10a      	bne.n	80094ce <xQueueReceive+0x8e>
	__asm volatile
 80094b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094bc:	f383 8811 	msr	BASEPRI, r3
 80094c0:	f3bf 8f6f 	isb	sy
 80094c4:	f3bf 8f4f 	dsb	sy
 80094c8:	61bb      	str	r3, [r7, #24]
}
 80094ca:	bf00      	nop
 80094cc:	e7fe      	b.n	80094cc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80094ce:	f002 f979 	bl	800b7c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80094d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094d6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80094d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d01f      	beq.n	800951e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80094de:	68b9      	ldr	r1, [r7, #8]
 80094e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80094e2:	f000 fafa 	bl	8009ada <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80094e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094e8:	1e5a      	subs	r2, r3, #1
 80094ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094ec:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80094ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094f0:	691b      	ldr	r3, [r3, #16]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d00f      	beq.n	8009516 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80094f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094f8:	3310      	adds	r3, #16
 80094fa:	4618      	mov	r0, r3
 80094fc:	f001 f94e 	bl	800a79c <xTaskRemoveFromEventList>
 8009500:	4603      	mov	r3, r0
 8009502:	2b00      	cmp	r3, #0
 8009504:	d007      	beq.n	8009516 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009506:	4b3d      	ldr	r3, [pc, #244]	; (80095fc <xQueueReceive+0x1bc>)
 8009508:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800950c:	601a      	str	r2, [r3, #0]
 800950e:	f3bf 8f4f 	dsb	sy
 8009512:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009516:	f002 f985 	bl	800b824 <vPortExitCritical>
				return pdPASS;
 800951a:	2301      	movs	r3, #1
 800951c:	e069      	b.n	80095f2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d103      	bne.n	800952c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009524:	f002 f97e 	bl	800b824 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009528:	2300      	movs	r3, #0
 800952a:	e062      	b.n	80095f2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800952c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800952e:	2b00      	cmp	r3, #0
 8009530:	d106      	bne.n	8009540 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009532:	f107 0310 	add.w	r3, r7, #16
 8009536:	4618      	mov	r0, r3
 8009538:	f001 f994 	bl	800a864 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800953c:	2301      	movs	r3, #1
 800953e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009540:	f002 f970 	bl	800b824 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009544:	f000 fef4 	bl	800a330 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009548:	f002 f93c 	bl	800b7c4 <vPortEnterCritical>
 800954c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800954e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009552:	b25b      	sxtb	r3, r3
 8009554:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009558:	d103      	bne.n	8009562 <xQueueReceive+0x122>
 800955a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800955c:	2200      	movs	r2, #0
 800955e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009564:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009568:	b25b      	sxtb	r3, r3
 800956a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800956e:	d103      	bne.n	8009578 <xQueueReceive+0x138>
 8009570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009572:	2200      	movs	r2, #0
 8009574:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009578:	f002 f954 	bl	800b824 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800957c:	1d3a      	adds	r2, r7, #4
 800957e:	f107 0310 	add.w	r3, r7, #16
 8009582:	4611      	mov	r1, r2
 8009584:	4618      	mov	r0, r3
 8009586:	f001 f983 	bl	800a890 <xTaskCheckForTimeOut>
 800958a:	4603      	mov	r3, r0
 800958c:	2b00      	cmp	r3, #0
 800958e:	d123      	bne.n	80095d8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009590:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009592:	f000 fb1a 	bl	8009bca <prvIsQueueEmpty>
 8009596:	4603      	mov	r3, r0
 8009598:	2b00      	cmp	r3, #0
 800959a:	d017      	beq.n	80095cc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800959c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800959e:	3324      	adds	r3, #36	; 0x24
 80095a0:	687a      	ldr	r2, [r7, #4]
 80095a2:	4611      	mov	r1, r2
 80095a4:	4618      	mov	r0, r3
 80095a6:	f001 f8a9 	bl	800a6fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80095aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80095ac:	f000 fabb 	bl	8009b26 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80095b0:	f000 fecc 	bl	800a34c <xTaskResumeAll>
 80095b4:	4603      	mov	r3, r0
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d189      	bne.n	80094ce <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80095ba:	4b10      	ldr	r3, [pc, #64]	; (80095fc <xQueueReceive+0x1bc>)
 80095bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80095c0:	601a      	str	r2, [r3, #0]
 80095c2:	f3bf 8f4f 	dsb	sy
 80095c6:	f3bf 8f6f 	isb	sy
 80095ca:	e780      	b.n	80094ce <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80095cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80095ce:	f000 faaa 	bl	8009b26 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80095d2:	f000 febb 	bl	800a34c <xTaskResumeAll>
 80095d6:	e77a      	b.n	80094ce <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80095d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80095da:	f000 faa4 	bl	8009b26 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80095de:	f000 feb5 	bl	800a34c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80095e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80095e4:	f000 faf1 	bl	8009bca <prvIsQueueEmpty>
 80095e8:	4603      	mov	r3, r0
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	f43f af6f 	beq.w	80094ce <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80095f0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80095f2:	4618      	mov	r0, r3
 80095f4:	3730      	adds	r7, #48	; 0x30
 80095f6:	46bd      	mov	sp, r7
 80095f8:	bd80      	pop	{r7, pc}
 80095fa:	bf00      	nop
 80095fc:	e000ed04 	.word	0xe000ed04

08009600 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b08e      	sub	sp, #56	; 0x38
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
 8009608:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800960a:	2300      	movs	r3, #0
 800960c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009612:	2300      	movs	r3, #0
 8009614:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009618:	2b00      	cmp	r3, #0
 800961a:	d10a      	bne.n	8009632 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800961c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009620:	f383 8811 	msr	BASEPRI, r3
 8009624:	f3bf 8f6f 	isb	sy
 8009628:	f3bf 8f4f 	dsb	sy
 800962c:	623b      	str	r3, [r7, #32]
}
 800962e:	bf00      	nop
 8009630:	e7fe      	b.n	8009630 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009636:	2b00      	cmp	r3, #0
 8009638:	d00a      	beq.n	8009650 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800963a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800963e:	f383 8811 	msr	BASEPRI, r3
 8009642:	f3bf 8f6f 	isb	sy
 8009646:	f3bf 8f4f 	dsb	sy
 800964a:	61fb      	str	r3, [r7, #28]
}
 800964c:	bf00      	nop
 800964e:	e7fe      	b.n	800964e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009650:	f001 fa62 	bl	800ab18 <xTaskGetSchedulerState>
 8009654:	4603      	mov	r3, r0
 8009656:	2b00      	cmp	r3, #0
 8009658:	d102      	bne.n	8009660 <xQueueSemaphoreTake+0x60>
 800965a:	683b      	ldr	r3, [r7, #0]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d101      	bne.n	8009664 <xQueueSemaphoreTake+0x64>
 8009660:	2301      	movs	r3, #1
 8009662:	e000      	b.n	8009666 <xQueueSemaphoreTake+0x66>
 8009664:	2300      	movs	r3, #0
 8009666:	2b00      	cmp	r3, #0
 8009668:	d10a      	bne.n	8009680 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800966a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800966e:	f383 8811 	msr	BASEPRI, r3
 8009672:	f3bf 8f6f 	isb	sy
 8009676:	f3bf 8f4f 	dsb	sy
 800967a:	61bb      	str	r3, [r7, #24]
}
 800967c:	bf00      	nop
 800967e:	e7fe      	b.n	800967e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009680:	f002 f8a0 	bl	800b7c4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009688:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800968a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800968c:	2b00      	cmp	r3, #0
 800968e:	d024      	beq.n	80096da <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009692:	1e5a      	subs	r2, r3, #1
 8009694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009696:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d104      	bne.n	80096aa <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80096a0:	f001 fbb0 	bl	800ae04 <pvTaskIncrementMutexHeldCount>
 80096a4:	4602      	mov	r2, r0
 80096a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096a8:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80096aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096ac:	691b      	ldr	r3, [r3, #16]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d00f      	beq.n	80096d2 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80096b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096b4:	3310      	adds	r3, #16
 80096b6:	4618      	mov	r0, r3
 80096b8:	f001 f870 	bl	800a79c <xTaskRemoveFromEventList>
 80096bc:	4603      	mov	r3, r0
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d007      	beq.n	80096d2 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80096c2:	4b54      	ldr	r3, [pc, #336]	; (8009814 <xQueueSemaphoreTake+0x214>)
 80096c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80096c8:	601a      	str	r2, [r3, #0]
 80096ca:	f3bf 8f4f 	dsb	sy
 80096ce:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80096d2:	f002 f8a7 	bl	800b824 <vPortExitCritical>
				return pdPASS;
 80096d6:	2301      	movs	r3, #1
 80096d8:	e097      	b.n	800980a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80096da:	683b      	ldr	r3, [r7, #0]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d111      	bne.n	8009704 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80096e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d00a      	beq.n	80096fc <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80096e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096ea:	f383 8811 	msr	BASEPRI, r3
 80096ee:	f3bf 8f6f 	isb	sy
 80096f2:	f3bf 8f4f 	dsb	sy
 80096f6:	617b      	str	r3, [r7, #20]
}
 80096f8:	bf00      	nop
 80096fa:	e7fe      	b.n	80096fa <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80096fc:	f002 f892 	bl	800b824 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009700:	2300      	movs	r3, #0
 8009702:	e082      	b.n	800980a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009704:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009706:	2b00      	cmp	r3, #0
 8009708:	d106      	bne.n	8009718 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800970a:	f107 030c 	add.w	r3, r7, #12
 800970e:	4618      	mov	r0, r3
 8009710:	f001 f8a8 	bl	800a864 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009714:	2301      	movs	r3, #1
 8009716:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009718:	f002 f884 	bl	800b824 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800971c:	f000 fe08 	bl	800a330 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009720:	f002 f850 	bl	800b7c4 <vPortEnterCritical>
 8009724:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009726:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800972a:	b25b      	sxtb	r3, r3
 800972c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009730:	d103      	bne.n	800973a <xQueueSemaphoreTake+0x13a>
 8009732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009734:	2200      	movs	r2, #0
 8009736:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800973a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800973c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009740:	b25b      	sxtb	r3, r3
 8009742:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009746:	d103      	bne.n	8009750 <xQueueSemaphoreTake+0x150>
 8009748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800974a:	2200      	movs	r2, #0
 800974c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009750:	f002 f868 	bl	800b824 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009754:	463a      	mov	r2, r7
 8009756:	f107 030c 	add.w	r3, r7, #12
 800975a:	4611      	mov	r1, r2
 800975c:	4618      	mov	r0, r3
 800975e:	f001 f897 	bl	800a890 <xTaskCheckForTimeOut>
 8009762:	4603      	mov	r3, r0
 8009764:	2b00      	cmp	r3, #0
 8009766:	d132      	bne.n	80097ce <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009768:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800976a:	f000 fa2e 	bl	8009bca <prvIsQueueEmpty>
 800976e:	4603      	mov	r3, r0
 8009770:	2b00      	cmp	r3, #0
 8009772:	d026      	beq.n	80097c2 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d109      	bne.n	8009790 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800977c:	f002 f822 	bl	800b7c4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009780:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009782:	689b      	ldr	r3, [r3, #8]
 8009784:	4618      	mov	r0, r3
 8009786:	f001 f9e5 	bl	800ab54 <xTaskPriorityInherit>
 800978a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800978c:	f002 f84a 	bl	800b824 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009792:	3324      	adds	r3, #36	; 0x24
 8009794:	683a      	ldr	r2, [r7, #0]
 8009796:	4611      	mov	r1, r2
 8009798:	4618      	mov	r0, r3
 800979a:	f000 ffaf 	bl	800a6fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800979e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80097a0:	f000 f9c1 	bl	8009b26 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80097a4:	f000 fdd2 	bl	800a34c <xTaskResumeAll>
 80097a8:	4603      	mov	r3, r0
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	f47f af68 	bne.w	8009680 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80097b0:	4b18      	ldr	r3, [pc, #96]	; (8009814 <xQueueSemaphoreTake+0x214>)
 80097b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097b6:	601a      	str	r2, [r3, #0]
 80097b8:	f3bf 8f4f 	dsb	sy
 80097bc:	f3bf 8f6f 	isb	sy
 80097c0:	e75e      	b.n	8009680 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80097c2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80097c4:	f000 f9af 	bl	8009b26 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80097c8:	f000 fdc0 	bl	800a34c <xTaskResumeAll>
 80097cc:	e758      	b.n	8009680 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80097ce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80097d0:	f000 f9a9 	bl	8009b26 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80097d4:	f000 fdba 	bl	800a34c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80097d8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80097da:	f000 f9f6 	bl	8009bca <prvIsQueueEmpty>
 80097de:	4603      	mov	r3, r0
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	f43f af4d 	beq.w	8009680 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80097e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d00d      	beq.n	8009808 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80097ec:	f001 ffea 	bl	800b7c4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80097f0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80097f2:	f000 f8f0 	bl	80099d6 <prvGetDisinheritPriorityAfterTimeout>
 80097f6:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80097f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097fa:	689b      	ldr	r3, [r3, #8]
 80097fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80097fe:	4618      	mov	r0, r3
 8009800:	f001 fa7e 	bl	800ad00 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009804:	f002 f80e 	bl	800b824 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009808:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800980a:	4618      	mov	r0, r3
 800980c:	3738      	adds	r7, #56	; 0x38
 800980e:	46bd      	mov	sp, r7
 8009810:	bd80      	pop	{r7, pc}
 8009812:	bf00      	nop
 8009814:	e000ed04 	.word	0xe000ed04

08009818 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b08e      	sub	sp, #56	; 0x38
 800981c:	af00      	add	r7, sp, #0
 800981e:	60f8      	str	r0, [r7, #12]
 8009820:	60b9      	str	r1, [r7, #8]
 8009822:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800982a:	2b00      	cmp	r3, #0
 800982c:	d10a      	bne.n	8009844 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800982e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009832:	f383 8811 	msr	BASEPRI, r3
 8009836:	f3bf 8f6f 	isb	sy
 800983a:	f3bf 8f4f 	dsb	sy
 800983e:	623b      	str	r3, [r7, #32]
}
 8009840:	bf00      	nop
 8009842:	e7fe      	b.n	8009842 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d103      	bne.n	8009852 <xQueueReceiveFromISR+0x3a>
 800984a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800984c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800984e:	2b00      	cmp	r3, #0
 8009850:	d101      	bne.n	8009856 <xQueueReceiveFromISR+0x3e>
 8009852:	2301      	movs	r3, #1
 8009854:	e000      	b.n	8009858 <xQueueReceiveFromISR+0x40>
 8009856:	2300      	movs	r3, #0
 8009858:	2b00      	cmp	r3, #0
 800985a:	d10a      	bne.n	8009872 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800985c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009860:	f383 8811 	msr	BASEPRI, r3
 8009864:	f3bf 8f6f 	isb	sy
 8009868:	f3bf 8f4f 	dsb	sy
 800986c:	61fb      	str	r3, [r7, #28]
}
 800986e:	bf00      	nop
 8009870:	e7fe      	b.n	8009870 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009872:	f002 f889 	bl	800b988 <vPortValidateInterruptPriority>
	__asm volatile
 8009876:	f3ef 8211 	mrs	r2, BASEPRI
 800987a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800987e:	f383 8811 	msr	BASEPRI, r3
 8009882:	f3bf 8f6f 	isb	sy
 8009886:	f3bf 8f4f 	dsb	sy
 800988a:	61ba      	str	r2, [r7, #24]
 800988c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800988e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009890:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009896:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800989a:	2b00      	cmp	r3, #0
 800989c:	d02f      	beq.n	80098fe <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800989e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80098a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80098a8:	68b9      	ldr	r1, [r7, #8]
 80098aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80098ac:	f000 f915 	bl	8009ada <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80098b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098b2:	1e5a      	subs	r2, r3, #1
 80098b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098b6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80098b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80098bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80098c0:	d112      	bne.n	80098e8 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80098c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098c4:	691b      	ldr	r3, [r3, #16]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d016      	beq.n	80098f8 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80098ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098cc:	3310      	adds	r3, #16
 80098ce:	4618      	mov	r0, r3
 80098d0:	f000 ff64 	bl	800a79c <xTaskRemoveFromEventList>
 80098d4:	4603      	mov	r3, r0
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d00e      	beq.n	80098f8 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d00b      	beq.n	80098f8 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2201      	movs	r2, #1
 80098e4:	601a      	str	r2, [r3, #0]
 80098e6:	e007      	b.n	80098f8 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80098e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80098ec:	3301      	adds	r3, #1
 80098ee:	b2db      	uxtb	r3, r3
 80098f0:	b25a      	sxtb	r2, r3
 80098f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80098f8:	2301      	movs	r3, #1
 80098fa:	637b      	str	r3, [r7, #52]	; 0x34
 80098fc:	e001      	b.n	8009902 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80098fe:	2300      	movs	r3, #0
 8009900:	637b      	str	r3, [r7, #52]	; 0x34
 8009902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009904:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009906:	693b      	ldr	r3, [r7, #16]
 8009908:	f383 8811 	msr	BASEPRI, r3
}
 800990c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800990e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009910:	4618      	mov	r0, r3
 8009912:	3738      	adds	r7, #56	; 0x38
 8009914:	46bd      	mov	sp, r7
 8009916:	bd80      	pop	{r7, pc}

08009918 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8009918:	b580      	push	{r7, lr}
 800991a:	b084      	sub	sp, #16
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d10a      	bne.n	800993c <uxQueueMessagesWaiting+0x24>
	__asm volatile
 8009926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800992a:	f383 8811 	msr	BASEPRI, r3
 800992e:	f3bf 8f6f 	isb	sy
 8009932:	f3bf 8f4f 	dsb	sy
 8009936:	60bb      	str	r3, [r7, #8]
}
 8009938:	bf00      	nop
 800993a:	e7fe      	b.n	800993a <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 800993c:	f001 ff42 	bl	800b7c4 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009944:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8009946:	f001 ff6d 	bl	800b824 <vPortExitCritical>

	return uxReturn;
 800994a:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800994c:	4618      	mov	r0, r3
 800994e:	3710      	adds	r7, #16
 8009950:	46bd      	mov	sp, r7
 8009952:	bd80      	pop	{r7, pc}

08009954 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8009954:	b480      	push	{r7}
 8009956:	b087      	sub	sp, #28
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8009960:	697b      	ldr	r3, [r7, #20]
 8009962:	2b00      	cmp	r3, #0
 8009964:	d10a      	bne.n	800997c <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 8009966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800996a:	f383 8811 	msr	BASEPRI, r3
 800996e:	f3bf 8f6f 	isb	sy
 8009972:	f3bf 8f4f 	dsb	sy
 8009976:	60fb      	str	r3, [r7, #12]
}
 8009978:	bf00      	nop
 800997a:	e7fe      	b.n	800997a <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 800997c:	697b      	ldr	r3, [r7, #20]
 800997e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009980:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8009982:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8009984:	4618      	mov	r0, r3
 8009986:	371c      	adds	r7, #28
 8009988:	46bd      	mov	sp, r7
 800998a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998e:	4770      	bx	lr

08009990 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b084      	sub	sp, #16
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d10a      	bne.n	80099b8 <vQueueDelete+0x28>
	__asm volatile
 80099a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099a6:	f383 8811 	msr	BASEPRI, r3
 80099aa:	f3bf 8f6f 	isb	sy
 80099ae:	f3bf 8f4f 	dsb	sy
 80099b2:	60bb      	str	r3, [r7, #8]
}
 80099b4:	bf00      	nop
 80099b6:	e7fe      	b.n	80099b6 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80099b8:	68f8      	ldr	r0, [r7, #12]
 80099ba:	f000 f95f 	bl	8009c7c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d102      	bne.n	80099ce <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 80099c8:	68f8      	ldr	r0, [r7, #12]
 80099ca:	f002 f8e9 	bl	800bba0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80099ce:	bf00      	nop
 80099d0:	3710      	adds	r7, #16
 80099d2:	46bd      	mov	sp, r7
 80099d4:	bd80      	pop	{r7, pc}

080099d6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80099d6:	b480      	push	{r7}
 80099d8:	b085      	sub	sp, #20
 80099da:	af00      	add	r7, sp, #0
 80099dc:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d006      	beq.n	80099f4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80099f0:	60fb      	str	r3, [r7, #12]
 80099f2:	e001      	b.n	80099f8 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80099f4:	2300      	movs	r3, #0
 80099f6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80099f8:	68fb      	ldr	r3, [r7, #12]
	}
 80099fa:	4618      	mov	r0, r3
 80099fc:	3714      	adds	r7, #20
 80099fe:	46bd      	mov	sp, r7
 8009a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a04:	4770      	bx	lr

08009a06 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009a06:	b580      	push	{r7, lr}
 8009a08:	b086      	sub	sp, #24
 8009a0a:	af00      	add	r7, sp, #0
 8009a0c:	60f8      	str	r0, [r7, #12]
 8009a0e:	60b9      	str	r1, [r7, #8]
 8009a10:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009a12:	2300      	movs	r3, #0
 8009a14:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a1a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d10d      	bne.n	8009a40 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d14d      	bne.n	8009ac8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	689b      	ldr	r3, [r3, #8]
 8009a30:	4618      	mov	r0, r3
 8009a32:	f001 f8f7 	bl	800ac24 <xTaskPriorityDisinherit>
 8009a36:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	609a      	str	r2, [r3, #8]
 8009a3e:	e043      	b.n	8009ac8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d119      	bne.n	8009a7a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	6858      	ldr	r0, [r3, #4]
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a4e:	461a      	mov	r2, r3
 8009a50:	68b9      	ldr	r1, [r7, #8]
 8009a52:	f003 fd28 	bl	800d4a6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	685a      	ldr	r2, [r3, #4]
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a5e:	441a      	add	r2, r3
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	685a      	ldr	r2, [r3, #4]
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	689b      	ldr	r3, [r3, #8]
 8009a6c:	429a      	cmp	r2, r3
 8009a6e:	d32b      	bcc.n	8009ac8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	681a      	ldr	r2, [r3, #0]
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	605a      	str	r2, [r3, #4]
 8009a78:	e026      	b.n	8009ac8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	68d8      	ldr	r0, [r3, #12]
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a82:	461a      	mov	r2, r3
 8009a84:	68b9      	ldr	r1, [r7, #8]
 8009a86:	f003 fd0e 	bl	800d4a6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	68da      	ldr	r2, [r3, #12]
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a92:	425b      	negs	r3, r3
 8009a94:	441a      	add	r2, r3
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	68da      	ldr	r2, [r3, #12]
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	429a      	cmp	r2, r3
 8009aa4:	d207      	bcs.n	8009ab6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	689a      	ldr	r2, [r3, #8]
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009aae:	425b      	negs	r3, r3
 8009ab0:	441a      	add	r2, r3
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2b02      	cmp	r3, #2
 8009aba:	d105      	bne.n	8009ac8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009abc:	693b      	ldr	r3, [r7, #16]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d002      	beq.n	8009ac8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009ac2:	693b      	ldr	r3, [r7, #16]
 8009ac4:	3b01      	subs	r3, #1
 8009ac6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009ac8:	693b      	ldr	r3, [r7, #16]
 8009aca:	1c5a      	adds	r2, r3, #1
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009ad0:	697b      	ldr	r3, [r7, #20]
}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	3718      	adds	r7, #24
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	bd80      	pop	{r7, pc}

08009ada <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009ada:	b580      	push	{r7, lr}
 8009adc:	b082      	sub	sp, #8
 8009ade:	af00      	add	r7, sp, #0
 8009ae0:	6078      	str	r0, [r7, #4]
 8009ae2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d018      	beq.n	8009b1e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	68da      	ldr	r2, [r3, #12]
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009af4:	441a      	add	r2, r3
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	68da      	ldr	r2, [r3, #12]
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	689b      	ldr	r3, [r3, #8]
 8009b02:	429a      	cmp	r2, r3
 8009b04:	d303      	bcc.n	8009b0e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681a      	ldr	r2, [r3, #0]
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	68d9      	ldr	r1, [r3, #12]
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b16:	461a      	mov	r2, r3
 8009b18:	6838      	ldr	r0, [r7, #0]
 8009b1a:	f003 fcc4 	bl	800d4a6 <memcpy>
	}
}
 8009b1e:	bf00      	nop
 8009b20:	3708      	adds	r7, #8
 8009b22:	46bd      	mov	sp, r7
 8009b24:	bd80      	pop	{r7, pc}

08009b26 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009b26:	b580      	push	{r7, lr}
 8009b28:	b084      	sub	sp, #16
 8009b2a:	af00      	add	r7, sp, #0
 8009b2c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009b2e:	f001 fe49 	bl	800b7c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009b38:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009b3a:	e011      	b.n	8009b60 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d012      	beq.n	8009b6a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	3324      	adds	r3, #36	; 0x24
 8009b48:	4618      	mov	r0, r3
 8009b4a:	f000 fe27 	bl	800a79c <xTaskRemoveFromEventList>
 8009b4e:	4603      	mov	r3, r0
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d001      	beq.n	8009b58 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009b54:	f000 fefe 	bl	800a954 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009b58:	7bfb      	ldrb	r3, [r7, #15]
 8009b5a:	3b01      	subs	r3, #1
 8009b5c:	b2db      	uxtb	r3, r3
 8009b5e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009b60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	dce9      	bgt.n	8009b3c <prvUnlockQueue+0x16>
 8009b68:	e000      	b.n	8009b6c <prvUnlockQueue+0x46>
					break;
 8009b6a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	22ff      	movs	r2, #255	; 0xff
 8009b70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009b74:	f001 fe56 	bl	800b824 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009b78:	f001 fe24 	bl	800b7c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009b82:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009b84:	e011      	b.n	8009baa <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	691b      	ldr	r3, [r3, #16]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d012      	beq.n	8009bb4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	3310      	adds	r3, #16
 8009b92:	4618      	mov	r0, r3
 8009b94:	f000 fe02 	bl	800a79c <xTaskRemoveFromEventList>
 8009b98:	4603      	mov	r3, r0
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d001      	beq.n	8009ba2 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009b9e:	f000 fed9 	bl	800a954 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009ba2:	7bbb      	ldrb	r3, [r7, #14]
 8009ba4:	3b01      	subs	r3, #1
 8009ba6:	b2db      	uxtb	r3, r3
 8009ba8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009baa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	dce9      	bgt.n	8009b86 <prvUnlockQueue+0x60>
 8009bb2:	e000      	b.n	8009bb6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009bb4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	22ff      	movs	r2, #255	; 0xff
 8009bba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009bbe:	f001 fe31 	bl	800b824 <vPortExitCritical>
}
 8009bc2:	bf00      	nop
 8009bc4:	3710      	adds	r7, #16
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}

08009bca <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009bca:	b580      	push	{r7, lr}
 8009bcc:	b084      	sub	sp, #16
 8009bce:	af00      	add	r7, sp, #0
 8009bd0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009bd2:	f001 fdf7 	bl	800b7c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d102      	bne.n	8009be4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009bde:	2301      	movs	r3, #1
 8009be0:	60fb      	str	r3, [r7, #12]
 8009be2:	e001      	b.n	8009be8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009be4:	2300      	movs	r3, #0
 8009be6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009be8:	f001 fe1c 	bl	800b824 <vPortExitCritical>

	return xReturn;
 8009bec:	68fb      	ldr	r3, [r7, #12]
}
 8009bee:	4618      	mov	r0, r3
 8009bf0:	3710      	adds	r7, #16
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	bd80      	pop	{r7, pc}

08009bf6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009bf6:	b580      	push	{r7, lr}
 8009bf8:	b084      	sub	sp, #16
 8009bfa:	af00      	add	r7, sp, #0
 8009bfc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009bfe:	f001 fde1 	bl	800b7c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c0a:	429a      	cmp	r2, r3
 8009c0c:	d102      	bne.n	8009c14 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009c0e:	2301      	movs	r3, #1
 8009c10:	60fb      	str	r3, [r7, #12]
 8009c12:	e001      	b.n	8009c18 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009c14:	2300      	movs	r3, #0
 8009c16:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009c18:	f001 fe04 	bl	800b824 <vPortExitCritical>

	return xReturn;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3710      	adds	r7, #16
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}
	...

08009c28 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009c28:	b480      	push	{r7}
 8009c2a:	b085      	sub	sp, #20
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	6078      	str	r0, [r7, #4]
 8009c30:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009c32:	2300      	movs	r3, #0
 8009c34:	60fb      	str	r3, [r7, #12]
 8009c36:	e014      	b.n	8009c62 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009c38:	4a0f      	ldr	r2, [pc, #60]	; (8009c78 <vQueueAddToRegistry+0x50>)
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d10b      	bne.n	8009c5c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009c44:	490c      	ldr	r1, [pc, #48]	; (8009c78 <vQueueAddToRegistry+0x50>)
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	683a      	ldr	r2, [r7, #0]
 8009c4a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009c4e:	4a0a      	ldr	r2, [pc, #40]	; (8009c78 <vQueueAddToRegistry+0x50>)
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	00db      	lsls	r3, r3, #3
 8009c54:	4413      	add	r3, r2
 8009c56:	687a      	ldr	r2, [r7, #4]
 8009c58:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009c5a:	e006      	b.n	8009c6a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	3301      	adds	r3, #1
 8009c60:	60fb      	str	r3, [r7, #12]
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	2b07      	cmp	r3, #7
 8009c66:	d9e7      	bls.n	8009c38 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009c68:	bf00      	nop
 8009c6a:	bf00      	nop
 8009c6c:	3714      	adds	r7, #20
 8009c6e:	46bd      	mov	sp, r7
 8009c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c74:	4770      	bx	lr
 8009c76:	bf00      	nop
 8009c78:	20000d20 	.word	0x20000d20

08009c7c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009c7c:	b480      	push	{r7}
 8009c7e:	b085      	sub	sp, #20
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009c84:	2300      	movs	r3, #0
 8009c86:	60fb      	str	r3, [r7, #12]
 8009c88:	e016      	b.n	8009cb8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8009c8a:	4a10      	ldr	r2, [pc, #64]	; (8009ccc <vQueueUnregisterQueue+0x50>)
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	00db      	lsls	r3, r3, #3
 8009c90:	4413      	add	r3, r2
 8009c92:	685b      	ldr	r3, [r3, #4]
 8009c94:	687a      	ldr	r2, [r7, #4]
 8009c96:	429a      	cmp	r2, r3
 8009c98:	d10b      	bne.n	8009cb2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8009c9a:	4a0c      	ldr	r2, [pc, #48]	; (8009ccc <vQueueUnregisterQueue+0x50>)
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	2100      	movs	r1, #0
 8009ca0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8009ca4:	4a09      	ldr	r2, [pc, #36]	; (8009ccc <vQueueUnregisterQueue+0x50>)
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	00db      	lsls	r3, r3, #3
 8009caa:	4413      	add	r3, r2
 8009cac:	2200      	movs	r2, #0
 8009cae:	605a      	str	r2, [r3, #4]
				break;
 8009cb0:	e006      	b.n	8009cc0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	3301      	adds	r3, #1
 8009cb6:	60fb      	str	r3, [r7, #12]
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	2b07      	cmp	r3, #7
 8009cbc:	d9e5      	bls.n	8009c8a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8009cbe:	bf00      	nop
 8009cc0:	bf00      	nop
 8009cc2:	3714      	adds	r7, #20
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cca:	4770      	bx	lr
 8009ccc:	20000d20 	.word	0x20000d20

08009cd0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b086      	sub	sp, #24
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	60f8      	str	r0, [r7, #12]
 8009cd8:	60b9      	str	r1, [r7, #8]
 8009cda:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009ce0:	f001 fd70 	bl	800b7c4 <vPortEnterCritical>
 8009ce4:	697b      	ldr	r3, [r7, #20]
 8009ce6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009cea:	b25b      	sxtb	r3, r3
 8009cec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009cf0:	d103      	bne.n	8009cfa <vQueueWaitForMessageRestricted+0x2a>
 8009cf2:	697b      	ldr	r3, [r7, #20]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009cfa:	697b      	ldr	r3, [r7, #20]
 8009cfc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009d00:	b25b      	sxtb	r3, r3
 8009d02:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009d06:	d103      	bne.n	8009d10 <vQueueWaitForMessageRestricted+0x40>
 8009d08:	697b      	ldr	r3, [r7, #20]
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009d10:	f001 fd88 	bl	800b824 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d106      	bne.n	8009d2a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009d1c:	697b      	ldr	r3, [r7, #20]
 8009d1e:	3324      	adds	r3, #36	; 0x24
 8009d20:	687a      	ldr	r2, [r7, #4]
 8009d22:	68b9      	ldr	r1, [r7, #8]
 8009d24:	4618      	mov	r0, r3
 8009d26:	f000 fd0d 	bl	800a744 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009d2a:	6978      	ldr	r0, [r7, #20]
 8009d2c:	f7ff fefb 	bl	8009b26 <prvUnlockQueue>
	}
 8009d30:	bf00      	nop
 8009d32:	3718      	adds	r7, #24
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bd80      	pop	{r7, pc}

08009d38 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b08e      	sub	sp, #56	; 0x38
 8009d3c:	af04      	add	r7, sp, #16
 8009d3e:	60f8      	str	r0, [r7, #12]
 8009d40:	60b9      	str	r1, [r7, #8]
 8009d42:	607a      	str	r2, [r7, #4]
 8009d44:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009d46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d10a      	bne.n	8009d62 <xTaskCreateStatic+0x2a>
	__asm volatile
 8009d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d50:	f383 8811 	msr	BASEPRI, r3
 8009d54:	f3bf 8f6f 	isb	sy
 8009d58:	f3bf 8f4f 	dsb	sy
 8009d5c:	623b      	str	r3, [r7, #32]
}
 8009d5e:	bf00      	nop
 8009d60:	e7fe      	b.n	8009d60 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009d62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d10a      	bne.n	8009d7e <xTaskCreateStatic+0x46>
	__asm volatile
 8009d68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d6c:	f383 8811 	msr	BASEPRI, r3
 8009d70:	f3bf 8f6f 	isb	sy
 8009d74:	f3bf 8f4f 	dsb	sy
 8009d78:	61fb      	str	r3, [r7, #28]
}
 8009d7a:	bf00      	nop
 8009d7c:	e7fe      	b.n	8009d7c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009d7e:	235c      	movs	r3, #92	; 0x5c
 8009d80:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009d82:	693b      	ldr	r3, [r7, #16]
 8009d84:	2b5c      	cmp	r3, #92	; 0x5c
 8009d86:	d00a      	beq.n	8009d9e <xTaskCreateStatic+0x66>
	__asm volatile
 8009d88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d8c:	f383 8811 	msr	BASEPRI, r3
 8009d90:	f3bf 8f6f 	isb	sy
 8009d94:	f3bf 8f4f 	dsb	sy
 8009d98:	61bb      	str	r3, [r7, #24]
}
 8009d9a:	bf00      	nop
 8009d9c:	e7fe      	b.n	8009d9c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009d9e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009da0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d01e      	beq.n	8009de4 <xTaskCreateStatic+0xac>
 8009da6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d01b      	beq.n	8009de4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009dac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dae:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009db2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009db4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009db8:	2202      	movs	r2, #2
 8009dba:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	9303      	str	r3, [sp, #12]
 8009dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dc4:	9302      	str	r3, [sp, #8]
 8009dc6:	f107 0314 	add.w	r3, r7, #20
 8009dca:	9301      	str	r3, [sp, #4]
 8009dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dce:	9300      	str	r3, [sp, #0]
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	687a      	ldr	r2, [r7, #4]
 8009dd4:	68b9      	ldr	r1, [r7, #8]
 8009dd6:	68f8      	ldr	r0, [r7, #12]
 8009dd8:	f000 f850 	bl	8009e7c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009ddc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009dde:	f000 f8dd 	bl	8009f9c <prvAddNewTaskToReadyList>
 8009de2:	e001      	b.n	8009de8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009de4:	2300      	movs	r3, #0
 8009de6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009de8:	697b      	ldr	r3, [r7, #20]
	}
 8009dea:	4618      	mov	r0, r3
 8009dec:	3728      	adds	r7, #40	; 0x28
 8009dee:	46bd      	mov	sp, r7
 8009df0:	bd80      	pop	{r7, pc}

08009df2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009df2:	b580      	push	{r7, lr}
 8009df4:	b08c      	sub	sp, #48	; 0x30
 8009df6:	af04      	add	r7, sp, #16
 8009df8:	60f8      	str	r0, [r7, #12]
 8009dfa:	60b9      	str	r1, [r7, #8]
 8009dfc:	603b      	str	r3, [r7, #0]
 8009dfe:	4613      	mov	r3, r2
 8009e00:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009e02:	88fb      	ldrh	r3, [r7, #6]
 8009e04:	009b      	lsls	r3, r3, #2
 8009e06:	4618      	mov	r0, r3
 8009e08:	f001 fdfe 	bl	800ba08 <pvPortMalloc>
 8009e0c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009e0e:	697b      	ldr	r3, [r7, #20]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d00e      	beq.n	8009e32 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009e14:	205c      	movs	r0, #92	; 0x5c
 8009e16:	f001 fdf7 	bl	800ba08 <pvPortMalloc>
 8009e1a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009e1c:	69fb      	ldr	r3, [r7, #28]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d003      	beq.n	8009e2a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009e22:	69fb      	ldr	r3, [r7, #28]
 8009e24:	697a      	ldr	r2, [r7, #20]
 8009e26:	631a      	str	r2, [r3, #48]	; 0x30
 8009e28:	e005      	b.n	8009e36 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009e2a:	6978      	ldr	r0, [r7, #20]
 8009e2c:	f001 feb8 	bl	800bba0 <vPortFree>
 8009e30:	e001      	b.n	8009e36 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009e32:	2300      	movs	r3, #0
 8009e34:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009e36:	69fb      	ldr	r3, [r7, #28]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d017      	beq.n	8009e6c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009e3c:	69fb      	ldr	r3, [r7, #28]
 8009e3e:	2200      	movs	r2, #0
 8009e40:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009e44:	88fa      	ldrh	r2, [r7, #6]
 8009e46:	2300      	movs	r3, #0
 8009e48:	9303      	str	r3, [sp, #12]
 8009e4a:	69fb      	ldr	r3, [r7, #28]
 8009e4c:	9302      	str	r3, [sp, #8]
 8009e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e50:	9301      	str	r3, [sp, #4]
 8009e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e54:	9300      	str	r3, [sp, #0]
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	68b9      	ldr	r1, [r7, #8]
 8009e5a:	68f8      	ldr	r0, [r7, #12]
 8009e5c:	f000 f80e 	bl	8009e7c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009e60:	69f8      	ldr	r0, [r7, #28]
 8009e62:	f000 f89b 	bl	8009f9c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009e66:	2301      	movs	r3, #1
 8009e68:	61bb      	str	r3, [r7, #24]
 8009e6a:	e002      	b.n	8009e72 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009e6c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009e70:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009e72:	69bb      	ldr	r3, [r7, #24]
	}
 8009e74:	4618      	mov	r0, r3
 8009e76:	3720      	adds	r7, #32
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bd80      	pop	{r7, pc}

08009e7c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b088      	sub	sp, #32
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	60f8      	str	r0, [r7, #12]
 8009e84:	60b9      	str	r1, [r7, #8]
 8009e86:	607a      	str	r2, [r7, #4]
 8009e88:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e8c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	009b      	lsls	r3, r3, #2
 8009e92:	461a      	mov	r2, r3
 8009e94:	21a5      	movs	r1, #165	; 0xa5
 8009e96:	f003 fa79 	bl	800d38c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009ea4:	3b01      	subs	r3, #1
 8009ea6:	009b      	lsls	r3, r3, #2
 8009ea8:	4413      	add	r3, r2
 8009eaa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009eac:	69bb      	ldr	r3, [r7, #24]
 8009eae:	f023 0307 	bic.w	r3, r3, #7
 8009eb2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009eb4:	69bb      	ldr	r3, [r7, #24]
 8009eb6:	f003 0307 	and.w	r3, r3, #7
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d00a      	beq.n	8009ed4 <prvInitialiseNewTask+0x58>
	__asm volatile
 8009ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ec2:	f383 8811 	msr	BASEPRI, r3
 8009ec6:	f3bf 8f6f 	isb	sy
 8009eca:	f3bf 8f4f 	dsb	sy
 8009ece:	617b      	str	r3, [r7, #20]
}
 8009ed0:	bf00      	nop
 8009ed2:	e7fe      	b.n	8009ed2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009ed4:	68bb      	ldr	r3, [r7, #8]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d01f      	beq.n	8009f1a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009eda:	2300      	movs	r3, #0
 8009edc:	61fb      	str	r3, [r7, #28]
 8009ede:	e012      	b.n	8009f06 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009ee0:	68ba      	ldr	r2, [r7, #8]
 8009ee2:	69fb      	ldr	r3, [r7, #28]
 8009ee4:	4413      	add	r3, r2
 8009ee6:	7819      	ldrb	r1, [r3, #0]
 8009ee8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009eea:	69fb      	ldr	r3, [r7, #28]
 8009eec:	4413      	add	r3, r2
 8009eee:	3334      	adds	r3, #52	; 0x34
 8009ef0:	460a      	mov	r2, r1
 8009ef2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009ef4:	68ba      	ldr	r2, [r7, #8]
 8009ef6:	69fb      	ldr	r3, [r7, #28]
 8009ef8:	4413      	add	r3, r2
 8009efa:	781b      	ldrb	r3, [r3, #0]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d006      	beq.n	8009f0e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009f00:	69fb      	ldr	r3, [r7, #28]
 8009f02:	3301      	adds	r3, #1
 8009f04:	61fb      	str	r3, [r7, #28]
 8009f06:	69fb      	ldr	r3, [r7, #28]
 8009f08:	2b0f      	cmp	r3, #15
 8009f0a:	d9e9      	bls.n	8009ee0 <prvInitialiseNewTask+0x64>
 8009f0c:	e000      	b.n	8009f10 <prvInitialiseNewTask+0x94>
			{
				break;
 8009f0e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009f10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f12:	2200      	movs	r2, #0
 8009f14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009f18:	e003      	b.n	8009f22 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f24:	2b37      	cmp	r3, #55	; 0x37
 8009f26:	d901      	bls.n	8009f2c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009f28:	2337      	movs	r3, #55	; 0x37
 8009f2a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f30:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009f32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f36:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f40:	3304      	adds	r3, #4
 8009f42:	4618      	mov	r0, r3
 8009f44:	f7fe fe1a 	bl	8008b7c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f4a:	3318      	adds	r3, #24
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	f7fe fe15 	bl	8008b7c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f56:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f5a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009f5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f60:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f66:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f70:	2200      	movs	r2, #0
 8009f72:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009f76:	683a      	ldr	r2, [r7, #0]
 8009f78:	68f9      	ldr	r1, [r7, #12]
 8009f7a:	69b8      	ldr	r0, [r7, #24]
 8009f7c:	f001 faf8 	bl	800b570 <pxPortInitialiseStack>
 8009f80:	4602      	mov	r2, r0
 8009f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f84:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d002      	beq.n	8009f92 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009f92:	bf00      	nop
 8009f94:	3720      	adds	r7, #32
 8009f96:	46bd      	mov	sp, r7
 8009f98:	bd80      	pop	{r7, pc}
	...

08009f9c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	b082      	sub	sp, #8
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009fa4:	f001 fc0e 	bl	800b7c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009fa8:	4b2d      	ldr	r3, [pc, #180]	; (800a060 <prvAddNewTaskToReadyList+0xc4>)
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	3301      	adds	r3, #1
 8009fae:	4a2c      	ldr	r2, [pc, #176]	; (800a060 <prvAddNewTaskToReadyList+0xc4>)
 8009fb0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009fb2:	4b2c      	ldr	r3, [pc, #176]	; (800a064 <prvAddNewTaskToReadyList+0xc8>)
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d109      	bne.n	8009fce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009fba:	4a2a      	ldr	r2, [pc, #168]	; (800a064 <prvAddNewTaskToReadyList+0xc8>)
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009fc0:	4b27      	ldr	r3, [pc, #156]	; (800a060 <prvAddNewTaskToReadyList+0xc4>)
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	2b01      	cmp	r3, #1
 8009fc6:	d110      	bne.n	8009fea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009fc8:	f000 fce8 	bl	800a99c <prvInitialiseTaskLists>
 8009fcc:	e00d      	b.n	8009fea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009fce:	4b26      	ldr	r3, [pc, #152]	; (800a068 <prvAddNewTaskToReadyList+0xcc>)
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d109      	bne.n	8009fea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009fd6:	4b23      	ldr	r3, [pc, #140]	; (800a064 <prvAddNewTaskToReadyList+0xc8>)
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fe0:	429a      	cmp	r2, r3
 8009fe2:	d802      	bhi.n	8009fea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009fe4:	4a1f      	ldr	r2, [pc, #124]	; (800a064 <prvAddNewTaskToReadyList+0xc8>)
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009fea:	4b20      	ldr	r3, [pc, #128]	; (800a06c <prvAddNewTaskToReadyList+0xd0>)
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	3301      	adds	r3, #1
 8009ff0:	4a1e      	ldr	r2, [pc, #120]	; (800a06c <prvAddNewTaskToReadyList+0xd0>)
 8009ff2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009ff4:	4b1d      	ldr	r3, [pc, #116]	; (800a06c <prvAddNewTaskToReadyList+0xd0>)
 8009ff6:	681a      	ldr	r2, [r3, #0]
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a000:	4b1b      	ldr	r3, [pc, #108]	; (800a070 <prvAddNewTaskToReadyList+0xd4>)
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	429a      	cmp	r2, r3
 800a006:	d903      	bls.n	800a010 <prvAddNewTaskToReadyList+0x74>
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a00c:	4a18      	ldr	r2, [pc, #96]	; (800a070 <prvAddNewTaskToReadyList+0xd4>)
 800a00e:	6013      	str	r3, [r2, #0]
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a014:	4613      	mov	r3, r2
 800a016:	009b      	lsls	r3, r3, #2
 800a018:	4413      	add	r3, r2
 800a01a:	009b      	lsls	r3, r3, #2
 800a01c:	4a15      	ldr	r2, [pc, #84]	; (800a074 <prvAddNewTaskToReadyList+0xd8>)
 800a01e:	441a      	add	r2, r3
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	3304      	adds	r3, #4
 800a024:	4619      	mov	r1, r3
 800a026:	4610      	mov	r0, r2
 800a028:	f7fe fdb5 	bl	8008b96 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a02c:	f001 fbfa 	bl	800b824 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a030:	4b0d      	ldr	r3, [pc, #52]	; (800a068 <prvAddNewTaskToReadyList+0xcc>)
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d00e      	beq.n	800a056 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a038:	4b0a      	ldr	r3, [pc, #40]	; (800a064 <prvAddNewTaskToReadyList+0xc8>)
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a042:	429a      	cmp	r2, r3
 800a044:	d207      	bcs.n	800a056 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a046:	4b0c      	ldr	r3, [pc, #48]	; (800a078 <prvAddNewTaskToReadyList+0xdc>)
 800a048:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a04c:	601a      	str	r2, [r3, #0]
 800a04e:	f3bf 8f4f 	dsb	sy
 800a052:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a056:	bf00      	nop
 800a058:	3708      	adds	r7, #8
 800a05a:	46bd      	mov	sp, r7
 800a05c:	bd80      	pop	{r7, pc}
 800a05e:	bf00      	nop
 800a060:	20001234 	.word	0x20001234
 800a064:	20000d60 	.word	0x20000d60
 800a068:	20001240 	.word	0x20001240
 800a06c:	20001250 	.word	0x20001250
 800a070:	2000123c 	.word	0x2000123c
 800a074:	20000d64 	.word	0x20000d64
 800a078:	e000ed04 	.word	0xe000ed04

0800a07c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b08a      	sub	sp, #40	; 0x28
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
 800a084:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800a086:	2300      	movs	r3, #0
 800a088:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d10a      	bne.n	800a0a6 <vTaskDelayUntil+0x2a>
	__asm volatile
 800a090:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a094:	f383 8811 	msr	BASEPRI, r3
 800a098:	f3bf 8f6f 	isb	sy
 800a09c:	f3bf 8f4f 	dsb	sy
 800a0a0:	617b      	str	r3, [r7, #20]
}
 800a0a2:	bf00      	nop
 800a0a4:	e7fe      	b.n	800a0a4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d10a      	bne.n	800a0c2 <vTaskDelayUntil+0x46>
	__asm volatile
 800a0ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0b0:	f383 8811 	msr	BASEPRI, r3
 800a0b4:	f3bf 8f6f 	isb	sy
 800a0b8:	f3bf 8f4f 	dsb	sy
 800a0bc:	613b      	str	r3, [r7, #16]
}
 800a0be:	bf00      	nop
 800a0c0:	e7fe      	b.n	800a0c0 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800a0c2:	4b2a      	ldr	r3, [pc, #168]	; (800a16c <vTaskDelayUntil+0xf0>)
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d00a      	beq.n	800a0e0 <vTaskDelayUntil+0x64>
	__asm volatile
 800a0ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0ce:	f383 8811 	msr	BASEPRI, r3
 800a0d2:	f3bf 8f6f 	isb	sy
 800a0d6:	f3bf 8f4f 	dsb	sy
 800a0da:	60fb      	str	r3, [r7, #12]
}
 800a0dc:	bf00      	nop
 800a0de:	e7fe      	b.n	800a0de <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800a0e0:	f000 f926 	bl	800a330 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800a0e4:	4b22      	ldr	r3, [pc, #136]	; (800a170 <vTaskDelayUntil+0xf4>)
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	683a      	ldr	r2, [r7, #0]
 800a0f0:	4413      	add	r3, r2
 800a0f2:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	6a3a      	ldr	r2, [r7, #32]
 800a0fa:	429a      	cmp	r2, r3
 800a0fc:	d20b      	bcs.n	800a116 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	69fa      	ldr	r2, [r7, #28]
 800a104:	429a      	cmp	r2, r3
 800a106:	d211      	bcs.n	800a12c <vTaskDelayUntil+0xb0>
 800a108:	69fa      	ldr	r2, [r7, #28]
 800a10a:	6a3b      	ldr	r3, [r7, #32]
 800a10c:	429a      	cmp	r2, r3
 800a10e:	d90d      	bls.n	800a12c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800a110:	2301      	movs	r3, #1
 800a112:	627b      	str	r3, [r7, #36]	; 0x24
 800a114:	e00a      	b.n	800a12c <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	69fa      	ldr	r2, [r7, #28]
 800a11c:	429a      	cmp	r2, r3
 800a11e:	d303      	bcc.n	800a128 <vTaskDelayUntil+0xac>
 800a120:	69fa      	ldr	r2, [r7, #28]
 800a122:	6a3b      	ldr	r3, [r7, #32]
 800a124:	429a      	cmp	r2, r3
 800a126:	d901      	bls.n	800a12c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800a128:	2301      	movs	r3, #1
 800a12a:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	69fa      	ldr	r2, [r7, #28]
 800a130:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800a132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a134:	2b00      	cmp	r3, #0
 800a136:	d006      	beq.n	800a146 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800a138:	69fa      	ldr	r2, [r7, #28]
 800a13a:	6a3b      	ldr	r3, [r7, #32]
 800a13c:	1ad3      	subs	r3, r2, r3
 800a13e:	2100      	movs	r1, #0
 800a140:	4618      	mov	r0, r3
 800a142:	f000 fe73 	bl	800ae2c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800a146:	f000 f901 	bl	800a34c <xTaskResumeAll>
 800a14a:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a14c:	69bb      	ldr	r3, [r7, #24]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d107      	bne.n	800a162 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800a152:	4b08      	ldr	r3, [pc, #32]	; (800a174 <vTaskDelayUntil+0xf8>)
 800a154:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a158:	601a      	str	r2, [r3, #0]
 800a15a:	f3bf 8f4f 	dsb	sy
 800a15e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a162:	bf00      	nop
 800a164:	3728      	adds	r7, #40	; 0x28
 800a166:	46bd      	mov	sp, r7
 800a168:	bd80      	pop	{r7, pc}
 800a16a:	bf00      	nop
 800a16c:	2000125c 	.word	0x2000125c
 800a170:	20001238 	.word	0x20001238
 800a174:	e000ed04 	.word	0xe000ed04

0800a178 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b084      	sub	sp, #16
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800a180:	f001 fb20 	bl	800b7c4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d102      	bne.n	800a190 <vTaskSuspend+0x18>
 800a18a:	4b30      	ldr	r3, [pc, #192]	; (800a24c <vTaskSuspend+0xd4>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	e000      	b.n	800a192 <vTaskSuspend+0x1a>
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	3304      	adds	r3, #4
 800a198:	4618      	mov	r0, r3
 800a19a:	f7fe fd59 	bl	8008c50 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d004      	beq.n	800a1b0 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	3318      	adds	r3, #24
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	f7fe fd50 	bl	8008c50 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	3304      	adds	r3, #4
 800a1b4:	4619      	mov	r1, r3
 800a1b6:	4826      	ldr	r0, [pc, #152]	; (800a250 <vTaskSuspend+0xd8>)
 800a1b8:	f7fe fced 	bl	8008b96 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800a1c2:	b2db      	uxtb	r3, r3
 800a1c4:	2b01      	cmp	r3, #1
 800a1c6:	d103      	bne.n	800a1d0 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800a1d0:	f001 fb28 	bl	800b824 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800a1d4:	4b1f      	ldr	r3, [pc, #124]	; (800a254 <vTaskSuspend+0xdc>)
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d005      	beq.n	800a1e8 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800a1dc:	f001 faf2 	bl	800b7c4 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800a1e0:	f000 fc7a 	bl	800aad8 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800a1e4:	f001 fb1e 	bl	800b824 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800a1e8:	4b18      	ldr	r3, [pc, #96]	; (800a24c <vTaskSuspend+0xd4>)
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	68fa      	ldr	r2, [r7, #12]
 800a1ee:	429a      	cmp	r2, r3
 800a1f0:	d127      	bne.n	800a242 <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 800a1f2:	4b18      	ldr	r3, [pc, #96]	; (800a254 <vTaskSuspend+0xdc>)
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d017      	beq.n	800a22a <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800a1fa:	4b17      	ldr	r3, [pc, #92]	; (800a258 <vTaskSuspend+0xe0>)
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d00a      	beq.n	800a218 <vTaskSuspend+0xa0>
	__asm volatile
 800a202:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a206:	f383 8811 	msr	BASEPRI, r3
 800a20a:	f3bf 8f6f 	isb	sy
 800a20e:	f3bf 8f4f 	dsb	sy
 800a212:	60bb      	str	r3, [r7, #8]
}
 800a214:	bf00      	nop
 800a216:	e7fe      	b.n	800a216 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 800a218:	4b10      	ldr	r3, [pc, #64]	; (800a25c <vTaskSuspend+0xe4>)
 800a21a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a21e:	601a      	str	r2, [r3, #0]
 800a220:	f3bf 8f4f 	dsb	sy
 800a224:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a228:	e00b      	b.n	800a242 <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800a22a:	4b09      	ldr	r3, [pc, #36]	; (800a250 <vTaskSuspend+0xd8>)
 800a22c:	681a      	ldr	r2, [r3, #0]
 800a22e:	4b0c      	ldr	r3, [pc, #48]	; (800a260 <vTaskSuspend+0xe8>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	429a      	cmp	r2, r3
 800a234:	d103      	bne.n	800a23e <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 800a236:	4b05      	ldr	r3, [pc, #20]	; (800a24c <vTaskSuspend+0xd4>)
 800a238:	2200      	movs	r2, #0
 800a23a:	601a      	str	r2, [r3, #0]
	}
 800a23c:	e001      	b.n	800a242 <vTaskSuspend+0xca>
					vTaskSwitchContext();
 800a23e:	f000 f9ff 	bl	800a640 <vTaskSwitchContext>
	}
 800a242:	bf00      	nop
 800a244:	3710      	adds	r7, #16
 800a246:	46bd      	mov	sp, r7
 800a248:	bd80      	pop	{r7, pc}
 800a24a:	bf00      	nop
 800a24c:	20000d60 	.word	0x20000d60
 800a250:	20001220 	.word	0x20001220
 800a254:	20001240 	.word	0x20001240
 800a258:	2000125c 	.word	0x2000125c
 800a25c:	e000ed04 	.word	0xe000ed04
 800a260:	20001234 	.word	0x20001234

0800a264 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b08a      	sub	sp, #40	; 0x28
 800a268:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a26a:	2300      	movs	r3, #0
 800a26c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a26e:	2300      	movs	r3, #0
 800a270:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a272:	463a      	mov	r2, r7
 800a274:	1d39      	adds	r1, r7, #4
 800a276:	f107 0308 	add.w	r3, r7, #8
 800a27a:	4618      	mov	r0, r3
 800a27c:	f7fe fc2a 	bl	8008ad4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a280:	6839      	ldr	r1, [r7, #0]
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	68ba      	ldr	r2, [r7, #8]
 800a286:	9202      	str	r2, [sp, #8]
 800a288:	9301      	str	r3, [sp, #4]
 800a28a:	2300      	movs	r3, #0
 800a28c:	9300      	str	r3, [sp, #0]
 800a28e:	2300      	movs	r3, #0
 800a290:	460a      	mov	r2, r1
 800a292:	4921      	ldr	r1, [pc, #132]	; (800a318 <vTaskStartScheduler+0xb4>)
 800a294:	4821      	ldr	r0, [pc, #132]	; (800a31c <vTaskStartScheduler+0xb8>)
 800a296:	f7ff fd4f 	bl	8009d38 <xTaskCreateStatic>
 800a29a:	4603      	mov	r3, r0
 800a29c:	4a20      	ldr	r2, [pc, #128]	; (800a320 <vTaskStartScheduler+0xbc>)
 800a29e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a2a0:	4b1f      	ldr	r3, [pc, #124]	; (800a320 <vTaskStartScheduler+0xbc>)
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d002      	beq.n	800a2ae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	617b      	str	r3, [r7, #20]
 800a2ac:	e001      	b.n	800a2b2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a2b2:	697b      	ldr	r3, [r7, #20]
 800a2b4:	2b01      	cmp	r3, #1
 800a2b6:	d102      	bne.n	800a2be <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a2b8:	f000 fe0c 	bl	800aed4 <xTimerCreateTimerTask>
 800a2bc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a2be:	697b      	ldr	r3, [r7, #20]
 800a2c0:	2b01      	cmp	r3, #1
 800a2c2:	d116      	bne.n	800a2f2 <vTaskStartScheduler+0x8e>
	__asm volatile
 800a2c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2c8:	f383 8811 	msr	BASEPRI, r3
 800a2cc:	f3bf 8f6f 	isb	sy
 800a2d0:	f3bf 8f4f 	dsb	sy
 800a2d4:	613b      	str	r3, [r7, #16]
}
 800a2d6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a2d8:	4b12      	ldr	r3, [pc, #72]	; (800a324 <vTaskStartScheduler+0xc0>)
 800a2da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a2de:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a2e0:	4b11      	ldr	r3, [pc, #68]	; (800a328 <vTaskStartScheduler+0xc4>)
 800a2e2:	2201      	movs	r2, #1
 800a2e4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a2e6:	4b11      	ldr	r3, [pc, #68]	; (800a32c <vTaskStartScheduler+0xc8>)
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a2ec:	f001 f9c8 	bl	800b680 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a2f0:	e00e      	b.n	800a310 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a2f2:	697b      	ldr	r3, [r7, #20]
 800a2f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a2f8:	d10a      	bne.n	800a310 <vTaskStartScheduler+0xac>
	__asm volatile
 800a2fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2fe:	f383 8811 	msr	BASEPRI, r3
 800a302:	f3bf 8f6f 	isb	sy
 800a306:	f3bf 8f4f 	dsb	sy
 800a30a:	60fb      	str	r3, [r7, #12]
}
 800a30c:	bf00      	nop
 800a30e:	e7fe      	b.n	800a30e <vTaskStartScheduler+0xaa>
}
 800a310:	bf00      	nop
 800a312:	3718      	adds	r7, #24
 800a314:	46bd      	mov	sp, r7
 800a316:	bd80      	pop	{r7, pc}
 800a318:	0800f28c 	.word	0x0800f28c
 800a31c:	0800a96d 	.word	0x0800a96d
 800a320:	20001258 	.word	0x20001258
 800a324:	20001254 	.word	0x20001254
 800a328:	20001240 	.word	0x20001240
 800a32c:	20001238 	.word	0x20001238

0800a330 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a330:	b480      	push	{r7}
 800a332:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a334:	4b04      	ldr	r3, [pc, #16]	; (800a348 <vTaskSuspendAll+0x18>)
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	3301      	adds	r3, #1
 800a33a:	4a03      	ldr	r2, [pc, #12]	; (800a348 <vTaskSuspendAll+0x18>)
 800a33c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a33e:	bf00      	nop
 800a340:	46bd      	mov	sp, r7
 800a342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a346:	4770      	bx	lr
 800a348:	2000125c 	.word	0x2000125c

0800a34c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b084      	sub	sp, #16
 800a350:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a352:	2300      	movs	r3, #0
 800a354:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a356:	2300      	movs	r3, #0
 800a358:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a35a:	4b42      	ldr	r3, [pc, #264]	; (800a464 <xTaskResumeAll+0x118>)
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d10a      	bne.n	800a378 <xTaskResumeAll+0x2c>
	__asm volatile
 800a362:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a366:	f383 8811 	msr	BASEPRI, r3
 800a36a:	f3bf 8f6f 	isb	sy
 800a36e:	f3bf 8f4f 	dsb	sy
 800a372:	603b      	str	r3, [r7, #0]
}
 800a374:	bf00      	nop
 800a376:	e7fe      	b.n	800a376 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a378:	f001 fa24 	bl	800b7c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a37c:	4b39      	ldr	r3, [pc, #228]	; (800a464 <xTaskResumeAll+0x118>)
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	3b01      	subs	r3, #1
 800a382:	4a38      	ldr	r2, [pc, #224]	; (800a464 <xTaskResumeAll+0x118>)
 800a384:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a386:	4b37      	ldr	r3, [pc, #220]	; (800a464 <xTaskResumeAll+0x118>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d162      	bne.n	800a454 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a38e:	4b36      	ldr	r3, [pc, #216]	; (800a468 <xTaskResumeAll+0x11c>)
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d05e      	beq.n	800a454 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a396:	e02f      	b.n	800a3f8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a398:	4b34      	ldr	r3, [pc, #208]	; (800a46c <xTaskResumeAll+0x120>)
 800a39a:	68db      	ldr	r3, [r3, #12]
 800a39c:	68db      	ldr	r3, [r3, #12]
 800a39e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	3318      	adds	r3, #24
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	f7fe fc53 	bl	8008c50 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	3304      	adds	r3, #4
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	f7fe fc4e 	bl	8008c50 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3b8:	4b2d      	ldr	r3, [pc, #180]	; (800a470 <xTaskResumeAll+0x124>)
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	429a      	cmp	r2, r3
 800a3be:	d903      	bls.n	800a3c8 <xTaskResumeAll+0x7c>
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3c4:	4a2a      	ldr	r2, [pc, #168]	; (800a470 <xTaskResumeAll+0x124>)
 800a3c6:	6013      	str	r3, [r2, #0]
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3cc:	4613      	mov	r3, r2
 800a3ce:	009b      	lsls	r3, r3, #2
 800a3d0:	4413      	add	r3, r2
 800a3d2:	009b      	lsls	r3, r3, #2
 800a3d4:	4a27      	ldr	r2, [pc, #156]	; (800a474 <xTaskResumeAll+0x128>)
 800a3d6:	441a      	add	r2, r3
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	3304      	adds	r3, #4
 800a3dc:	4619      	mov	r1, r3
 800a3de:	4610      	mov	r0, r2
 800a3e0:	f7fe fbd9 	bl	8008b96 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3e8:	4b23      	ldr	r3, [pc, #140]	; (800a478 <xTaskResumeAll+0x12c>)
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3ee:	429a      	cmp	r2, r3
 800a3f0:	d302      	bcc.n	800a3f8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a3f2:	4b22      	ldr	r3, [pc, #136]	; (800a47c <xTaskResumeAll+0x130>)
 800a3f4:	2201      	movs	r2, #1
 800a3f6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a3f8:	4b1c      	ldr	r3, [pc, #112]	; (800a46c <xTaskResumeAll+0x120>)
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d1cb      	bne.n	800a398 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d001      	beq.n	800a40a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a406:	f000 fb67 	bl	800aad8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a40a:	4b1d      	ldr	r3, [pc, #116]	; (800a480 <xTaskResumeAll+0x134>)
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d010      	beq.n	800a438 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a416:	f000 f859 	bl	800a4cc <xTaskIncrementTick>
 800a41a:	4603      	mov	r3, r0
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d002      	beq.n	800a426 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a420:	4b16      	ldr	r3, [pc, #88]	; (800a47c <xTaskResumeAll+0x130>)
 800a422:	2201      	movs	r2, #1
 800a424:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	3b01      	subs	r3, #1
 800a42a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d1f1      	bne.n	800a416 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a432:	4b13      	ldr	r3, [pc, #76]	; (800a480 <xTaskResumeAll+0x134>)
 800a434:	2200      	movs	r2, #0
 800a436:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a438:	4b10      	ldr	r3, [pc, #64]	; (800a47c <xTaskResumeAll+0x130>)
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d009      	beq.n	800a454 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a440:	2301      	movs	r3, #1
 800a442:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a444:	4b0f      	ldr	r3, [pc, #60]	; (800a484 <xTaskResumeAll+0x138>)
 800a446:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a44a:	601a      	str	r2, [r3, #0]
 800a44c:	f3bf 8f4f 	dsb	sy
 800a450:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a454:	f001 f9e6 	bl	800b824 <vPortExitCritical>

	return xAlreadyYielded;
 800a458:	68bb      	ldr	r3, [r7, #8]
}
 800a45a:	4618      	mov	r0, r3
 800a45c:	3710      	adds	r7, #16
 800a45e:	46bd      	mov	sp, r7
 800a460:	bd80      	pop	{r7, pc}
 800a462:	bf00      	nop
 800a464:	2000125c 	.word	0x2000125c
 800a468:	20001234 	.word	0x20001234
 800a46c:	200011f4 	.word	0x200011f4
 800a470:	2000123c 	.word	0x2000123c
 800a474:	20000d64 	.word	0x20000d64
 800a478:	20000d60 	.word	0x20000d60
 800a47c:	20001248 	.word	0x20001248
 800a480:	20001244 	.word	0x20001244
 800a484:	e000ed04 	.word	0xe000ed04

0800a488 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a488:	b480      	push	{r7}
 800a48a:	b083      	sub	sp, #12
 800a48c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a48e:	4b05      	ldr	r3, [pc, #20]	; (800a4a4 <xTaskGetTickCount+0x1c>)
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a494:	687b      	ldr	r3, [r7, #4]
}
 800a496:	4618      	mov	r0, r3
 800a498:	370c      	adds	r7, #12
 800a49a:	46bd      	mov	sp, r7
 800a49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a0:	4770      	bx	lr
 800a4a2:	bf00      	nop
 800a4a4:	20001238 	.word	0x20001238

0800a4a8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b082      	sub	sp, #8
 800a4ac:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a4ae:	f001 fa6b 	bl	800b988 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800a4b6:	4b04      	ldr	r3, [pc, #16]	; (800a4c8 <xTaskGetTickCountFromISR+0x20>)
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a4bc:	683b      	ldr	r3, [r7, #0]
}
 800a4be:	4618      	mov	r0, r3
 800a4c0:	3708      	adds	r7, #8
 800a4c2:	46bd      	mov	sp, r7
 800a4c4:	bd80      	pop	{r7, pc}
 800a4c6:	bf00      	nop
 800a4c8:	20001238 	.word	0x20001238

0800a4cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	b086      	sub	sp, #24
 800a4d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a4d6:	4b4f      	ldr	r3, [pc, #316]	; (800a614 <xTaskIncrementTick+0x148>)
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	f040 808f 	bne.w	800a5fe <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a4e0:	4b4d      	ldr	r3, [pc, #308]	; (800a618 <xTaskIncrementTick+0x14c>)
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	3301      	adds	r3, #1
 800a4e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a4e8:	4a4b      	ldr	r2, [pc, #300]	; (800a618 <xTaskIncrementTick+0x14c>)
 800a4ea:	693b      	ldr	r3, [r7, #16]
 800a4ec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a4ee:	693b      	ldr	r3, [r7, #16]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d120      	bne.n	800a536 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a4f4:	4b49      	ldr	r3, [pc, #292]	; (800a61c <xTaskIncrementTick+0x150>)
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d00a      	beq.n	800a514 <xTaskIncrementTick+0x48>
	__asm volatile
 800a4fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a502:	f383 8811 	msr	BASEPRI, r3
 800a506:	f3bf 8f6f 	isb	sy
 800a50a:	f3bf 8f4f 	dsb	sy
 800a50e:	603b      	str	r3, [r7, #0]
}
 800a510:	bf00      	nop
 800a512:	e7fe      	b.n	800a512 <xTaskIncrementTick+0x46>
 800a514:	4b41      	ldr	r3, [pc, #260]	; (800a61c <xTaskIncrementTick+0x150>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	60fb      	str	r3, [r7, #12]
 800a51a:	4b41      	ldr	r3, [pc, #260]	; (800a620 <xTaskIncrementTick+0x154>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	4a3f      	ldr	r2, [pc, #252]	; (800a61c <xTaskIncrementTick+0x150>)
 800a520:	6013      	str	r3, [r2, #0]
 800a522:	4a3f      	ldr	r2, [pc, #252]	; (800a620 <xTaskIncrementTick+0x154>)
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	6013      	str	r3, [r2, #0]
 800a528:	4b3e      	ldr	r3, [pc, #248]	; (800a624 <xTaskIncrementTick+0x158>)
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	3301      	adds	r3, #1
 800a52e:	4a3d      	ldr	r2, [pc, #244]	; (800a624 <xTaskIncrementTick+0x158>)
 800a530:	6013      	str	r3, [r2, #0]
 800a532:	f000 fad1 	bl	800aad8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a536:	4b3c      	ldr	r3, [pc, #240]	; (800a628 <xTaskIncrementTick+0x15c>)
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	693a      	ldr	r2, [r7, #16]
 800a53c:	429a      	cmp	r2, r3
 800a53e:	d349      	bcc.n	800a5d4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a540:	4b36      	ldr	r3, [pc, #216]	; (800a61c <xTaskIncrementTick+0x150>)
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d104      	bne.n	800a554 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a54a:	4b37      	ldr	r3, [pc, #220]	; (800a628 <xTaskIncrementTick+0x15c>)
 800a54c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a550:	601a      	str	r2, [r3, #0]
					break;
 800a552:	e03f      	b.n	800a5d4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a554:	4b31      	ldr	r3, [pc, #196]	; (800a61c <xTaskIncrementTick+0x150>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	68db      	ldr	r3, [r3, #12]
 800a55a:	68db      	ldr	r3, [r3, #12]
 800a55c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a55e:	68bb      	ldr	r3, [r7, #8]
 800a560:	685b      	ldr	r3, [r3, #4]
 800a562:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a564:	693a      	ldr	r2, [r7, #16]
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	429a      	cmp	r2, r3
 800a56a:	d203      	bcs.n	800a574 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a56c:	4a2e      	ldr	r2, [pc, #184]	; (800a628 <xTaskIncrementTick+0x15c>)
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a572:	e02f      	b.n	800a5d4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a574:	68bb      	ldr	r3, [r7, #8]
 800a576:	3304      	adds	r3, #4
 800a578:	4618      	mov	r0, r3
 800a57a:	f7fe fb69 	bl	8008c50 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a57e:	68bb      	ldr	r3, [r7, #8]
 800a580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a582:	2b00      	cmp	r3, #0
 800a584:	d004      	beq.n	800a590 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a586:	68bb      	ldr	r3, [r7, #8]
 800a588:	3318      	adds	r3, #24
 800a58a:	4618      	mov	r0, r3
 800a58c:	f7fe fb60 	bl	8008c50 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a590:	68bb      	ldr	r3, [r7, #8]
 800a592:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a594:	4b25      	ldr	r3, [pc, #148]	; (800a62c <xTaskIncrementTick+0x160>)
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	429a      	cmp	r2, r3
 800a59a:	d903      	bls.n	800a5a4 <xTaskIncrementTick+0xd8>
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5a0:	4a22      	ldr	r2, [pc, #136]	; (800a62c <xTaskIncrementTick+0x160>)
 800a5a2:	6013      	str	r3, [r2, #0]
 800a5a4:	68bb      	ldr	r3, [r7, #8]
 800a5a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5a8:	4613      	mov	r3, r2
 800a5aa:	009b      	lsls	r3, r3, #2
 800a5ac:	4413      	add	r3, r2
 800a5ae:	009b      	lsls	r3, r3, #2
 800a5b0:	4a1f      	ldr	r2, [pc, #124]	; (800a630 <xTaskIncrementTick+0x164>)
 800a5b2:	441a      	add	r2, r3
 800a5b4:	68bb      	ldr	r3, [r7, #8]
 800a5b6:	3304      	adds	r3, #4
 800a5b8:	4619      	mov	r1, r3
 800a5ba:	4610      	mov	r0, r2
 800a5bc:	f7fe faeb 	bl	8008b96 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a5c0:	68bb      	ldr	r3, [r7, #8]
 800a5c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5c4:	4b1b      	ldr	r3, [pc, #108]	; (800a634 <xTaskIncrementTick+0x168>)
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5ca:	429a      	cmp	r2, r3
 800a5cc:	d3b8      	bcc.n	800a540 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a5ce:	2301      	movs	r3, #1
 800a5d0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a5d2:	e7b5      	b.n	800a540 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a5d4:	4b17      	ldr	r3, [pc, #92]	; (800a634 <xTaskIncrementTick+0x168>)
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5da:	4915      	ldr	r1, [pc, #84]	; (800a630 <xTaskIncrementTick+0x164>)
 800a5dc:	4613      	mov	r3, r2
 800a5de:	009b      	lsls	r3, r3, #2
 800a5e0:	4413      	add	r3, r2
 800a5e2:	009b      	lsls	r3, r3, #2
 800a5e4:	440b      	add	r3, r1
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	2b01      	cmp	r3, #1
 800a5ea:	d901      	bls.n	800a5f0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a5ec:	2301      	movs	r3, #1
 800a5ee:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a5f0:	4b11      	ldr	r3, [pc, #68]	; (800a638 <xTaskIncrementTick+0x16c>)
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d007      	beq.n	800a608 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	617b      	str	r3, [r7, #20]
 800a5fc:	e004      	b.n	800a608 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a5fe:	4b0f      	ldr	r3, [pc, #60]	; (800a63c <xTaskIncrementTick+0x170>)
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	3301      	adds	r3, #1
 800a604:	4a0d      	ldr	r2, [pc, #52]	; (800a63c <xTaskIncrementTick+0x170>)
 800a606:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a608:	697b      	ldr	r3, [r7, #20]
}
 800a60a:	4618      	mov	r0, r3
 800a60c:	3718      	adds	r7, #24
 800a60e:	46bd      	mov	sp, r7
 800a610:	bd80      	pop	{r7, pc}
 800a612:	bf00      	nop
 800a614:	2000125c 	.word	0x2000125c
 800a618:	20001238 	.word	0x20001238
 800a61c:	200011ec 	.word	0x200011ec
 800a620:	200011f0 	.word	0x200011f0
 800a624:	2000124c 	.word	0x2000124c
 800a628:	20001254 	.word	0x20001254
 800a62c:	2000123c 	.word	0x2000123c
 800a630:	20000d64 	.word	0x20000d64
 800a634:	20000d60 	.word	0x20000d60
 800a638:	20001248 	.word	0x20001248
 800a63c:	20001244 	.word	0x20001244

0800a640 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a640:	b480      	push	{r7}
 800a642:	b085      	sub	sp, #20
 800a644:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a646:	4b28      	ldr	r3, [pc, #160]	; (800a6e8 <vTaskSwitchContext+0xa8>)
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d003      	beq.n	800a656 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a64e:	4b27      	ldr	r3, [pc, #156]	; (800a6ec <vTaskSwitchContext+0xac>)
 800a650:	2201      	movs	r2, #1
 800a652:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a654:	e041      	b.n	800a6da <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800a656:	4b25      	ldr	r3, [pc, #148]	; (800a6ec <vTaskSwitchContext+0xac>)
 800a658:	2200      	movs	r2, #0
 800a65a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a65c:	4b24      	ldr	r3, [pc, #144]	; (800a6f0 <vTaskSwitchContext+0xb0>)
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	60fb      	str	r3, [r7, #12]
 800a662:	e010      	b.n	800a686 <vTaskSwitchContext+0x46>
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d10a      	bne.n	800a680 <vTaskSwitchContext+0x40>
	__asm volatile
 800a66a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a66e:	f383 8811 	msr	BASEPRI, r3
 800a672:	f3bf 8f6f 	isb	sy
 800a676:	f3bf 8f4f 	dsb	sy
 800a67a:	607b      	str	r3, [r7, #4]
}
 800a67c:	bf00      	nop
 800a67e:	e7fe      	b.n	800a67e <vTaskSwitchContext+0x3e>
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	3b01      	subs	r3, #1
 800a684:	60fb      	str	r3, [r7, #12]
 800a686:	491b      	ldr	r1, [pc, #108]	; (800a6f4 <vTaskSwitchContext+0xb4>)
 800a688:	68fa      	ldr	r2, [r7, #12]
 800a68a:	4613      	mov	r3, r2
 800a68c:	009b      	lsls	r3, r3, #2
 800a68e:	4413      	add	r3, r2
 800a690:	009b      	lsls	r3, r3, #2
 800a692:	440b      	add	r3, r1
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d0e4      	beq.n	800a664 <vTaskSwitchContext+0x24>
 800a69a:	68fa      	ldr	r2, [r7, #12]
 800a69c:	4613      	mov	r3, r2
 800a69e:	009b      	lsls	r3, r3, #2
 800a6a0:	4413      	add	r3, r2
 800a6a2:	009b      	lsls	r3, r3, #2
 800a6a4:	4a13      	ldr	r2, [pc, #76]	; (800a6f4 <vTaskSwitchContext+0xb4>)
 800a6a6:	4413      	add	r3, r2
 800a6a8:	60bb      	str	r3, [r7, #8]
 800a6aa:	68bb      	ldr	r3, [r7, #8]
 800a6ac:	685b      	ldr	r3, [r3, #4]
 800a6ae:	685a      	ldr	r2, [r3, #4]
 800a6b0:	68bb      	ldr	r3, [r7, #8]
 800a6b2:	605a      	str	r2, [r3, #4]
 800a6b4:	68bb      	ldr	r3, [r7, #8]
 800a6b6:	685a      	ldr	r2, [r3, #4]
 800a6b8:	68bb      	ldr	r3, [r7, #8]
 800a6ba:	3308      	adds	r3, #8
 800a6bc:	429a      	cmp	r2, r3
 800a6be:	d104      	bne.n	800a6ca <vTaskSwitchContext+0x8a>
 800a6c0:	68bb      	ldr	r3, [r7, #8]
 800a6c2:	685b      	ldr	r3, [r3, #4]
 800a6c4:	685a      	ldr	r2, [r3, #4]
 800a6c6:	68bb      	ldr	r3, [r7, #8]
 800a6c8:	605a      	str	r2, [r3, #4]
 800a6ca:	68bb      	ldr	r3, [r7, #8]
 800a6cc:	685b      	ldr	r3, [r3, #4]
 800a6ce:	68db      	ldr	r3, [r3, #12]
 800a6d0:	4a09      	ldr	r2, [pc, #36]	; (800a6f8 <vTaskSwitchContext+0xb8>)
 800a6d2:	6013      	str	r3, [r2, #0]
 800a6d4:	4a06      	ldr	r2, [pc, #24]	; (800a6f0 <vTaskSwitchContext+0xb0>)
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	6013      	str	r3, [r2, #0]
}
 800a6da:	bf00      	nop
 800a6dc:	3714      	adds	r7, #20
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e4:	4770      	bx	lr
 800a6e6:	bf00      	nop
 800a6e8:	2000125c 	.word	0x2000125c
 800a6ec:	20001248 	.word	0x20001248
 800a6f0:	2000123c 	.word	0x2000123c
 800a6f4:	20000d64 	.word	0x20000d64
 800a6f8:	20000d60 	.word	0x20000d60

0800a6fc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b084      	sub	sp, #16
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
 800a704:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d10a      	bne.n	800a722 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a70c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a710:	f383 8811 	msr	BASEPRI, r3
 800a714:	f3bf 8f6f 	isb	sy
 800a718:	f3bf 8f4f 	dsb	sy
 800a71c:	60fb      	str	r3, [r7, #12]
}
 800a71e:	bf00      	nop
 800a720:	e7fe      	b.n	800a720 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a722:	4b07      	ldr	r3, [pc, #28]	; (800a740 <vTaskPlaceOnEventList+0x44>)
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	3318      	adds	r3, #24
 800a728:	4619      	mov	r1, r3
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f7fe fa57 	bl	8008bde <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a730:	2101      	movs	r1, #1
 800a732:	6838      	ldr	r0, [r7, #0]
 800a734:	f000 fb7a 	bl	800ae2c <prvAddCurrentTaskToDelayedList>
}
 800a738:	bf00      	nop
 800a73a:	3710      	adds	r7, #16
 800a73c:	46bd      	mov	sp, r7
 800a73e:	bd80      	pop	{r7, pc}
 800a740:	20000d60 	.word	0x20000d60

0800a744 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a744:	b580      	push	{r7, lr}
 800a746:	b086      	sub	sp, #24
 800a748:	af00      	add	r7, sp, #0
 800a74a:	60f8      	str	r0, [r7, #12]
 800a74c:	60b9      	str	r1, [r7, #8]
 800a74e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d10a      	bne.n	800a76c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800a756:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a75a:	f383 8811 	msr	BASEPRI, r3
 800a75e:	f3bf 8f6f 	isb	sy
 800a762:	f3bf 8f4f 	dsb	sy
 800a766:	617b      	str	r3, [r7, #20]
}
 800a768:	bf00      	nop
 800a76a:	e7fe      	b.n	800a76a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a76c:	4b0a      	ldr	r3, [pc, #40]	; (800a798 <vTaskPlaceOnEventListRestricted+0x54>)
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	3318      	adds	r3, #24
 800a772:	4619      	mov	r1, r3
 800a774:	68f8      	ldr	r0, [r7, #12]
 800a776:	f7fe fa0e 	bl	8008b96 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d002      	beq.n	800a786 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800a780:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a784:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a786:	6879      	ldr	r1, [r7, #4]
 800a788:	68b8      	ldr	r0, [r7, #8]
 800a78a:	f000 fb4f 	bl	800ae2c <prvAddCurrentTaskToDelayedList>
	}
 800a78e:	bf00      	nop
 800a790:	3718      	adds	r7, #24
 800a792:	46bd      	mov	sp, r7
 800a794:	bd80      	pop	{r7, pc}
 800a796:	bf00      	nop
 800a798:	20000d60 	.word	0x20000d60

0800a79c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b086      	sub	sp, #24
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	68db      	ldr	r3, [r3, #12]
 800a7a8:	68db      	ldr	r3, [r3, #12]
 800a7aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a7ac:	693b      	ldr	r3, [r7, #16]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d10a      	bne.n	800a7c8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a7b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7b6:	f383 8811 	msr	BASEPRI, r3
 800a7ba:	f3bf 8f6f 	isb	sy
 800a7be:	f3bf 8f4f 	dsb	sy
 800a7c2:	60fb      	str	r3, [r7, #12]
}
 800a7c4:	bf00      	nop
 800a7c6:	e7fe      	b.n	800a7c6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a7c8:	693b      	ldr	r3, [r7, #16]
 800a7ca:	3318      	adds	r3, #24
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	f7fe fa3f 	bl	8008c50 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a7d2:	4b1e      	ldr	r3, [pc, #120]	; (800a84c <xTaskRemoveFromEventList+0xb0>)
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d11d      	bne.n	800a816 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a7da:	693b      	ldr	r3, [r7, #16]
 800a7dc:	3304      	adds	r3, #4
 800a7de:	4618      	mov	r0, r3
 800a7e0:	f7fe fa36 	bl	8008c50 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a7e4:	693b      	ldr	r3, [r7, #16]
 800a7e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7e8:	4b19      	ldr	r3, [pc, #100]	; (800a850 <xTaskRemoveFromEventList+0xb4>)
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	429a      	cmp	r2, r3
 800a7ee:	d903      	bls.n	800a7f8 <xTaskRemoveFromEventList+0x5c>
 800a7f0:	693b      	ldr	r3, [r7, #16]
 800a7f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7f4:	4a16      	ldr	r2, [pc, #88]	; (800a850 <xTaskRemoveFromEventList+0xb4>)
 800a7f6:	6013      	str	r3, [r2, #0]
 800a7f8:	693b      	ldr	r3, [r7, #16]
 800a7fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7fc:	4613      	mov	r3, r2
 800a7fe:	009b      	lsls	r3, r3, #2
 800a800:	4413      	add	r3, r2
 800a802:	009b      	lsls	r3, r3, #2
 800a804:	4a13      	ldr	r2, [pc, #76]	; (800a854 <xTaskRemoveFromEventList+0xb8>)
 800a806:	441a      	add	r2, r3
 800a808:	693b      	ldr	r3, [r7, #16]
 800a80a:	3304      	adds	r3, #4
 800a80c:	4619      	mov	r1, r3
 800a80e:	4610      	mov	r0, r2
 800a810:	f7fe f9c1 	bl	8008b96 <vListInsertEnd>
 800a814:	e005      	b.n	800a822 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a816:	693b      	ldr	r3, [r7, #16]
 800a818:	3318      	adds	r3, #24
 800a81a:	4619      	mov	r1, r3
 800a81c:	480e      	ldr	r0, [pc, #56]	; (800a858 <xTaskRemoveFromEventList+0xbc>)
 800a81e:	f7fe f9ba 	bl	8008b96 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a822:	693b      	ldr	r3, [r7, #16]
 800a824:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a826:	4b0d      	ldr	r3, [pc, #52]	; (800a85c <xTaskRemoveFromEventList+0xc0>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a82c:	429a      	cmp	r2, r3
 800a82e:	d905      	bls.n	800a83c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a830:	2301      	movs	r3, #1
 800a832:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a834:	4b0a      	ldr	r3, [pc, #40]	; (800a860 <xTaskRemoveFromEventList+0xc4>)
 800a836:	2201      	movs	r2, #1
 800a838:	601a      	str	r2, [r3, #0]
 800a83a:	e001      	b.n	800a840 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a83c:	2300      	movs	r3, #0
 800a83e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a840:	697b      	ldr	r3, [r7, #20]
}
 800a842:	4618      	mov	r0, r3
 800a844:	3718      	adds	r7, #24
 800a846:	46bd      	mov	sp, r7
 800a848:	bd80      	pop	{r7, pc}
 800a84a:	bf00      	nop
 800a84c:	2000125c 	.word	0x2000125c
 800a850:	2000123c 	.word	0x2000123c
 800a854:	20000d64 	.word	0x20000d64
 800a858:	200011f4 	.word	0x200011f4
 800a85c:	20000d60 	.word	0x20000d60
 800a860:	20001248 	.word	0x20001248

0800a864 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a864:	b480      	push	{r7}
 800a866:	b083      	sub	sp, #12
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a86c:	4b06      	ldr	r3, [pc, #24]	; (800a888 <vTaskInternalSetTimeOutState+0x24>)
 800a86e:	681a      	ldr	r2, [r3, #0]
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a874:	4b05      	ldr	r3, [pc, #20]	; (800a88c <vTaskInternalSetTimeOutState+0x28>)
 800a876:	681a      	ldr	r2, [r3, #0]
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	605a      	str	r2, [r3, #4]
}
 800a87c:	bf00      	nop
 800a87e:	370c      	adds	r7, #12
 800a880:	46bd      	mov	sp, r7
 800a882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a886:	4770      	bx	lr
 800a888:	2000124c 	.word	0x2000124c
 800a88c:	20001238 	.word	0x20001238

0800a890 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a890:	b580      	push	{r7, lr}
 800a892:	b088      	sub	sp, #32
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
 800a898:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d10a      	bne.n	800a8b6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a8a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8a4:	f383 8811 	msr	BASEPRI, r3
 800a8a8:	f3bf 8f6f 	isb	sy
 800a8ac:	f3bf 8f4f 	dsb	sy
 800a8b0:	613b      	str	r3, [r7, #16]
}
 800a8b2:	bf00      	nop
 800a8b4:	e7fe      	b.n	800a8b4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a8b6:	683b      	ldr	r3, [r7, #0]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d10a      	bne.n	800a8d2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a8bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8c0:	f383 8811 	msr	BASEPRI, r3
 800a8c4:	f3bf 8f6f 	isb	sy
 800a8c8:	f3bf 8f4f 	dsb	sy
 800a8cc:	60fb      	str	r3, [r7, #12]
}
 800a8ce:	bf00      	nop
 800a8d0:	e7fe      	b.n	800a8d0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a8d2:	f000 ff77 	bl	800b7c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a8d6:	4b1d      	ldr	r3, [pc, #116]	; (800a94c <xTaskCheckForTimeOut+0xbc>)
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	685b      	ldr	r3, [r3, #4]
 800a8e0:	69ba      	ldr	r2, [r7, #24]
 800a8e2:	1ad3      	subs	r3, r2, r3
 800a8e4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a8ee:	d102      	bne.n	800a8f6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	61fb      	str	r3, [r7, #28]
 800a8f4:	e023      	b.n	800a93e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681a      	ldr	r2, [r3, #0]
 800a8fa:	4b15      	ldr	r3, [pc, #84]	; (800a950 <xTaskCheckForTimeOut+0xc0>)
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	429a      	cmp	r2, r3
 800a900:	d007      	beq.n	800a912 <xTaskCheckForTimeOut+0x82>
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	685b      	ldr	r3, [r3, #4]
 800a906:	69ba      	ldr	r2, [r7, #24]
 800a908:	429a      	cmp	r2, r3
 800a90a:	d302      	bcc.n	800a912 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a90c:	2301      	movs	r3, #1
 800a90e:	61fb      	str	r3, [r7, #28]
 800a910:	e015      	b.n	800a93e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	697a      	ldr	r2, [r7, #20]
 800a918:	429a      	cmp	r2, r3
 800a91a:	d20b      	bcs.n	800a934 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a91c:	683b      	ldr	r3, [r7, #0]
 800a91e:	681a      	ldr	r2, [r3, #0]
 800a920:	697b      	ldr	r3, [r7, #20]
 800a922:	1ad2      	subs	r2, r2, r3
 800a924:	683b      	ldr	r3, [r7, #0]
 800a926:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f7ff ff9b 	bl	800a864 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a92e:	2300      	movs	r3, #0
 800a930:	61fb      	str	r3, [r7, #28]
 800a932:	e004      	b.n	800a93e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a934:	683b      	ldr	r3, [r7, #0]
 800a936:	2200      	movs	r2, #0
 800a938:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a93a:	2301      	movs	r3, #1
 800a93c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a93e:	f000 ff71 	bl	800b824 <vPortExitCritical>

	return xReturn;
 800a942:	69fb      	ldr	r3, [r7, #28]
}
 800a944:	4618      	mov	r0, r3
 800a946:	3720      	adds	r7, #32
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}
 800a94c:	20001238 	.word	0x20001238
 800a950:	2000124c 	.word	0x2000124c

0800a954 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a954:	b480      	push	{r7}
 800a956:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a958:	4b03      	ldr	r3, [pc, #12]	; (800a968 <vTaskMissedYield+0x14>)
 800a95a:	2201      	movs	r2, #1
 800a95c:	601a      	str	r2, [r3, #0]
}
 800a95e:	bf00      	nop
 800a960:	46bd      	mov	sp, r7
 800a962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a966:	4770      	bx	lr
 800a968:	20001248 	.word	0x20001248

0800a96c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b082      	sub	sp, #8
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a974:	f000 f852 	bl	800aa1c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a978:	4b06      	ldr	r3, [pc, #24]	; (800a994 <prvIdleTask+0x28>)
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	2b01      	cmp	r3, #1
 800a97e:	d9f9      	bls.n	800a974 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a980:	4b05      	ldr	r3, [pc, #20]	; (800a998 <prvIdleTask+0x2c>)
 800a982:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a986:	601a      	str	r2, [r3, #0]
 800a988:	f3bf 8f4f 	dsb	sy
 800a98c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a990:	e7f0      	b.n	800a974 <prvIdleTask+0x8>
 800a992:	bf00      	nop
 800a994:	20000d64 	.word	0x20000d64
 800a998:	e000ed04 	.word	0xe000ed04

0800a99c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b082      	sub	sp, #8
 800a9a0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	607b      	str	r3, [r7, #4]
 800a9a6:	e00c      	b.n	800a9c2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a9a8:	687a      	ldr	r2, [r7, #4]
 800a9aa:	4613      	mov	r3, r2
 800a9ac:	009b      	lsls	r3, r3, #2
 800a9ae:	4413      	add	r3, r2
 800a9b0:	009b      	lsls	r3, r3, #2
 800a9b2:	4a12      	ldr	r2, [pc, #72]	; (800a9fc <prvInitialiseTaskLists+0x60>)
 800a9b4:	4413      	add	r3, r2
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f7fe f8c0 	bl	8008b3c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	3301      	adds	r3, #1
 800a9c0:	607b      	str	r3, [r7, #4]
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	2b37      	cmp	r3, #55	; 0x37
 800a9c6:	d9ef      	bls.n	800a9a8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a9c8:	480d      	ldr	r0, [pc, #52]	; (800aa00 <prvInitialiseTaskLists+0x64>)
 800a9ca:	f7fe f8b7 	bl	8008b3c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a9ce:	480d      	ldr	r0, [pc, #52]	; (800aa04 <prvInitialiseTaskLists+0x68>)
 800a9d0:	f7fe f8b4 	bl	8008b3c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a9d4:	480c      	ldr	r0, [pc, #48]	; (800aa08 <prvInitialiseTaskLists+0x6c>)
 800a9d6:	f7fe f8b1 	bl	8008b3c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a9da:	480c      	ldr	r0, [pc, #48]	; (800aa0c <prvInitialiseTaskLists+0x70>)
 800a9dc:	f7fe f8ae 	bl	8008b3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a9e0:	480b      	ldr	r0, [pc, #44]	; (800aa10 <prvInitialiseTaskLists+0x74>)
 800a9e2:	f7fe f8ab 	bl	8008b3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a9e6:	4b0b      	ldr	r3, [pc, #44]	; (800aa14 <prvInitialiseTaskLists+0x78>)
 800a9e8:	4a05      	ldr	r2, [pc, #20]	; (800aa00 <prvInitialiseTaskLists+0x64>)
 800a9ea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a9ec:	4b0a      	ldr	r3, [pc, #40]	; (800aa18 <prvInitialiseTaskLists+0x7c>)
 800a9ee:	4a05      	ldr	r2, [pc, #20]	; (800aa04 <prvInitialiseTaskLists+0x68>)
 800a9f0:	601a      	str	r2, [r3, #0]
}
 800a9f2:	bf00      	nop
 800a9f4:	3708      	adds	r7, #8
 800a9f6:	46bd      	mov	sp, r7
 800a9f8:	bd80      	pop	{r7, pc}
 800a9fa:	bf00      	nop
 800a9fc:	20000d64 	.word	0x20000d64
 800aa00:	200011c4 	.word	0x200011c4
 800aa04:	200011d8 	.word	0x200011d8
 800aa08:	200011f4 	.word	0x200011f4
 800aa0c:	20001208 	.word	0x20001208
 800aa10:	20001220 	.word	0x20001220
 800aa14:	200011ec 	.word	0x200011ec
 800aa18:	200011f0 	.word	0x200011f0

0800aa1c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	b082      	sub	sp, #8
 800aa20:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aa22:	e019      	b.n	800aa58 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800aa24:	f000 fece 	bl	800b7c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa28:	4b10      	ldr	r3, [pc, #64]	; (800aa6c <prvCheckTasksWaitingTermination+0x50>)
 800aa2a:	68db      	ldr	r3, [r3, #12]
 800aa2c:	68db      	ldr	r3, [r3, #12]
 800aa2e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	3304      	adds	r3, #4
 800aa34:	4618      	mov	r0, r3
 800aa36:	f7fe f90b 	bl	8008c50 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800aa3a:	4b0d      	ldr	r3, [pc, #52]	; (800aa70 <prvCheckTasksWaitingTermination+0x54>)
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	3b01      	subs	r3, #1
 800aa40:	4a0b      	ldr	r2, [pc, #44]	; (800aa70 <prvCheckTasksWaitingTermination+0x54>)
 800aa42:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800aa44:	4b0b      	ldr	r3, [pc, #44]	; (800aa74 <prvCheckTasksWaitingTermination+0x58>)
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	3b01      	subs	r3, #1
 800aa4a:	4a0a      	ldr	r2, [pc, #40]	; (800aa74 <prvCheckTasksWaitingTermination+0x58>)
 800aa4c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800aa4e:	f000 fee9 	bl	800b824 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800aa52:	6878      	ldr	r0, [r7, #4]
 800aa54:	f000 f810 	bl	800aa78 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aa58:	4b06      	ldr	r3, [pc, #24]	; (800aa74 <prvCheckTasksWaitingTermination+0x58>)
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d1e1      	bne.n	800aa24 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800aa60:	bf00      	nop
 800aa62:	bf00      	nop
 800aa64:	3708      	adds	r7, #8
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd80      	pop	{r7, pc}
 800aa6a:	bf00      	nop
 800aa6c:	20001208 	.word	0x20001208
 800aa70:	20001234 	.word	0x20001234
 800aa74:	2000121c 	.word	0x2000121c

0800aa78 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b084      	sub	sp, #16
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d108      	bne.n	800aa9c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa8e:	4618      	mov	r0, r3
 800aa90:	f001 f886 	bl	800bba0 <vPortFree>
				vPortFree( pxTCB );
 800aa94:	6878      	ldr	r0, [r7, #4]
 800aa96:	f001 f883 	bl	800bba0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800aa9a:	e018      	b.n	800aace <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800aaa2:	2b01      	cmp	r3, #1
 800aaa4:	d103      	bne.n	800aaae <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800aaa6:	6878      	ldr	r0, [r7, #4]
 800aaa8:	f001 f87a 	bl	800bba0 <vPortFree>
	}
 800aaac:	e00f      	b.n	800aace <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800aab4:	2b02      	cmp	r3, #2
 800aab6:	d00a      	beq.n	800aace <prvDeleteTCB+0x56>
	__asm volatile
 800aab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aabc:	f383 8811 	msr	BASEPRI, r3
 800aac0:	f3bf 8f6f 	isb	sy
 800aac4:	f3bf 8f4f 	dsb	sy
 800aac8:	60fb      	str	r3, [r7, #12]
}
 800aaca:	bf00      	nop
 800aacc:	e7fe      	b.n	800aacc <prvDeleteTCB+0x54>
	}
 800aace:	bf00      	nop
 800aad0:	3710      	adds	r7, #16
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}
	...

0800aad8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800aad8:	b480      	push	{r7}
 800aada:	b083      	sub	sp, #12
 800aadc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aade:	4b0c      	ldr	r3, [pc, #48]	; (800ab10 <prvResetNextTaskUnblockTime+0x38>)
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d104      	bne.n	800aaf2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800aae8:	4b0a      	ldr	r3, [pc, #40]	; (800ab14 <prvResetNextTaskUnblockTime+0x3c>)
 800aaea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800aaee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800aaf0:	e008      	b.n	800ab04 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aaf2:	4b07      	ldr	r3, [pc, #28]	; (800ab10 <prvResetNextTaskUnblockTime+0x38>)
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	68db      	ldr	r3, [r3, #12]
 800aaf8:	68db      	ldr	r3, [r3, #12]
 800aafa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	685b      	ldr	r3, [r3, #4]
 800ab00:	4a04      	ldr	r2, [pc, #16]	; (800ab14 <prvResetNextTaskUnblockTime+0x3c>)
 800ab02:	6013      	str	r3, [r2, #0]
}
 800ab04:	bf00      	nop
 800ab06:	370c      	adds	r7, #12
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0e:	4770      	bx	lr
 800ab10:	200011ec 	.word	0x200011ec
 800ab14:	20001254 	.word	0x20001254

0800ab18 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ab18:	b480      	push	{r7}
 800ab1a:	b083      	sub	sp, #12
 800ab1c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ab1e:	4b0b      	ldr	r3, [pc, #44]	; (800ab4c <xTaskGetSchedulerState+0x34>)
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d102      	bne.n	800ab2c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ab26:	2301      	movs	r3, #1
 800ab28:	607b      	str	r3, [r7, #4]
 800ab2a:	e008      	b.n	800ab3e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab2c:	4b08      	ldr	r3, [pc, #32]	; (800ab50 <xTaskGetSchedulerState+0x38>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d102      	bne.n	800ab3a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ab34:	2302      	movs	r3, #2
 800ab36:	607b      	str	r3, [r7, #4]
 800ab38:	e001      	b.n	800ab3e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ab3e:	687b      	ldr	r3, [r7, #4]
	}
 800ab40:	4618      	mov	r0, r3
 800ab42:	370c      	adds	r7, #12
 800ab44:	46bd      	mov	sp, r7
 800ab46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4a:	4770      	bx	lr
 800ab4c:	20001240 	.word	0x20001240
 800ab50:	2000125c 	.word	0x2000125c

0800ab54 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b084      	sub	sp, #16
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ab60:	2300      	movs	r3, #0
 800ab62:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d051      	beq.n	800ac0e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ab6a:	68bb      	ldr	r3, [r7, #8]
 800ab6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab6e:	4b2a      	ldr	r3, [pc, #168]	; (800ac18 <xTaskPriorityInherit+0xc4>)
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab74:	429a      	cmp	r2, r3
 800ab76:	d241      	bcs.n	800abfc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ab78:	68bb      	ldr	r3, [r7, #8]
 800ab7a:	699b      	ldr	r3, [r3, #24]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	db06      	blt.n	800ab8e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab80:	4b25      	ldr	r3, [pc, #148]	; (800ac18 <xTaskPriorityInherit+0xc4>)
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab86:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ab8a:	68bb      	ldr	r3, [r7, #8]
 800ab8c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800ab8e:	68bb      	ldr	r3, [r7, #8]
 800ab90:	6959      	ldr	r1, [r3, #20]
 800ab92:	68bb      	ldr	r3, [r7, #8]
 800ab94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab96:	4613      	mov	r3, r2
 800ab98:	009b      	lsls	r3, r3, #2
 800ab9a:	4413      	add	r3, r2
 800ab9c:	009b      	lsls	r3, r3, #2
 800ab9e:	4a1f      	ldr	r2, [pc, #124]	; (800ac1c <xTaskPriorityInherit+0xc8>)
 800aba0:	4413      	add	r3, r2
 800aba2:	4299      	cmp	r1, r3
 800aba4:	d122      	bne.n	800abec <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aba6:	68bb      	ldr	r3, [r7, #8]
 800aba8:	3304      	adds	r3, #4
 800abaa:	4618      	mov	r0, r3
 800abac:	f7fe f850 	bl	8008c50 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800abb0:	4b19      	ldr	r3, [pc, #100]	; (800ac18 <xTaskPriorityInherit+0xc4>)
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abb6:	68bb      	ldr	r3, [r7, #8]
 800abb8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800abba:	68bb      	ldr	r3, [r7, #8]
 800abbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abbe:	4b18      	ldr	r3, [pc, #96]	; (800ac20 <xTaskPriorityInherit+0xcc>)
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	429a      	cmp	r2, r3
 800abc4:	d903      	bls.n	800abce <xTaskPriorityInherit+0x7a>
 800abc6:	68bb      	ldr	r3, [r7, #8]
 800abc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abca:	4a15      	ldr	r2, [pc, #84]	; (800ac20 <xTaskPriorityInherit+0xcc>)
 800abcc:	6013      	str	r3, [r2, #0]
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abd2:	4613      	mov	r3, r2
 800abd4:	009b      	lsls	r3, r3, #2
 800abd6:	4413      	add	r3, r2
 800abd8:	009b      	lsls	r3, r3, #2
 800abda:	4a10      	ldr	r2, [pc, #64]	; (800ac1c <xTaskPriorityInherit+0xc8>)
 800abdc:	441a      	add	r2, r3
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	3304      	adds	r3, #4
 800abe2:	4619      	mov	r1, r3
 800abe4:	4610      	mov	r0, r2
 800abe6:	f7fd ffd6 	bl	8008b96 <vListInsertEnd>
 800abea:	e004      	b.n	800abf6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800abec:	4b0a      	ldr	r3, [pc, #40]	; (800ac18 <xTaskPriorityInherit+0xc4>)
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abf2:	68bb      	ldr	r3, [r7, #8]
 800abf4:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800abf6:	2301      	movs	r3, #1
 800abf8:	60fb      	str	r3, [r7, #12]
 800abfa:	e008      	b.n	800ac0e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800abfc:	68bb      	ldr	r3, [r7, #8]
 800abfe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ac00:	4b05      	ldr	r3, [pc, #20]	; (800ac18 <xTaskPriorityInherit+0xc4>)
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac06:	429a      	cmp	r2, r3
 800ac08:	d201      	bcs.n	800ac0e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800ac0a:	2301      	movs	r3, #1
 800ac0c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ac0e:	68fb      	ldr	r3, [r7, #12]
	}
 800ac10:	4618      	mov	r0, r3
 800ac12:	3710      	adds	r7, #16
 800ac14:	46bd      	mov	sp, r7
 800ac16:	bd80      	pop	{r7, pc}
 800ac18:	20000d60 	.word	0x20000d60
 800ac1c:	20000d64 	.word	0x20000d64
 800ac20:	2000123c 	.word	0x2000123c

0800ac24 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b086      	sub	sp, #24
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ac30:	2300      	movs	r3, #0
 800ac32:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d056      	beq.n	800ace8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ac3a:	4b2e      	ldr	r3, [pc, #184]	; (800acf4 <xTaskPriorityDisinherit+0xd0>)
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	693a      	ldr	r2, [r7, #16]
 800ac40:	429a      	cmp	r2, r3
 800ac42:	d00a      	beq.n	800ac5a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800ac44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac48:	f383 8811 	msr	BASEPRI, r3
 800ac4c:	f3bf 8f6f 	isb	sy
 800ac50:	f3bf 8f4f 	dsb	sy
 800ac54:	60fb      	str	r3, [r7, #12]
}
 800ac56:	bf00      	nop
 800ac58:	e7fe      	b.n	800ac58 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ac5a:	693b      	ldr	r3, [r7, #16]
 800ac5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d10a      	bne.n	800ac78 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800ac62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac66:	f383 8811 	msr	BASEPRI, r3
 800ac6a:	f3bf 8f6f 	isb	sy
 800ac6e:	f3bf 8f4f 	dsb	sy
 800ac72:	60bb      	str	r3, [r7, #8]
}
 800ac74:	bf00      	nop
 800ac76:	e7fe      	b.n	800ac76 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800ac78:	693b      	ldr	r3, [r7, #16]
 800ac7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ac7c:	1e5a      	subs	r2, r3, #1
 800ac7e:	693b      	ldr	r3, [r7, #16]
 800ac80:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ac82:	693b      	ldr	r3, [r7, #16]
 800ac84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac86:	693b      	ldr	r3, [r7, #16]
 800ac88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ac8a:	429a      	cmp	r2, r3
 800ac8c:	d02c      	beq.n	800ace8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ac8e:	693b      	ldr	r3, [r7, #16]
 800ac90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d128      	bne.n	800ace8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ac96:	693b      	ldr	r3, [r7, #16]
 800ac98:	3304      	adds	r3, #4
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	f7fd ffd8 	bl	8008c50 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800aca0:	693b      	ldr	r3, [r7, #16]
 800aca2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800aca4:	693b      	ldr	r3, [r7, #16]
 800aca6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aca8:	693b      	ldr	r3, [r7, #16]
 800acaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acac:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800acb0:	693b      	ldr	r3, [r7, #16]
 800acb2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800acb4:	693b      	ldr	r3, [r7, #16]
 800acb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acb8:	4b0f      	ldr	r3, [pc, #60]	; (800acf8 <xTaskPriorityDisinherit+0xd4>)
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	429a      	cmp	r2, r3
 800acbe:	d903      	bls.n	800acc8 <xTaskPriorityDisinherit+0xa4>
 800acc0:	693b      	ldr	r3, [r7, #16]
 800acc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acc4:	4a0c      	ldr	r2, [pc, #48]	; (800acf8 <xTaskPriorityDisinherit+0xd4>)
 800acc6:	6013      	str	r3, [r2, #0]
 800acc8:	693b      	ldr	r3, [r7, #16]
 800acca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800accc:	4613      	mov	r3, r2
 800acce:	009b      	lsls	r3, r3, #2
 800acd0:	4413      	add	r3, r2
 800acd2:	009b      	lsls	r3, r3, #2
 800acd4:	4a09      	ldr	r2, [pc, #36]	; (800acfc <xTaskPriorityDisinherit+0xd8>)
 800acd6:	441a      	add	r2, r3
 800acd8:	693b      	ldr	r3, [r7, #16]
 800acda:	3304      	adds	r3, #4
 800acdc:	4619      	mov	r1, r3
 800acde:	4610      	mov	r0, r2
 800ace0:	f7fd ff59 	bl	8008b96 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ace4:	2301      	movs	r3, #1
 800ace6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ace8:	697b      	ldr	r3, [r7, #20]
	}
 800acea:	4618      	mov	r0, r3
 800acec:	3718      	adds	r7, #24
 800acee:	46bd      	mov	sp, r7
 800acf0:	bd80      	pop	{r7, pc}
 800acf2:	bf00      	nop
 800acf4:	20000d60 	.word	0x20000d60
 800acf8:	2000123c 	.word	0x2000123c
 800acfc:	20000d64 	.word	0x20000d64

0800ad00 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b088      	sub	sp, #32
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
 800ad08:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800ad0e:	2301      	movs	r3, #1
 800ad10:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d06a      	beq.n	800adee <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800ad18:	69bb      	ldr	r3, [r7, #24]
 800ad1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d10a      	bne.n	800ad36 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800ad20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad24:	f383 8811 	msr	BASEPRI, r3
 800ad28:	f3bf 8f6f 	isb	sy
 800ad2c:	f3bf 8f4f 	dsb	sy
 800ad30:	60fb      	str	r3, [r7, #12]
}
 800ad32:	bf00      	nop
 800ad34:	e7fe      	b.n	800ad34 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800ad36:	69bb      	ldr	r3, [r7, #24]
 800ad38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ad3a:	683a      	ldr	r2, [r7, #0]
 800ad3c:	429a      	cmp	r2, r3
 800ad3e:	d902      	bls.n	800ad46 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800ad40:	683b      	ldr	r3, [r7, #0]
 800ad42:	61fb      	str	r3, [r7, #28]
 800ad44:	e002      	b.n	800ad4c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800ad46:	69bb      	ldr	r3, [r7, #24]
 800ad48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ad4a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800ad4c:	69bb      	ldr	r3, [r7, #24]
 800ad4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad50:	69fa      	ldr	r2, [r7, #28]
 800ad52:	429a      	cmp	r2, r3
 800ad54:	d04b      	beq.n	800adee <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800ad56:	69bb      	ldr	r3, [r7, #24]
 800ad58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ad5a:	697a      	ldr	r2, [r7, #20]
 800ad5c:	429a      	cmp	r2, r3
 800ad5e:	d146      	bne.n	800adee <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800ad60:	4b25      	ldr	r3, [pc, #148]	; (800adf8 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	69ba      	ldr	r2, [r7, #24]
 800ad66:	429a      	cmp	r2, r3
 800ad68:	d10a      	bne.n	800ad80 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800ad6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad6e:	f383 8811 	msr	BASEPRI, r3
 800ad72:	f3bf 8f6f 	isb	sy
 800ad76:	f3bf 8f4f 	dsb	sy
 800ad7a:	60bb      	str	r3, [r7, #8]
}
 800ad7c:	bf00      	nop
 800ad7e:	e7fe      	b.n	800ad7e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800ad80:	69bb      	ldr	r3, [r7, #24]
 800ad82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad84:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800ad86:	69bb      	ldr	r3, [r7, #24]
 800ad88:	69fa      	ldr	r2, [r7, #28]
 800ad8a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ad8c:	69bb      	ldr	r3, [r7, #24]
 800ad8e:	699b      	ldr	r3, [r3, #24]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	db04      	blt.n	800ad9e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad94:	69fb      	ldr	r3, [r7, #28]
 800ad96:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ad9a:	69bb      	ldr	r3, [r7, #24]
 800ad9c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ad9e:	69bb      	ldr	r3, [r7, #24]
 800ada0:	6959      	ldr	r1, [r3, #20]
 800ada2:	693a      	ldr	r2, [r7, #16]
 800ada4:	4613      	mov	r3, r2
 800ada6:	009b      	lsls	r3, r3, #2
 800ada8:	4413      	add	r3, r2
 800adaa:	009b      	lsls	r3, r3, #2
 800adac:	4a13      	ldr	r2, [pc, #76]	; (800adfc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800adae:	4413      	add	r3, r2
 800adb0:	4299      	cmp	r1, r3
 800adb2:	d11c      	bne.n	800adee <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800adb4:	69bb      	ldr	r3, [r7, #24]
 800adb6:	3304      	adds	r3, #4
 800adb8:	4618      	mov	r0, r3
 800adba:	f7fd ff49 	bl	8008c50 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800adbe:	69bb      	ldr	r3, [r7, #24]
 800adc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800adc2:	4b0f      	ldr	r3, [pc, #60]	; (800ae00 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	429a      	cmp	r2, r3
 800adc8:	d903      	bls.n	800add2 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800adca:	69bb      	ldr	r3, [r7, #24]
 800adcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adce:	4a0c      	ldr	r2, [pc, #48]	; (800ae00 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800add0:	6013      	str	r3, [r2, #0]
 800add2:	69bb      	ldr	r3, [r7, #24]
 800add4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800add6:	4613      	mov	r3, r2
 800add8:	009b      	lsls	r3, r3, #2
 800adda:	4413      	add	r3, r2
 800addc:	009b      	lsls	r3, r3, #2
 800adde:	4a07      	ldr	r2, [pc, #28]	; (800adfc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800ade0:	441a      	add	r2, r3
 800ade2:	69bb      	ldr	r3, [r7, #24]
 800ade4:	3304      	adds	r3, #4
 800ade6:	4619      	mov	r1, r3
 800ade8:	4610      	mov	r0, r2
 800adea:	f7fd fed4 	bl	8008b96 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800adee:	bf00      	nop
 800adf0:	3720      	adds	r7, #32
 800adf2:	46bd      	mov	sp, r7
 800adf4:	bd80      	pop	{r7, pc}
 800adf6:	bf00      	nop
 800adf8:	20000d60 	.word	0x20000d60
 800adfc:	20000d64 	.word	0x20000d64
 800ae00:	2000123c 	.word	0x2000123c

0800ae04 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800ae04:	b480      	push	{r7}
 800ae06:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800ae08:	4b07      	ldr	r3, [pc, #28]	; (800ae28 <pvTaskIncrementMutexHeldCount+0x24>)
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d004      	beq.n	800ae1a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ae10:	4b05      	ldr	r3, [pc, #20]	; (800ae28 <pvTaskIncrementMutexHeldCount+0x24>)
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ae16:	3201      	adds	r2, #1
 800ae18:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800ae1a:	4b03      	ldr	r3, [pc, #12]	; (800ae28 <pvTaskIncrementMutexHeldCount+0x24>)
 800ae1c:	681b      	ldr	r3, [r3, #0]
	}
 800ae1e:	4618      	mov	r0, r3
 800ae20:	46bd      	mov	sp, r7
 800ae22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae26:	4770      	bx	lr
 800ae28:	20000d60 	.word	0x20000d60

0800ae2c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b084      	sub	sp, #16
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
 800ae34:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ae36:	4b21      	ldr	r3, [pc, #132]	; (800aebc <prvAddCurrentTaskToDelayedList+0x90>)
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ae3c:	4b20      	ldr	r3, [pc, #128]	; (800aec0 <prvAddCurrentTaskToDelayedList+0x94>)
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	3304      	adds	r3, #4
 800ae42:	4618      	mov	r0, r3
 800ae44:	f7fd ff04 	bl	8008c50 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ae4e:	d10a      	bne.n	800ae66 <prvAddCurrentTaskToDelayedList+0x3a>
 800ae50:	683b      	ldr	r3, [r7, #0]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d007      	beq.n	800ae66 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ae56:	4b1a      	ldr	r3, [pc, #104]	; (800aec0 <prvAddCurrentTaskToDelayedList+0x94>)
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	3304      	adds	r3, #4
 800ae5c:	4619      	mov	r1, r3
 800ae5e:	4819      	ldr	r0, [pc, #100]	; (800aec4 <prvAddCurrentTaskToDelayedList+0x98>)
 800ae60:	f7fd fe99 	bl	8008b96 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ae64:	e026      	b.n	800aeb4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ae66:	68fa      	ldr	r2, [r7, #12]
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	4413      	add	r3, r2
 800ae6c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ae6e:	4b14      	ldr	r3, [pc, #80]	; (800aec0 <prvAddCurrentTaskToDelayedList+0x94>)
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	68ba      	ldr	r2, [r7, #8]
 800ae74:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ae76:	68ba      	ldr	r2, [r7, #8]
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	429a      	cmp	r2, r3
 800ae7c:	d209      	bcs.n	800ae92 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ae7e:	4b12      	ldr	r3, [pc, #72]	; (800aec8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ae80:	681a      	ldr	r2, [r3, #0]
 800ae82:	4b0f      	ldr	r3, [pc, #60]	; (800aec0 <prvAddCurrentTaskToDelayedList+0x94>)
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	3304      	adds	r3, #4
 800ae88:	4619      	mov	r1, r3
 800ae8a:	4610      	mov	r0, r2
 800ae8c:	f7fd fea7 	bl	8008bde <vListInsert>
}
 800ae90:	e010      	b.n	800aeb4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ae92:	4b0e      	ldr	r3, [pc, #56]	; (800aecc <prvAddCurrentTaskToDelayedList+0xa0>)
 800ae94:	681a      	ldr	r2, [r3, #0]
 800ae96:	4b0a      	ldr	r3, [pc, #40]	; (800aec0 <prvAddCurrentTaskToDelayedList+0x94>)
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	3304      	adds	r3, #4
 800ae9c:	4619      	mov	r1, r3
 800ae9e:	4610      	mov	r0, r2
 800aea0:	f7fd fe9d 	bl	8008bde <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800aea4:	4b0a      	ldr	r3, [pc, #40]	; (800aed0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	68ba      	ldr	r2, [r7, #8]
 800aeaa:	429a      	cmp	r2, r3
 800aeac:	d202      	bcs.n	800aeb4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800aeae:	4a08      	ldr	r2, [pc, #32]	; (800aed0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800aeb0:	68bb      	ldr	r3, [r7, #8]
 800aeb2:	6013      	str	r3, [r2, #0]
}
 800aeb4:	bf00      	nop
 800aeb6:	3710      	adds	r7, #16
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	bd80      	pop	{r7, pc}
 800aebc:	20001238 	.word	0x20001238
 800aec0:	20000d60 	.word	0x20000d60
 800aec4:	20001220 	.word	0x20001220
 800aec8:	200011f0 	.word	0x200011f0
 800aecc:	200011ec 	.word	0x200011ec
 800aed0:	20001254 	.word	0x20001254

0800aed4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b08a      	sub	sp, #40	; 0x28
 800aed8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800aeda:	2300      	movs	r3, #0
 800aedc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800aede:	f000 fb07 	bl	800b4f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800aee2:	4b1c      	ldr	r3, [pc, #112]	; (800af54 <xTimerCreateTimerTask+0x80>)
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d021      	beq.n	800af2e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800aeea:	2300      	movs	r3, #0
 800aeec:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800aeee:	2300      	movs	r3, #0
 800aef0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800aef2:	1d3a      	adds	r2, r7, #4
 800aef4:	f107 0108 	add.w	r1, r7, #8
 800aef8:	f107 030c 	add.w	r3, r7, #12
 800aefc:	4618      	mov	r0, r3
 800aefe:	f7fd fe03 	bl	8008b08 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800af02:	6879      	ldr	r1, [r7, #4]
 800af04:	68bb      	ldr	r3, [r7, #8]
 800af06:	68fa      	ldr	r2, [r7, #12]
 800af08:	9202      	str	r2, [sp, #8]
 800af0a:	9301      	str	r3, [sp, #4]
 800af0c:	2302      	movs	r3, #2
 800af0e:	9300      	str	r3, [sp, #0]
 800af10:	2300      	movs	r3, #0
 800af12:	460a      	mov	r2, r1
 800af14:	4910      	ldr	r1, [pc, #64]	; (800af58 <xTimerCreateTimerTask+0x84>)
 800af16:	4811      	ldr	r0, [pc, #68]	; (800af5c <xTimerCreateTimerTask+0x88>)
 800af18:	f7fe ff0e 	bl	8009d38 <xTaskCreateStatic>
 800af1c:	4603      	mov	r3, r0
 800af1e:	4a10      	ldr	r2, [pc, #64]	; (800af60 <xTimerCreateTimerTask+0x8c>)
 800af20:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800af22:	4b0f      	ldr	r3, [pc, #60]	; (800af60 <xTimerCreateTimerTask+0x8c>)
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d001      	beq.n	800af2e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800af2a:	2301      	movs	r3, #1
 800af2c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800af2e:	697b      	ldr	r3, [r7, #20]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d10a      	bne.n	800af4a <xTimerCreateTimerTask+0x76>
	__asm volatile
 800af34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af38:	f383 8811 	msr	BASEPRI, r3
 800af3c:	f3bf 8f6f 	isb	sy
 800af40:	f3bf 8f4f 	dsb	sy
 800af44:	613b      	str	r3, [r7, #16]
}
 800af46:	bf00      	nop
 800af48:	e7fe      	b.n	800af48 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800af4a:	697b      	ldr	r3, [r7, #20]
}
 800af4c:	4618      	mov	r0, r3
 800af4e:	3718      	adds	r7, #24
 800af50:	46bd      	mov	sp, r7
 800af52:	bd80      	pop	{r7, pc}
 800af54:	20001290 	.word	0x20001290
 800af58:	0800f294 	.word	0x0800f294
 800af5c:	0800b099 	.word	0x0800b099
 800af60:	20001294 	.word	0x20001294

0800af64 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800af64:	b580      	push	{r7, lr}
 800af66:	b08a      	sub	sp, #40	; 0x28
 800af68:	af00      	add	r7, sp, #0
 800af6a:	60f8      	str	r0, [r7, #12]
 800af6c:	60b9      	str	r1, [r7, #8]
 800af6e:	607a      	str	r2, [r7, #4]
 800af70:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800af72:	2300      	movs	r3, #0
 800af74:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d10a      	bne.n	800af92 <xTimerGenericCommand+0x2e>
	__asm volatile
 800af7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af80:	f383 8811 	msr	BASEPRI, r3
 800af84:	f3bf 8f6f 	isb	sy
 800af88:	f3bf 8f4f 	dsb	sy
 800af8c:	623b      	str	r3, [r7, #32]
}
 800af8e:	bf00      	nop
 800af90:	e7fe      	b.n	800af90 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800af92:	4b1a      	ldr	r3, [pc, #104]	; (800affc <xTimerGenericCommand+0x98>)
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d02a      	beq.n	800aff0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800af9a:	68bb      	ldr	r3, [r7, #8]
 800af9c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800afa6:	68bb      	ldr	r3, [r7, #8]
 800afa8:	2b05      	cmp	r3, #5
 800afaa:	dc18      	bgt.n	800afde <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800afac:	f7ff fdb4 	bl	800ab18 <xTaskGetSchedulerState>
 800afb0:	4603      	mov	r3, r0
 800afb2:	2b02      	cmp	r3, #2
 800afb4:	d109      	bne.n	800afca <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800afb6:	4b11      	ldr	r3, [pc, #68]	; (800affc <xTimerGenericCommand+0x98>)
 800afb8:	6818      	ldr	r0, [r3, #0]
 800afba:	f107 0110 	add.w	r1, r7, #16
 800afbe:	2300      	movs	r3, #0
 800afc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800afc2:	f7fe f817 	bl	8008ff4 <xQueueGenericSend>
 800afc6:	6278      	str	r0, [r7, #36]	; 0x24
 800afc8:	e012      	b.n	800aff0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800afca:	4b0c      	ldr	r3, [pc, #48]	; (800affc <xTimerGenericCommand+0x98>)
 800afcc:	6818      	ldr	r0, [r3, #0]
 800afce:	f107 0110 	add.w	r1, r7, #16
 800afd2:	2300      	movs	r3, #0
 800afd4:	2200      	movs	r2, #0
 800afd6:	f7fe f80d 	bl	8008ff4 <xQueueGenericSend>
 800afda:	6278      	str	r0, [r7, #36]	; 0x24
 800afdc:	e008      	b.n	800aff0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800afde:	4b07      	ldr	r3, [pc, #28]	; (800affc <xTimerGenericCommand+0x98>)
 800afe0:	6818      	ldr	r0, [r3, #0]
 800afe2:	f107 0110 	add.w	r1, r7, #16
 800afe6:	2300      	movs	r3, #0
 800afe8:	683a      	ldr	r2, [r7, #0]
 800afea:	f7fe f901 	bl	80091f0 <xQueueGenericSendFromISR>
 800afee:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800aff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3728      	adds	r7, #40	; 0x28
 800aff6:	46bd      	mov	sp, r7
 800aff8:	bd80      	pop	{r7, pc}
 800affa:	bf00      	nop
 800affc:	20001290 	.word	0x20001290

0800b000 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b000:	b580      	push	{r7, lr}
 800b002:	b088      	sub	sp, #32
 800b004:	af02      	add	r7, sp, #8
 800b006:	6078      	str	r0, [r7, #4]
 800b008:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b00a:	4b22      	ldr	r3, [pc, #136]	; (800b094 <prvProcessExpiredTimer+0x94>)
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	68db      	ldr	r3, [r3, #12]
 800b010:	68db      	ldr	r3, [r3, #12]
 800b012:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b014:	697b      	ldr	r3, [r7, #20]
 800b016:	3304      	adds	r3, #4
 800b018:	4618      	mov	r0, r3
 800b01a:	f7fd fe19 	bl	8008c50 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b01e:	697b      	ldr	r3, [r7, #20]
 800b020:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b024:	f003 0304 	and.w	r3, r3, #4
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d022      	beq.n	800b072 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b02c:	697b      	ldr	r3, [r7, #20]
 800b02e:	699a      	ldr	r2, [r3, #24]
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	18d1      	adds	r1, r2, r3
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	683a      	ldr	r2, [r7, #0]
 800b038:	6978      	ldr	r0, [r7, #20]
 800b03a:	f000 f8d1 	bl	800b1e0 <prvInsertTimerInActiveList>
 800b03e:	4603      	mov	r3, r0
 800b040:	2b00      	cmp	r3, #0
 800b042:	d01f      	beq.n	800b084 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b044:	2300      	movs	r3, #0
 800b046:	9300      	str	r3, [sp, #0]
 800b048:	2300      	movs	r3, #0
 800b04a:	687a      	ldr	r2, [r7, #4]
 800b04c:	2100      	movs	r1, #0
 800b04e:	6978      	ldr	r0, [r7, #20]
 800b050:	f7ff ff88 	bl	800af64 <xTimerGenericCommand>
 800b054:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b056:	693b      	ldr	r3, [r7, #16]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d113      	bne.n	800b084 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800b05c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b060:	f383 8811 	msr	BASEPRI, r3
 800b064:	f3bf 8f6f 	isb	sy
 800b068:	f3bf 8f4f 	dsb	sy
 800b06c:	60fb      	str	r3, [r7, #12]
}
 800b06e:	bf00      	nop
 800b070:	e7fe      	b.n	800b070 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b072:	697b      	ldr	r3, [r7, #20]
 800b074:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b078:	f023 0301 	bic.w	r3, r3, #1
 800b07c:	b2da      	uxtb	r2, r3
 800b07e:	697b      	ldr	r3, [r7, #20]
 800b080:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b084:	697b      	ldr	r3, [r7, #20]
 800b086:	6a1b      	ldr	r3, [r3, #32]
 800b088:	6978      	ldr	r0, [r7, #20]
 800b08a:	4798      	blx	r3
}
 800b08c:	bf00      	nop
 800b08e:	3718      	adds	r7, #24
 800b090:	46bd      	mov	sp, r7
 800b092:	bd80      	pop	{r7, pc}
 800b094:	20001288 	.word	0x20001288

0800b098 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b084      	sub	sp, #16
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b0a0:	f107 0308 	add.w	r3, r7, #8
 800b0a4:	4618      	mov	r0, r3
 800b0a6:	f000 f857 	bl	800b158 <prvGetNextExpireTime>
 800b0aa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b0ac:	68bb      	ldr	r3, [r7, #8]
 800b0ae:	4619      	mov	r1, r3
 800b0b0:	68f8      	ldr	r0, [r7, #12]
 800b0b2:	f000 f803 	bl	800b0bc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b0b6:	f000 f8d5 	bl	800b264 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b0ba:	e7f1      	b.n	800b0a0 <prvTimerTask+0x8>

0800b0bc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b084      	sub	sp, #16
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
 800b0c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b0c6:	f7ff f933 	bl	800a330 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b0ca:	f107 0308 	add.w	r3, r7, #8
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	f000 f866 	bl	800b1a0 <prvSampleTimeNow>
 800b0d4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b0d6:	68bb      	ldr	r3, [r7, #8]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d130      	bne.n	800b13e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b0dc:	683b      	ldr	r3, [r7, #0]
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d10a      	bne.n	800b0f8 <prvProcessTimerOrBlockTask+0x3c>
 800b0e2:	687a      	ldr	r2, [r7, #4]
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	429a      	cmp	r2, r3
 800b0e8:	d806      	bhi.n	800b0f8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b0ea:	f7ff f92f 	bl	800a34c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b0ee:	68f9      	ldr	r1, [r7, #12]
 800b0f0:	6878      	ldr	r0, [r7, #4]
 800b0f2:	f7ff ff85 	bl	800b000 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b0f6:	e024      	b.n	800b142 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b0f8:	683b      	ldr	r3, [r7, #0]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d008      	beq.n	800b110 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b0fe:	4b13      	ldr	r3, [pc, #76]	; (800b14c <prvProcessTimerOrBlockTask+0x90>)
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d101      	bne.n	800b10c <prvProcessTimerOrBlockTask+0x50>
 800b108:	2301      	movs	r3, #1
 800b10a:	e000      	b.n	800b10e <prvProcessTimerOrBlockTask+0x52>
 800b10c:	2300      	movs	r3, #0
 800b10e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b110:	4b0f      	ldr	r3, [pc, #60]	; (800b150 <prvProcessTimerOrBlockTask+0x94>)
 800b112:	6818      	ldr	r0, [r3, #0]
 800b114:	687a      	ldr	r2, [r7, #4]
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	1ad3      	subs	r3, r2, r3
 800b11a:	683a      	ldr	r2, [r7, #0]
 800b11c:	4619      	mov	r1, r3
 800b11e:	f7fe fdd7 	bl	8009cd0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b122:	f7ff f913 	bl	800a34c <xTaskResumeAll>
 800b126:	4603      	mov	r3, r0
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d10a      	bne.n	800b142 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b12c:	4b09      	ldr	r3, [pc, #36]	; (800b154 <prvProcessTimerOrBlockTask+0x98>)
 800b12e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b132:	601a      	str	r2, [r3, #0]
 800b134:	f3bf 8f4f 	dsb	sy
 800b138:	f3bf 8f6f 	isb	sy
}
 800b13c:	e001      	b.n	800b142 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b13e:	f7ff f905 	bl	800a34c <xTaskResumeAll>
}
 800b142:	bf00      	nop
 800b144:	3710      	adds	r7, #16
 800b146:	46bd      	mov	sp, r7
 800b148:	bd80      	pop	{r7, pc}
 800b14a:	bf00      	nop
 800b14c:	2000128c 	.word	0x2000128c
 800b150:	20001290 	.word	0x20001290
 800b154:	e000ed04 	.word	0xe000ed04

0800b158 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b158:	b480      	push	{r7}
 800b15a:	b085      	sub	sp, #20
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b160:	4b0e      	ldr	r3, [pc, #56]	; (800b19c <prvGetNextExpireTime+0x44>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d101      	bne.n	800b16e <prvGetNextExpireTime+0x16>
 800b16a:	2201      	movs	r2, #1
 800b16c:	e000      	b.n	800b170 <prvGetNextExpireTime+0x18>
 800b16e:	2200      	movs	r2, #0
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d105      	bne.n	800b188 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b17c:	4b07      	ldr	r3, [pc, #28]	; (800b19c <prvGetNextExpireTime+0x44>)
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	68db      	ldr	r3, [r3, #12]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	60fb      	str	r3, [r7, #12]
 800b186:	e001      	b.n	800b18c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b188:	2300      	movs	r3, #0
 800b18a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b18c:	68fb      	ldr	r3, [r7, #12]
}
 800b18e:	4618      	mov	r0, r3
 800b190:	3714      	adds	r7, #20
 800b192:	46bd      	mov	sp, r7
 800b194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b198:	4770      	bx	lr
 800b19a:	bf00      	nop
 800b19c:	20001288 	.word	0x20001288

0800b1a0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b084      	sub	sp, #16
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b1a8:	f7ff f96e 	bl	800a488 <xTaskGetTickCount>
 800b1ac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b1ae:	4b0b      	ldr	r3, [pc, #44]	; (800b1dc <prvSampleTimeNow+0x3c>)
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	68fa      	ldr	r2, [r7, #12]
 800b1b4:	429a      	cmp	r2, r3
 800b1b6:	d205      	bcs.n	800b1c4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b1b8:	f000 f936 	bl	800b428 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	2201      	movs	r2, #1
 800b1c0:	601a      	str	r2, [r3, #0]
 800b1c2:	e002      	b.n	800b1ca <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	2200      	movs	r2, #0
 800b1c8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b1ca:	4a04      	ldr	r2, [pc, #16]	; (800b1dc <prvSampleTimeNow+0x3c>)
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b1d0:	68fb      	ldr	r3, [r7, #12]
}
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	3710      	adds	r7, #16
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	bd80      	pop	{r7, pc}
 800b1da:	bf00      	nop
 800b1dc:	20001298 	.word	0x20001298

0800b1e0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b1e0:	b580      	push	{r7, lr}
 800b1e2:	b086      	sub	sp, #24
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	60f8      	str	r0, [r7, #12]
 800b1e8:	60b9      	str	r1, [r7, #8]
 800b1ea:	607a      	str	r2, [r7, #4]
 800b1ec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	68ba      	ldr	r2, [r7, #8]
 800b1f6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	68fa      	ldr	r2, [r7, #12]
 800b1fc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b1fe:	68ba      	ldr	r2, [r7, #8]
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	429a      	cmp	r2, r3
 800b204:	d812      	bhi.n	800b22c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b206:	687a      	ldr	r2, [r7, #4]
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	1ad2      	subs	r2, r2, r3
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	699b      	ldr	r3, [r3, #24]
 800b210:	429a      	cmp	r2, r3
 800b212:	d302      	bcc.n	800b21a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b214:	2301      	movs	r3, #1
 800b216:	617b      	str	r3, [r7, #20]
 800b218:	e01b      	b.n	800b252 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b21a:	4b10      	ldr	r3, [pc, #64]	; (800b25c <prvInsertTimerInActiveList+0x7c>)
 800b21c:	681a      	ldr	r2, [r3, #0]
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	3304      	adds	r3, #4
 800b222:	4619      	mov	r1, r3
 800b224:	4610      	mov	r0, r2
 800b226:	f7fd fcda 	bl	8008bde <vListInsert>
 800b22a:	e012      	b.n	800b252 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b22c:	687a      	ldr	r2, [r7, #4]
 800b22e:	683b      	ldr	r3, [r7, #0]
 800b230:	429a      	cmp	r2, r3
 800b232:	d206      	bcs.n	800b242 <prvInsertTimerInActiveList+0x62>
 800b234:	68ba      	ldr	r2, [r7, #8]
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	429a      	cmp	r2, r3
 800b23a:	d302      	bcc.n	800b242 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b23c:	2301      	movs	r3, #1
 800b23e:	617b      	str	r3, [r7, #20]
 800b240:	e007      	b.n	800b252 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b242:	4b07      	ldr	r3, [pc, #28]	; (800b260 <prvInsertTimerInActiveList+0x80>)
 800b244:	681a      	ldr	r2, [r3, #0]
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	3304      	adds	r3, #4
 800b24a:	4619      	mov	r1, r3
 800b24c:	4610      	mov	r0, r2
 800b24e:	f7fd fcc6 	bl	8008bde <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b252:	697b      	ldr	r3, [r7, #20]
}
 800b254:	4618      	mov	r0, r3
 800b256:	3718      	adds	r7, #24
 800b258:	46bd      	mov	sp, r7
 800b25a:	bd80      	pop	{r7, pc}
 800b25c:	2000128c 	.word	0x2000128c
 800b260:	20001288 	.word	0x20001288

0800b264 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b264:	b580      	push	{r7, lr}
 800b266:	b08e      	sub	sp, #56	; 0x38
 800b268:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b26a:	e0ca      	b.n	800b402 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	da18      	bge.n	800b2a4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b272:	1d3b      	adds	r3, r7, #4
 800b274:	3304      	adds	r3, #4
 800b276:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d10a      	bne.n	800b294 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800b27e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b282:	f383 8811 	msr	BASEPRI, r3
 800b286:	f3bf 8f6f 	isb	sy
 800b28a:	f3bf 8f4f 	dsb	sy
 800b28e:	61fb      	str	r3, [r7, #28]
}
 800b290:	bf00      	nop
 800b292:	e7fe      	b.n	800b292 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b29a:	6850      	ldr	r0, [r2, #4]
 800b29c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b29e:	6892      	ldr	r2, [r2, #8]
 800b2a0:	4611      	mov	r1, r2
 800b2a2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	f2c0 80ab 	blt.w	800b402 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b2b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2b2:	695b      	ldr	r3, [r3, #20]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d004      	beq.n	800b2c2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b2b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2ba:	3304      	adds	r3, #4
 800b2bc:	4618      	mov	r0, r3
 800b2be:	f7fd fcc7 	bl	8008c50 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b2c2:	463b      	mov	r3, r7
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	f7ff ff6b 	bl	800b1a0 <prvSampleTimeNow>
 800b2ca:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	2b09      	cmp	r3, #9
 800b2d0:	f200 8096 	bhi.w	800b400 <prvProcessReceivedCommands+0x19c>
 800b2d4:	a201      	add	r2, pc, #4	; (adr r2, 800b2dc <prvProcessReceivedCommands+0x78>)
 800b2d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2da:	bf00      	nop
 800b2dc:	0800b305 	.word	0x0800b305
 800b2e0:	0800b305 	.word	0x0800b305
 800b2e4:	0800b305 	.word	0x0800b305
 800b2e8:	0800b379 	.word	0x0800b379
 800b2ec:	0800b38d 	.word	0x0800b38d
 800b2f0:	0800b3d7 	.word	0x0800b3d7
 800b2f4:	0800b305 	.word	0x0800b305
 800b2f8:	0800b305 	.word	0x0800b305
 800b2fc:	0800b379 	.word	0x0800b379
 800b300:	0800b38d 	.word	0x0800b38d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b306:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b30a:	f043 0301 	orr.w	r3, r3, #1
 800b30e:	b2da      	uxtb	r2, r3
 800b310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b312:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b316:	68ba      	ldr	r2, [r7, #8]
 800b318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b31a:	699b      	ldr	r3, [r3, #24]
 800b31c:	18d1      	adds	r1, r2, r3
 800b31e:	68bb      	ldr	r3, [r7, #8]
 800b320:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b322:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b324:	f7ff ff5c 	bl	800b1e0 <prvInsertTimerInActiveList>
 800b328:	4603      	mov	r3, r0
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d069      	beq.n	800b402 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b32e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b330:	6a1b      	ldr	r3, [r3, #32]
 800b332:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b334:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b338:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b33c:	f003 0304 	and.w	r3, r3, #4
 800b340:	2b00      	cmp	r3, #0
 800b342:	d05e      	beq.n	800b402 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b344:	68ba      	ldr	r2, [r7, #8]
 800b346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b348:	699b      	ldr	r3, [r3, #24]
 800b34a:	441a      	add	r2, r3
 800b34c:	2300      	movs	r3, #0
 800b34e:	9300      	str	r3, [sp, #0]
 800b350:	2300      	movs	r3, #0
 800b352:	2100      	movs	r1, #0
 800b354:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b356:	f7ff fe05 	bl	800af64 <xTimerGenericCommand>
 800b35a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b35c:	6a3b      	ldr	r3, [r7, #32]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d14f      	bne.n	800b402 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800b362:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b366:	f383 8811 	msr	BASEPRI, r3
 800b36a:	f3bf 8f6f 	isb	sy
 800b36e:	f3bf 8f4f 	dsb	sy
 800b372:	61bb      	str	r3, [r7, #24]
}
 800b374:	bf00      	nop
 800b376:	e7fe      	b.n	800b376 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b37a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b37e:	f023 0301 	bic.w	r3, r3, #1
 800b382:	b2da      	uxtb	r2, r3
 800b384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b386:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800b38a:	e03a      	b.n	800b402 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b38c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b38e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b392:	f043 0301 	orr.w	r3, r3, #1
 800b396:	b2da      	uxtb	r2, r3
 800b398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b39a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b39e:	68ba      	ldr	r2, [r7, #8]
 800b3a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3a2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b3a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3a6:	699b      	ldr	r3, [r3, #24]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d10a      	bne.n	800b3c2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800b3ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3b0:	f383 8811 	msr	BASEPRI, r3
 800b3b4:	f3bf 8f6f 	isb	sy
 800b3b8:	f3bf 8f4f 	dsb	sy
 800b3bc:	617b      	str	r3, [r7, #20]
}
 800b3be:	bf00      	nop
 800b3c0:	e7fe      	b.n	800b3c0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b3c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3c4:	699a      	ldr	r2, [r3, #24]
 800b3c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3c8:	18d1      	adds	r1, r2, r3
 800b3ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b3ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b3d0:	f7ff ff06 	bl	800b1e0 <prvInsertTimerInActiveList>
					break;
 800b3d4:	e015      	b.n	800b402 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b3d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b3dc:	f003 0302 	and.w	r3, r3, #2
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d103      	bne.n	800b3ec <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800b3e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b3e6:	f000 fbdb 	bl	800bba0 <vPortFree>
 800b3ea:	e00a      	b.n	800b402 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b3ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b3f2:	f023 0301 	bic.w	r3, r3, #1
 800b3f6:	b2da      	uxtb	r2, r3
 800b3f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b3fe:	e000      	b.n	800b402 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800b400:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b402:	4b08      	ldr	r3, [pc, #32]	; (800b424 <prvProcessReceivedCommands+0x1c0>)
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	1d39      	adds	r1, r7, #4
 800b408:	2200      	movs	r2, #0
 800b40a:	4618      	mov	r0, r3
 800b40c:	f7fe f818 	bl	8009440 <xQueueReceive>
 800b410:	4603      	mov	r3, r0
 800b412:	2b00      	cmp	r3, #0
 800b414:	f47f af2a 	bne.w	800b26c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b418:	bf00      	nop
 800b41a:	bf00      	nop
 800b41c:	3730      	adds	r7, #48	; 0x30
 800b41e:	46bd      	mov	sp, r7
 800b420:	bd80      	pop	{r7, pc}
 800b422:	bf00      	nop
 800b424:	20001290 	.word	0x20001290

0800b428 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	b088      	sub	sp, #32
 800b42c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b42e:	e048      	b.n	800b4c2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b430:	4b2d      	ldr	r3, [pc, #180]	; (800b4e8 <prvSwitchTimerLists+0xc0>)
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	68db      	ldr	r3, [r3, #12]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b43a:	4b2b      	ldr	r3, [pc, #172]	; (800b4e8 <prvSwitchTimerLists+0xc0>)
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	68db      	ldr	r3, [r3, #12]
 800b440:	68db      	ldr	r3, [r3, #12]
 800b442:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	3304      	adds	r3, #4
 800b448:	4618      	mov	r0, r3
 800b44a:	f7fd fc01 	bl	8008c50 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	6a1b      	ldr	r3, [r3, #32]
 800b452:	68f8      	ldr	r0, [r7, #12]
 800b454:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b45c:	f003 0304 	and.w	r3, r3, #4
 800b460:	2b00      	cmp	r3, #0
 800b462:	d02e      	beq.n	800b4c2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	699b      	ldr	r3, [r3, #24]
 800b468:	693a      	ldr	r2, [r7, #16]
 800b46a:	4413      	add	r3, r2
 800b46c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b46e:	68ba      	ldr	r2, [r7, #8]
 800b470:	693b      	ldr	r3, [r7, #16]
 800b472:	429a      	cmp	r2, r3
 800b474:	d90e      	bls.n	800b494 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	68ba      	ldr	r2, [r7, #8]
 800b47a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	68fa      	ldr	r2, [r7, #12]
 800b480:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b482:	4b19      	ldr	r3, [pc, #100]	; (800b4e8 <prvSwitchTimerLists+0xc0>)
 800b484:	681a      	ldr	r2, [r3, #0]
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	3304      	adds	r3, #4
 800b48a:	4619      	mov	r1, r3
 800b48c:	4610      	mov	r0, r2
 800b48e:	f7fd fba6 	bl	8008bde <vListInsert>
 800b492:	e016      	b.n	800b4c2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b494:	2300      	movs	r3, #0
 800b496:	9300      	str	r3, [sp, #0]
 800b498:	2300      	movs	r3, #0
 800b49a:	693a      	ldr	r2, [r7, #16]
 800b49c:	2100      	movs	r1, #0
 800b49e:	68f8      	ldr	r0, [r7, #12]
 800b4a0:	f7ff fd60 	bl	800af64 <xTimerGenericCommand>
 800b4a4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d10a      	bne.n	800b4c2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800b4ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4b0:	f383 8811 	msr	BASEPRI, r3
 800b4b4:	f3bf 8f6f 	isb	sy
 800b4b8:	f3bf 8f4f 	dsb	sy
 800b4bc:	603b      	str	r3, [r7, #0]
}
 800b4be:	bf00      	nop
 800b4c0:	e7fe      	b.n	800b4c0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b4c2:	4b09      	ldr	r3, [pc, #36]	; (800b4e8 <prvSwitchTimerLists+0xc0>)
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d1b1      	bne.n	800b430 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b4cc:	4b06      	ldr	r3, [pc, #24]	; (800b4e8 <prvSwitchTimerLists+0xc0>)
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b4d2:	4b06      	ldr	r3, [pc, #24]	; (800b4ec <prvSwitchTimerLists+0xc4>)
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	4a04      	ldr	r2, [pc, #16]	; (800b4e8 <prvSwitchTimerLists+0xc0>)
 800b4d8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b4da:	4a04      	ldr	r2, [pc, #16]	; (800b4ec <prvSwitchTimerLists+0xc4>)
 800b4dc:	697b      	ldr	r3, [r7, #20]
 800b4de:	6013      	str	r3, [r2, #0]
}
 800b4e0:	bf00      	nop
 800b4e2:	3718      	adds	r7, #24
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	bd80      	pop	{r7, pc}
 800b4e8:	20001288 	.word	0x20001288
 800b4ec:	2000128c 	.word	0x2000128c

0800b4f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b082      	sub	sp, #8
 800b4f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b4f6:	f000 f965 	bl	800b7c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b4fa:	4b15      	ldr	r3, [pc, #84]	; (800b550 <prvCheckForValidListAndQueue+0x60>)
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d120      	bne.n	800b544 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b502:	4814      	ldr	r0, [pc, #80]	; (800b554 <prvCheckForValidListAndQueue+0x64>)
 800b504:	f7fd fb1a 	bl	8008b3c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b508:	4813      	ldr	r0, [pc, #76]	; (800b558 <prvCheckForValidListAndQueue+0x68>)
 800b50a:	f7fd fb17 	bl	8008b3c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b50e:	4b13      	ldr	r3, [pc, #76]	; (800b55c <prvCheckForValidListAndQueue+0x6c>)
 800b510:	4a10      	ldr	r2, [pc, #64]	; (800b554 <prvCheckForValidListAndQueue+0x64>)
 800b512:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b514:	4b12      	ldr	r3, [pc, #72]	; (800b560 <prvCheckForValidListAndQueue+0x70>)
 800b516:	4a10      	ldr	r2, [pc, #64]	; (800b558 <prvCheckForValidListAndQueue+0x68>)
 800b518:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b51a:	2300      	movs	r3, #0
 800b51c:	9300      	str	r3, [sp, #0]
 800b51e:	4b11      	ldr	r3, [pc, #68]	; (800b564 <prvCheckForValidListAndQueue+0x74>)
 800b520:	4a11      	ldr	r2, [pc, #68]	; (800b568 <prvCheckForValidListAndQueue+0x78>)
 800b522:	2110      	movs	r1, #16
 800b524:	200a      	movs	r0, #10
 800b526:	f7fd fc25 	bl	8008d74 <xQueueGenericCreateStatic>
 800b52a:	4603      	mov	r3, r0
 800b52c:	4a08      	ldr	r2, [pc, #32]	; (800b550 <prvCheckForValidListAndQueue+0x60>)
 800b52e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b530:	4b07      	ldr	r3, [pc, #28]	; (800b550 <prvCheckForValidListAndQueue+0x60>)
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	2b00      	cmp	r3, #0
 800b536:	d005      	beq.n	800b544 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b538:	4b05      	ldr	r3, [pc, #20]	; (800b550 <prvCheckForValidListAndQueue+0x60>)
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	490b      	ldr	r1, [pc, #44]	; (800b56c <prvCheckForValidListAndQueue+0x7c>)
 800b53e:	4618      	mov	r0, r3
 800b540:	f7fe fb72 	bl	8009c28 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b544:	f000 f96e 	bl	800b824 <vPortExitCritical>
}
 800b548:	bf00      	nop
 800b54a:	46bd      	mov	sp, r7
 800b54c:	bd80      	pop	{r7, pc}
 800b54e:	bf00      	nop
 800b550:	20001290 	.word	0x20001290
 800b554:	20001260 	.word	0x20001260
 800b558:	20001274 	.word	0x20001274
 800b55c:	20001288 	.word	0x20001288
 800b560:	2000128c 	.word	0x2000128c
 800b564:	2000133c 	.word	0x2000133c
 800b568:	2000129c 	.word	0x2000129c
 800b56c:	0800f29c 	.word	0x0800f29c

0800b570 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b570:	b480      	push	{r7}
 800b572:	b085      	sub	sp, #20
 800b574:	af00      	add	r7, sp, #0
 800b576:	60f8      	str	r0, [r7, #12]
 800b578:	60b9      	str	r1, [r7, #8]
 800b57a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	3b04      	subs	r3, #4
 800b580:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b588:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	3b04      	subs	r3, #4
 800b58e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b590:	68bb      	ldr	r3, [r7, #8]
 800b592:	f023 0201 	bic.w	r2, r3, #1
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	3b04      	subs	r3, #4
 800b59e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b5a0:	4a0c      	ldr	r2, [pc, #48]	; (800b5d4 <pxPortInitialiseStack+0x64>)
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	3b14      	subs	r3, #20
 800b5aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b5ac:	687a      	ldr	r2, [r7, #4]
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	3b04      	subs	r3, #4
 800b5b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	f06f 0202 	mvn.w	r2, #2
 800b5be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	3b20      	subs	r3, #32
 800b5c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b5c6:	68fb      	ldr	r3, [r7, #12]
}
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	3714      	adds	r7, #20
 800b5cc:	46bd      	mov	sp, r7
 800b5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d2:	4770      	bx	lr
 800b5d4:	0800b5d9 	.word	0x0800b5d9

0800b5d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b5d8:	b480      	push	{r7}
 800b5da:	b085      	sub	sp, #20
 800b5dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b5de:	2300      	movs	r3, #0
 800b5e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b5e2:	4b12      	ldr	r3, [pc, #72]	; (800b62c <prvTaskExitError+0x54>)
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b5ea:	d00a      	beq.n	800b602 <prvTaskExitError+0x2a>
	__asm volatile
 800b5ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5f0:	f383 8811 	msr	BASEPRI, r3
 800b5f4:	f3bf 8f6f 	isb	sy
 800b5f8:	f3bf 8f4f 	dsb	sy
 800b5fc:	60fb      	str	r3, [r7, #12]
}
 800b5fe:	bf00      	nop
 800b600:	e7fe      	b.n	800b600 <prvTaskExitError+0x28>
	__asm volatile
 800b602:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b606:	f383 8811 	msr	BASEPRI, r3
 800b60a:	f3bf 8f6f 	isb	sy
 800b60e:	f3bf 8f4f 	dsb	sy
 800b612:	60bb      	str	r3, [r7, #8]
}
 800b614:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b616:	bf00      	nop
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d0fc      	beq.n	800b618 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b61e:	bf00      	nop
 800b620:	bf00      	nop
 800b622:	3714      	adds	r7, #20
 800b624:	46bd      	mov	sp, r7
 800b626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62a:	4770      	bx	lr
 800b62c:	2000000c 	.word	0x2000000c

0800b630 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b630:	4b07      	ldr	r3, [pc, #28]	; (800b650 <pxCurrentTCBConst2>)
 800b632:	6819      	ldr	r1, [r3, #0]
 800b634:	6808      	ldr	r0, [r1, #0]
 800b636:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b63a:	f380 8809 	msr	PSP, r0
 800b63e:	f3bf 8f6f 	isb	sy
 800b642:	f04f 0000 	mov.w	r0, #0
 800b646:	f380 8811 	msr	BASEPRI, r0
 800b64a:	4770      	bx	lr
 800b64c:	f3af 8000 	nop.w

0800b650 <pxCurrentTCBConst2>:
 800b650:	20000d60 	.word	0x20000d60
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b654:	bf00      	nop
 800b656:	bf00      	nop

0800b658 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b658:	4808      	ldr	r0, [pc, #32]	; (800b67c <prvPortStartFirstTask+0x24>)
 800b65a:	6800      	ldr	r0, [r0, #0]
 800b65c:	6800      	ldr	r0, [r0, #0]
 800b65e:	f380 8808 	msr	MSP, r0
 800b662:	f04f 0000 	mov.w	r0, #0
 800b666:	f380 8814 	msr	CONTROL, r0
 800b66a:	b662      	cpsie	i
 800b66c:	b661      	cpsie	f
 800b66e:	f3bf 8f4f 	dsb	sy
 800b672:	f3bf 8f6f 	isb	sy
 800b676:	df00      	svc	0
 800b678:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b67a:	bf00      	nop
 800b67c:	e000ed08 	.word	0xe000ed08

0800b680 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b680:	b580      	push	{r7, lr}
 800b682:	b086      	sub	sp, #24
 800b684:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b686:	4b46      	ldr	r3, [pc, #280]	; (800b7a0 <xPortStartScheduler+0x120>)
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	4a46      	ldr	r2, [pc, #280]	; (800b7a4 <xPortStartScheduler+0x124>)
 800b68c:	4293      	cmp	r3, r2
 800b68e:	d10a      	bne.n	800b6a6 <xPortStartScheduler+0x26>
	__asm volatile
 800b690:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b694:	f383 8811 	msr	BASEPRI, r3
 800b698:	f3bf 8f6f 	isb	sy
 800b69c:	f3bf 8f4f 	dsb	sy
 800b6a0:	613b      	str	r3, [r7, #16]
}
 800b6a2:	bf00      	nop
 800b6a4:	e7fe      	b.n	800b6a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b6a6:	4b3e      	ldr	r3, [pc, #248]	; (800b7a0 <xPortStartScheduler+0x120>)
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	4a3f      	ldr	r2, [pc, #252]	; (800b7a8 <xPortStartScheduler+0x128>)
 800b6ac:	4293      	cmp	r3, r2
 800b6ae:	d10a      	bne.n	800b6c6 <xPortStartScheduler+0x46>
	__asm volatile
 800b6b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6b4:	f383 8811 	msr	BASEPRI, r3
 800b6b8:	f3bf 8f6f 	isb	sy
 800b6bc:	f3bf 8f4f 	dsb	sy
 800b6c0:	60fb      	str	r3, [r7, #12]
}
 800b6c2:	bf00      	nop
 800b6c4:	e7fe      	b.n	800b6c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b6c6:	4b39      	ldr	r3, [pc, #228]	; (800b7ac <xPortStartScheduler+0x12c>)
 800b6c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b6ca:	697b      	ldr	r3, [r7, #20]
 800b6cc:	781b      	ldrb	r3, [r3, #0]
 800b6ce:	b2db      	uxtb	r3, r3
 800b6d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b6d2:	697b      	ldr	r3, [r7, #20]
 800b6d4:	22ff      	movs	r2, #255	; 0xff
 800b6d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b6d8:	697b      	ldr	r3, [r7, #20]
 800b6da:	781b      	ldrb	r3, [r3, #0]
 800b6dc:	b2db      	uxtb	r3, r3
 800b6de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b6e0:	78fb      	ldrb	r3, [r7, #3]
 800b6e2:	b2db      	uxtb	r3, r3
 800b6e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b6e8:	b2da      	uxtb	r2, r3
 800b6ea:	4b31      	ldr	r3, [pc, #196]	; (800b7b0 <xPortStartScheduler+0x130>)
 800b6ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b6ee:	4b31      	ldr	r3, [pc, #196]	; (800b7b4 <xPortStartScheduler+0x134>)
 800b6f0:	2207      	movs	r2, #7
 800b6f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b6f4:	e009      	b.n	800b70a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b6f6:	4b2f      	ldr	r3, [pc, #188]	; (800b7b4 <xPortStartScheduler+0x134>)
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	3b01      	subs	r3, #1
 800b6fc:	4a2d      	ldr	r2, [pc, #180]	; (800b7b4 <xPortStartScheduler+0x134>)
 800b6fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b700:	78fb      	ldrb	r3, [r7, #3]
 800b702:	b2db      	uxtb	r3, r3
 800b704:	005b      	lsls	r3, r3, #1
 800b706:	b2db      	uxtb	r3, r3
 800b708:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b70a:	78fb      	ldrb	r3, [r7, #3]
 800b70c:	b2db      	uxtb	r3, r3
 800b70e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b712:	2b80      	cmp	r3, #128	; 0x80
 800b714:	d0ef      	beq.n	800b6f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b716:	4b27      	ldr	r3, [pc, #156]	; (800b7b4 <xPortStartScheduler+0x134>)
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	f1c3 0307 	rsb	r3, r3, #7
 800b71e:	2b04      	cmp	r3, #4
 800b720:	d00a      	beq.n	800b738 <xPortStartScheduler+0xb8>
	__asm volatile
 800b722:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b726:	f383 8811 	msr	BASEPRI, r3
 800b72a:	f3bf 8f6f 	isb	sy
 800b72e:	f3bf 8f4f 	dsb	sy
 800b732:	60bb      	str	r3, [r7, #8]
}
 800b734:	bf00      	nop
 800b736:	e7fe      	b.n	800b736 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b738:	4b1e      	ldr	r3, [pc, #120]	; (800b7b4 <xPortStartScheduler+0x134>)
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	021b      	lsls	r3, r3, #8
 800b73e:	4a1d      	ldr	r2, [pc, #116]	; (800b7b4 <xPortStartScheduler+0x134>)
 800b740:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b742:	4b1c      	ldr	r3, [pc, #112]	; (800b7b4 <xPortStartScheduler+0x134>)
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b74a:	4a1a      	ldr	r2, [pc, #104]	; (800b7b4 <xPortStartScheduler+0x134>)
 800b74c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	b2da      	uxtb	r2, r3
 800b752:	697b      	ldr	r3, [r7, #20]
 800b754:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b756:	4b18      	ldr	r3, [pc, #96]	; (800b7b8 <xPortStartScheduler+0x138>)
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	4a17      	ldr	r2, [pc, #92]	; (800b7b8 <xPortStartScheduler+0x138>)
 800b75c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b760:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b762:	4b15      	ldr	r3, [pc, #84]	; (800b7b8 <xPortStartScheduler+0x138>)
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	4a14      	ldr	r2, [pc, #80]	; (800b7b8 <xPortStartScheduler+0x138>)
 800b768:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b76c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b76e:	f000 f8dd 	bl	800b92c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b772:	4b12      	ldr	r3, [pc, #72]	; (800b7bc <xPortStartScheduler+0x13c>)
 800b774:	2200      	movs	r2, #0
 800b776:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b778:	f000 f8fc 	bl	800b974 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b77c:	4b10      	ldr	r3, [pc, #64]	; (800b7c0 <xPortStartScheduler+0x140>)
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	4a0f      	ldr	r2, [pc, #60]	; (800b7c0 <xPortStartScheduler+0x140>)
 800b782:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b786:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b788:	f7ff ff66 	bl	800b658 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b78c:	f7fe ff58 	bl	800a640 <vTaskSwitchContext>
	prvTaskExitError();
 800b790:	f7ff ff22 	bl	800b5d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b794:	2300      	movs	r3, #0
}
 800b796:	4618      	mov	r0, r3
 800b798:	3718      	adds	r7, #24
 800b79a:	46bd      	mov	sp, r7
 800b79c:	bd80      	pop	{r7, pc}
 800b79e:	bf00      	nop
 800b7a0:	e000ed00 	.word	0xe000ed00
 800b7a4:	410fc271 	.word	0x410fc271
 800b7a8:	410fc270 	.word	0x410fc270
 800b7ac:	e000e400 	.word	0xe000e400
 800b7b0:	2000138c 	.word	0x2000138c
 800b7b4:	20001390 	.word	0x20001390
 800b7b8:	e000ed20 	.word	0xe000ed20
 800b7bc:	2000000c 	.word	0x2000000c
 800b7c0:	e000ef34 	.word	0xe000ef34

0800b7c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b7c4:	b480      	push	{r7}
 800b7c6:	b083      	sub	sp, #12
 800b7c8:	af00      	add	r7, sp, #0
	__asm volatile
 800b7ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7ce:	f383 8811 	msr	BASEPRI, r3
 800b7d2:	f3bf 8f6f 	isb	sy
 800b7d6:	f3bf 8f4f 	dsb	sy
 800b7da:	607b      	str	r3, [r7, #4]
}
 800b7dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b7de:	4b0f      	ldr	r3, [pc, #60]	; (800b81c <vPortEnterCritical+0x58>)
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	3301      	adds	r3, #1
 800b7e4:	4a0d      	ldr	r2, [pc, #52]	; (800b81c <vPortEnterCritical+0x58>)
 800b7e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b7e8:	4b0c      	ldr	r3, [pc, #48]	; (800b81c <vPortEnterCritical+0x58>)
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	2b01      	cmp	r3, #1
 800b7ee:	d10f      	bne.n	800b810 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b7f0:	4b0b      	ldr	r3, [pc, #44]	; (800b820 <vPortEnterCritical+0x5c>)
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	b2db      	uxtb	r3, r3
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d00a      	beq.n	800b810 <vPortEnterCritical+0x4c>
	__asm volatile
 800b7fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7fe:	f383 8811 	msr	BASEPRI, r3
 800b802:	f3bf 8f6f 	isb	sy
 800b806:	f3bf 8f4f 	dsb	sy
 800b80a:	603b      	str	r3, [r7, #0]
}
 800b80c:	bf00      	nop
 800b80e:	e7fe      	b.n	800b80e <vPortEnterCritical+0x4a>
	}
}
 800b810:	bf00      	nop
 800b812:	370c      	adds	r7, #12
 800b814:	46bd      	mov	sp, r7
 800b816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81a:	4770      	bx	lr
 800b81c:	2000000c 	.word	0x2000000c
 800b820:	e000ed04 	.word	0xe000ed04

0800b824 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b824:	b480      	push	{r7}
 800b826:	b083      	sub	sp, #12
 800b828:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b82a:	4b12      	ldr	r3, [pc, #72]	; (800b874 <vPortExitCritical+0x50>)
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d10a      	bne.n	800b848 <vPortExitCritical+0x24>
	__asm volatile
 800b832:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b836:	f383 8811 	msr	BASEPRI, r3
 800b83a:	f3bf 8f6f 	isb	sy
 800b83e:	f3bf 8f4f 	dsb	sy
 800b842:	607b      	str	r3, [r7, #4]
}
 800b844:	bf00      	nop
 800b846:	e7fe      	b.n	800b846 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b848:	4b0a      	ldr	r3, [pc, #40]	; (800b874 <vPortExitCritical+0x50>)
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	3b01      	subs	r3, #1
 800b84e:	4a09      	ldr	r2, [pc, #36]	; (800b874 <vPortExitCritical+0x50>)
 800b850:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b852:	4b08      	ldr	r3, [pc, #32]	; (800b874 <vPortExitCritical+0x50>)
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	2b00      	cmp	r3, #0
 800b858:	d105      	bne.n	800b866 <vPortExitCritical+0x42>
 800b85a:	2300      	movs	r3, #0
 800b85c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b85e:	683b      	ldr	r3, [r7, #0]
 800b860:	f383 8811 	msr	BASEPRI, r3
}
 800b864:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b866:	bf00      	nop
 800b868:	370c      	adds	r7, #12
 800b86a:	46bd      	mov	sp, r7
 800b86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b870:	4770      	bx	lr
 800b872:	bf00      	nop
 800b874:	2000000c 	.word	0x2000000c
	...

0800b880 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b880:	f3ef 8009 	mrs	r0, PSP
 800b884:	f3bf 8f6f 	isb	sy
 800b888:	4b15      	ldr	r3, [pc, #84]	; (800b8e0 <pxCurrentTCBConst>)
 800b88a:	681a      	ldr	r2, [r3, #0]
 800b88c:	f01e 0f10 	tst.w	lr, #16
 800b890:	bf08      	it	eq
 800b892:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b896:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b89a:	6010      	str	r0, [r2, #0]
 800b89c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b8a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b8a4:	f380 8811 	msr	BASEPRI, r0
 800b8a8:	f3bf 8f4f 	dsb	sy
 800b8ac:	f3bf 8f6f 	isb	sy
 800b8b0:	f7fe fec6 	bl	800a640 <vTaskSwitchContext>
 800b8b4:	f04f 0000 	mov.w	r0, #0
 800b8b8:	f380 8811 	msr	BASEPRI, r0
 800b8bc:	bc09      	pop	{r0, r3}
 800b8be:	6819      	ldr	r1, [r3, #0]
 800b8c0:	6808      	ldr	r0, [r1, #0]
 800b8c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8c6:	f01e 0f10 	tst.w	lr, #16
 800b8ca:	bf08      	it	eq
 800b8cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b8d0:	f380 8809 	msr	PSP, r0
 800b8d4:	f3bf 8f6f 	isb	sy
 800b8d8:	4770      	bx	lr
 800b8da:	bf00      	nop
 800b8dc:	f3af 8000 	nop.w

0800b8e0 <pxCurrentTCBConst>:
 800b8e0:	20000d60 	.word	0x20000d60
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b8e4:	bf00      	nop
 800b8e6:	bf00      	nop

0800b8e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b8e8:	b580      	push	{r7, lr}
 800b8ea:	b082      	sub	sp, #8
 800b8ec:	af00      	add	r7, sp, #0
	__asm volatile
 800b8ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8f2:	f383 8811 	msr	BASEPRI, r3
 800b8f6:	f3bf 8f6f 	isb	sy
 800b8fa:	f3bf 8f4f 	dsb	sy
 800b8fe:	607b      	str	r3, [r7, #4]
}
 800b900:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b902:	f7fe fde3 	bl	800a4cc <xTaskIncrementTick>
 800b906:	4603      	mov	r3, r0
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d003      	beq.n	800b914 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b90c:	4b06      	ldr	r3, [pc, #24]	; (800b928 <xPortSysTickHandler+0x40>)
 800b90e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b912:	601a      	str	r2, [r3, #0]
 800b914:	2300      	movs	r3, #0
 800b916:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b918:	683b      	ldr	r3, [r7, #0]
 800b91a:	f383 8811 	msr	BASEPRI, r3
}
 800b91e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b920:	bf00      	nop
 800b922:	3708      	adds	r7, #8
 800b924:	46bd      	mov	sp, r7
 800b926:	bd80      	pop	{r7, pc}
 800b928:	e000ed04 	.word	0xe000ed04

0800b92c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b92c:	b480      	push	{r7}
 800b92e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b930:	4b0b      	ldr	r3, [pc, #44]	; (800b960 <vPortSetupTimerInterrupt+0x34>)
 800b932:	2200      	movs	r2, #0
 800b934:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b936:	4b0b      	ldr	r3, [pc, #44]	; (800b964 <vPortSetupTimerInterrupt+0x38>)
 800b938:	2200      	movs	r2, #0
 800b93a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b93c:	4b0a      	ldr	r3, [pc, #40]	; (800b968 <vPortSetupTimerInterrupt+0x3c>)
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	4a0a      	ldr	r2, [pc, #40]	; (800b96c <vPortSetupTimerInterrupt+0x40>)
 800b942:	fba2 2303 	umull	r2, r3, r2, r3
 800b946:	099b      	lsrs	r3, r3, #6
 800b948:	4a09      	ldr	r2, [pc, #36]	; (800b970 <vPortSetupTimerInterrupt+0x44>)
 800b94a:	3b01      	subs	r3, #1
 800b94c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b94e:	4b04      	ldr	r3, [pc, #16]	; (800b960 <vPortSetupTimerInterrupt+0x34>)
 800b950:	2207      	movs	r2, #7
 800b952:	601a      	str	r2, [r3, #0]
}
 800b954:	bf00      	nop
 800b956:	46bd      	mov	sp, r7
 800b958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95c:	4770      	bx	lr
 800b95e:	bf00      	nop
 800b960:	e000e010 	.word	0xe000e010
 800b964:	e000e018 	.word	0xe000e018
 800b968:	20000000 	.word	0x20000000
 800b96c:	10624dd3 	.word	0x10624dd3
 800b970:	e000e014 	.word	0xe000e014

0800b974 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b974:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b984 <vPortEnableVFP+0x10>
 800b978:	6801      	ldr	r1, [r0, #0]
 800b97a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b97e:	6001      	str	r1, [r0, #0]
 800b980:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b982:	bf00      	nop
 800b984:	e000ed88 	.word	0xe000ed88

0800b988 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b988:	b480      	push	{r7}
 800b98a:	b085      	sub	sp, #20
 800b98c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b98e:	f3ef 8305 	mrs	r3, IPSR
 800b992:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	2b0f      	cmp	r3, #15
 800b998:	d914      	bls.n	800b9c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b99a:	4a17      	ldr	r2, [pc, #92]	; (800b9f8 <vPortValidateInterruptPriority+0x70>)
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	4413      	add	r3, r2
 800b9a0:	781b      	ldrb	r3, [r3, #0]
 800b9a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b9a4:	4b15      	ldr	r3, [pc, #84]	; (800b9fc <vPortValidateInterruptPriority+0x74>)
 800b9a6:	781b      	ldrb	r3, [r3, #0]
 800b9a8:	7afa      	ldrb	r2, [r7, #11]
 800b9aa:	429a      	cmp	r2, r3
 800b9ac:	d20a      	bcs.n	800b9c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b9ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9b2:	f383 8811 	msr	BASEPRI, r3
 800b9b6:	f3bf 8f6f 	isb	sy
 800b9ba:	f3bf 8f4f 	dsb	sy
 800b9be:	607b      	str	r3, [r7, #4]
}
 800b9c0:	bf00      	nop
 800b9c2:	e7fe      	b.n	800b9c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b9c4:	4b0e      	ldr	r3, [pc, #56]	; (800ba00 <vPortValidateInterruptPriority+0x78>)
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b9cc:	4b0d      	ldr	r3, [pc, #52]	; (800ba04 <vPortValidateInterruptPriority+0x7c>)
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	429a      	cmp	r2, r3
 800b9d2:	d90a      	bls.n	800b9ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b9d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9d8:	f383 8811 	msr	BASEPRI, r3
 800b9dc:	f3bf 8f6f 	isb	sy
 800b9e0:	f3bf 8f4f 	dsb	sy
 800b9e4:	603b      	str	r3, [r7, #0]
}
 800b9e6:	bf00      	nop
 800b9e8:	e7fe      	b.n	800b9e8 <vPortValidateInterruptPriority+0x60>
	}
 800b9ea:	bf00      	nop
 800b9ec:	3714      	adds	r7, #20
 800b9ee:	46bd      	mov	sp, r7
 800b9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f4:	4770      	bx	lr
 800b9f6:	bf00      	nop
 800b9f8:	e000e3f0 	.word	0xe000e3f0
 800b9fc:	2000138c 	.word	0x2000138c
 800ba00:	e000ed0c 	.word	0xe000ed0c
 800ba04:	20001390 	.word	0x20001390

0800ba08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ba08:	b580      	push	{r7, lr}
 800ba0a:	b08a      	sub	sp, #40	; 0x28
 800ba0c:	af00      	add	r7, sp, #0
 800ba0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ba10:	2300      	movs	r3, #0
 800ba12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ba14:	f7fe fc8c 	bl	800a330 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ba18:	4b5b      	ldr	r3, [pc, #364]	; (800bb88 <pvPortMalloc+0x180>)
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d101      	bne.n	800ba24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ba20:	f000 f920 	bl	800bc64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ba24:	4b59      	ldr	r3, [pc, #356]	; (800bb8c <pvPortMalloc+0x184>)
 800ba26:	681a      	ldr	r2, [r3, #0]
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	4013      	ands	r3, r2
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	f040 8093 	bne.w	800bb58 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d01d      	beq.n	800ba74 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800ba38:	2208      	movs	r2, #8
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	4413      	add	r3, r2
 800ba3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	f003 0307 	and.w	r3, r3, #7
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d014      	beq.n	800ba74 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	f023 0307 	bic.w	r3, r3, #7
 800ba50:	3308      	adds	r3, #8
 800ba52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	f003 0307 	and.w	r3, r3, #7
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d00a      	beq.n	800ba74 <pvPortMalloc+0x6c>
	__asm volatile
 800ba5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba62:	f383 8811 	msr	BASEPRI, r3
 800ba66:	f3bf 8f6f 	isb	sy
 800ba6a:	f3bf 8f4f 	dsb	sy
 800ba6e:	617b      	str	r3, [r7, #20]
}
 800ba70:	bf00      	nop
 800ba72:	e7fe      	b.n	800ba72 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d06e      	beq.n	800bb58 <pvPortMalloc+0x150>
 800ba7a:	4b45      	ldr	r3, [pc, #276]	; (800bb90 <pvPortMalloc+0x188>)
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	687a      	ldr	r2, [r7, #4]
 800ba80:	429a      	cmp	r2, r3
 800ba82:	d869      	bhi.n	800bb58 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ba84:	4b43      	ldr	r3, [pc, #268]	; (800bb94 <pvPortMalloc+0x18c>)
 800ba86:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ba88:	4b42      	ldr	r3, [pc, #264]	; (800bb94 <pvPortMalloc+0x18c>)
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ba8e:	e004      	b.n	800ba9a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800ba90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba92:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ba94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ba9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba9c:	685b      	ldr	r3, [r3, #4]
 800ba9e:	687a      	ldr	r2, [r7, #4]
 800baa0:	429a      	cmp	r2, r3
 800baa2:	d903      	bls.n	800baac <pvPortMalloc+0xa4>
 800baa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d1f1      	bne.n	800ba90 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800baac:	4b36      	ldr	r3, [pc, #216]	; (800bb88 <pvPortMalloc+0x180>)
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bab2:	429a      	cmp	r2, r3
 800bab4:	d050      	beq.n	800bb58 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bab6:	6a3b      	ldr	r3, [r7, #32]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	2208      	movs	r2, #8
 800babc:	4413      	add	r3, r2
 800babe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bac2:	681a      	ldr	r2, [r3, #0]
 800bac4:	6a3b      	ldr	r3, [r7, #32]
 800bac6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800baca:	685a      	ldr	r2, [r3, #4]
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	1ad2      	subs	r2, r2, r3
 800bad0:	2308      	movs	r3, #8
 800bad2:	005b      	lsls	r3, r3, #1
 800bad4:	429a      	cmp	r2, r3
 800bad6:	d91f      	bls.n	800bb18 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bad8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	4413      	add	r3, r2
 800bade:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bae0:	69bb      	ldr	r3, [r7, #24]
 800bae2:	f003 0307 	and.w	r3, r3, #7
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d00a      	beq.n	800bb00 <pvPortMalloc+0xf8>
	__asm volatile
 800baea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baee:	f383 8811 	msr	BASEPRI, r3
 800baf2:	f3bf 8f6f 	isb	sy
 800baf6:	f3bf 8f4f 	dsb	sy
 800bafa:	613b      	str	r3, [r7, #16]
}
 800bafc:	bf00      	nop
 800bafe:	e7fe      	b.n	800bafe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bb00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb02:	685a      	ldr	r2, [r3, #4]
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	1ad2      	subs	r2, r2, r3
 800bb08:	69bb      	ldr	r3, [r7, #24]
 800bb0a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bb0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb0e:	687a      	ldr	r2, [r7, #4]
 800bb10:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800bb12:	69b8      	ldr	r0, [r7, #24]
 800bb14:	f000 f908 	bl	800bd28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bb18:	4b1d      	ldr	r3, [pc, #116]	; (800bb90 <pvPortMalloc+0x188>)
 800bb1a:	681a      	ldr	r2, [r3, #0]
 800bb1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb1e:	685b      	ldr	r3, [r3, #4]
 800bb20:	1ad3      	subs	r3, r2, r3
 800bb22:	4a1b      	ldr	r2, [pc, #108]	; (800bb90 <pvPortMalloc+0x188>)
 800bb24:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bb26:	4b1a      	ldr	r3, [pc, #104]	; (800bb90 <pvPortMalloc+0x188>)
 800bb28:	681a      	ldr	r2, [r3, #0]
 800bb2a:	4b1b      	ldr	r3, [pc, #108]	; (800bb98 <pvPortMalloc+0x190>)
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	429a      	cmp	r2, r3
 800bb30:	d203      	bcs.n	800bb3a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bb32:	4b17      	ldr	r3, [pc, #92]	; (800bb90 <pvPortMalloc+0x188>)
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	4a18      	ldr	r2, [pc, #96]	; (800bb98 <pvPortMalloc+0x190>)
 800bb38:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800bb3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb3c:	685a      	ldr	r2, [r3, #4]
 800bb3e:	4b13      	ldr	r3, [pc, #76]	; (800bb8c <pvPortMalloc+0x184>)
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	431a      	orrs	r2, r3
 800bb44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb46:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bb48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800bb4e:	4b13      	ldr	r3, [pc, #76]	; (800bb9c <pvPortMalloc+0x194>)
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	3301      	adds	r3, #1
 800bb54:	4a11      	ldr	r2, [pc, #68]	; (800bb9c <pvPortMalloc+0x194>)
 800bb56:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bb58:	f7fe fbf8 	bl	800a34c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bb5c:	69fb      	ldr	r3, [r7, #28]
 800bb5e:	f003 0307 	and.w	r3, r3, #7
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d00a      	beq.n	800bb7c <pvPortMalloc+0x174>
	__asm volatile
 800bb66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb6a:	f383 8811 	msr	BASEPRI, r3
 800bb6e:	f3bf 8f6f 	isb	sy
 800bb72:	f3bf 8f4f 	dsb	sy
 800bb76:	60fb      	str	r3, [r7, #12]
}
 800bb78:	bf00      	nop
 800bb7a:	e7fe      	b.n	800bb7a <pvPortMalloc+0x172>
	return pvReturn;
 800bb7c:	69fb      	ldr	r3, [r7, #28]
}
 800bb7e:	4618      	mov	r0, r3
 800bb80:	3728      	adds	r7, #40	; 0x28
 800bb82:	46bd      	mov	sp, r7
 800bb84:	bd80      	pop	{r7, pc}
 800bb86:	bf00      	nop
 800bb88:	20004f9c 	.word	0x20004f9c
 800bb8c:	20004fb0 	.word	0x20004fb0
 800bb90:	20004fa0 	.word	0x20004fa0
 800bb94:	20004f94 	.word	0x20004f94
 800bb98:	20004fa4 	.word	0x20004fa4
 800bb9c:	20004fa8 	.word	0x20004fa8

0800bba0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800bba0:	b580      	push	{r7, lr}
 800bba2:	b086      	sub	sp, #24
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d04d      	beq.n	800bc4e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800bbb2:	2308      	movs	r3, #8
 800bbb4:	425b      	negs	r3, r3
 800bbb6:	697a      	ldr	r2, [r7, #20]
 800bbb8:	4413      	add	r3, r2
 800bbba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800bbbc:	697b      	ldr	r3, [r7, #20]
 800bbbe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bbc0:	693b      	ldr	r3, [r7, #16]
 800bbc2:	685a      	ldr	r2, [r3, #4]
 800bbc4:	4b24      	ldr	r3, [pc, #144]	; (800bc58 <vPortFree+0xb8>)
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	4013      	ands	r3, r2
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d10a      	bne.n	800bbe4 <vPortFree+0x44>
	__asm volatile
 800bbce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbd2:	f383 8811 	msr	BASEPRI, r3
 800bbd6:	f3bf 8f6f 	isb	sy
 800bbda:	f3bf 8f4f 	dsb	sy
 800bbde:	60fb      	str	r3, [r7, #12]
}
 800bbe0:	bf00      	nop
 800bbe2:	e7fe      	b.n	800bbe2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bbe4:	693b      	ldr	r3, [r7, #16]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d00a      	beq.n	800bc02 <vPortFree+0x62>
	__asm volatile
 800bbec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbf0:	f383 8811 	msr	BASEPRI, r3
 800bbf4:	f3bf 8f6f 	isb	sy
 800bbf8:	f3bf 8f4f 	dsb	sy
 800bbfc:	60bb      	str	r3, [r7, #8]
}
 800bbfe:	bf00      	nop
 800bc00:	e7fe      	b.n	800bc00 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bc02:	693b      	ldr	r3, [r7, #16]
 800bc04:	685a      	ldr	r2, [r3, #4]
 800bc06:	4b14      	ldr	r3, [pc, #80]	; (800bc58 <vPortFree+0xb8>)
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	4013      	ands	r3, r2
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d01e      	beq.n	800bc4e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bc10:	693b      	ldr	r3, [r7, #16]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d11a      	bne.n	800bc4e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bc18:	693b      	ldr	r3, [r7, #16]
 800bc1a:	685a      	ldr	r2, [r3, #4]
 800bc1c:	4b0e      	ldr	r3, [pc, #56]	; (800bc58 <vPortFree+0xb8>)
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	43db      	mvns	r3, r3
 800bc22:	401a      	ands	r2, r3
 800bc24:	693b      	ldr	r3, [r7, #16]
 800bc26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bc28:	f7fe fb82 	bl	800a330 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bc2c:	693b      	ldr	r3, [r7, #16]
 800bc2e:	685a      	ldr	r2, [r3, #4]
 800bc30:	4b0a      	ldr	r3, [pc, #40]	; (800bc5c <vPortFree+0xbc>)
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	4413      	add	r3, r2
 800bc36:	4a09      	ldr	r2, [pc, #36]	; (800bc5c <vPortFree+0xbc>)
 800bc38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bc3a:	6938      	ldr	r0, [r7, #16]
 800bc3c:	f000 f874 	bl	800bd28 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800bc40:	4b07      	ldr	r3, [pc, #28]	; (800bc60 <vPortFree+0xc0>)
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	3301      	adds	r3, #1
 800bc46:	4a06      	ldr	r2, [pc, #24]	; (800bc60 <vPortFree+0xc0>)
 800bc48:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800bc4a:	f7fe fb7f 	bl	800a34c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bc4e:	bf00      	nop
 800bc50:	3718      	adds	r7, #24
 800bc52:	46bd      	mov	sp, r7
 800bc54:	bd80      	pop	{r7, pc}
 800bc56:	bf00      	nop
 800bc58:	20004fb0 	.word	0x20004fb0
 800bc5c:	20004fa0 	.word	0x20004fa0
 800bc60:	20004fac 	.word	0x20004fac

0800bc64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bc64:	b480      	push	{r7}
 800bc66:	b085      	sub	sp, #20
 800bc68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bc6a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800bc6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bc70:	4b27      	ldr	r3, [pc, #156]	; (800bd10 <prvHeapInit+0xac>)
 800bc72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	f003 0307 	and.w	r3, r3, #7
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d00c      	beq.n	800bc98 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	3307      	adds	r3, #7
 800bc82:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	f023 0307 	bic.w	r3, r3, #7
 800bc8a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bc8c:	68ba      	ldr	r2, [r7, #8]
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	1ad3      	subs	r3, r2, r3
 800bc92:	4a1f      	ldr	r2, [pc, #124]	; (800bd10 <prvHeapInit+0xac>)
 800bc94:	4413      	add	r3, r2
 800bc96:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bc9c:	4a1d      	ldr	r2, [pc, #116]	; (800bd14 <prvHeapInit+0xb0>)
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bca2:	4b1c      	ldr	r3, [pc, #112]	; (800bd14 <prvHeapInit+0xb0>)
 800bca4:	2200      	movs	r2, #0
 800bca6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	68ba      	ldr	r2, [r7, #8]
 800bcac:	4413      	add	r3, r2
 800bcae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bcb0:	2208      	movs	r2, #8
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	1a9b      	subs	r3, r3, r2
 800bcb6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	f023 0307 	bic.w	r3, r3, #7
 800bcbe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	4a15      	ldr	r2, [pc, #84]	; (800bd18 <prvHeapInit+0xb4>)
 800bcc4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bcc6:	4b14      	ldr	r3, [pc, #80]	; (800bd18 <prvHeapInit+0xb4>)
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	2200      	movs	r2, #0
 800bccc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bcce:	4b12      	ldr	r3, [pc, #72]	; (800bd18 <prvHeapInit+0xb4>)
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	2200      	movs	r2, #0
 800bcd4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bcda:	683b      	ldr	r3, [r7, #0]
 800bcdc:	68fa      	ldr	r2, [r7, #12]
 800bcde:	1ad2      	subs	r2, r2, r3
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bce4:	4b0c      	ldr	r3, [pc, #48]	; (800bd18 <prvHeapInit+0xb4>)
 800bce6:	681a      	ldr	r2, [r3, #0]
 800bce8:	683b      	ldr	r3, [r7, #0]
 800bcea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bcec:	683b      	ldr	r3, [r7, #0]
 800bcee:	685b      	ldr	r3, [r3, #4]
 800bcf0:	4a0a      	ldr	r2, [pc, #40]	; (800bd1c <prvHeapInit+0xb8>)
 800bcf2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bcf4:	683b      	ldr	r3, [r7, #0]
 800bcf6:	685b      	ldr	r3, [r3, #4]
 800bcf8:	4a09      	ldr	r2, [pc, #36]	; (800bd20 <prvHeapInit+0xbc>)
 800bcfa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bcfc:	4b09      	ldr	r3, [pc, #36]	; (800bd24 <prvHeapInit+0xc0>)
 800bcfe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800bd02:	601a      	str	r2, [r3, #0]
}
 800bd04:	bf00      	nop
 800bd06:	3714      	adds	r7, #20
 800bd08:	46bd      	mov	sp, r7
 800bd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd0e:	4770      	bx	lr
 800bd10:	20001394 	.word	0x20001394
 800bd14:	20004f94 	.word	0x20004f94
 800bd18:	20004f9c 	.word	0x20004f9c
 800bd1c:	20004fa4 	.word	0x20004fa4
 800bd20:	20004fa0 	.word	0x20004fa0
 800bd24:	20004fb0 	.word	0x20004fb0

0800bd28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bd28:	b480      	push	{r7}
 800bd2a:	b085      	sub	sp, #20
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bd30:	4b28      	ldr	r3, [pc, #160]	; (800bdd4 <prvInsertBlockIntoFreeList+0xac>)
 800bd32:	60fb      	str	r3, [r7, #12]
 800bd34:	e002      	b.n	800bd3c <prvInsertBlockIntoFreeList+0x14>
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	60fb      	str	r3, [r7, #12]
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	687a      	ldr	r2, [r7, #4]
 800bd42:	429a      	cmp	r2, r3
 800bd44:	d8f7      	bhi.n	800bd36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	685b      	ldr	r3, [r3, #4]
 800bd4e:	68ba      	ldr	r2, [r7, #8]
 800bd50:	4413      	add	r3, r2
 800bd52:	687a      	ldr	r2, [r7, #4]
 800bd54:	429a      	cmp	r2, r3
 800bd56:	d108      	bne.n	800bd6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	685a      	ldr	r2, [r3, #4]
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	685b      	ldr	r3, [r3, #4]
 800bd60:	441a      	add	r2, r3
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	685b      	ldr	r3, [r3, #4]
 800bd72:	68ba      	ldr	r2, [r7, #8]
 800bd74:	441a      	add	r2, r3
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	429a      	cmp	r2, r3
 800bd7c:	d118      	bne.n	800bdb0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	681a      	ldr	r2, [r3, #0]
 800bd82:	4b15      	ldr	r3, [pc, #84]	; (800bdd8 <prvInsertBlockIntoFreeList+0xb0>)
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	429a      	cmp	r2, r3
 800bd88:	d00d      	beq.n	800bda6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	685a      	ldr	r2, [r3, #4]
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	685b      	ldr	r3, [r3, #4]
 800bd94:	441a      	add	r2, r3
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	681a      	ldr	r2, [r3, #0]
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	601a      	str	r2, [r3, #0]
 800bda4:	e008      	b.n	800bdb8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bda6:	4b0c      	ldr	r3, [pc, #48]	; (800bdd8 <prvInsertBlockIntoFreeList+0xb0>)
 800bda8:	681a      	ldr	r2, [r3, #0]
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	601a      	str	r2, [r3, #0]
 800bdae:	e003      	b.n	800bdb8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	681a      	ldr	r2, [r3, #0]
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800bdb8:	68fa      	ldr	r2, [r7, #12]
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	429a      	cmp	r2, r3
 800bdbe:	d002      	beq.n	800bdc6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	687a      	ldr	r2, [r7, #4]
 800bdc4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bdc6:	bf00      	nop
 800bdc8:	3714      	adds	r7, #20
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd0:	4770      	bx	lr
 800bdd2:	bf00      	nop
 800bdd4:	20004f94 	.word	0x20004f94
 800bdd8:	20004f9c 	.word	0x20004f9c

0800bddc <_ZdlPvj>:
 800bddc:	f000 bc05 	b.w	800c5ea <_ZdlPv>

0800bde0 <_ZdaPv>:
 800bde0:	f000 bc03 	b.w	800c5ea <_ZdlPv>

0800bde4 <_Znwj>:
 800bde4:	2801      	cmp	r0, #1
 800bde6:	bf38      	it	cc
 800bde8:	2001      	movcc	r0, #1
 800bdea:	b510      	push	{r4, lr}
 800bdec:	4604      	mov	r4, r0
 800bdee:	4620      	mov	r0, r4
 800bdf0:	f000 ff82 	bl	800ccf8 <malloc>
 800bdf4:	b100      	cbz	r0, 800bdf8 <_Znwj+0x14>
 800bdf6:	bd10      	pop	{r4, pc}
 800bdf8:	f000 fbfa 	bl	800c5f0 <_ZSt15get_new_handlerv>
 800bdfc:	b908      	cbnz	r0, 800be02 <_Znwj+0x1e>
 800bdfe:	f000 fc7f 	bl	800c700 <abort>
 800be02:	4780      	blx	r0
 800be04:	e7f3      	b.n	800bdee <_Znwj+0xa>

0800be06 <_Znaj>:
 800be06:	f7ff bfed 	b.w	800bde4 <_Znwj>

0800be0a <_ZNSaIcEC1Ev>:
 800be0a:	4770      	bx	lr

0800be0c <_ZNSaIcEC1ERKS_>:
 800be0c:	4770      	bx	lr

0800be0e <_ZNSaIcED1Ev>:
 800be0e:	4770      	bx	lr

0800be10 <_ZSt17__throw_bad_allocv>:
 800be10:	b508      	push	{r3, lr}
 800be12:	f000 fc75 	bl	800c700 <abort>

0800be16 <_ZSt28__throw_bad_array_new_lengthv>:
 800be16:	b508      	push	{r3, lr}
 800be18:	f000 fc72 	bl	800c700 <abort>

0800be1c <_ZSt19__throw_logic_errorPKc>:
 800be1c:	b508      	push	{r3, lr}
 800be1e:	f000 fc6f 	bl	800c700 <abort>

0800be22 <_ZSt20__throw_length_errorPKc>:
 800be22:	b508      	push	{r3, lr}
 800be24:	f000 fc6c 	bl	800c700 <abort>

0800be28 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj>:
 800be28:	290d      	cmp	r1, #13
 800be2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be2c:	4605      	mov	r5, r0
 800be2e:	d81c      	bhi.n	800be6a <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x42>
 800be30:	2900      	cmp	r1, #0
 800be32:	d035      	beq.n	800bea0 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x78>
 800be34:	4b1b      	ldr	r3, [pc, #108]	; (800bea4 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x7c>)
 800be36:	5c5c      	ldrb	r4, [r3, r1]
 800be38:	4620      	mov	r0, r4
 800be3a:	f7f4 fb73 	bl	8000524 <__aeabi_i2d>
 800be3e:	4606      	mov	r6, r0
 800be40:	6828      	ldr	r0, [r5, #0]
 800be42:	460f      	mov	r7, r1
 800be44:	f7f4 fb80 	bl	8000548 <__aeabi_f2d>
 800be48:	4602      	mov	r2, r0
 800be4a:	460b      	mov	r3, r1
 800be4c:	4630      	mov	r0, r6
 800be4e:	4639      	mov	r1, r7
 800be50:	f7f4 fbd2 	bl	80005f8 <__aeabi_dmul>
 800be54:	ec41 0b10 	vmov	d0, r0, r1
 800be58:	f000 fbd2 	bl	800c600 <floor>
 800be5c:	ec51 0b10 	vmov	r0, r1, d0
 800be60:	f7f4 fea2 	bl	8000ba8 <__aeabi_d2uiz>
 800be64:	6068      	str	r0, [r5, #4]
 800be66:	4620      	mov	r0, r4
 800be68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be6a:	4a0f      	ldr	r2, [pc, #60]	; (800bea8 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x80>)
 800be6c:	23f9      	movs	r3, #249	; 0xf9
 800be6e:	1058      	asrs	r0, r3, #1
 800be70:	eb02 0480 	add.w	r4, r2, r0, lsl #2
 800be74:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 800be78:	428e      	cmp	r6, r1
 800be7a:	bf3b      	ittet	cc
 800be7c:	1a1b      	subcc	r3, r3, r0
 800be7e:	f103 33ff 	addcc.w	r3, r3, #4294967295	; 0xffffffff
 800be82:	4603      	movcs	r3, r0
 800be84:	1d22      	addcc	r2, r4, #4
 800be86:	2b00      	cmp	r3, #0
 800be88:	dcf1      	bgt.n	800be6e <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x46>
 800be8a:	4b08      	ldr	r3, [pc, #32]	; (800beac <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x84>)
 800be8c:	6814      	ldr	r4, [r2, #0]
 800be8e:	429a      	cmp	r2, r3
 800be90:	d003      	beq.n	800be9a <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x72>
 800be92:	4620      	mov	r0, r4
 800be94:	f7f4 fb36 	bl	8000504 <__aeabi_ui2d>
 800be98:	e7d1      	b.n	800be3e <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x16>
 800be9a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800be9e:	e7e1      	b.n	800be64 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x3c>
 800bea0:	2401      	movs	r4, #1
 800bea2:	e7e0      	b.n	800be66 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x3e>
 800bea4:	0800f6ec 	.word	0x0800f6ec
 800bea8:	0800f300 	.word	0x0800f300
 800beac:	0800f6e4 	.word	0x0800f6e4

0800beb0 <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj>:
 800beb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800beb4:	ed2d 8b02 	vpush	{d8}
 800beb8:	4692      	mov	sl, r2
 800beba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bebc:	eb03 0802 	add.w	r8, r3, r2
 800bec0:	684b      	ldr	r3, [r1, #4]
 800bec2:	4598      	cmp	r8, r3
 800bec4:	4604      	mov	r4, r0
 800bec6:	460d      	mov	r5, r1
 800bec8:	d94d      	bls.n	800bf66 <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj+0xb6>
 800beca:	2b00      	cmp	r3, #0
 800becc:	6808      	ldr	r0, [r1, #0]
 800bece:	bf14      	ite	ne
 800bed0:	f04f 0900 	movne.w	r9, #0
 800bed4:	f04f 090b 	moveq.w	r9, #11
 800bed8:	f7f4 fb36 	bl	8000548 <__aeabi_f2d>
 800bedc:	45c8      	cmp	r8, r9
 800bede:	4606      	mov	r6, r0
 800bee0:	460f      	mov	r7, r1
 800bee2:	4640      	mov	r0, r8
 800bee4:	bf38      	it	cc
 800bee6:	4648      	movcc	r0, r9
 800bee8:	f7f4 fb0c 	bl	8000504 <__aeabi_ui2d>
 800beec:	4632      	mov	r2, r6
 800beee:	463b      	mov	r3, r7
 800bef0:	f7f4 fcac 	bl	800084c <__aeabi_ddiv>
 800bef4:	ec41 0b18 	vmov	d8, r0, r1
 800bef8:	4650      	mov	r0, sl
 800befa:	f7f4 fb03 	bl	8000504 <__aeabi_ui2d>
 800befe:	ec53 2b18 	vmov	r2, r3, d8
 800bf02:	4680      	mov	r8, r0
 800bf04:	4689      	mov	r9, r1
 800bf06:	f7f4 fdf3 	bl	8000af0 <__aeabi_dcmple>
 800bf0a:	b1e8      	cbz	r0, 800bf48 <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj+0x98>
 800bf0c:	eeb0 0a48 	vmov.f32	s0, s16
 800bf10:	eef0 0a68 	vmov.f32	s1, s17
 800bf14:	f000 fb74 	bl	800c600 <floor>
 800bf18:	4b15      	ldr	r3, [pc, #84]	; (800bf70 <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj+0xc0>)
 800bf1a:	ec51 0b10 	vmov	r0, r1, d0
 800bf1e:	2200      	movs	r2, #0
 800bf20:	f7f4 f9b4 	bl	800028c <__adddf3>
 800bf24:	f7f4 fe40 	bl	8000ba8 <__aeabi_d2uiz>
 800bf28:	ea4f 014a 	mov.w	r1, sl, lsl #1
 800bf2c:	4281      	cmp	r1, r0
 800bf2e:	bf38      	it	cc
 800bf30:	4601      	movcc	r1, r0
 800bf32:	4628      	mov	r0, r5
 800bf34:	f7ff ff78 	bl	800be28 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj>
 800bf38:	2301      	movs	r3, #1
 800bf3a:	7023      	strb	r3, [r4, #0]
 800bf3c:	6060      	str	r0, [r4, #4]
 800bf3e:	ecbd 8b02 	vpop	{d8}
 800bf42:	4620      	mov	r0, r4
 800bf44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf48:	4642      	mov	r2, r8
 800bf4a:	464b      	mov	r3, r9
 800bf4c:	4630      	mov	r0, r6
 800bf4e:	4639      	mov	r1, r7
 800bf50:	f7f4 fb52 	bl	80005f8 <__aeabi_dmul>
 800bf54:	ec41 0b10 	vmov	d0, r0, r1
 800bf58:	f000 fb52 	bl	800c600 <floor>
 800bf5c:	ec51 0b10 	vmov	r0, r1, d0
 800bf60:	f7f4 fe22 	bl	8000ba8 <__aeabi_d2uiz>
 800bf64:	6068      	str	r0, [r5, #4]
 800bf66:	2300      	movs	r3, #0
 800bf68:	e9c4 3300 	strd	r3, r3, [r4]
 800bf6c:	e7e7      	b.n	800bf3e <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj+0x8e>
 800bf6e:	bf00      	nop
 800bf70:	3ff00000 	.word	0x3ff00000

0800bf74 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>:
 800bf74:	b10a      	cbz	r2, 800bf7a <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0+0x6>
 800bf76:	f001 ba96 	b.w	800d4a6 <memcpy>
 800bf7a:	4770      	bx	lr

0800bf7c <_ZNSt11char_traitsIcE7compareEPKcS2_j>:
 800bf7c:	b10a      	cbz	r2, 800bf82 <_ZNSt11char_traitsIcE7compareEPKcS2_j+0x6>
 800bf7e:	f001 b9db 	b.w	800d338 <memcmp>
 800bf82:	4610      	mov	r0, r2
 800bf84:	4770      	bx	lr

0800bf86 <_ZNSt11char_traitsIcE4findEPKcjRS1_>:
 800bf86:	4613      	mov	r3, r2
 800bf88:	460a      	mov	r2, r1
 800bf8a:	b111      	cbz	r1, 800bf92 <_ZNSt11char_traitsIcE4findEPKcjRS1_+0xc>
 800bf8c:	7819      	ldrb	r1, [r3, #0]
 800bf8e:	f7f4 b91f 	b.w	80001d0 <memchr>
 800bf92:	4608      	mov	r0, r1
 800bf94:	4770      	bx	lr
	...

0800bf98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 800bf98:	b508      	push	{r3, lr}
 800bf9a:	680b      	ldr	r3, [r1, #0]
 800bf9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bfa0:	d302      	bcc.n	800bfa8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 800bfa2:	480d      	ldr	r0, [pc, #52]	; (800bfd8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x40>)
 800bfa4:	f7ff ff3d 	bl	800be22 <_ZSt20__throw_length_errorPKc>
 800bfa8:	4293      	cmp	r3, r2
 800bfaa:	d90b      	bls.n	800bfc4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800bfac:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 800bfb0:	ea4f 0042 	mov.w	r0, r2, lsl #1
 800bfb4:	d206      	bcs.n	800bfc4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800bfb6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800bfba:	bf2a      	itet	cs
 800bfbc:	f06f 4340 	mvncs.w	r3, #3221225472	; 0xc0000000
 800bfc0:	6008      	strcc	r0, [r1, #0]
 800bfc2:	600b      	strcs	r3, [r1, #0]
 800bfc4:	6808      	ldr	r0, [r1, #0]
 800bfc6:	3001      	adds	r0, #1
 800bfc8:	d501      	bpl.n	800bfce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x36>
 800bfca:	f7ff ff21 	bl	800be10 <_ZSt17__throw_bad_allocv>
 800bfce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800bfd2:	f7ff bf07 	b.w	800bde4 <_Znwj>
 800bfd6:	bf00      	nop
 800bfd8:	0800f6fa 	.word	0x0800f6fa

0800bfdc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 800bfdc:	f850 3b08 	ldr.w	r3, [r0], #8
 800bfe0:	4283      	cmp	r3, r0
 800bfe2:	d002      	beq.n	800bfea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0xe>
 800bfe4:	4618      	mov	r0, r3
 800bfe6:	f000 bb00 	b.w	800c5ea <_ZdlPv>
 800bfea:	4770      	bx	lr

0800bfec <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>:
 800bfec:	6840      	ldr	r0, [r0, #4]
 800bfee:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 800bff2:	3901      	subs	r1, #1
 800bff4:	1a09      	subs	r1, r1, r0
 800bff6:	4291      	cmp	r1, r2
 800bff8:	b508      	push	{r3, lr}
 800bffa:	d202      	bcs.n	800c002 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x16>
 800bffc:	4618      	mov	r0, r3
 800bffe:	f7ff ff10 	bl	800be22 <_ZSt20__throw_length_errorPKc>
 800c002:	bd08      	pop	{r3, pc}

0800c004 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>:
 800c004:	6803      	ldr	r3, [r0, #0]
 800c006:	428b      	cmp	r3, r1
 800c008:	d806      	bhi.n	800c018 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x14>
 800c00a:	6842      	ldr	r2, [r0, #4]
 800c00c:	4413      	add	r3, r2
 800c00e:	4299      	cmp	r1, r3
 800c010:	bf94      	ite	ls
 800c012:	2000      	movls	r0, #0
 800c014:	2001      	movhi	r0, #1
 800c016:	4770      	bx	lr
 800c018:	2001      	movs	r0, #1
 800c01a:	4770      	bx	lr

0800c01c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 800c01c:	2a01      	cmp	r2, #1
 800c01e:	b410      	push	{r4}
 800c020:	d104      	bne.n	800c02c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x10>
 800c022:	780a      	ldrb	r2, [r1, #0]
 800c024:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c028:	7002      	strb	r2, [r0, #0]
 800c02a:	4770      	bx	lr
 800c02c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c030:	f7ff bfa0 	b.w	800bf74 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>

0800c034 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>:
 800c034:	2a01      	cmp	r2, #1
 800c036:	b430      	push	{r4, r5}
 800c038:	d103      	bne.n	800c042 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xe>
 800c03a:	780b      	ldrb	r3, [r1, #0]
 800c03c:	7003      	strb	r3, [r0, #0]
 800c03e:	bc30      	pop	{r4, r5}
 800c040:	4770      	bx	lr
 800c042:	2a00      	cmp	r2, #0
 800c044:	d0fb      	beq.n	800c03e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xa>
 800c046:	bc30      	pop	{r4, r5}
 800c048:	f001 b986 	b.w	800d358 <memmove>

0800c04c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>:
 800c04c:	460b      	mov	r3, r1
 800c04e:	2b01      	cmp	r3, #1
 800c050:	b410      	push	{r4}
 800c052:	4611      	mov	r1, r2
 800c054:	4604      	mov	r4, r0
 800c056:	d103      	bne.n	800c060 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0x14>
 800c058:	7022      	strb	r2, [r4, #0]
 800c05a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c05e:	4770      	bx	lr
 800c060:	2b00      	cmp	r3, #0
 800c062:	d0fa      	beq.n	800c05a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0xe>
 800c064:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c068:	461a      	mov	r2, r3
 800c06a:	f001 b98f 	b.w	800d38c <memset>

0800c06e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>:
 800c06e:	b508      	push	{r3, lr}
 800c070:	1a52      	subs	r2, r2, r1
 800c072:	f7ff ffd3 	bl	800c01c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800c076:	bd08      	pop	{r3, pc}

0800c078 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 800c078:	b508      	push	{r3, lr}
 800c07a:	1a52      	subs	r2, r2, r1
 800c07c:	f7ff ffce 	bl	800c01c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800c080:	bd08      	pop	{r3, pc}

0800c082 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
 800c082:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800c086:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800c088:	461f      	mov	r7, r3
 800c08a:	6843      	ldr	r3, [r0, #4]
 800c08c:	eb01 0802 	add.w	r8, r1, r2
 800c090:	1ab2      	subs	r2, r6, r2
 800c092:	441a      	add	r2, r3
 800c094:	eba3 0908 	sub.w	r9, r3, r8
 800c098:	4603      	mov	r3, r0
 800c09a:	9201      	str	r2, [sp, #4]
 800c09c:	f853 2b08 	ldr.w	r2, [r3], #8
 800c0a0:	429a      	cmp	r2, r3
 800c0a2:	bf18      	it	ne
 800c0a4:	6882      	ldrne	r2, [r0, #8]
 800c0a6:	460d      	mov	r5, r1
 800c0a8:	bf08      	it	eq
 800c0aa:	220f      	moveq	r2, #15
 800c0ac:	a901      	add	r1, sp, #4
 800c0ae:	4604      	mov	r4, r0
 800c0b0:	f7ff ff72 	bl	800bf98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800c0b4:	4682      	mov	sl, r0
 800c0b6:	b11d      	cbz	r5, 800c0c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x3e>
 800c0b8:	6821      	ldr	r1, [r4, #0]
 800c0ba:	462a      	mov	r2, r5
 800c0bc:	f7ff ffae 	bl	800c01c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800c0c0:	b137      	cbz	r7, 800c0d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x4e>
 800c0c2:	b12e      	cbz	r6, 800c0d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x4e>
 800c0c4:	4632      	mov	r2, r6
 800c0c6:	4639      	mov	r1, r7
 800c0c8:	eb0a 0005 	add.w	r0, sl, r5
 800c0cc:	f7ff ffa6 	bl	800c01c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800c0d0:	f1b9 0f00 	cmp.w	r9, #0
 800c0d4:	d007      	beq.n	800c0e6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x64>
 800c0d6:	6821      	ldr	r1, [r4, #0]
 800c0d8:	4435      	add	r5, r6
 800c0da:	464a      	mov	r2, r9
 800c0dc:	4441      	add	r1, r8
 800c0de:	eb0a 0005 	add.w	r0, sl, r5
 800c0e2:	f7ff ff9b 	bl	800c01c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800c0e6:	4620      	mov	r0, r4
 800c0e8:	f7ff ff78 	bl	800bfdc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800c0ec:	9b01      	ldr	r3, [sp, #4]
 800c0ee:	f8c4 a000 	str.w	sl, [r4]
 800c0f2:	60a3      	str	r3, [r4, #8]
 800c0f4:	b002      	add	sp, #8
 800c0f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800c0fa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS3_>:
 800c0fa:	f100 0208 	add.w	r2, r0, #8
 800c0fe:	6002      	str	r2, [r0, #0]
 800c100:	2200      	movs	r2, #0
 800c102:	6042      	str	r2, [r0, #4]
 800c104:	7202      	strb	r2, [r0, #8]
 800c106:	4770      	bx	lr

0800c108 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>:
 800c108:	b570      	push	{r4, r5, r6, lr}
 800c10a:	4604      	mov	r4, r0
 800c10c:	460e      	mov	r6, r1
 800c10e:	3008      	adds	r0, #8
 800c110:	6020      	str	r0, [r4, #0]
 800c112:	f856 3b08 	ldr.w	r3, [r6], #8
 800c116:	429e      	cmp	r6, r3
 800c118:	460d      	mov	r5, r1
 800c11a:	d10b      	bne.n	800c134 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x2c>
 800c11c:	2210      	movs	r2, #16
 800c11e:	4631      	mov	r1, r6
 800c120:	f7ff ff28 	bl	800bf74 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>
 800c124:	686b      	ldr	r3, [r5, #4]
 800c126:	6063      	str	r3, [r4, #4]
 800c128:	2300      	movs	r3, #0
 800c12a:	602e      	str	r6, [r5, #0]
 800c12c:	606b      	str	r3, [r5, #4]
 800c12e:	722b      	strb	r3, [r5, #8]
 800c130:	4620      	mov	r0, r4
 800c132:	bd70      	pop	{r4, r5, r6, pc}
 800c134:	6023      	str	r3, [r4, #0]
 800c136:	688b      	ldr	r3, [r1, #8]
 800c138:	60a3      	str	r3, [r4, #8]
 800c13a:	e7f3      	b.n	800c124 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x1c>

0800c13c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 800c13c:	b510      	push	{r4, lr}
 800c13e:	4604      	mov	r4, r0
 800c140:	f7ff ff4c 	bl	800bfdc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800c144:	4620      	mov	r0, r4
 800c146:	bd10      	pop	{r4, pc}

0800c148 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>:
 800c148:	b570      	push	{r4, r5, r6, lr}
 800c14a:	460c      	mov	r4, r1
 800c14c:	f851 3b08 	ldr.w	r3, [r1], #8
 800c150:	4299      	cmp	r1, r3
 800c152:	4605      	mov	r5, r0
 800c154:	6800      	ldr	r0, [r0, #0]
 800c156:	d110      	bne.n	800c17a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x32>
 800c158:	42a5      	cmp	r5, r4
 800c15a:	d008      	beq.n	800c16e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x26>
 800c15c:	6862      	ldr	r2, [r4, #4]
 800c15e:	b10a      	cbz	r2, 800c164 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x1c>
 800c160:	f7ff ff5c 	bl	800c01c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800c164:	6863      	ldr	r3, [r4, #4]
 800c166:	682a      	ldr	r2, [r5, #0]
 800c168:	606b      	str	r3, [r5, #4]
 800c16a:	2100      	movs	r1, #0
 800c16c:	54d1      	strb	r1, [r2, r3]
 800c16e:	6822      	ldr	r2, [r4, #0]
 800c170:	2300      	movs	r3, #0
 800c172:	6063      	str	r3, [r4, #4]
 800c174:	7013      	strb	r3, [r2, #0]
 800c176:	4628      	mov	r0, r5
 800c178:	bd70      	pop	{r4, r5, r6, pc}
 800c17a:	602b      	str	r3, [r5, #0]
 800c17c:	f105 0608 	add.w	r6, r5, #8
 800c180:	6863      	ldr	r3, [r4, #4]
 800c182:	606b      	str	r3, [r5, #4]
 800c184:	42b0      	cmp	r0, r6
 800c186:	68a3      	ldr	r3, [r4, #8]
 800c188:	bf18      	it	ne
 800c18a:	68aa      	ldrne	r2, [r5, #8]
 800c18c:	60ab      	str	r3, [r5, #8]
 800c18e:	bf08      	it	eq
 800c190:	2000      	moveq	r0, #0
 800c192:	b110      	cbz	r0, 800c19a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x52>
 800c194:	6020      	str	r0, [r4, #0]
 800c196:	60a2      	str	r2, [r4, #8]
 800c198:	e7e9      	b.n	800c16e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x26>
 800c19a:	6021      	str	r1, [r4, #0]
 800c19c:	e7e7      	b.n	800c16e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x26>

0800c19e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>:
 800c19e:	6840      	ldr	r0, [r0, #4]
 800c1a0:	4770      	bx	lr

0800c1a2 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>:
 800c1a2:	6840      	ldr	r0, [r0, #4]
 800c1a4:	4770      	bx	lr

0800c1a6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj>:
 800c1a6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c1a8:	4603      	mov	r3, r0
 800c1aa:	9101      	str	r1, [sp, #4]
 800c1ac:	f853 2b08 	ldr.w	r2, [r3], #8
 800c1b0:	429a      	cmp	r2, r3
 800c1b2:	bf18      	it	ne
 800c1b4:	6882      	ldrne	r2, [r0, #8]
 800c1b6:	9b01      	ldr	r3, [sp, #4]
 800c1b8:	bf08      	it	eq
 800c1ba:	220f      	moveq	r2, #15
 800c1bc:	4293      	cmp	r3, r2
 800c1be:	4604      	mov	r4, r0
 800c1c0:	d90e      	bls.n	800c1e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj+0x3a>
 800c1c2:	a901      	add	r1, sp, #4
 800c1c4:	f7ff fee8 	bl	800bf98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800c1c8:	6862      	ldr	r2, [r4, #4]
 800c1ca:	6821      	ldr	r1, [r4, #0]
 800c1cc:	3201      	adds	r2, #1
 800c1ce:	4605      	mov	r5, r0
 800c1d0:	f7ff ff24 	bl	800c01c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800c1d4:	4620      	mov	r0, r4
 800c1d6:	f7ff ff01 	bl	800bfdc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800c1da:	9b01      	ldr	r3, [sp, #4]
 800c1dc:	6025      	str	r5, [r4, #0]
 800c1de:	60a3      	str	r3, [r4, #8]
 800c1e0:	b003      	add	sp, #12
 800c1e2:	bd30      	pop	{r4, r5, pc}

0800c1e4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4backEv>:
 800c1e4:	6843      	ldr	r3, [r0, #4]
 800c1e6:	6800      	ldr	r0, [r0, #0]
 800c1e8:	3b01      	subs	r3, #1
 800c1ea:	4418      	add	r0, r3
 800c1ec:	4770      	bx	lr

0800c1ee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>:
 800c1ee:	4603      	mov	r3, r0
 800c1f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c1f2:	f853 2b08 	ldr.w	r2, [r3], #8
 800c1f6:	6846      	ldr	r6, [r0, #4]
 800c1f8:	429a      	cmp	r2, r3
 800c1fa:	bf18      	it	ne
 800c1fc:	6883      	ldrne	r3, [r0, #8]
 800c1fe:	f106 0501 	add.w	r5, r6, #1
 800c202:	bf08      	it	eq
 800c204:	230f      	moveq	r3, #15
 800c206:	429d      	cmp	r5, r3
 800c208:	4604      	mov	r4, r0
 800c20a:	460f      	mov	r7, r1
 800c20c:	d906      	bls.n	800c21c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc+0x2e>
 800c20e:	2301      	movs	r3, #1
 800c210:	9300      	str	r3, [sp, #0]
 800c212:	2300      	movs	r3, #0
 800c214:	461a      	mov	r2, r3
 800c216:	4631      	mov	r1, r6
 800c218:	f7ff ff33 	bl	800c082 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 800c21c:	6823      	ldr	r3, [r4, #0]
 800c21e:	559f      	strb	r7, [r3, r6]
 800c220:	6823      	ldr	r3, [r4, #0]
 800c222:	6065      	str	r5, [r4, #4]
 800c224:	2200      	movs	r2, #0
 800c226:	555a      	strb	r2, [r3, r5]
 800c228:	b003      	add	sp, #12
 800c22a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c22c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEc>:
 800c22c:	b510      	push	{r4, lr}
 800c22e:	4604      	mov	r4, r0
 800c230:	f7ff ffdd 	bl	800c1ee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
 800c234:	4620      	mov	r0, r4
 800c236:	bd10      	pop	{r4, pc}

0800c238 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc>:
 800c238:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800c23c:	4616      	mov	r6, r2
 800c23e:	461d      	mov	r5, r3
 800c240:	4604      	mov	r4, r0
 800c242:	4b1c      	ldr	r3, [pc, #112]	; (800c2b4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc+0x7c>)
 800c244:	462a      	mov	r2, r5
 800c246:	460f      	mov	r7, r1
 800c248:	4631      	mov	r1, r6
 800c24a:	f7ff fecf 	bl	800bfec <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 800c24e:	4623      	mov	r3, r4
 800c250:	6862      	ldr	r2, [r4, #4]
 800c252:	f853 0b08 	ldr.w	r0, [r3], #8
 800c256:	4298      	cmp	r0, r3
 800c258:	bf18      	it	ne
 800c25a:	68a3      	ldrne	r3, [r4, #8]
 800c25c:	eba5 0806 	sub.w	r8, r5, r6
 800c260:	4490      	add	r8, r2
 800c262:	bf08      	it	eq
 800c264:	230f      	moveq	r3, #15
 800c266:	4543      	cmp	r3, r8
 800c268:	d31b      	bcc.n	800c2a2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc+0x6a>
 800c26a:	19f3      	adds	r3, r6, r7
 800c26c:	1ad2      	subs	r2, r2, r3
 800c26e:	d006      	beq.n	800c27e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc+0x46>
 800c270:	42ae      	cmp	r6, r5
 800c272:	d004      	beq.n	800c27e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc+0x46>
 800c274:	4438      	add	r0, r7
 800c276:	1981      	adds	r1, r0, r6
 800c278:	4428      	add	r0, r5
 800c27a:	f7ff fedb 	bl	800c034 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 800c27e:	b135      	cbz	r5, 800c28e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc+0x56>
 800c280:	6820      	ldr	r0, [r4, #0]
 800c282:	f89d 2020 	ldrb.w	r2, [sp, #32]
 800c286:	4629      	mov	r1, r5
 800c288:	4438      	add	r0, r7
 800c28a:	f7ff fedf 	bl	800c04c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>
 800c28e:	6823      	ldr	r3, [r4, #0]
 800c290:	f8c4 8004 	str.w	r8, [r4, #4]
 800c294:	2200      	movs	r2, #0
 800c296:	4620      	mov	r0, r4
 800c298:	f803 2008 	strb.w	r2, [r3, r8]
 800c29c:	b002      	add	sp, #8
 800c29e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2a2:	9500      	str	r5, [sp, #0]
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	4632      	mov	r2, r6
 800c2a8:	4639      	mov	r1, r7
 800c2aa:	4620      	mov	r0, r4
 800c2ac:	f7ff fee9 	bl	800c082 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 800c2b0:	e7e5      	b.n	800c27e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc+0x46>
 800c2b2:	bf00      	nop
 800c2b4:	0800f712 	.word	0x0800f712

0800c2b8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEjc>:
 800c2b8:	b507      	push	{r0, r1, r2, lr}
 800c2ba:	9200      	str	r2, [sp, #0]
 800c2bc:	460b      	mov	r3, r1
 800c2be:	2200      	movs	r2, #0
 800c2c0:	6841      	ldr	r1, [r0, #4]
 800c2c2:	f7ff ffb9 	bl	800c238 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc>
 800c2c6:	b003      	add	sp, #12
 800c2c8:	f85d fb04 	ldr.w	pc, [sp], #4

0800c2cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>:
 800c2cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2d0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c2d2:	4614      	mov	r4, r2
 800c2d4:	4680      	mov	r8, r0
 800c2d6:	462a      	mov	r2, r5
 800c2d8:	4689      	mov	r9, r1
 800c2da:	461f      	mov	r7, r3
 800c2dc:	4621      	mov	r1, r4
 800c2de:	4b39      	ldr	r3, [pc, #228]	; (800c3c4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xf8>)
 800c2e0:	f7ff fe84 	bl	800bfec <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 800c2e4:	4642      	mov	r2, r8
 800c2e6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c2ea:	f852 6b08 	ldr.w	r6, [r2], #8
 800c2ee:	4296      	cmp	r6, r2
 800c2f0:	bf18      	it	ne
 800c2f2:	f8d8 2008 	ldrne.w	r2, [r8, #8]
 800c2f6:	eba5 0b04 	sub.w	fp, r5, r4
 800c2fa:	eb03 0a0b 	add.w	sl, r3, fp
 800c2fe:	bf08      	it	eq
 800c300:	220f      	moveq	r2, #15
 800c302:	4552      	cmp	r2, sl
 800c304:	d351      	bcc.n	800c3aa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xde>
 800c306:	444e      	add	r6, r9
 800c308:	4639      	mov	r1, r7
 800c30a:	44a1      	add	r9, r4
 800c30c:	4640      	mov	r0, r8
 800c30e:	eba3 0909 	sub.w	r9, r3, r9
 800c312:	f7ff fe77 	bl	800c004 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>
 800c316:	b180      	cbz	r0, 800c33a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x6e>
 800c318:	f1b9 0f00 	cmp.w	r9, #0
 800c31c:	d006      	beq.n	800c32c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x60>
 800c31e:	42ac      	cmp	r4, r5
 800c320:	d004      	beq.n	800c32c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x60>
 800c322:	464a      	mov	r2, r9
 800c324:	1931      	adds	r1, r6, r4
 800c326:	1970      	adds	r0, r6, r5
 800c328:	f7ff fe84 	bl	800c034 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 800c32c:	b315      	cbz	r5, 800c374 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa8>
 800c32e:	462a      	mov	r2, r5
 800c330:	4639      	mov	r1, r7
 800c332:	4630      	mov	r0, r6
 800c334:	f7ff fe72 	bl	800c01c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800c338:	e01c      	b.n	800c374 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa8>
 800c33a:	b135      	cbz	r5, 800c34a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x7e>
 800c33c:	42ac      	cmp	r4, r5
 800c33e:	d33c      	bcc.n	800c3ba <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xee>
 800c340:	462a      	mov	r2, r5
 800c342:	4639      	mov	r1, r7
 800c344:	4630      	mov	r0, r6
 800c346:	f7ff fe75 	bl	800c034 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 800c34a:	f1b9 0f00 	cmp.w	r9, #0
 800c34e:	d011      	beq.n	800c374 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa8>
 800c350:	42ac      	cmp	r4, r5
 800c352:	d00f      	beq.n	800c374 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa8>
 800c354:	464a      	mov	r2, r9
 800c356:	1931      	adds	r1, r6, r4
 800c358:	1970      	adds	r0, r6, r5
 800c35a:	f7ff fe6b 	bl	800c034 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 800c35e:	42ac      	cmp	r4, r5
 800c360:	d208      	bcs.n	800c374 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa8>
 800c362:	4434      	add	r4, r6
 800c364:	197b      	adds	r3, r7, r5
 800c366:	429c      	cmp	r4, r3
 800c368:	d30f      	bcc.n	800c38a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xbe>
 800c36a:	462a      	mov	r2, r5
 800c36c:	4639      	mov	r1, r7
 800c36e:	4630      	mov	r0, r6
 800c370:	f7ff fe60 	bl	800c034 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 800c374:	f8d8 3000 	ldr.w	r3, [r8]
 800c378:	f8c8 a004 	str.w	sl, [r8, #4]
 800c37c:	2200      	movs	r2, #0
 800c37e:	4640      	mov	r0, r8
 800c380:	f803 200a 	strb.w	r2, [r3, sl]
 800c384:	b003      	add	sp, #12
 800c386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c38a:	42bc      	cmp	r4, r7
 800c38c:	d803      	bhi.n	800c396 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xca>
 800c38e:	462a      	mov	r2, r5
 800c390:	eb07 010b 	add.w	r1, r7, fp
 800c394:	e7cd      	b.n	800c332 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x66>
 800c396:	1be4      	subs	r4, r4, r7
 800c398:	4622      	mov	r2, r4
 800c39a:	4639      	mov	r1, r7
 800c39c:	4630      	mov	r0, r6
 800c39e:	f7ff fe49 	bl	800c034 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 800c3a2:	1b2a      	subs	r2, r5, r4
 800c3a4:	1971      	adds	r1, r6, r5
 800c3a6:	1930      	adds	r0, r6, r4
 800c3a8:	e7c4      	b.n	800c334 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x68>
 800c3aa:	9500      	str	r5, [sp, #0]
 800c3ac:	463b      	mov	r3, r7
 800c3ae:	4622      	mov	r2, r4
 800c3b0:	4649      	mov	r1, r9
 800c3b2:	4640      	mov	r0, r8
 800c3b4:	f7ff fe65 	bl	800c082 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 800c3b8:	e7dc      	b.n	800c374 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa8>
 800c3ba:	f1b9 0f00 	cmp.w	r9, #0
 800c3be:	d0d0      	beq.n	800c362 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x96>
 800c3c0:	e7c8      	b.n	800c354 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x88>
 800c3c2:	bf00      	nop
 800c3c4:	0800f72f 	.word	0x0800f72f

0800c3c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEPKc>:
 800c3c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c3ca:	4604      	mov	r4, r0
 800c3cc:	4608      	mov	r0, r1
 800c3ce:	9103      	str	r1, [sp, #12]
 800c3d0:	f7f3 ff4e 	bl	8000270 <strlen>
 800c3d4:	9b03      	ldr	r3, [sp, #12]
 800c3d6:	9000      	str	r0, [sp, #0]
 800c3d8:	6862      	ldr	r2, [r4, #4]
 800c3da:	2100      	movs	r1, #0
 800c3dc:	4620      	mov	r0, r4
 800c3de:	f7ff ff75 	bl	800c2cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>
 800c3e2:	b004      	add	sp, #16
 800c3e4:	bd10      	pop	{r4, pc}

0800c3e6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc>:
 800c3e6:	b508      	push	{r3, lr}
 800c3e8:	f7ff ffee 	bl	800c3c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEPKc>
 800c3ec:	bd08      	pop	{r3, pc}

0800c3ee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>:
 800c3ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c3f0:	4604      	mov	r4, r0
 800c3f2:	4623      	mov	r3, r4
 800c3f4:	6840      	ldr	r0, [r0, #4]
 800c3f6:	f853 6b08 	ldr.w	r6, [r3], #8
 800c3fa:	429e      	cmp	r6, r3
 800c3fc:	bf18      	it	ne
 800c3fe:	68a3      	ldrne	r3, [r4, #8]
 800c400:	eb00 0502 	add.w	r5, r0, r2
 800c404:	bf08      	it	eq
 800c406:	230f      	moveq	r3, #15
 800c408:	429d      	cmp	r5, r3
 800c40a:	d80a      	bhi.n	800c422 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x34>
 800c40c:	b112      	cbz	r2, 800c414 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x26>
 800c40e:	4430      	add	r0, r6
 800c410:	f7ff fe04 	bl	800c01c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800c414:	6823      	ldr	r3, [r4, #0]
 800c416:	6065      	str	r5, [r4, #4]
 800c418:	2200      	movs	r2, #0
 800c41a:	4620      	mov	r0, r4
 800c41c:	555a      	strb	r2, [r3, r5]
 800c41e:	b002      	add	sp, #8
 800c420:	bd70      	pop	{r4, r5, r6, pc}
 800c422:	9200      	str	r2, [sp, #0]
 800c424:	460b      	mov	r3, r1
 800c426:	2200      	movs	r2, #0
 800c428:	4601      	mov	r1, r0
 800c42a:	4620      	mov	r0, r4
 800c42c:	f7ff fe29 	bl	800c082 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 800c430:	e7f0      	b.n	800c414 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x26>

0800c432 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>:
 800c432:	b508      	push	{r3, lr}
 800c434:	e9d1 1200 	ldrd	r1, r2, [r1]
 800c438:	f7ff ffd9 	bl	800c3ee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 800c43c:	bd08      	pop	{r3, pc}

0800c43e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_>:
 800c43e:	b508      	push	{r3, lr}
 800c440:	f7ff fff7 	bl	800c432 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 800c444:	bd08      	pop	{r3, pc}
	...

0800c448 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj>:
 800c448:	b570      	push	{r4, r5, r6, lr}
 800c44a:	4b06      	ldr	r3, [pc, #24]	; (800c464 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj+0x1c>)
 800c44c:	4604      	mov	r4, r0
 800c44e:	460d      	mov	r5, r1
 800c450:	4616      	mov	r6, r2
 800c452:	2100      	movs	r1, #0
 800c454:	f7ff fdca 	bl	800bfec <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 800c458:	4632      	mov	r2, r6
 800c45a:	4629      	mov	r1, r5
 800c45c:	4620      	mov	r0, r4
 800c45e:	f7ff ffc6 	bl	800c3ee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 800c462:	bd70      	pop	{r4, r5, r6, pc}
 800c464:	0800f748 	.word	0x0800f748

0800c468 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>:
 800c468:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c46a:	4604      	mov	r4, r0
 800c46c:	4608      	mov	r0, r1
 800c46e:	460d      	mov	r5, r1
 800c470:	f7f3 fefe 	bl	8000270 <strlen>
 800c474:	4b06      	ldr	r3, [pc, #24]	; (800c490 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc+0x28>)
 800c476:	9001      	str	r0, [sp, #4]
 800c478:	4602      	mov	r2, r0
 800c47a:	2100      	movs	r1, #0
 800c47c:	4620      	mov	r0, r4
 800c47e:	f7ff fdb5 	bl	800bfec <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 800c482:	9a01      	ldr	r2, [sp, #4]
 800c484:	4629      	mov	r1, r5
 800c486:	4620      	mov	r0, r4
 800c488:	f7ff ffb1 	bl	800c3ee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 800c48c:	b003      	add	sp, #12
 800c48e:	bd30      	pop	{r4, r5, pc}
 800c490:	0800f748 	.word	0x0800f748

0800c494 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc>:
 800c494:	b508      	push	{r3, lr}
 800c496:	f7ff ffe7 	bl	800c468 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
 800c49a:	bd08      	pop	{r3, pc}

0800c49c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
 800c49c:	6800      	ldr	r0, [r0, #0]
 800c49e:	4770      	bx	lr

0800c4a0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13get_allocatorEv>:
 800c4a0:	4770      	bx	lr

0800c4a2 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj>:
 800c4a2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c4a6:	460e      	mov	r6, r1
 800c4a8:	461d      	mov	r5, r3
 800c4aa:	6841      	ldr	r1, [r0, #4]
 800c4ac:	b93b      	cbnz	r3, 800c4be <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x1c>
 800c4ae:	4291      	cmp	r1, r2
 800c4b0:	d201      	bcs.n	800c4b6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x14>
 800c4b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c4b6:	4610      	mov	r0, r2
 800c4b8:	b003      	add	sp, #12
 800c4ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c4be:	4291      	cmp	r1, r2
 800c4c0:	d9f7      	bls.n	800c4b2 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x10>
 800c4c2:	f8d0 8000 	ldr.w	r8, [r0]
 800c4c6:	7833      	ldrb	r3, [r6, #0]
 800c4c8:	f88d 3007 	strb.w	r3, [sp, #7]
 800c4cc:	eb08 0701 	add.w	r7, r8, r1
 800c4d0:	eb08 0002 	add.w	r0, r8, r2
 800c4d4:	1a89      	subs	r1, r1, r2
 800c4d6:	f1c5 0901 	rsb	r9, r5, #1
 800c4da:	42a9      	cmp	r1, r5
 800c4dc:	d3e9      	bcc.n	800c4b2 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x10>
 800c4de:	f10d 0207 	add.w	r2, sp, #7
 800c4e2:	4449      	add	r1, r9
 800c4e4:	f7ff fd4f 	bl	800bf86 <_ZNSt11char_traitsIcE4findEPKcjRS1_>
 800c4e8:	4604      	mov	r4, r0
 800c4ea:	2800      	cmp	r0, #0
 800c4ec:	d0e1      	beq.n	800c4b2 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x10>
 800c4ee:	462a      	mov	r2, r5
 800c4f0:	4631      	mov	r1, r6
 800c4f2:	f7ff fd43 	bl	800bf7c <_ZNSt11char_traitsIcE7compareEPKcS2_j>
 800c4f6:	b910      	cbnz	r0, 800c4fe <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x5c>
 800c4f8:	eba4 0208 	sub.w	r2, r4, r8
 800c4fc:	e7db      	b.n	800c4b6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x14>
 800c4fe:	1c60      	adds	r0, r4, #1
 800c500:	1a39      	subs	r1, r7, r0
 800c502:	e7ea      	b.n	800c4da <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x38>

0800c504 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findERKS4_j>:
 800c504:	b508      	push	{r3, lr}
 800c506:	e9d1 1300 	ldrd	r1, r3, [r1]
 800c50a:	f7ff ffca 	bl	800c4a2 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj>
 800c50e:	bd08      	pop	{r3, pc}

0800c510 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
 800c510:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c512:	4604      	mov	r4, r0
 800c514:	4616      	mov	r6, r2
 800c516:	460d      	mov	r5, r1
 800c518:	b919      	cbnz	r1, 800c522 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x12>
 800c51a:	b112      	cbz	r2, 800c522 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x12>
 800c51c:	480d      	ldr	r0, [pc, #52]	; (800c554 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x44>)
 800c51e:	f7ff fc7d 	bl	800be1c <_ZSt19__throw_logic_errorPKc>
 800c522:	1b73      	subs	r3, r6, r5
 800c524:	2b0f      	cmp	r3, #15
 800c526:	9301      	str	r3, [sp, #4]
 800c528:	d907      	bls.n	800c53a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x2a>
 800c52a:	2200      	movs	r2, #0
 800c52c:	a901      	add	r1, sp, #4
 800c52e:	4620      	mov	r0, r4
 800c530:	f7ff fd32 	bl	800bf98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800c534:	9b01      	ldr	r3, [sp, #4]
 800c536:	6020      	str	r0, [r4, #0]
 800c538:	60a3      	str	r3, [r4, #8]
 800c53a:	4632      	mov	r2, r6
 800c53c:	4629      	mov	r1, r5
 800c53e:	6820      	ldr	r0, [r4, #0]
 800c540:	f7ff fd95 	bl	800c06e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>
 800c544:	9b01      	ldr	r3, [sp, #4]
 800c546:	6822      	ldr	r2, [r4, #0]
 800c548:	6063      	str	r3, [r4, #4]
 800c54a:	2100      	movs	r1, #0
 800c54c:	54d1      	strb	r1, [r2, r3]
 800c54e:	b002      	add	sp, #8
 800c550:	bd70      	pop	{r4, r5, r6, pc}
 800c552:	bf00      	nop
 800c554:	0800f75d 	.word	0x0800f75d

0800c558 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>:
 800c558:	b538      	push	{r3, r4, r5, lr}
 800c55a:	f100 0308 	add.w	r3, r0, #8
 800c55e:	6003      	str	r3, [r0, #0]
 800c560:	e9d1 5200 	ldrd	r5, r2, [r1]
 800c564:	4604      	mov	r4, r0
 800c566:	f04f 0300 	mov.w	r3, #0
 800c56a:	442a      	add	r2, r5
 800c56c:	4629      	mov	r1, r5
 800c56e:	f7ff ffcf 	bl	800c510 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
 800c572:	4620      	mov	r0, r4
 800c574:	bd38      	pop	{r3, r4, r5, pc}
	...

0800c578 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 800c578:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c57a:	4604      	mov	r4, r0
 800c57c:	4616      	mov	r6, r2
 800c57e:	460d      	mov	r5, r1
 800c580:	b919      	cbnz	r1, 800c58a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 800c582:	b112      	cbz	r2, 800c58a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 800c584:	480d      	ldr	r0, [pc, #52]	; (800c5bc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x44>)
 800c586:	f7ff fc49 	bl	800be1c <_ZSt19__throw_logic_errorPKc>
 800c58a:	1b73      	subs	r3, r6, r5
 800c58c:	2b0f      	cmp	r3, #15
 800c58e:	9301      	str	r3, [sp, #4]
 800c590:	d907      	bls.n	800c5a2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x2a>
 800c592:	2200      	movs	r2, #0
 800c594:	a901      	add	r1, sp, #4
 800c596:	4620      	mov	r0, r4
 800c598:	f7ff fcfe 	bl	800bf98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800c59c:	9b01      	ldr	r3, [sp, #4]
 800c59e:	6020      	str	r0, [r4, #0]
 800c5a0:	60a3      	str	r3, [r4, #8]
 800c5a2:	4632      	mov	r2, r6
 800c5a4:	4629      	mov	r1, r5
 800c5a6:	6820      	ldr	r0, [r4, #0]
 800c5a8:	f7ff fd66 	bl	800c078 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 800c5ac:	9b01      	ldr	r3, [sp, #4]
 800c5ae:	6822      	ldr	r2, [r4, #0]
 800c5b0:	6063      	str	r3, [r4, #4]
 800c5b2:	2100      	movs	r1, #0
 800c5b4:	54d1      	strb	r1, [r2, r3]
 800c5b6:	b002      	add	sp, #8
 800c5b8:	bd70      	pop	{r4, r5, r6, pc}
 800c5ba:	bf00      	nop
 800c5bc:	0800f75d 	.word	0x0800f75d

0800c5c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 800c5c0:	b538      	push	{r3, r4, r5, lr}
 800c5c2:	f100 0308 	add.w	r3, r0, #8
 800c5c6:	4604      	mov	r4, r0
 800c5c8:	6003      	str	r3, [r0, #0]
 800c5ca:	460d      	mov	r5, r1
 800c5cc:	b159      	cbz	r1, 800c5e6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x26>
 800c5ce:	4608      	mov	r0, r1
 800c5d0:	f7f3 fe4e 	bl	8000270 <strlen>
 800c5d4:	182a      	adds	r2, r5, r0
 800c5d6:	4620      	mov	r0, r4
 800c5d8:	f04f 0300 	mov.w	r3, #0
 800c5dc:	4629      	mov	r1, r5
 800c5de:	f7ff ffcb 	bl	800c578 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 800c5e2:	4620      	mov	r0, r4
 800c5e4:	bd38      	pop	{r3, r4, r5, pc}
 800c5e6:	2201      	movs	r2, #1
 800c5e8:	e7f5      	b.n	800c5d6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x16>

0800c5ea <_ZdlPv>:
 800c5ea:	f000 bb8d 	b.w	800cd08 <free>
	...

0800c5f0 <_ZSt15get_new_handlerv>:
 800c5f0:	4b02      	ldr	r3, [pc, #8]	; (800c5fc <_ZSt15get_new_handlerv+0xc>)
 800c5f2:	6818      	ldr	r0, [r3, #0]
 800c5f4:	f3bf 8f5b 	dmb	ish
 800c5f8:	4770      	bx	lr
 800c5fa:	bf00      	nop
 800c5fc:	20004fb4 	.word	0x20004fb4

0800c600 <floor>:
 800c600:	ec51 0b10 	vmov	r0, r1, d0
 800c604:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c60c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800c610:	2e13      	cmp	r6, #19
 800c612:	ee10 5a10 	vmov	r5, s0
 800c616:	ee10 8a10 	vmov	r8, s0
 800c61a:	460c      	mov	r4, r1
 800c61c:	dc31      	bgt.n	800c682 <floor+0x82>
 800c61e:	2e00      	cmp	r6, #0
 800c620:	da14      	bge.n	800c64c <floor+0x4c>
 800c622:	a333      	add	r3, pc, #204	; (adr r3, 800c6f0 <floor+0xf0>)
 800c624:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c628:	f7f3 fe30 	bl	800028c <__adddf3>
 800c62c:	2200      	movs	r2, #0
 800c62e:	2300      	movs	r3, #0
 800c630:	f7f4 fa72 	bl	8000b18 <__aeabi_dcmpgt>
 800c634:	b138      	cbz	r0, 800c646 <floor+0x46>
 800c636:	2c00      	cmp	r4, #0
 800c638:	da53      	bge.n	800c6e2 <floor+0xe2>
 800c63a:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800c63e:	4325      	orrs	r5, r4
 800c640:	d052      	beq.n	800c6e8 <floor+0xe8>
 800c642:	4c2d      	ldr	r4, [pc, #180]	; (800c6f8 <floor+0xf8>)
 800c644:	2500      	movs	r5, #0
 800c646:	4621      	mov	r1, r4
 800c648:	4628      	mov	r0, r5
 800c64a:	e024      	b.n	800c696 <floor+0x96>
 800c64c:	4f2b      	ldr	r7, [pc, #172]	; (800c6fc <floor+0xfc>)
 800c64e:	4137      	asrs	r7, r6
 800c650:	ea01 0307 	and.w	r3, r1, r7
 800c654:	4303      	orrs	r3, r0
 800c656:	d01e      	beq.n	800c696 <floor+0x96>
 800c658:	a325      	add	r3, pc, #148	; (adr r3, 800c6f0 <floor+0xf0>)
 800c65a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c65e:	f7f3 fe15 	bl	800028c <__adddf3>
 800c662:	2200      	movs	r2, #0
 800c664:	2300      	movs	r3, #0
 800c666:	f7f4 fa57 	bl	8000b18 <__aeabi_dcmpgt>
 800c66a:	2800      	cmp	r0, #0
 800c66c:	d0eb      	beq.n	800c646 <floor+0x46>
 800c66e:	2c00      	cmp	r4, #0
 800c670:	bfbe      	ittt	lt
 800c672:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c676:	4133      	asrlt	r3, r6
 800c678:	18e4      	addlt	r4, r4, r3
 800c67a:	ea24 0407 	bic.w	r4, r4, r7
 800c67e:	2500      	movs	r5, #0
 800c680:	e7e1      	b.n	800c646 <floor+0x46>
 800c682:	2e33      	cmp	r6, #51	; 0x33
 800c684:	dd0b      	ble.n	800c69e <floor+0x9e>
 800c686:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c68a:	d104      	bne.n	800c696 <floor+0x96>
 800c68c:	ee10 2a10 	vmov	r2, s0
 800c690:	460b      	mov	r3, r1
 800c692:	f7f3 fdfb 	bl	800028c <__adddf3>
 800c696:	ec41 0b10 	vmov	d0, r0, r1
 800c69a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c69e:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800c6a2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c6a6:	40df      	lsrs	r7, r3
 800c6a8:	4238      	tst	r0, r7
 800c6aa:	d0f4      	beq.n	800c696 <floor+0x96>
 800c6ac:	a310      	add	r3, pc, #64	; (adr r3, 800c6f0 <floor+0xf0>)
 800c6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b2:	f7f3 fdeb 	bl	800028c <__adddf3>
 800c6b6:	2200      	movs	r2, #0
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	f7f4 fa2d 	bl	8000b18 <__aeabi_dcmpgt>
 800c6be:	2800      	cmp	r0, #0
 800c6c0:	d0c1      	beq.n	800c646 <floor+0x46>
 800c6c2:	2c00      	cmp	r4, #0
 800c6c4:	da0a      	bge.n	800c6dc <floor+0xdc>
 800c6c6:	2e14      	cmp	r6, #20
 800c6c8:	d101      	bne.n	800c6ce <floor+0xce>
 800c6ca:	3401      	adds	r4, #1
 800c6cc:	e006      	b.n	800c6dc <floor+0xdc>
 800c6ce:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c6d2:	2301      	movs	r3, #1
 800c6d4:	40b3      	lsls	r3, r6
 800c6d6:	441d      	add	r5, r3
 800c6d8:	45a8      	cmp	r8, r5
 800c6da:	d8f6      	bhi.n	800c6ca <floor+0xca>
 800c6dc:	ea25 0507 	bic.w	r5, r5, r7
 800c6e0:	e7b1      	b.n	800c646 <floor+0x46>
 800c6e2:	2500      	movs	r5, #0
 800c6e4:	462c      	mov	r4, r5
 800c6e6:	e7ae      	b.n	800c646 <floor+0x46>
 800c6e8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800c6ec:	e7ab      	b.n	800c646 <floor+0x46>
 800c6ee:	bf00      	nop
 800c6f0:	8800759c 	.word	0x8800759c
 800c6f4:	7e37e43c 	.word	0x7e37e43c
 800c6f8:	bff00000 	.word	0xbff00000
 800c6fc:	000fffff 	.word	0x000fffff

0800c700 <abort>:
 800c700:	b508      	push	{r3, lr}
 800c702:	2006      	movs	r0, #6
 800c704:	f000 fe76 	bl	800d3f4 <raise>
 800c708:	2001      	movs	r0, #1
 800c70a:	f7f8 fae5 	bl	8004cd8 <_exit>
	...

0800c710 <__assert_func>:
 800c710:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c712:	4614      	mov	r4, r2
 800c714:	461a      	mov	r2, r3
 800c716:	4b09      	ldr	r3, [pc, #36]	; (800c73c <__assert_func+0x2c>)
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	4605      	mov	r5, r0
 800c71c:	68d8      	ldr	r0, [r3, #12]
 800c71e:	b14c      	cbz	r4, 800c734 <__assert_func+0x24>
 800c720:	4b07      	ldr	r3, [pc, #28]	; (800c740 <__assert_func+0x30>)
 800c722:	9100      	str	r1, [sp, #0]
 800c724:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c728:	4906      	ldr	r1, [pc, #24]	; (800c744 <__assert_func+0x34>)
 800c72a:	462b      	mov	r3, r5
 800c72c:	f000 fdd4 	bl	800d2d8 <fiprintf>
 800c730:	f7ff ffe6 	bl	800c700 <abort>
 800c734:	4b04      	ldr	r3, [pc, #16]	; (800c748 <__assert_func+0x38>)
 800c736:	461c      	mov	r4, r3
 800c738:	e7f3      	b.n	800c722 <__assert_func+0x12>
 800c73a:	bf00      	nop
 800c73c:	20000068 	.word	0x20000068
 800c740:	0800f787 	.word	0x0800f787
 800c744:	0800f794 	.word	0x0800f794
 800c748:	0800f7c2 	.word	0x0800f7c2

0800c74c <__cvt>:
 800c74c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c750:	ec55 4b10 	vmov	r4, r5, d0
 800c754:	2d00      	cmp	r5, #0
 800c756:	460e      	mov	r6, r1
 800c758:	4619      	mov	r1, r3
 800c75a:	462b      	mov	r3, r5
 800c75c:	bfbb      	ittet	lt
 800c75e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c762:	461d      	movlt	r5, r3
 800c764:	2300      	movge	r3, #0
 800c766:	232d      	movlt	r3, #45	; 0x2d
 800c768:	700b      	strb	r3, [r1, #0]
 800c76a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c76c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c770:	4691      	mov	r9, r2
 800c772:	f023 0820 	bic.w	r8, r3, #32
 800c776:	bfbc      	itt	lt
 800c778:	4622      	movlt	r2, r4
 800c77a:	4614      	movlt	r4, r2
 800c77c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c780:	d005      	beq.n	800c78e <__cvt+0x42>
 800c782:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c786:	d100      	bne.n	800c78a <__cvt+0x3e>
 800c788:	3601      	adds	r6, #1
 800c78a:	2102      	movs	r1, #2
 800c78c:	e000      	b.n	800c790 <__cvt+0x44>
 800c78e:	2103      	movs	r1, #3
 800c790:	ab03      	add	r3, sp, #12
 800c792:	9301      	str	r3, [sp, #4]
 800c794:	ab02      	add	r3, sp, #8
 800c796:	9300      	str	r3, [sp, #0]
 800c798:	ec45 4b10 	vmov	d0, r4, r5
 800c79c:	4653      	mov	r3, sl
 800c79e:	4632      	mov	r2, r6
 800c7a0:	f000 ff1a 	bl	800d5d8 <_dtoa_r>
 800c7a4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c7a8:	4607      	mov	r7, r0
 800c7aa:	d102      	bne.n	800c7b2 <__cvt+0x66>
 800c7ac:	f019 0f01 	tst.w	r9, #1
 800c7b0:	d022      	beq.n	800c7f8 <__cvt+0xac>
 800c7b2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c7b6:	eb07 0906 	add.w	r9, r7, r6
 800c7ba:	d110      	bne.n	800c7de <__cvt+0x92>
 800c7bc:	783b      	ldrb	r3, [r7, #0]
 800c7be:	2b30      	cmp	r3, #48	; 0x30
 800c7c0:	d10a      	bne.n	800c7d8 <__cvt+0x8c>
 800c7c2:	2200      	movs	r2, #0
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	4620      	mov	r0, r4
 800c7c8:	4629      	mov	r1, r5
 800c7ca:	f7f4 f97d 	bl	8000ac8 <__aeabi_dcmpeq>
 800c7ce:	b918      	cbnz	r0, 800c7d8 <__cvt+0x8c>
 800c7d0:	f1c6 0601 	rsb	r6, r6, #1
 800c7d4:	f8ca 6000 	str.w	r6, [sl]
 800c7d8:	f8da 3000 	ldr.w	r3, [sl]
 800c7dc:	4499      	add	r9, r3
 800c7de:	2200      	movs	r2, #0
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	4620      	mov	r0, r4
 800c7e4:	4629      	mov	r1, r5
 800c7e6:	f7f4 f96f 	bl	8000ac8 <__aeabi_dcmpeq>
 800c7ea:	b108      	cbz	r0, 800c7f0 <__cvt+0xa4>
 800c7ec:	f8cd 900c 	str.w	r9, [sp, #12]
 800c7f0:	2230      	movs	r2, #48	; 0x30
 800c7f2:	9b03      	ldr	r3, [sp, #12]
 800c7f4:	454b      	cmp	r3, r9
 800c7f6:	d307      	bcc.n	800c808 <__cvt+0xbc>
 800c7f8:	9b03      	ldr	r3, [sp, #12]
 800c7fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c7fc:	1bdb      	subs	r3, r3, r7
 800c7fe:	4638      	mov	r0, r7
 800c800:	6013      	str	r3, [r2, #0]
 800c802:	b004      	add	sp, #16
 800c804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c808:	1c59      	adds	r1, r3, #1
 800c80a:	9103      	str	r1, [sp, #12]
 800c80c:	701a      	strb	r2, [r3, #0]
 800c80e:	e7f0      	b.n	800c7f2 <__cvt+0xa6>

0800c810 <__exponent>:
 800c810:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c812:	4603      	mov	r3, r0
 800c814:	2900      	cmp	r1, #0
 800c816:	bfb8      	it	lt
 800c818:	4249      	neglt	r1, r1
 800c81a:	f803 2b02 	strb.w	r2, [r3], #2
 800c81e:	bfb4      	ite	lt
 800c820:	222d      	movlt	r2, #45	; 0x2d
 800c822:	222b      	movge	r2, #43	; 0x2b
 800c824:	2909      	cmp	r1, #9
 800c826:	7042      	strb	r2, [r0, #1]
 800c828:	dd2a      	ble.n	800c880 <__exponent+0x70>
 800c82a:	f10d 0207 	add.w	r2, sp, #7
 800c82e:	4617      	mov	r7, r2
 800c830:	260a      	movs	r6, #10
 800c832:	4694      	mov	ip, r2
 800c834:	fb91 f5f6 	sdiv	r5, r1, r6
 800c838:	fb06 1415 	mls	r4, r6, r5, r1
 800c83c:	3430      	adds	r4, #48	; 0x30
 800c83e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800c842:	460c      	mov	r4, r1
 800c844:	2c63      	cmp	r4, #99	; 0x63
 800c846:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800c84a:	4629      	mov	r1, r5
 800c84c:	dcf1      	bgt.n	800c832 <__exponent+0x22>
 800c84e:	3130      	adds	r1, #48	; 0x30
 800c850:	f1ac 0402 	sub.w	r4, ip, #2
 800c854:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c858:	1c41      	adds	r1, r0, #1
 800c85a:	4622      	mov	r2, r4
 800c85c:	42ba      	cmp	r2, r7
 800c85e:	d30a      	bcc.n	800c876 <__exponent+0x66>
 800c860:	f10d 0209 	add.w	r2, sp, #9
 800c864:	eba2 020c 	sub.w	r2, r2, ip
 800c868:	42bc      	cmp	r4, r7
 800c86a:	bf88      	it	hi
 800c86c:	2200      	movhi	r2, #0
 800c86e:	4413      	add	r3, r2
 800c870:	1a18      	subs	r0, r3, r0
 800c872:	b003      	add	sp, #12
 800c874:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c876:	f812 5b01 	ldrb.w	r5, [r2], #1
 800c87a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800c87e:	e7ed      	b.n	800c85c <__exponent+0x4c>
 800c880:	2330      	movs	r3, #48	; 0x30
 800c882:	3130      	adds	r1, #48	; 0x30
 800c884:	7083      	strb	r3, [r0, #2]
 800c886:	70c1      	strb	r1, [r0, #3]
 800c888:	1d03      	adds	r3, r0, #4
 800c88a:	e7f1      	b.n	800c870 <__exponent+0x60>

0800c88c <_printf_float>:
 800c88c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c890:	ed2d 8b02 	vpush	{d8}
 800c894:	b08d      	sub	sp, #52	; 0x34
 800c896:	460c      	mov	r4, r1
 800c898:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c89c:	4616      	mov	r6, r2
 800c89e:	461f      	mov	r7, r3
 800c8a0:	4605      	mov	r5, r0
 800c8a2:	f000 fd7b 	bl	800d39c <_localeconv_r>
 800c8a6:	f8d0 a000 	ldr.w	sl, [r0]
 800c8aa:	4650      	mov	r0, sl
 800c8ac:	f7f3 fce0 	bl	8000270 <strlen>
 800c8b0:	2300      	movs	r3, #0
 800c8b2:	930a      	str	r3, [sp, #40]	; 0x28
 800c8b4:	6823      	ldr	r3, [r4, #0]
 800c8b6:	9305      	str	r3, [sp, #20]
 800c8b8:	f8d8 3000 	ldr.w	r3, [r8]
 800c8bc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c8c0:	3307      	adds	r3, #7
 800c8c2:	f023 0307 	bic.w	r3, r3, #7
 800c8c6:	f103 0208 	add.w	r2, r3, #8
 800c8ca:	f8c8 2000 	str.w	r2, [r8]
 800c8ce:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c8d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c8d6:	9307      	str	r3, [sp, #28]
 800c8d8:	f8cd 8018 	str.w	r8, [sp, #24]
 800c8dc:	ee08 0a10 	vmov	s16, r0
 800c8e0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800c8e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c8e8:	4b9e      	ldr	r3, [pc, #632]	; (800cb64 <_printf_float+0x2d8>)
 800c8ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c8ee:	f7f4 f91d 	bl	8000b2c <__aeabi_dcmpun>
 800c8f2:	bb88      	cbnz	r0, 800c958 <_printf_float+0xcc>
 800c8f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c8f8:	4b9a      	ldr	r3, [pc, #616]	; (800cb64 <_printf_float+0x2d8>)
 800c8fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c8fe:	f7f4 f8f7 	bl	8000af0 <__aeabi_dcmple>
 800c902:	bb48      	cbnz	r0, 800c958 <_printf_float+0xcc>
 800c904:	2200      	movs	r2, #0
 800c906:	2300      	movs	r3, #0
 800c908:	4640      	mov	r0, r8
 800c90a:	4649      	mov	r1, r9
 800c90c:	f7f4 f8e6 	bl	8000adc <__aeabi_dcmplt>
 800c910:	b110      	cbz	r0, 800c918 <_printf_float+0x8c>
 800c912:	232d      	movs	r3, #45	; 0x2d
 800c914:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c918:	4a93      	ldr	r2, [pc, #588]	; (800cb68 <_printf_float+0x2dc>)
 800c91a:	4b94      	ldr	r3, [pc, #592]	; (800cb6c <_printf_float+0x2e0>)
 800c91c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c920:	bf94      	ite	ls
 800c922:	4690      	movls	r8, r2
 800c924:	4698      	movhi	r8, r3
 800c926:	2303      	movs	r3, #3
 800c928:	6123      	str	r3, [r4, #16]
 800c92a:	9b05      	ldr	r3, [sp, #20]
 800c92c:	f023 0304 	bic.w	r3, r3, #4
 800c930:	6023      	str	r3, [r4, #0]
 800c932:	f04f 0900 	mov.w	r9, #0
 800c936:	9700      	str	r7, [sp, #0]
 800c938:	4633      	mov	r3, r6
 800c93a:	aa0b      	add	r2, sp, #44	; 0x2c
 800c93c:	4621      	mov	r1, r4
 800c93e:	4628      	mov	r0, r5
 800c940:	f000 fa8a 	bl	800ce58 <_printf_common>
 800c944:	3001      	adds	r0, #1
 800c946:	f040 8090 	bne.w	800ca6a <_printf_float+0x1de>
 800c94a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c94e:	b00d      	add	sp, #52	; 0x34
 800c950:	ecbd 8b02 	vpop	{d8}
 800c954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c958:	4642      	mov	r2, r8
 800c95a:	464b      	mov	r3, r9
 800c95c:	4640      	mov	r0, r8
 800c95e:	4649      	mov	r1, r9
 800c960:	f7f4 f8e4 	bl	8000b2c <__aeabi_dcmpun>
 800c964:	b140      	cbz	r0, 800c978 <_printf_float+0xec>
 800c966:	464b      	mov	r3, r9
 800c968:	2b00      	cmp	r3, #0
 800c96a:	bfbc      	itt	lt
 800c96c:	232d      	movlt	r3, #45	; 0x2d
 800c96e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c972:	4a7f      	ldr	r2, [pc, #508]	; (800cb70 <_printf_float+0x2e4>)
 800c974:	4b7f      	ldr	r3, [pc, #508]	; (800cb74 <_printf_float+0x2e8>)
 800c976:	e7d1      	b.n	800c91c <_printf_float+0x90>
 800c978:	6863      	ldr	r3, [r4, #4]
 800c97a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c97e:	9206      	str	r2, [sp, #24]
 800c980:	1c5a      	adds	r2, r3, #1
 800c982:	d13f      	bne.n	800ca04 <_printf_float+0x178>
 800c984:	2306      	movs	r3, #6
 800c986:	6063      	str	r3, [r4, #4]
 800c988:	9b05      	ldr	r3, [sp, #20]
 800c98a:	6861      	ldr	r1, [r4, #4]
 800c98c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c990:	2300      	movs	r3, #0
 800c992:	9303      	str	r3, [sp, #12]
 800c994:	ab0a      	add	r3, sp, #40	; 0x28
 800c996:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c99a:	ab09      	add	r3, sp, #36	; 0x24
 800c99c:	ec49 8b10 	vmov	d0, r8, r9
 800c9a0:	9300      	str	r3, [sp, #0]
 800c9a2:	6022      	str	r2, [r4, #0]
 800c9a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c9a8:	4628      	mov	r0, r5
 800c9aa:	f7ff fecf 	bl	800c74c <__cvt>
 800c9ae:	9b06      	ldr	r3, [sp, #24]
 800c9b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c9b2:	2b47      	cmp	r3, #71	; 0x47
 800c9b4:	4680      	mov	r8, r0
 800c9b6:	d108      	bne.n	800c9ca <_printf_float+0x13e>
 800c9b8:	1cc8      	adds	r0, r1, #3
 800c9ba:	db02      	blt.n	800c9c2 <_printf_float+0x136>
 800c9bc:	6863      	ldr	r3, [r4, #4]
 800c9be:	4299      	cmp	r1, r3
 800c9c0:	dd41      	ble.n	800ca46 <_printf_float+0x1ba>
 800c9c2:	f1ab 0302 	sub.w	r3, fp, #2
 800c9c6:	fa5f fb83 	uxtb.w	fp, r3
 800c9ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c9ce:	d820      	bhi.n	800ca12 <_printf_float+0x186>
 800c9d0:	3901      	subs	r1, #1
 800c9d2:	465a      	mov	r2, fp
 800c9d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c9d8:	9109      	str	r1, [sp, #36]	; 0x24
 800c9da:	f7ff ff19 	bl	800c810 <__exponent>
 800c9de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c9e0:	1813      	adds	r3, r2, r0
 800c9e2:	2a01      	cmp	r2, #1
 800c9e4:	4681      	mov	r9, r0
 800c9e6:	6123      	str	r3, [r4, #16]
 800c9e8:	dc02      	bgt.n	800c9f0 <_printf_float+0x164>
 800c9ea:	6822      	ldr	r2, [r4, #0]
 800c9ec:	07d2      	lsls	r2, r2, #31
 800c9ee:	d501      	bpl.n	800c9f4 <_printf_float+0x168>
 800c9f0:	3301      	adds	r3, #1
 800c9f2:	6123      	str	r3, [r4, #16]
 800c9f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d09c      	beq.n	800c936 <_printf_float+0xaa>
 800c9fc:	232d      	movs	r3, #45	; 0x2d
 800c9fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ca02:	e798      	b.n	800c936 <_printf_float+0xaa>
 800ca04:	9a06      	ldr	r2, [sp, #24]
 800ca06:	2a47      	cmp	r2, #71	; 0x47
 800ca08:	d1be      	bne.n	800c988 <_printf_float+0xfc>
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d1bc      	bne.n	800c988 <_printf_float+0xfc>
 800ca0e:	2301      	movs	r3, #1
 800ca10:	e7b9      	b.n	800c986 <_printf_float+0xfa>
 800ca12:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ca16:	d118      	bne.n	800ca4a <_printf_float+0x1be>
 800ca18:	2900      	cmp	r1, #0
 800ca1a:	6863      	ldr	r3, [r4, #4]
 800ca1c:	dd0b      	ble.n	800ca36 <_printf_float+0x1aa>
 800ca1e:	6121      	str	r1, [r4, #16]
 800ca20:	b913      	cbnz	r3, 800ca28 <_printf_float+0x19c>
 800ca22:	6822      	ldr	r2, [r4, #0]
 800ca24:	07d0      	lsls	r0, r2, #31
 800ca26:	d502      	bpl.n	800ca2e <_printf_float+0x1a2>
 800ca28:	3301      	adds	r3, #1
 800ca2a:	440b      	add	r3, r1
 800ca2c:	6123      	str	r3, [r4, #16]
 800ca2e:	65a1      	str	r1, [r4, #88]	; 0x58
 800ca30:	f04f 0900 	mov.w	r9, #0
 800ca34:	e7de      	b.n	800c9f4 <_printf_float+0x168>
 800ca36:	b913      	cbnz	r3, 800ca3e <_printf_float+0x1b2>
 800ca38:	6822      	ldr	r2, [r4, #0]
 800ca3a:	07d2      	lsls	r2, r2, #31
 800ca3c:	d501      	bpl.n	800ca42 <_printf_float+0x1b6>
 800ca3e:	3302      	adds	r3, #2
 800ca40:	e7f4      	b.n	800ca2c <_printf_float+0x1a0>
 800ca42:	2301      	movs	r3, #1
 800ca44:	e7f2      	b.n	800ca2c <_printf_float+0x1a0>
 800ca46:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ca4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca4c:	4299      	cmp	r1, r3
 800ca4e:	db05      	blt.n	800ca5c <_printf_float+0x1d0>
 800ca50:	6823      	ldr	r3, [r4, #0]
 800ca52:	6121      	str	r1, [r4, #16]
 800ca54:	07d8      	lsls	r0, r3, #31
 800ca56:	d5ea      	bpl.n	800ca2e <_printf_float+0x1a2>
 800ca58:	1c4b      	adds	r3, r1, #1
 800ca5a:	e7e7      	b.n	800ca2c <_printf_float+0x1a0>
 800ca5c:	2900      	cmp	r1, #0
 800ca5e:	bfd4      	ite	le
 800ca60:	f1c1 0202 	rsble	r2, r1, #2
 800ca64:	2201      	movgt	r2, #1
 800ca66:	4413      	add	r3, r2
 800ca68:	e7e0      	b.n	800ca2c <_printf_float+0x1a0>
 800ca6a:	6823      	ldr	r3, [r4, #0]
 800ca6c:	055a      	lsls	r2, r3, #21
 800ca6e:	d407      	bmi.n	800ca80 <_printf_float+0x1f4>
 800ca70:	6923      	ldr	r3, [r4, #16]
 800ca72:	4642      	mov	r2, r8
 800ca74:	4631      	mov	r1, r6
 800ca76:	4628      	mov	r0, r5
 800ca78:	47b8      	blx	r7
 800ca7a:	3001      	adds	r0, #1
 800ca7c:	d12c      	bne.n	800cad8 <_printf_float+0x24c>
 800ca7e:	e764      	b.n	800c94a <_printf_float+0xbe>
 800ca80:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ca84:	f240 80e0 	bls.w	800cc48 <_printf_float+0x3bc>
 800ca88:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ca8c:	2200      	movs	r2, #0
 800ca8e:	2300      	movs	r3, #0
 800ca90:	f7f4 f81a 	bl	8000ac8 <__aeabi_dcmpeq>
 800ca94:	2800      	cmp	r0, #0
 800ca96:	d034      	beq.n	800cb02 <_printf_float+0x276>
 800ca98:	4a37      	ldr	r2, [pc, #220]	; (800cb78 <_printf_float+0x2ec>)
 800ca9a:	2301      	movs	r3, #1
 800ca9c:	4631      	mov	r1, r6
 800ca9e:	4628      	mov	r0, r5
 800caa0:	47b8      	blx	r7
 800caa2:	3001      	adds	r0, #1
 800caa4:	f43f af51 	beq.w	800c94a <_printf_float+0xbe>
 800caa8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800caac:	429a      	cmp	r2, r3
 800caae:	db02      	blt.n	800cab6 <_printf_float+0x22a>
 800cab0:	6823      	ldr	r3, [r4, #0]
 800cab2:	07d8      	lsls	r0, r3, #31
 800cab4:	d510      	bpl.n	800cad8 <_printf_float+0x24c>
 800cab6:	ee18 3a10 	vmov	r3, s16
 800caba:	4652      	mov	r2, sl
 800cabc:	4631      	mov	r1, r6
 800cabe:	4628      	mov	r0, r5
 800cac0:	47b8      	blx	r7
 800cac2:	3001      	adds	r0, #1
 800cac4:	f43f af41 	beq.w	800c94a <_printf_float+0xbe>
 800cac8:	f04f 0800 	mov.w	r8, #0
 800cacc:	f104 091a 	add.w	r9, r4, #26
 800cad0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cad2:	3b01      	subs	r3, #1
 800cad4:	4543      	cmp	r3, r8
 800cad6:	dc09      	bgt.n	800caec <_printf_float+0x260>
 800cad8:	6823      	ldr	r3, [r4, #0]
 800cada:	079b      	lsls	r3, r3, #30
 800cadc:	f100 8107 	bmi.w	800ccee <_printf_float+0x462>
 800cae0:	68e0      	ldr	r0, [r4, #12]
 800cae2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cae4:	4298      	cmp	r0, r3
 800cae6:	bfb8      	it	lt
 800cae8:	4618      	movlt	r0, r3
 800caea:	e730      	b.n	800c94e <_printf_float+0xc2>
 800caec:	2301      	movs	r3, #1
 800caee:	464a      	mov	r2, r9
 800caf0:	4631      	mov	r1, r6
 800caf2:	4628      	mov	r0, r5
 800caf4:	47b8      	blx	r7
 800caf6:	3001      	adds	r0, #1
 800caf8:	f43f af27 	beq.w	800c94a <_printf_float+0xbe>
 800cafc:	f108 0801 	add.w	r8, r8, #1
 800cb00:	e7e6      	b.n	800cad0 <_printf_float+0x244>
 800cb02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	dc39      	bgt.n	800cb7c <_printf_float+0x2f0>
 800cb08:	4a1b      	ldr	r2, [pc, #108]	; (800cb78 <_printf_float+0x2ec>)
 800cb0a:	2301      	movs	r3, #1
 800cb0c:	4631      	mov	r1, r6
 800cb0e:	4628      	mov	r0, r5
 800cb10:	47b8      	blx	r7
 800cb12:	3001      	adds	r0, #1
 800cb14:	f43f af19 	beq.w	800c94a <_printf_float+0xbe>
 800cb18:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800cb1c:	4313      	orrs	r3, r2
 800cb1e:	d102      	bne.n	800cb26 <_printf_float+0x29a>
 800cb20:	6823      	ldr	r3, [r4, #0]
 800cb22:	07d9      	lsls	r1, r3, #31
 800cb24:	d5d8      	bpl.n	800cad8 <_printf_float+0x24c>
 800cb26:	ee18 3a10 	vmov	r3, s16
 800cb2a:	4652      	mov	r2, sl
 800cb2c:	4631      	mov	r1, r6
 800cb2e:	4628      	mov	r0, r5
 800cb30:	47b8      	blx	r7
 800cb32:	3001      	adds	r0, #1
 800cb34:	f43f af09 	beq.w	800c94a <_printf_float+0xbe>
 800cb38:	f04f 0900 	mov.w	r9, #0
 800cb3c:	f104 0a1a 	add.w	sl, r4, #26
 800cb40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb42:	425b      	negs	r3, r3
 800cb44:	454b      	cmp	r3, r9
 800cb46:	dc01      	bgt.n	800cb4c <_printf_float+0x2c0>
 800cb48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb4a:	e792      	b.n	800ca72 <_printf_float+0x1e6>
 800cb4c:	2301      	movs	r3, #1
 800cb4e:	4652      	mov	r2, sl
 800cb50:	4631      	mov	r1, r6
 800cb52:	4628      	mov	r0, r5
 800cb54:	47b8      	blx	r7
 800cb56:	3001      	adds	r0, #1
 800cb58:	f43f aef7 	beq.w	800c94a <_printf_float+0xbe>
 800cb5c:	f109 0901 	add.w	r9, r9, #1
 800cb60:	e7ee      	b.n	800cb40 <_printf_float+0x2b4>
 800cb62:	bf00      	nop
 800cb64:	7fefffff 	.word	0x7fefffff
 800cb68:	0800f7c3 	.word	0x0800f7c3
 800cb6c:	0800f7c7 	.word	0x0800f7c7
 800cb70:	0800f7cb 	.word	0x0800f7cb
 800cb74:	0800f7cf 	.word	0x0800f7cf
 800cb78:	0800f7d3 	.word	0x0800f7d3
 800cb7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cb7e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cb80:	429a      	cmp	r2, r3
 800cb82:	bfa8      	it	ge
 800cb84:	461a      	movge	r2, r3
 800cb86:	2a00      	cmp	r2, #0
 800cb88:	4691      	mov	r9, r2
 800cb8a:	dc37      	bgt.n	800cbfc <_printf_float+0x370>
 800cb8c:	f04f 0b00 	mov.w	fp, #0
 800cb90:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cb94:	f104 021a 	add.w	r2, r4, #26
 800cb98:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cb9a:	9305      	str	r3, [sp, #20]
 800cb9c:	eba3 0309 	sub.w	r3, r3, r9
 800cba0:	455b      	cmp	r3, fp
 800cba2:	dc33      	bgt.n	800cc0c <_printf_float+0x380>
 800cba4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cba8:	429a      	cmp	r2, r3
 800cbaa:	db3b      	blt.n	800cc24 <_printf_float+0x398>
 800cbac:	6823      	ldr	r3, [r4, #0]
 800cbae:	07da      	lsls	r2, r3, #31
 800cbb0:	d438      	bmi.n	800cc24 <_printf_float+0x398>
 800cbb2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800cbb6:	eba2 0903 	sub.w	r9, r2, r3
 800cbba:	9b05      	ldr	r3, [sp, #20]
 800cbbc:	1ad2      	subs	r2, r2, r3
 800cbbe:	4591      	cmp	r9, r2
 800cbc0:	bfa8      	it	ge
 800cbc2:	4691      	movge	r9, r2
 800cbc4:	f1b9 0f00 	cmp.w	r9, #0
 800cbc8:	dc35      	bgt.n	800cc36 <_printf_float+0x3aa>
 800cbca:	f04f 0800 	mov.w	r8, #0
 800cbce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cbd2:	f104 0a1a 	add.w	sl, r4, #26
 800cbd6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cbda:	1a9b      	subs	r3, r3, r2
 800cbdc:	eba3 0309 	sub.w	r3, r3, r9
 800cbe0:	4543      	cmp	r3, r8
 800cbe2:	f77f af79 	ble.w	800cad8 <_printf_float+0x24c>
 800cbe6:	2301      	movs	r3, #1
 800cbe8:	4652      	mov	r2, sl
 800cbea:	4631      	mov	r1, r6
 800cbec:	4628      	mov	r0, r5
 800cbee:	47b8      	blx	r7
 800cbf0:	3001      	adds	r0, #1
 800cbf2:	f43f aeaa 	beq.w	800c94a <_printf_float+0xbe>
 800cbf6:	f108 0801 	add.w	r8, r8, #1
 800cbfa:	e7ec      	b.n	800cbd6 <_printf_float+0x34a>
 800cbfc:	4613      	mov	r3, r2
 800cbfe:	4631      	mov	r1, r6
 800cc00:	4642      	mov	r2, r8
 800cc02:	4628      	mov	r0, r5
 800cc04:	47b8      	blx	r7
 800cc06:	3001      	adds	r0, #1
 800cc08:	d1c0      	bne.n	800cb8c <_printf_float+0x300>
 800cc0a:	e69e      	b.n	800c94a <_printf_float+0xbe>
 800cc0c:	2301      	movs	r3, #1
 800cc0e:	4631      	mov	r1, r6
 800cc10:	4628      	mov	r0, r5
 800cc12:	9205      	str	r2, [sp, #20]
 800cc14:	47b8      	blx	r7
 800cc16:	3001      	adds	r0, #1
 800cc18:	f43f ae97 	beq.w	800c94a <_printf_float+0xbe>
 800cc1c:	9a05      	ldr	r2, [sp, #20]
 800cc1e:	f10b 0b01 	add.w	fp, fp, #1
 800cc22:	e7b9      	b.n	800cb98 <_printf_float+0x30c>
 800cc24:	ee18 3a10 	vmov	r3, s16
 800cc28:	4652      	mov	r2, sl
 800cc2a:	4631      	mov	r1, r6
 800cc2c:	4628      	mov	r0, r5
 800cc2e:	47b8      	blx	r7
 800cc30:	3001      	adds	r0, #1
 800cc32:	d1be      	bne.n	800cbb2 <_printf_float+0x326>
 800cc34:	e689      	b.n	800c94a <_printf_float+0xbe>
 800cc36:	9a05      	ldr	r2, [sp, #20]
 800cc38:	464b      	mov	r3, r9
 800cc3a:	4442      	add	r2, r8
 800cc3c:	4631      	mov	r1, r6
 800cc3e:	4628      	mov	r0, r5
 800cc40:	47b8      	blx	r7
 800cc42:	3001      	adds	r0, #1
 800cc44:	d1c1      	bne.n	800cbca <_printf_float+0x33e>
 800cc46:	e680      	b.n	800c94a <_printf_float+0xbe>
 800cc48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cc4a:	2a01      	cmp	r2, #1
 800cc4c:	dc01      	bgt.n	800cc52 <_printf_float+0x3c6>
 800cc4e:	07db      	lsls	r3, r3, #31
 800cc50:	d53a      	bpl.n	800ccc8 <_printf_float+0x43c>
 800cc52:	2301      	movs	r3, #1
 800cc54:	4642      	mov	r2, r8
 800cc56:	4631      	mov	r1, r6
 800cc58:	4628      	mov	r0, r5
 800cc5a:	47b8      	blx	r7
 800cc5c:	3001      	adds	r0, #1
 800cc5e:	f43f ae74 	beq.w	800c94a <_printf_float+0xbe>
 800cc62:	ee18 3a10 	vmov	r3, s16
 800cc66:	4652      	mov	r2, sl
 800cc68:	4631      	mov	r1, r6
 800cc6a:	4628      	mov	r0, r5
 800cc6c:	47b8      	blx	r7
 800cc6e:	3001      	adds	r0, #1
 800cc70:	f43f ae6b 	beq.w	800c94a <_printf_float+0xbe>
 800cc74:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cc78:	2200      	movs	r2, #0
 800cc7a:	2300      	movs	r3, #0
 800cc7c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800cc80:	f7f3 ff22 	bl	8000ac8 <__aeabi_dcmpeq>
 800cc84:	b9d8      	cbnz	r0, 800ccbe <_printf_float+0x432>
 800cc86:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800cc8a:	f108 0201 	add.w	r2, r8, #1
 800cc8e:	4631      	mov	r1, r6
 800cc90:	4628      	mov	r0, r5
 800cc92:	47b8      	blx	r7
 800cc94:	3001      	adds	r0, #1
 800cc96:	d10e      	bne.n	800ccb6 <_printf_float+0x42a>
 800cc98:	e657      	b.n	800c94a <_printf_float+0xbe>
 800cc9a:	2301      	movs	r3, #1
 800cc9c:	4652      	mov	r2, sl
 800cc9e:	4631      	mov	r1, r6
 800cca0:	4628      	mov	r0, r5
 800cca2:	47b8      	blx	r7
 800cca4:	3001      	adds	r0, #1
 800cca6:	f43f ae50 	beq.w	800c94a <_printf_float+0xbe>
 800ccaa:	f108 0801 	add.w	r8, r8, #1
 800ccae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ccb0:	3b01      	subs	r3, #1
 800ccb2:	4543      	cmp	r3, r8
 800ccb4:	dcf1      	bgt.n	800cc9a <_printf_float+0x40e>
 800ccb6:	464b      	mov	r3, r9
 800ccb8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ccbc:	e6da      	b.n	800ca74 <_printf_float+0x1e8>
 800ccbe:	f04f 0800 	mov.w	r8, #0
 800ccc2:	f104 0a1a 	add.w	sl, r4, #26
 800ccc6:	e7f2      	b.n	800ccae <_printf_float+0x422>
 800ccc8:	2301      	movs	r3, #1
 800ccca:	4642      	mov	r2, r8
 800cccc:	e7df      	b.n	800cc8e <_printf_float+0x402>
 800ccce:	2301      	movs	r3, #1
 800ccd0:	464a      	mov	r2, r9
 800ccd2:	4631      	mov	r1, r6
 800ccd4:	4628      	mov	r0, r5
 800ccd6:	47b8      	blx	r7
 800ccd8:	3001      	adds	r0, #1
 800ccda:	f43f ae36 	beq.w	800c94a <_printf_float+0xbe>
 800ccde:	f108 0801 	add.w	r8, r8, #1
 800cce2:	68e3      	ldr	r3, [r4, #12]
 800cce4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cce6:	1a5b      	subs	r3, r3, r1
 800cce8:	4543      	cmp	r3, r8
 800ccea:	dcf0      	bgt.n	800ccce <_printf_float+0x442>
 800ccec:	e6f8      	b.n	800cae0 <_printf_float+0x254>
 800ccee:	f04f 0800 	mov.w	r8, #0
 800ccf2:	f104 0919 	add.w	r9, r4, #25
 800ccf6:	e7f4      	b.n	800cce2 <_printf_float+0x456>

0800ccf8 <malloc>:
 800ccf8:	4b02      	ldr	r3, [pc, #8]	; (800cd04 <malloc+0xc>)
 800ccfa:	4601      	mov	r1, r0
 800ccfc:	6818      	ldr	r0, [r3, #0]
 800ccfe:	f000 b82b 	b.w	800cd58 <_malloc_r>
 800cd02:	bf00      	nop
 800cd04:	20000068 	.word	0x20000068

0800cd08 <free>:
 800cd08:	4b02      	ldr	r3, [pc, #8]	; (800cd14 <free+0xc>)
 800cd0a:	4601      	mov	r1, r0
 800cd0c:	6818      	ldr	r0, [r3, #0]
 800cd0e:	f001 ba55 	b.w	800e1bc <_free_r>
 800cd12:	bf00      	nop
 800cd14:	20000068 	.word	0x20000068

0800cd18 <sbrk_aligned>:
 800cd18:	b570      	push	{r4, r5, r6, lr}
 800cd1a:	4e0e      	ldr	r6, [pc, #56]	; (800cd54 <sbrk_aligned+0x3c>)
 800cd1c:	460c      	mov	r4, r1
 800cd1e:	6831      	ldr	r1, [r6, #0]
 800cd20:	4605      	mov	r5, r0
 800cd22:	b911      	cbnz	r1, 800cd2a <sbrk_aligned+0x12>
 800cd24:	f000 fb82 	bl	800d42c <_sbrk_r>
 800cd28:	6030      	str	r0, [r6, #0]
 800cd2a:	4621      	mov	r1, r4
 800cd2c:	4628      	mov	r0, r5
 800cd2e:	f000 fb7d 	bl	800d42c <_sbrk_r>
 800cd32:	1c43      	adds	r3, r0, #1
 800cd34:	d00a      	beq.n	800cd4c <sbrk_aligned+0x34>
 800cd36:	1cc4      	adds	r4, r0, #3
 800cd38:	f024 0403 	bic.w	r4, r4, #3
 800cd3c:	42a0      	cmp	r0, r4
 800cd3e:	d007      	beq.n	800cd50 <sbrk_aligned+0x38>
 800cd40:	1a21      	subs	r1, r4, r0
 800cd42:	4628      	mov	r0, r5
 800cd44:	f000 fb72 	bl	800d42c <_sbrk_r>
 800cd48:	3001      	adds	r0, #1
 800cd4a:	d101      	bne.n	800cd50 <sbrk_aligned+0x38>
 800cd4c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800cd50:	4620      	mov	r0, r4
 800cd52:	bd70      	pop	{r4, r5, r6, pc}
 800cd54:	20004fbc 	.word	0x20004fbc

0800cd58 <_malloc_r>:
 800cd58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd5c:	1ccd      	adds	r5, r1, #3
 800cd5e:	f025 0503 	bic.w	r5, r5, #3
 800cd62:	3508      	adds	r5, #8
 800cd64:	2d0c      	cmp	r5, #12
 800cd66:	bf38      	it	cc
 800cd68:	250c      	movcc	r5, #12
 800cd6a:	2d00      	cmp	r5, #0
 800cd6c:	4607      	mov	r7, r0
 800cd6e:	db01      	blt.n	800cd74 <_malloc_r+0x1c>
 800cd70:	42a9      	cmp	r1, r5
 800cd72:	d905      	bls.n	800cd80 <_malloc_r+0x28>
 800cd74:	230c      	movs	r3, #12
 800cd76:	603b      	str	r3, [r7, #0]
 800cd78:	2600      	movs	r6, #0
 800cd7a:	4630      	mov	r0, r6
 800cd7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd80:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800ce54 <_malloc_r+0xfc>
 800cd84:	f000 f9f8 	bl	800d178 <__malloc_lock>
 800cd88:	f8d8 3000 	ldr.w	r3, [r8]
 800cd8c:	461c      	mov	r4, r3
 800cd8e:	bb5c      	cbnz	r4, 800cde8 <_malloc_r+0x90>
 800cd90:	4629      	mov	r1, r5
 800cd92:	4638      	mov	r0, r7
 800cd94:	f7ff ffc0 	bl	800cd18 <sbrk_aligned>
 800cd98:	1c43      	adds	r3, r0, #1
 800cd9a:	4604      	mov	r4, r0
 800cd9c:	d155      	bne.n	800ce4a <_malloc_r+0xf2>
 800cd9e:	f8d8 4000 	ldr.w	r4, [r8]
 800cda2:	4626      	mov	r6, r4
 800cda4:	2e00      	cmp	r6, #0
 800cda6:	d145      	bne.n	800ce34 <_malloc_r+0xdc>
 800cda8:	2c00      	cmp	r4, #0
 800cdaa:	d048      	beq.n	800ce3e <_malloc_r+0xe6>
 800cdac:	6823      	ldr	r3, [r4, #0]
 800cdae:	4631      	mov	r1, r6
 800cdb0:	4638      	mov	r0, r7
 800cdb2:	eb04 0903 	add.w	r9, r4, r3
 800cdb6:	f000 fb39 	bl	800d42c <_sbrk_r>
 800cdba:	4581      	cmp	r9, r0
 800cdbc:	d13f      	bne.n	800ce3e <_malloc_r+0xe6>
 800cdbe:	6821      	ldr	r1, [r4, #0]
 800cdc0:	1a6d      	subs	r5, r5, r1
 800cdc2:	4629      	mov	r1, r5
 800cdc4:	4638      	mov	r0, r7
 800cdc6:	f7ff ffa7 	bl	800cd18 <sbrk_aligned>
 800cdca:	3001      	adds	r0, #1
 800cdcc:	d037      	beq.n	800ce3e <_malloc_r+0xe6>
 800cdce:	6823      	ldr	r3, [r4, #0]
 800cdd0:	442b      	add	r3, r5
 800cdd2:	6023      	str	r3, [r4, #0]
 800cdd4:	f8d8 3000 	ldr.w	r3, [r8]
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d038      	beq.n	800ce4e <_malloc_r+0xf6>
 800cddc:	685a      	ldr	r2, [r3, #4]
 800cdde:	42a2      	cmp	r2, r4
 800cde0:	d12b      	bne.n	800ce3a <_malloc_r+0xe2>
 800cde2:	2200      	movs	r2, #0
 800cde4:	605a      	str	r2, [r3, #4]
 800cde6:	e00f      	b.n	800ce08 <_malloc_r+0xb0>
 800cde8:	6822      	ldr	r2, [r4, #0]
 800cdea:	1b52      	subs	r2, r2, r5
 800cdec:	d41f      	bmi.n	800ce2e <_malloc_r+0xd6>
 800cdee:	2a0b      	cmp	r2, #11
 800cdf0:	d917      	bls.n	800ce22 <_malloc_r+0xca>
 800cdf2:	1961      	adds	r1, r4, r5
 800cdf4:	42a3      	cmp	r3, r4
 800cdf6:	6025      	str	r5, [r4, #0]
 800cdf8:	bf18      	it	ne
 800cdfa:	6059      	strne	r1, [r3, #4]
 800cdfc:	6863      	ldr	r3, [r4, #4]
 800cdfe:	bf08      	it	eq
 800ce00:	f8c8 1000 	streq.w	r1, [r8]
 800ce04:	5162      	str	r2, [r4, r5]
 800ce06:	604b      	str	r3, [r1, #4]
 800ce08:	4638      	mov	r0, r7
 800ce0a:	f104 060b 	add.w	r6, r4, #11
 800ce0e:	f000 f9b9 	bl	800d184 <__malloc_unlock>
 800ce12:	f026 0607 	bic.w	r6, r6, #7
 800ce16:	1d23      	adds	r3, r4, #4
 800ce18:	1af2      	subs	r2, r6, r3
 800ce1a:	d0ae      	beq.n	800cd7a <_malloc_r+0x22>
 800ce1c:	1b9b      	subs	r3, r3, r6
 800ce1e:	50a3      	str	r3, [r4, r2]
 800ce20:	e7ab      	b.n	800cd7a <_malloc_r+0x22>
 800ce22:	42a3      	cmp	r3, r4
 800ce24:	6862      	ldr	r2, [r4, #4]
 800ce26:	d1dd      	bne.n	800cde4 <_malloc_r+0x8c>
 800ce28:	f8c8 2000 	str.w	r2, [r8]
 800ce2c:	e7ec      	b.n	800ce08 <_malloc_r+0xb0>
 800ce2e:	4623      	mov	r3, r4
 800ce30:	6864      	ldr	r4, [r4, #4]
 800ce32:	e7ac      	b.n	800cd8e <_malloc_r+0x36>
 800ce34:	4634      	mov	r4, r6
 800ce36:	6876      	ldr	r6, [r6, #4]
 800ce38:	e7b4      	b.n	800cda4 <_malloc_r+0x4c>
 800ce3a:	4613      	mov	r3, r2
 800ce3c:	e7cc      	b.n	800cdd8 <_malloc_r+0x80>
 800ce3e:	230c      	movs	r3, #12
 800ce40:	603b      	str	r3, [r7, #0]
 800ce42:	4638      	mov	r0, r7
 800ce44:	f000 f99e 	bl	800d184 <__malloc_unlock>
 800ce48:	e797      	b.n	800cd7a <_malloc_r+0x22>
 800ce4a:	6025      	str	r5, [r4, #0]
 800ce4c:	e7dc      	b.n	800ce08 <_malloc_r+0xb0>
 800ce4e:	605b      	str	r3, [r3, #4]
 800ce50:	deff      	udf	#255	; 0xff
 800ce52:	bf00      	nop
 800ce54:	20004fb8 	.word	0x20004fb8

0800ce58 <_printf_common>:
 800ce58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce5c:	4616      	mov	r6, r2
 800ce5e:	4699      	mov	r9, r3
 800ce60:	688a      	ldr	r2, [r1, #8]
 800ce62:	690b      	ldr	r3, [r1, #16]
 800ce64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ce68:	4293      	cmp	r3, r2
 800ce6a:	bfb8      	it	lt
 800ce6c:	4613      	movlt	r3, r2
 800ce6e:	6033      	str	r3, [r6, #0]
 800ce70:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ce74:	4607      	mov	r7, r0
 800ce76:	460c      	mov	r4, r1
 800ce78:	b10a      	cbz	r2, 800ce7e <_printf_common+0x26>
 800ce7a:	3301      	adds	r3, #1
 800ce7c:	6033      	str	r3, [r6, #0]
 800ce7e:	6823      	ldr	r3, [r4, #0]
 800ce80:	0699      	lsls	r1, r3, #26
 800ce82:	bf42      	ittt	mi
 800ce84:	6833      	ldrmi	r3, [r6, #0]
 800ce86:	3302      	addmi	r3, #2
 800ce88:	6033      	strmi	r3, [r6, #0]
 800ce8a:	6825      	ldr	r5, [r4, #0]
 800ce8c:	f015 0506 	ands.w	r5, r5, #6
 800ce90:	d106      	bne.n	800cea0 <_printf_common+0x48>
 800ce92:	f104 0a19 	add.w	sl, r4, #25
 800ce96:	68e3      	ldr	r3, [r4, #12]
 800ce98:	6832      	ldr	r2, [r6, #0]
 800ce9a:	1a9b      	subs	r3, r3, r2
 800ce9c:	42ab      	cmp	r3, r5
 800ce9e:	dc26      	bgt.n	800ceee <_printf_common+0x96>
 800cea0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cea4:	1e13      	subs	r3, r2, #0
 800cea6:	6822      	ldr	r2, [r4, #0]
 800cea8:	bf18      	it	ne
 800ceaa:	2301      	movne	r3, #1
 800ceac:	0692      	lsls	r2, r2, #26
 800ceae:	d42b      	bmi.n	800cf08 <_printf_common+0xb0>
 800ceb0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ceb4:	4649      	mov	r1, r9
 800ceb6:	4638      	mov	r0, r7
 800ceb8:	47c0      	blx	r8
 800ceba:	3001      	adds	r0, #1
 800cebc:	d01e      	beq.n	800cefc <_printf_common+0xa4>
 800cebe:	6823      	ldr	r3, [r4, #0]
 800cec0:	6922      	ldr	r2, [r4, #16]
 800cec2:	f003 0306 	and.w	r3, r3, #6
 800cec6:	2b04      	cmp	r3, #4
 800cec8:	bf02      	ittt	eq
 800ceca:	68e5      	ldreq	r5, [r4, #12]
 800cecc:	6833      	ldreq	r3, [r6, #0]
 800cece:	1aed      	subeq	r5, r5, r3
 800ced0:	68a3      	ldr	r3, [r4, #8]
 800ced2:	bf0c      	ite	eq
 800ced4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ced8:	2500      	movne	r5, #0
 800ceda:	4293      	cmp	r3, r2
 800cedc:	bfc4      	itt	gt
 800cede:	1a9b      	subgt	r3, r3, r2
 800cee0:	18ed      	addgt	r5, r5, r3
 800cee2:	2600      	movs	r6, #0
 800cee4:	341a      	adds	r4, #26
 800cee6:	42b5      	cmp	r5, r6
 800cee8:	d11a      	bne.n	800cf20 <_printf_common+0xc8>
 800ceea:	2000      	movs	r0, #0
 800ceec:	e008      	b.n	800cf00 <_printf_common+0xa8>
 800ceee:	2301      	movs	r3, #1
 800cef0:	4652      	mov	r2, sl
 800cef2:	4649      	mov	r1, r9
 800cef4:	4638      	mov	r0, r7
 800cef6:	47c0      	blx	r8
 800cef8:	3001      	adds	r0, #1
 800cefa:	d103      	bne.n	800cf04 <_printf_common+0xac>
 800cefc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cf00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf04:	3501      	adds	r5, #1
 800cf06:	e7c6      	b.n	800ce96 <_printf_common+0x3e>
 800cf08:	18e1      	adds	r1, r4, r3
 800cf0a:	1c5a      	adds	r2, r3, #1
 800cf0c:	2030      	movs	r0, #48	; 0x30
 800cf0e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cf12:	4422      	add	r2, r4
 800cf14:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cf18:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cf1c:	3302      	adds	r3, #2
 800cf1e:	e7c7      	b.n	800ceb0 <_printf_common+0x58>
 800cf20:	2301      	movs	r3, #1
 800cf22:	4622      	mov	r2, r4
 800cf24:	4649      	mov	r1, r9
 800cf26:	4638      	mov	r0, r7
 800cf28:	47c0      	blx	r8
 800cf2a:	3001      	adds	r0, #1
 800cf2c:	d0e6      	beq.n	800cefc <_printf_common+0xa4>
 800cf2e:	3601      	adds	r6, #1
 800cf30:	e7d9      	b.n	800cee6 <_printf_common+0x8e>
	...

0800cf34 <_printf_i>:
 800cf34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cf38:	7e0f      	ldrb	r7, [r1, #24]
 800cf3a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800cf3c:	2f78      	cmp	r7, #120	; 0x78
 800cf3e:	4691      	mov	r9, r2
 800cf40:	4680      	mov	r8, r0
 800cf42:	460c      	mov	r4, r1
 800cf44:	469a      	mov	sl, r3
 800cf46:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800cf4a:	d807      	bhi.n	800cf5c <_printf_i+0x28>
 800cf4c:	2f62      	cmp	r7, #98	; 0x62
 800cf4e:	d80a      	bhi.n	800cf66 <_printf_i+0x32>
 800cf50:	2f00      	cmp	r7, #0
 800cf52:	f000 80d4 	beq.w	800d0fe <_printf_i+0x1ca>
 800cf56:	2f58      	cmp	r7, #88	; 0x58
 800cf58:	f000 80c0 	beq.w	800d0dc <_printf_i+0x1a8>
 800cf5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cf60:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cf64:	e03a      	b.n	800cfdc <_printf_i+0xa8>
 800cf66:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800cf6a:	2b15      	cmp	r3, #21
 800cf6c:	d8f6      	bhi.n	800cf5c <_printf_i+0x28>
 800cf6e:	a101      	add	r1, pc, #4	; (adr r1, 800cf74 <_printf_i+0x40>)
 800cf70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cf74:	0800cfcd 	.word	0x0800cfcd
 800cf78:	0800cfe1 	.word	0x0800cfe1
 800cf7c:	0800cf5d 	.word	0x0800cf5d
 800cf80:	0800cf5d 	.word	0x0800cf5d
 800cf84:	0800cf5d 	.word	0x0800cf5d
 800cf88:	0800cf5d 	.word	0x0800cf5d
 800cf8c:	0800cfe1 	.word	0x0800cfe1
 800cf90:	0800cf5d 	.word	0x0800cf5d
 800cf94:	0800cf5d 	.word	0x0800cf5d
 800cf98:	0800cf5d 	.word	0x0800cf5d
 800cf9c:	0800cf5d 	.word	0x0800cf5d
 800cfa0:	0800d0e5 	.word	0x0800d0e5
 800cfa4:	0800d00d 	.word	0x0800d00d
 800cfa8:	0800d09f 	.word	0x0800d09f
 800cfac:	0800cf5d 	.word	0x0800cf5d
 800cfb0:	0800cf5d 	.word	0x0800cf5d
 800cfb4:	0800d107 	.word	0x0800d107
 800cfb8:	0800cf5d 	.word	0x0800cf5d
 800cfbc:	0800d00d 	.word	0x0800d00d
 800cfc0:	0800cf5d 	.word	0x0800cf5d
 800cfc4:	0800cf5d 	.word	0x0800cf5d
 800cfc8:	0800d0a7 	.word	0x0800d0a7
 800cfcc:	682b      	ldr	r3, [r5, #0]
 800cfce:	1d1a      	adds	r2, r3, #4
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	602a      	str	r2, [r5, #0]
 800cfd4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cfd8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cfdc:	2301      	movs	r3, #1
 800cfde:	e09f      	b.n	800d120 <_printf_i+0x1ec>
 800cfe0:	6820      	ldr	r0, [r4, #0]
 800cfe2:	682b      	ldr	r3, [r5, #0]
 800cfe4:	0607      	lsls	r7, r0, #24
 800cfe6:	f103 0104 	add.w	r1, r3, #4
 800cfea:	6029      	str	r1, [r5, #0]
 800cfec:	d501      	bpl.n	800cff2 <_printf_i+0xbe>
 800cfee:	681e      	ldr	r6, [r3, #0]
 800cff0:	e003      	b.n	800cffa <_printf_i+0xc6>
 800cff2:	0646      	lsls	r6, r0, #25
 800cff4:	d5fb      	bpl.n	800cfee <_printf_i+0xba>
 800cff6:	f9b3 6000 	ldrsh.w	r6, [r3]
 800cffa:	2e00      	cmp	r6, #0
 800cffc:	da03      	bge.n	800d006 <_printf_i+0xd2>
 800cffe:	232d      	movs	r3, #45	; 0x2d
 800d000:	4276      	negs	r6, r6
 800d002:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d006:	485a      	ldr	r0, [pc, #360]	; (800d170 <_printf_i+0x23c>)
 800d008:	230a      	movs	r3, #10
 800d00a:	e012      	b.n	800d032 <_printf_i+0xfe>
 800d00c:	682b      	ldr	r3, [r5, #0]
 800d00e:	6820      	ldr	r0, [r4, #0]
 800d010:	1d19      	adds	r1, r3, #4
 800d012:	6029      	str	r1, [r5, #0]
 800d014:	0605      	lsls	r5, r0, #24
 800d016:	d501      	bpl.n	800d01c <_printf_i+0xe8>
 800d018:	681e      	ldr	r6, [r3, #0]
 800d01a:	e002      	b.n	800d022 <_printf_i+0xee>
 800d01c:	0641      	lsls	r1, r0, #25
 800d01e:	d5fb      	bpl.n	800d018 <_printf_i+0xe4>
 800d020:	881e      	ldrh	r6, [r3, #0]
 800d022:	4853      	ldr	r0, [pc, #332]	; (800d170 <_printf_i+0x23c>)
 800d024:	2f6f      	cmp	r7, #111	; 0x6f
 800d026:	bf0c      	ite	eq
 800d028:	2308      	moveq	r3, #8
 800d02a:	230a      	movne	r3, #10
 800d02c:	2100      	movs	r1, #0
 800d02e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d032:	6865      	ldr	r5, [r4, #4]
 800d034:	60a5      	str	r5, [r4, #8]
 800d036:	2d00      	cmp	r5, #0
 800d038:	bfa2      	ittt	ge
 800d03a:	6821      	ldrge	r1, [r4, #0]
 800d03c:	f021 0104 	bicge.w	r1, r1, #4
 800d040:	6021      	strge	r1, [r4, #0]
 800d042:	b90e      	cbnz	r6, 800d048 <_printf_i+0x114>
 800d044:	2d00      	cmp	r5, #0
 800d046:	d04b      	beq.n	800d0e0 <_printf_i+0x1ac>
 800d048:	4615      	mov	r5, r2
 800d04a:	fbb6 f1f3 	udiv	r1, r6, r3
 800d04e:	fb03 6711 	mls	r7, r3, r1, r6
 800d052:	5dc7      	ldrb	r7, [r0, r7]
 800d054:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d058:	4637      	mov	r7, r6
 800d05a:	42bb      	cmp	r3, r7
 800d05c:	460e      	mov	r6, r1
 800d05e:	d9f4      	bls.n	800d04a <_printf_i+0x116>
 800d060:	2b08      	cmp	r3, #8
 800d062:	d10b      	bne.n	800d07c <_printf_i+0x148>
 800d064:	6823      	ldr	r3, [r4, #0]
 800d066:	07de      	lsls	r6, r3, #31
 800d068:	d508      	bpl.n	800d07c <_printf_i+0x148>
 800d06a:	6923      	ldr	r3, [r4, #16]
 800d06c:	6861      	ldr	r1, [r4, #4]
 800d06e:	4299      	cmp	r1, r3
 800d070:	bfde      	ittt	le
 800d072:	2330      	movle	r3, #48	; 0x30
 800d074:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d078:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800d07c:	1b52      	subs	r2, r2, r5
 800d07e:	6122      	str	r2, [r4, #16]
 800d080:	f8cd a000 	str.w	sl, [sp]
 800d084:	464b      	mov	r3, r9
 800d086:	aa03      	add	r2, sp, #12
 800d088:	4621      	mov	r1, r4
 800d08a:	4640      	mov	r0, r8
 800d08c:	f7ff fee4 	bl	800ce58 <_printf_common>
 800d090:	3001      	adds	r0, #1
 800d092:	d14a      	bne.n	800d12a <_printf_i+0x1f6>
 800d094:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d098:	b004      	add	sp, #16
 800d09a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d09e:	6823      	ldr	r3, [r4, #0]
 800d0a0:	f043 0320 	orr.w	r3, r3, #32
 800d0a4:	6023      	str	r3, [r4, #0]
 800d0a6:	4833      	ldr	r0, [pc, #204]	; (800d174 <_printf_i+0x240>)
 800d0a8:	2778      	movs	r7, #120	; 0x78
 800d0aa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d0ae:	6823      	ldr	r3, [r4, #0]
 800d0b0:	6829      	ldr	r1, [r5, #0]
 800d0b2:	061f      	lsls	r7, r3, #24
 800d0b4:	f851 6b04 	ldr.w	r6, [r1], #4
 800d0b8:	d402      	bmi.n	800d0c0 <_printf_i+0x18c>
 800d0ba:	065f      	lsls	r7, r3, #25
 800d0bc:	bf48      	it	mi
 800d0be:	b2b6      	uxthmi	r6, r6
 800d0c0:	07df      	lsls	r7, r3, #31
 800d0c2:	bf48      	it	mi
 800d0c4:	f043 0320 	orrmi.w	r3, r3, #32
 800d0c8:	6029      	str	r1, [r5, #0]
 800d0ca:	bf48      	it	mi
 800d0cc:	6023      	strmi	r3, [r4, #0]
 800d0ce:	b91e      	cbnz	r6, 800d0d8 <_printf_i+0x1a4>
 800d0d0:	6823      	ldr	r3, [r4, #0]
 800d0d2:	f023 0320 	bic.w	r3, r3, #32
 800d0d6:	6023      	str	r3, [r4, #0]
 800d0d8:	2310      	movs	r3, #16
 800d0da:	e7a7      	b.n	800d02c <_printf_i+0xf8>
 800d0dc:	4824      	ldr	r0, [pc, #144]	; (800d170 <_printf_i+0x23c>)
 800d0de:	e7e4      	b.n	800d0aa <_printf_i+0x176>
 800d0e0:	4615      	mov	r5, r2
 800d0e2:	e7bd      	b.n	800d060 <_printf_i+0x12c>
 800d0e4:	682b      	ldr	r3, [r5, #0]
 800d0e6:	6826      	ldr	r6, [r4, #0]
 800d0e8:	6961      	ldr	r1, [r4, #20]
 800d0ea:	1d18      	adds	r0, r3, #4
 800d0ec:	6028      	str	r0, [r5, #0]
 800d0ee:	0635      	lsls	r5, r6, #24
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	d501      	bpl.n	800d0f8 <_printf_i+0x1c4>
 800d0f4:	6019      	str	r1, [r3, #0]
 800d0f6:	e002      	b.n	800d0fe <_printf_i+0x1ca>
 800d0f8:	0670      	lsls	r0, r6, #25
 800d0fa:	d5fb      	bpl.n	800d0f4 <_printf_i+0x1c0>
 800d0fc:	8019      	strh	r1, [r3, #0]
 800d0fe:	2300      	movs	r3, #0
 800d100:	6123      	str	r3, [r4, #16]
 800d102:	4615      	mov	r5, r2
 800d104:	e7bc      	b.n	800d080 <_printf_i+0x14c>
 800d106:	682b      	ldr	r3, [r5, #0]
 800d108:	1d1a      	adds	r2, r3, #4
 800d10a:	602a      	str	r2, [r5, #0]
 800d10c:	681d      	ldr	r5, [r3, #0]
 800d10e:	6862      	ldr	r2, [r4, #4]
 800d110:	2100      	movs	r1, #0
 800d112:	4628      	mov	r0, r5
 800d114:	f7f3 f85c 	bl	80001d0 <memchr>
 800d118:	b108      	cbz	r0, 800d11e <_printf_i+0x1ea>
 800d11a:	1b40      	subs	r0, r0, r5
 800d11c:	6060      	str	r0, [r4, #4]
 800d11e:	6863      	ldr	r3, [r4, #4]
 800d120:	6123      	str	r3, [r4, #16]
 800d122:	2300      	movs	r3, #0
 800d124:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d128:	e7aa      	b.n	800d080 <_printf_i+0x14c>
 800d12a:	6923      	ldr	r3, [r4, #16]
 800d12c:	462a      	mov	r2, r5
 800d12e:	4649      	mov	r1, r9
 800d130:	4640      	mov	r0, r8
 800d132:	47d0      	blx	sl
 800d134:	3001      	adds	r0, #1
 800d136:	d0ad      	beq.n	800d094 <_printf_i+0x160>
 800d138:	6823      	ldr	r3, [r4, #0]
 800d13a:	079b      	lsls	r3, r3, #30
 800d13c:	d413      	bmi.n	800d166 <_printf_i+0x232>
 800d13e:	68e0      	ldr	r0, [r4, #12]
 800d140:	9b03      	ldr	r3, [sp, #12]
 800d142:	4298      	cmp	r0, r3
 800d144:	bfb8      	it	lt
 800d146:	4618      	movlt	r0, r3
 800d148:	e7a6      	b.n	800d098 <_printf_i+0x164>
 800d14a:	2301      	movs	r3, #1
 800d14c:	4632      	mov	r2, r6
 800d14e:	4649      	mov	r1, r9
 800d150:	4640      	mov	r0, r8
 800d152:	47d0      	blx	sl
 800d154:	3001      	adds	r0, #1
 800d156:	d09d      	beq.n	800d094 <_printf_i+0x160>
 800d158:	3501      	adds	r5, #1
 800d15a:	68e3      	ldr	r3, [r4, #12]
 800d15c:	9903      	ldr	r1, [sp, #12]
 800d15e:	1a5b      	subs	r3, r3, r1
 800d160:	42ab      	cmp	r3, r5
 800d162:	dcf2      	bgt.n	800d14a <_printf_i+0x216>
 800d164:	e7eb      	b.n	800d13e <_printf_i+0x20a>
 800d166:	2500      	movs	r5, #0
 800d168:	f104 0619 	add.w	r6, r4, #25
 800d16c:	e7f5      	b.n	800d15a <_printf_i+0x226>
 800d16e:	bf00      	nop
 800d170:	0800f7d5 	.word	0x0800f7d5
 800d174:	0800f7e6 	.word	0x0800f7e6

0800d178 <__malloc_lock>:
 800d178:	4801      	ldr	r0, [pc, #4]	; (800d180 <__malloc_lock+0x8>)
 800d17a:	f000 b992 	b.w	800d4a2 <__retarget_lock_acquire_recursive>
 800d17e:	bf00      	nop
 800d180:	200050fc 	.word	0x200050fc

0800d184 <__malloc_unlock>:
 800d184:	4801      	ldr	r0, [pc, #4]	; (800d18c <__malloc_unlock+0x8>)
 800d186:	f000 b98d 	b.w	800d4a4 <__retarget_lock_release_recursive>
 800d18a:	bf00      	nop
 800d18c:	200050fc 	.word	0x200050fc

0800d190 <std>:
 800d190:	2300      	movs	r3, #0
 800d192:	b510      	push	{r4, lr}
 800d194:	4604      	mov	r4, r0
 800d196:	e9c0 3300 	strd	r3, r3, [r0]
 800d19a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d19e:	6083      	str	r3, [r0, #8]
 800d1a0:	8181      	strh	r1, [r0, #12]
 800d1a2:	6643      	str	r3, [r0, #100]	; 0x64
 800d1a4:	81c2      	strh	r2, [r0, #14]
 800d1a6:	6183      	str	r3, [r0, #24]
 800d1a8:	4619      	mov	r1, r3
 800d1aa:	2208      	movs	r2, #8
 800d1ac:	305c      	adds	r0, #92	; 0x5c
 800d1ae:	f000 f8ed 	bl	800d38c <memset>
 800d1b2:	4b0d      	ldr	r3, [pc, #52]	; (800d1e8 <std+0x58>)
 800d1b4:	6263      	str	r3, [r4, #36]	; 0x24
 800d1b6:	4b0d      	ldr	r3, [pc, #52]	; (800d1ec <std+0x5c>)
 800d1b8:	62a3      	str	r3, [r4, #40]	; 0x28
 800d1ba:	4b0d      	ldr	r3, [pc, #52]	; (800d1f0 <std+0x60>)
 800d1bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d1be:	4b0d      	ldr	r3, [pc, #52]	; (800d1f4 <std+0x64>)
 800d1c0:	6323      	str	r3, [r4, #48]	; 0x30
 800d1c2:	4b0d      	ldr	r3, [pc, #52]	; (800d1f8 <std+0x68>)
 800d1c4:	6224      	str	r4, [r4, #32]
 800d1c6:	429c      	cmp	r4, r3
 800d1c8:	d006      	beq.n	800d1d8 <std+0x48>
 800d1ca:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800d1ce:	4294      	cmp	r4, r2
 800d1d0:	d002      	beq.n	800d1d8 <std+0x48>
 800d1d2:	33d0      	adds	r3, #208	; 0xd0
 800d1d4:	429c      	cmp	r4, r3
 800d1d6:	d105      	bne.n	800d1e4 <std+0x54>
 800d1d8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d1dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d1e0:	f000 b95e 	b.w	800d4a0 <__retarget_lock_init_recursive>
 800d1e4:	bd10      	pop	{r4, pc}
 800d1e6:	bf00      	nop
 800d1e8:	0800ed31 	.word	0x0800ed31
 800d1ec:	0800ed53 	.word	0x0800ed53
 800d1f0:	0800ed8b 	.word	0x0800ed8b
 800d1f4:	0800edaf 	.word	0x0800edaf
 800d1f8:	20004fc0 	.word	0x20004fc0

0800d1fc <stdio_exit_handler>:
 800d1fc:	4a02      	ldr	r2, [pc, #8]	; (800d208 <stdio_exit_handler+0xc>)
 800d1fe:	4903      	ldr	r1, [pc, #12]	; (800d20c <stdio_exit_handler+0x10>)
 800d200:	4803      	ldr	r0, [pc, #12]	; (800d210 <stdio_exit_handler+0x14>)
 800d202:	f000 b87b 	b.w	800d2fc <_fwalk_sglue>
 800d206:	bf00      	nop
 800d208:	20000010 	.word	0x20000010
 800d20c:	0800e5e9 	.word	0x0800e5e9
 800d210:	2000001c 	.word	0x2000001c

0800d214 <cleanup_stdio>:
 800d214:	6841      	ldr	r1, [r0, #4]
 800d216:	4b0c      	ldr	r3, [pc, #48]	; (800d248 <cleanup_stdio+0x34>)
 800d218:	4299      	cmp	r1, r3
 800d21a:	b510      	push	{r4, lr}
 800d21c:	4604      	mov	r4, r0
 800d21e:	d001      	beq.n	800d224 <cleanup_stdio+0x10>
 800d220:	f001 f9e2 	bl	800e5e8 <_fflush_r>
 800d224:	68a1      	ldr	r1, [r4, #8]
 800d226:	4b09      	ldr	r3, [pc, #36]	; (800d24c <cleanup_stdio+0x38>)
 800d228:	4299      	cmp	r1, r3
 800d22a:	d002      	beq.n	800d232 <cleanup_stdio+0x1e>
 800d22c:	4620      	mov	r0, r4
 800d22e:	f001 f9db 	bl	800e5e8 <_fflush_r>
 800d232:	68e1      	ldr	r1, [r4, #12]
 800d234:	4b06      	ldr	r3, [pc, #24]	; (800d250 <cleanup_stdio+0x3c>)
 800d236:	4299      	cmp	r1, r3
 800d238:	d004      	beq.n	800d244 <cleanup_stdio+0x30>
 800d23a:	4620      	mov	r0, r4
 800d23c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d240:	f001 b9d2 	b.w	800e5e8 <_fflush_r>
 800d244:	bd10      	pop	{r4, pc}
 800d246:	bf00      	nop
 800d248:	20004fc0 	.word	0x20004fc0
 800d24c:	20005028 	.word	0x20005028
 800d250:	20005090 	.word	0x20005090

0800d254 <global_stdio_init.part.0>:
 800d254:	b510      	push	{r4, lr}
 800d256:	4b0b      	ldr	r3, [pc, #44]	; (800d284 <global_stdio_init.part.0+0x30>)
 800d258:	4c0b      	ldr	r4, [pc, #44]	; (800d288 <global_stdio_init.part.0+0x34>)
 800d25a:	4a0c      	ldr	r2, [pc, #48]	; (800d28c <global_stdio_init.part.0+0x38>)
 800d25c:	601a      	str	r2, [r3, #0]
 800d25e:	4620      	mov	r0, r4
 800d260:	2200      	movs	r2, #0
 800d262:	2104      	movs	r1, #4
 800d264:	f7ff ff94 	bl	800d190 <std>
 800d268:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800d26c:	2201      	movs	r2, #1
 800d26e:	2109      	movs	r1, #9
 800d270:	f7ff ff8e 	bl	800d190 <std>
 800d274:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800d278:	2202      	movs	r2, #2
 800d27a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d27e:	2112      	movs	r1, #18
 800d280:	f7ff bf86 	b.w	800d190 <std>
 800d284:	200050f8 	.word	0x200050f8
 800d288:	20004fc0 	.word	0x20004fc0
 800d28c:	0800d1fd 	.word	0x0800d1fd

0800d290 <__sfp_lock_acquire>:
 800d290:	4801      	ldr	r0, [pc, #4]	; (800d298 <__sfp_lock_acquire+0x8>)
 800d292:	f000 b906 	b.w	800d4a2 <__retarget_lock_acquire_recursive>
 800d296:	bf00      	nop
 800d298:	200050fd 	.word	0x200050fd

0800d29c <__sfp_lock_release>:
 800d29c:	4801      	ldr	r0, [pc, #4]	; (800d2a4 <__sfp_lock_release+0x8>)
 800d29e:	f000 b901 	b.w	800d4a4 <__retarget_lock_release_recursive>
 800d2a2:	bf00      	nop
 800d2a4:	200050fd 	.word	0x200050fd

0800d2a8 <__sinit>:
 800d2a8:	b510      	push	{r4, lr}
 800d2aa:	4604      	mov	r4, r0
 800d2ac:	f7ff fff0 	bl	800d290 <__sfp_lock_acquire>
 800d2b0:	6a23      	ldr	r3, [r4, #32]
 800d2b2:	b11b      	cbz	r3, 800d2bc <__sinit+0x14>
 800d2b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d2b8:	f7ff bff0 	b.w	800d29c <__sfp_lock_release>
 800d2bc:	4b04      	ldr	r3, [pc, #16]	; (800d2d0 <__sinit+0x28>)
 800d2be:	6223      	str	r3, [r4, #32]
 800d2c0:	4b04      	ldr	r3, [pc, #16]	; (800d2d4 <__sinit+0x2c>)
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d1f5      	bne.n	800d2b4 <__sinit+0xc>
 800d2c8:	f7ff ffc4 	bl	800d254 <global_stdio_init.part.0>
 800d2cc:	e7f2      	b.n	800d2b4 <__sinit+0xc>
 800d2ce:	bf00      	nop
 800d2d0:	0800d215 	.word	0x0800d215
 800d2d4:	200050f8 	.word	0x200050f8

0800d2d8 <fiprintf>:
 800d2d8:	b40e      	push	{r1, r2, r3}
 800d2da:	b503      	push	{r0, r1, lr}
 800d2dc:	4601      	mov	r1, r0
 800d2de:	ab03      	add	r3, sp, #12
 800d2e0:	4805      	ldr	r0, [pc, #20]	; (800d2f8 <fiprintf+0x20>)
 800d2e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2e6:	6800      	ldr	r0, [r0, #0]
 800d2e8:	9301      	str	r3, [sp, #4]
 800d2ea:	f000 ffdd 	bl	800e2a8 <_vfiprintf_r>
 800d2ee:	b002      	add	sp, #8
 800d2f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d2f4:	b003      	add	sp, #12
 800d2f6:	4770      	bx	lr
 800d2f8:	20000068 	.word	0x20000068

0800d2fc <_fwalk_sglue>:
 800d2fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d300:	4607      	mov	r7, r0
 800d302:	4688      	mov	r8, r1
 800d304:	4614      	mov	r4, r2
 800d306:	2600      	movs	r6, #0
 800d308:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d30c:	f1b9 0901 	subs.w	r9, r9, #1
 800d310:	d505      	bpl.n	800d31e <_fwalk_sglue+0x22>
 800d312:	6824      	ldr	r4, [r4, #0]
 800d314:	2c00      	cmp	r4, #0
 800d316:	d1f7      	bne.n	800d308 <_fwalk_sglue+0xc>
 800d318:	4630      	mov	r0, r6
 800d31a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d31e:	89ab      	ldrh	r3, [r5, #12]
 800d320:	2b01      	cmp	r3, #1
 800d322:	d907      	bls.n	800d334 <_fwalk_sglue+0x38>
 800d324:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d328:	3301      	adds	r3, #1
 800d32a:	d003      	beq.n	800d334 <_fwalk_sglue+0x38>
 800d32c:	4629      	mov	r1, r5
 800d32e:	4638      	mov	r0, r7
 800d330:	47c0      	blx	r8
 800d332:	4306      	orrs	r6, r0
 800d334:	3568      	adds	r5, #104	; 0x68
 800d336:	e7e9      	b.n	800d30c <_fwalk_sglue+0x10>

0800d338 <memcmp>:
 800d338:	b510      	push	{r4, lr}
 800d33a:	3901      	subs	r1, #1
 800d33c:	4402      	add	r2, r0
 800d33e:	4290      	cmp	r0, r2
 800d340:	d101      	bne.n	800d346 <memcmp+0xe>
 800d342:	2000      	movs	r0, #0
 800d344:	e005      	b.n	800d352 <memcmp+0x1a>
 800d346:	7803      	ldrb	r3, [r0, #0]
 800d348:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d34c:	42a3      	cmp	r3, r4
 800d34e:	d001      	beq.n	800d354 <memcmp+0x1c>
 800d350:	1b18      	subs	r0, r3, r4
 800d352:	bd10      	pop	{r4, pc}
 800d354:	3001      	adds	r0, #1
 800d356:	e7f2      	b.n	800d33e <memcmp+0x6>

0800d358 <memmove>:
 800d358:	4288      	cmp	r0, r1
 800d35a:	b510      	push	{r4, lr}
 800d35c:	eb01 0402 	add.w	r4, r1, r2
 800d360:	d902      	bls.n	800d368 <memmove+0x10>
 800d362:	4284      	cmp	r4, r0
 800d364:	4623      	mov	r3, r4
 800d366:	d807      	bhi.n	800d378 <memmove+0x20>
 800d368:	1e43      	subs	r3, r0, #1
 800d36a:	42a1      	cmp	r1, r4
 800d36c:	d008      	beq.n	800d380 <memmove+0x28>
 800d36e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d372:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d376:	e7f8      	b.n	800d36a <memmove+0x12>
 800d378:	4402      	add	r2, r0
 800d37a:	4601      	mov	r1, r0
 800d37c:	428a      	cmp	r2, r1
 800d37e:	d100      	bne.n	800d382 <memmove+0x2a>
 800d380:	bd10      	pop	{r4, pc}
 800d382:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d386:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d38a:	e7f7      	b.n	800d37c <memmove+0x24>

0800d38c <memset>:
 800d38c:	4402      	add	r2, r0
 800d38e:	4603      	mov	r3, r0
 800d390:	4293      	cmp	r3, r2
 800d392:	d100      	bne.n	800d396 <memset+0xa>
 800d394:	4770      	bx	lr
 800d396:	f803 1b01 	strb.w	r1, [r3], #1
 800d39a:	e7f9      	b.n	800d390 <memset+0x4>

0800d39c <_localeconv_r>:
 800d39c:	4800      	ldr	r0, [pc, #0]	; (800d3a0 <_localeconv_r+0x4>)
 800d39e:	4770      	bx	lr
 800d3a0:	2000015c 	.word	0x2000015c

0800d3a4 <_raise_r>:
 800d3a4:	291f      	cmp	r1, #31
 800d3a6:	b538      	push	{r3, r4, r5, lr}
 800d3a8:	4604      	mov	r4, r0
 800d3aa:	460d      	mov	r5, r1
 800d3ac:	d904      	bls.n	800d3b8 <_raise_r+0x14>
 800d3ae:	2316      	movs	r3, #22
 800d3b0:	6003      	str	r3, [r0, #0]
 800d3b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d3b6:	bd38      	pop	{r3, r4, r5, pc}
 800d3b8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800d3ba:	b112      	cbz	r2, 800d3c2 <_raise_r+0x1e>
 800d3bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d3c0:	b94b      	cbnz	r3, 800d3d6 <_raise_r+0x32>
 800d3c2:	4620      	mov	r0, r4
 800d3c4:	f000 f830 	bl	800d428 <_getpid_r>
 800d3c8:	462a      	mov	r2, r5
 800d3ca:	4601      	mov	r1, r0
 800d3cc:	4620      	mov	r0, r4
 800d3ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d3d2:	f000 b817 	b.w	800d404 <_kill_r>
 800d3d6:	2b01      	cmp	r3, #1
 800d3d8:	d00a      	beq.n	800d3f0 <_raise_r+0x4c>
 800d3da:	1c59      	adds	r1, r3, #1
 800d3dc:	d103      	bne.n	800d3e6 <_raise_r+0x42>
 800d3de:	2316      	movs	r3, #22
 800d3e0:	6003      	str	r3, [r0, #0]
 800d3e2:	2001      	movs	r0, #1
 800d3e4:	e7e7      	b.n	800d3b6 <_raise_r+0x12>
 800d3e6:	2400      	movs	r4, #0
 800d3e8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d3ec:	4628      	mov	r0, r5
 800d3ee:	4798      	blx	r3
 800d3f0:	2000      	movs	r0, #0
 800d3f2:	e7e0      	b.n	800d3b6 <_raise_r+0x12>

0800d3f4 <raise>:
 800d3f4:	4b02      	ldr	r3, [pc, #8]	; (800d400 <raise+0xc>)
 800d3f6:	4601      	mov	r1, r0
 800d3f8:	6818      	ldr	r0, [r3, #0]
 800d3fa:	f7ff bfd3 	b.w	800d3a4 <_raise_r>
 800d3fe:	bf00      	nop
 800d400:	20000068 	.word	0x20000068

0800d404 <_kill_r>:
 800d404:	b538      	push	{r3, r4, r5, lr}
 800d406:	4d07      	ldr	r5, [pc, #28]	; (800d424 <_kill_r+0x20>)
 800d408:	2300      	movs	r3, #0
 800d40a:	4604      	mov	r4, r0
 800d40c:	4608      	mov	r0, r1
 800d40e:	4611      	mov	r1, r2
 800d410:	602b      	str	r3, [r5, #0]
 800d412:	f7f7 fc51 	bl	8004cb8 <_kill>
 800d416:	1c43      	adds	r3, r0, #1
 800d418:	d102      	bne.n	800d420 <_kill_r+0x1c>
 800d41a:	682b      	ldr	r3, [r5, #0]
 800d41c:	b103      	cbz	r3, 800d420 <_kill_r+0x1c>
 800d41e:	6023      	str	r3, [r4, #0]
 800d420:	bd38      	pop	{r3, r4, r5, pc}
 800d422:	bf00      	nop
 800d424:	20005100 	.word	0x20005100

0800d428 <_getpid_r>:
 800d428:	f7f7 bc3e 	b.w	8004ca8 <_getpid>

0800d42c <_sbrk_r>:
 800d42c:	b538      	push	{r3, r4, r5, lr}
 800d42e:	4d06      	ldr	r5, [pc, #24]	; (800d448 <_sbrk_r+0x1c>)
 800d430:	2300      	movs	r3, #0
 800d432:	4604      	mov	r4, r0
 800d434:	4608      	mov	r0, r1
 800d436:	602b      	str	r3, [r5, #0]
 800d438:	f7f7 fcc6 	bl	8004dc8 <_sbrk>
 800d43c:	1c43      	adds	r3, r0, #1
 800d43e:	d102      	bne.n	800d446 <_sbrk_r+0x1a>
 800d440:	682b      	ldr	r3, [r5, #0]
 800d442:	b103      	cbz	r3, 800d446 <_sbrk_r+0x1a>
 800d444:	6023      	str	r3, [r4, #0]
 800d446:	bd38      	pop	{r3, r4, r5, pc}
 800d448:	20005100 	.word	0x20005100

0800d44c <__errno>:
 800d44c:	4b01      	ldr	r3, [pc, #4]	; (800d454 <__errno+0x8>)
 800d44e:	6818      	ldr	r0, [r3, #0]
 800d450:	4770      	bx	lr
 800d452:	bf00      	nop
 800d454:	20000068 	.word	0x20000068

0800d458 <__libc_init_array>:
 800d458:	b570      	push	{r4, r5, r6, lr}
 800d45a:	4d0d      	ldr	r5, [pc, #52]	; (800d490 <__libc_init_array+0x38>)
 800d45c:	4c0d      	ldr	r4, [pc, #52]	; (800d494 <__libc_init_array+0x3c>)
 800d45e:	1b64      	subs	r4, r4, r5
 800d460:	10a4      	asrs	r4, r4, #2
 800d462:	2600      	movs	r6, #0
 800d464:	42a6      	cmp	r6, r4
 800d466:	d109      	bne.n	800d47c <__libc_init_array+0x24>
 800d468:	4d0b      	ldr	r5, [pc, #44]	; (800d498 <__libc_init_array+0x40>)
 800d46a:	4c0c      	ldr	r4, [pc, #48]	; (800d49c <__libc_init_array+0x44>)
 800d46c:	f001 fe38 	bl	800f0e0 <_init>
 800d470:	1b64      	subs	r4, r4, r5
 800d472:	10a4      	asrs	r4, r4, #2
 800d474:	2600      	movs	r6, #0
 800d476:	42a6      	cmp	r6, r4
 800d478:	d105      	bne.n	800d486 <__libc_init_array+0x2e>
 800d47a:	bd70      	pop	{r4, r5, r6, pc}
 800d47c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d480:	4798      	blx	r3
 800d482:	3601      	adds	r6, #1
 800d484:	e7ee      	b.n	800d464 <__libc_init_array+0xc>
 800d486:	f855 3b04 	ldr.w	r3, [r5], #4
 800d48a:	4798      	blx	r3
 800d48c:	3601      	adds	r6, #1
 800d48e:	e7f2      	b.n	800d476 <__libc_init_array+0x1e>
 800d490:	0800fb00 	.word	0x0800fb00
 800d494:	0800fb00 	.word	0x0800fb00
 800d498:	0800fb00 	.word	0x0800fb00
 800d49c:	0800fb0c 	.word	0x0800fb0c

0800d4a0 <__retarget_lock_init_recursive>:
 800d4a0:	4770      	bx	lr

0800d4a2 <__retarget_lock_acquire_recursive>:
 800d4a2:	4770      	bx	lr

0800d4a4 <__retarget_lock_release_recursive>:
 800d4a4:	4770      	bx	lr

0800d4a6 <memcpy>:
 800d4a6:	440a      	add	r2, r1
 800d4a8:	4291      	cmp	r1, r2
 800d4aa:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800d4ae:	d100      	bne.n	800d4b2 <memcpy+0xc>
 800d4b0:	4770      	bx	lr
 800d4b2:	b510      	push	{r4, lr}
 800d4b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d4b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d4bc:	4291      	cmp	r1, r2
 800d4be:	d1f9      	bne.n	800d4b4 <memcpy+0xe>
 800d4c0:	bd10      	pop	{r4, pc}

0800d4c2 <quorem>:
 800d4c2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4c6:	6903      	ldr	r3, [r0, #16]
 800d4c8:	690c      	ldr	r4, [r1, #16]
 800d4ca:	42a3      	cmp	r3, r4
 800d4cc:	4607      	mov	r7, r0
 800d4ce:	db7e      	blt.n	800d5ce <quorem+0x10c>
 800d4d0:	3c01      	subs	r4, #1
 800d4d2:	f101 0814 	add.w	r8, r1, #20
 800d4d6:	f100 0514 	add.w	r5, r0, #20
 800d4da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d4de:	9301      	str	r3, [sp, #4]
 800d4e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d4e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d4e8:	3301      	adds	r3, #1
 800d4ea:	429a      	cmp	r2, r3
 800d4ec:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d4f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d4f4:	fbb2 f6f3 	udiv	r6, r2, r3
 800d4f8:	d331      	bcc.n	800d55e <quorem+0x9c>
 800d4fa:	f04f 0e00 	mov.w	lr, #0
 800d4fe:	4640      	mov	r0, r8
 800d500:	46ac      	mov	ip, r5
 800d502:	46f2      	mov	sl, lr
 800d504:	f850 2b04 	ldr.w	r2, [r0], #4
 800d508:	b293      	uxth	r3, r2
 800d50a:	fb06 e303 	mla	r3, r6, r3, lr
 800d50e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d512:	0c1a      	lsrs	r2, r3, #16
 800d514:	b29b      	uxth	r3, r3
 800d516:	ebaa 0303 	sub.w	r3, sl, r3
 800d51a:	f8dc a000 	ldr.w	sl, [ip]
 800d51e:	fa13 f38a 	uxtah	r3, r3, sl
 800d522:	fb06 220e 	mla	r2, r6, lr, r2
 800d526:	9300      	str	r3, [sp, #0]
 800d528:	9b00      	ldr	r3, [sp, #0]
 800d52a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d52e:	b292      	uxth	r2, r2
 800d530:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d534:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d538:	f8bd 3000 	ldrh.w	r3, [sp]
 800d53c:	4581      	cmp	r9, r0
 800d53e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d542:	f84c 3b04 	str.w	r3, [ip], #4
 800d546:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d54a:	d2db      	bcs.n	800d504 <quorem+0x42>
 800d54c:	f855 300b 	ldr.w	r3, [r5, fp]
 800d550:	b92b      	cbnz	r3, 800d55e <quorem+0x9c>
 800d552:	9b01      	ldr	r3, [sp, #4]
 800d554:	3b04      	subs	r3, #4
 800d556:	429d      	cmp	r5, r3
 800d558:	461a      	mov	r2, r3
 800d55a:	d32c      	bcc.n	800d5b6 <quorem+0xf4>
 800d55c:	613c      	str	r4, [r7, #16]
 800d55e:	4638      	mov	r0, r7
 800d560:	f001 fae6 	bl	800eb30 <__mcmp>
 800d564:	2800      	cmp	r0, #0
 800d566:	db22      	blt.n	800d5ae <quorem+0xec>
 800d568:	3601      	adds	r6, #1
 800d56a:	4629      	mov	r1, r5
 800d56c:	2000      	movs	r0, #0
 800d56e:	f858 2b04 	ldr.w	r2, [r8], #4
 800d572:	f8d1 c000 	ldr.w	ip, [r1]
 800d576:	b293      	uxth	r3, r2
 800d578:	1ac3      	subs	r3, r0, r3
 800d57a:	0c12      	lsrs	r2, r2, #16
 800d57c:	fa13 f38c 	uxtah	r3, r3, ip
 800d580:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800d584:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d588:	b29b      	uxth	r3, r3
 800d58a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d58e:	45c1      	cmp	r9, r8
 800d590:	f841 3b04 	str.w	r3, [r1], #4
 800d594:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d598:	d2e9      	bcs.n	800d56e <quorem+0xac>
 800d59a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d59e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d5a2:	b922      	cbnz	r2, 800d5ae <quorem+0xec>
 800d5a4:	3b04      	subs	r3, #4
 800d5a6:	429d      	cmp	r5, r3
 800d5a8:	461a      	mov	r2, r3
 800d5aa:	d30a      	bcc.n	800d5c2 <quorem+0x100>
 800d5ac:	613c      	str	r4, [r7, #16]
 800d5ae:	4630      	mov	r0, r6
 800d5b0:	b003      	add	sp, #12
 800d5b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5b6:	6812      	ldr	r2, [r2, #0]
 800d5b8:	3b04      	subs	r3, #4
 800d5ba:	2a00      	cmp	r2, #0
 800d5bc:	d1ce      	bne.n	800d55c <quorem+0x9a>
 800d5be:	3c01      	subs	r4, #1
 800d5c0:	e7c9      	b.n	800d556 <quorem+0x94>
 800d5c2:	6812      	ldr	r2, [r2, #0]
 800d5c4:	3b04      	subs	r3, #4
 800d5c6:	2a00      	cmp	r2, #0
 800d5c8:	d1f0      	bne.n	800d5ac <quorem+0xea>
 800d5ca:	3c01      	subs	r4, #1
 800d5cc:	e7eb      	b.n	800d5a6 <quorem+0xe4>
 800d5ce:	2000      	movs	r0, #0
 800d5d0:	e7ee      	b.n	800d5b0 <quorem+0xee>
 800d5d2:	0000      	movs	r0, r0
 800d5d4:	0000      	movs	r0, r0
	...

0800d5d8 <_dtoa_r>:
 800d5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5dc:	ed2d 8b04 	vpush	{d8-d9}
 800d5e0:	69c5      	ldr	r5, [r0, #28]
 800d5e2:	b093      	sub	sp, #76	; 0x4c
 800d5e4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d5e8:	ec57 6b10 	vmov	r6, r7, d0
 800d5ec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d5f0:	9107      	str	r1, [sp, #28]
 800d5f2:	4604      	mov	r4, r0
 800d5f4:	920a      	str	r2, [sp, #40]	; 0x28
 800d5f6:	930d      	str	r3, [sp, #52]	; 0x34
 800d5f8:	b975      	cbnz	r5, 800d618 <_dtoa_r+0x40>
 800d5fa:	2010      	movs	r0, #16
 800d5fc:	f7ff fb7c 	bl	800ccf8 <malloc>
 800d600:	4602      	mov	r2, r0
 800d602:	61e0      	str	r0, [r4, #28]
 800d604:	b920      	cbnz	r0, 800d610 <_dtoa_r+0x38>
 800d606:	4bae      	ldr	r3, [pc, #696]	; (800d8c0 <_dtoa_r+0x2e8>)
 800d608:	21ef      	movs	r1, #239	; 0xef
 800d60a:	48ae      	ldr	r0, [pc, #696]	; (800d8c4 <_dtoa_r+0x2ec>)
 800d60c:	f7ff f880 	bl	800c710 <__assert_func>
 800d610:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d614:	6005      	str	r5, [r0, #0]
 800d616:	60c5      	str	r5, [r0, #12]
 800d618:	69e3      	ldr	r3, [r4, #28]
 800d61a:	6819      	ldr	r1, [r3, #0]
 800d61c:	b151      	cbz	r1, 800d634 <_dtoa_r+0x5c>
 800d61e:	685a      	ldr	r2, [r3, #4]
 800d620:	604a      	str	r2, [r1, #4]
 800d622:	2301      	movs	r3, #1
 800d624:	4093      	lsls	r3, r2
 800d626:	608b      	str	r3, [r1, #8]
 800d628:	4620      	mov	r0, r4
 800d62a:	f001 f845 	bl	800e6b8 <_Bfree>
 800d62e:	69e3      	ldr	r3, [r4, #28]
 800d630:	2200      	movs	r2, #0
 800d632:	601a      	str	r2, [r3, #0]
 800d634:	1e3b      	subs	r3, r7, #0
 800d636:	bfbb      	ittet	lt
 800d638:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d63c:	9303      	strlt	r3, [sp, #12]
 800d63e:	2300      	movge	r3, #0
 800d640:	2201      	movlt	r2, #1
 800d642:	bfac      	ite	ge
 800d644:	f8c8 3000 	strge.w	r3, [r8]
 800d648:	f8c8 2000 	strlt.w	r2, [r8]
 800d64c:	4b9e      	ldr	r3, [pc, #632]	; (800d8c8 <_dtoa_r+0x2f0>)
 800d64e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800d652:	ea33 0308 	bics.w	r3, r3, r8
 800d656:	d11b      	bne.n	800d690 <_dtoa_r+0xb8>
 800d658:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d65a:	f242 730f 	movw	r3, #9999	; 0x270f
 800d65e:	6013      	str	r3, [r2, #0]
 800d660:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800d664:	4333      	orrs	r3, r6
 800d666:	f000 8593 	beq.w	800e190 <_dtoa_r+0xbb8>
 800d66a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d66c:	b963      	cbnz	r3, 800d688 <_dtoa_r+0xb0>
 800d66e:	4b97      	ldr	r3, [pc, #604]	; (800d8cc <_dtoa_r+0x2f4>)
 800d670:	e027      	b.n	800d6c2 <_dtoa_r+0xea>
 800d672:	4b97      	ldr	r3, [pc, #604]	; (800d8d0 <_dtoa_r+0x2f8>)
 800d674:	9300      	str	r3, [sp, #0]
 800d676:	3308      	adds	r3, #8
 800d678:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d67a:	6013      	str	r3, [r2, #0]
 800d67c:	9800      	ldr	r0, [sp, #0]
 800d67e:	b013      	add	sp, #76	; 0x4c
 800d680:	ecbd 8b04 	vpop	{d8-d9}
 800d684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d688:	4b90      	ldr	r3, [pc, #576]	; (800d8cc <_dtoa_r+0x2f4>)
 800d68a:	9300      	str	r3, [sp, #0]
 800d68c:	3303      	adds	r3, #3
 800d68e:	e7f3      	b.n	800d678 <_dtoa_r+0xa0>
 800d690:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d694:	2200      	movs	r2, #0
 800d696:	ec51 0b17 	vmov	r0, r1, d7
 800d69a:	eeb0 8a47 	vmov.f32	s16, s14
 800d69e:	eef0 8a67 	vmov.f32	s17, s15
 800d6a2:	2300      	movs	r3, #0
 800d6a4:	f7f3 fa10 	bl	8000ac8 <__aeabi_dcmpeq>
 800d6a8:	4681      	mov	r9, r0
 800d6aa:	b160      	cbz	r0, 800d6c6 <_dtoa_r+0xee>
 800d6ac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d6ae:	2301      	movs	r3, #1
 800d6b0:	6013      	str	r3, [r2, #0]
 800d6b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	f000 8568 	beq.w	800e18a <_dtoa_r+0xbb2>
 800d6ba:	4b86      	ldr	r3, [pc, #536]	; (800d8d4 <_dtoa_r+0x2fc>)
 800d6bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d6be:	6013      	str	r3, [r2, #0]
 800d6c0:	3b01      	subs	r3, #1
 800d6c2:	9300      	str	r3, [sp, #0]
 800d6c4:	e7da      	b.n	800d67c <_dtoa_r+0xa4>
 800d6c6:	aa10      	add	r2, sp, #64	; 0x40
 800d6c8:	a911      	add	r1, sp, #68	; 0x44
 800d6ca:	4620      	mov	r0, r4
 800d6cc:	eeb0 0a48 	vmov.f32	s0, s16
 800d6d0:	eef0 0a68 	vmov.f32	s1, s17
 800d6d4:	f001 fad2 	bl	800ec7c <__d2b>
 800d6d8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800d6dc:	4682      	mov	sl, r0
 800d6de:	2d00      	cmp	r5, #0
 800d6e0:	d07f      	beq.n	800d7e2 <_dtoa_r+0x20a>
 800d6e2:	ee18 3a90 	vmov	r3, s17
 800d6e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d6ea:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800d6ee:	ec51 0b18 	vmov	r0, r1, d8
 800d6f2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d6f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d6fa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800d6fe:	4619      	mov	r1, r3
 800d700:	2200      	movs	r2, #0
 800d702:	4b75      	ldr	r3, [pc, #468]	; (800d8d8 <_dtoa_r+0x300>)
 800d704:	f7f2 fdc0 	bl	8000288 <__aeabi_dsub>
 800d708:	a367      	add	r3, pc, #412	; (adr r3, 800d8a8 <_dtoa_r+0x2d0>)
 800d70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d70e:	f7f2 ff73 	bl	80005f8 <__aeabi_dmul>
 800d712:	a367      	add	r3, pc, #412	; (adr r3, 800d8b0 <_dtoa_r+0x2d8>)
 800d714:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d718:	f7f2 fdb8 	bl	800028c <__adddf3>
 800d71c:	4606      	mov	r6, r0
 800d71e:	4628      	mov	r0, r5
 800d720:	460f      	mov	r7, r1
 800d722:	f7f2 feff 	bl	8000524 <__aeabi_i2d>
 800d726:	a364      	add	r3, pc, #400	; (adr r3, 800d8b8 <_dtoa_r+0x2e0>)
 800d728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d72c:	f7f2 ff64 	bl	80005f8 <__aeabi_dmul>
 800d730:	4602      	mov	r2, r0
 800d732:	460b      	mov	r3, r1
 800d734:	4630      	mov	r0, r6
 800d736:	4639      	mov	r1, r7
 800d738:	f7f2 fda8 	bl	800028c <__adddf3>
 800d73c:	4606      	mov	r6, r0
 800d73e:	460f      	mov	r7, r1
 800d740:	f7f3 fa0a 	bl	8000b58 <__aeabi_d2iz>
 800d744:	2200      	movs	r2, #0
 800d746:	4683      	mov	fp, r0
 800d748:	2300      	movs	r3, #0
 800d74a:	4630      	mov	r0, r6
 800d74c:	4639      	mov	r1, r7
 800d74e:	f7f3 f9c5 	bl	8000adc <__aeabi_dcmplt>
 800d752:	b148      	cbz	r0, 800d768 <_dtoa_r+0x190>
 800d754:	4658      	mov	r0, fp
 800d756:	f7f2 fee5 	bl	8000524 <__aeabi_i2d>
 800d75a:	4632      	mov	r2, r6
 800d75c:	463b      	mov	r3, r7
 800d75e:	f7f3 f9b3 	bl	8000ac8 <__aeabi_dcmpeq>
 800d762:	b908      	cbnz	r0, 800d768 <_dtoa_r+0x190>
 800d764:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800d768:	f1bb 0f16 	cmp.w	fp, #22
 800d76c:	d857      	bhi.n	800d81e <_dtoa_r+0x246>
 800d76e:	4b5b      	ldr	r3, [pc, #364]	; (800d8dc <_dtoa_r+0x304>)
 800d770:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d774:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d778:	ec51 0b18 	vmov	r0, r1, d8
 800d77c:	f7f3 f9ae 	bl	8000adc <__aeabi_dcmplt>
 800d780:	2800      	cmp	r0, #0
 800d782:	d04e      	beq.n	800d822 <_dtoa_r+0x24a>
 800d784:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800d788:	2300      	movs	r3, #0
 800d78a:	930c      	str	r3, [sp, #48]	; 0x30
 800d78c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d78e:	1b5b      	subs	r3, r3, r5
 800d790:	1e5a      	subs	r2, r3, #1
 800d792:	bf45      	ittet	mi
 800d794:	f1c3 0301 	rsbmi	r3, r3, #1
 800d798:	9305      	strmi	r3, [sp, #20]
 800d79a:	2300      	movpl	r3, #0
 800d79c:	2300      	movmi	r3, #0
 800d79e:	9206      	str	r2, [sp, #24]
 800d7a0:	bf54      	ite	pl
 800d7a2:	9305      	strpl	r3, [sp, #20]
 800d7a4:	9306      	strmi	r3, [sp, #24]
 800d7a6:	f1bb 0f00 	cmp.w	fp, #0
 800d7aa:	db3c      	blt.n	800d826 <_dtoa_r+0x24e>
 800d7ac:	9b06      	ldr	r3, [sp, #24]
 800d7ae:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800d7b2:	445b      	add	r3, fp
 800d7b4:	9306      	str	r3, [sp, #24]
 800d7b6:	2300      	movs	r3, #0
 800d7b8:	9308      	str	r3, [sp, #32]
 800d7ba:	9b07      	ldr	r3, [sp, #28]
 800d7bc:	2b09      	cmp	r3, #9
 800d7be:	d868      	bhi.n	800d892 <_dtoa_r+0x2ba>
 800d7c0:	2b05      	cmp	r3, #5
 800d7c2:	bfc4      	itt	gt
 800d7c4:	3b04      	subgt	r3, #4
 800d7c6:	9307      	strgt	r3, [sp, #28]
 800d7c8:	9b07      	ldr	r3, [sp, #28]
 800d7ca:	f1a3 0302 	sub.w	r3, r3, #2
 800d7ce:	bfcc      	ite	gt
 800d7d0:	2500      	movgt	r5, #0
 800d7d2:	2501      	movle	r5, #1
 800d7d4:	2b03      	cmp	r3, #3
 800d7d6:	f200 8085 	bhi.w	800d8e4 <_dtoa_r+0x30c>
 800d7da:	e8df f003 	tbb	[pc, r3]
 800d7de:	3b2e      	.short	0x3b2e
 800d7e0:	5839      	.short	0x5839
 800d7e2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d7e6:	441d      	add	r5, r3
 800d7e8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d7ec:	2b20      	cmp	r3, #32
 800d7ee:	bfc1      	itttt	gt
 800d7f0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d7f4:	fa08 f803 	lslgt.w	r8, r8, r3
 800d7f8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800d7fc:	fa26 f303 	lsrgt.w	r3, r6, r3
 800d800:	bfd6      	itet	le
 800d802:	f1c3 0320 	rsble	r3, r3, #32
 800d806:	ea48 0003 	orrgt.w	r0, r8, r3
 800d80a:	fa06 f003 	lslle.w	r0, r6, r3
 800d80e:	f7f2 fe79 	bl	8000504 <__aeabi_ui2d>
 800d812:	2201      	movs	r2, #1
 800d814:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800d818:	3d01      	subs	r5, #1
 800d81a:	920e      	str	r2, [sp, #56]	; 0x38
 800d81c:	e76f      	b.n	800d6fe <_dtoa_r+0x126>
 800d81e:	2301      	movs	r3, #1
 800d820:	e7b3      	b.n	800d78a <_dtoa_r+0x1b2>
 800d822:	900c      	str	r0, [sp, #48]	; 0x30
 800d824:	e7b2      	b.n	800d78c <_dtoa_r+0x1b4>
 800d826:	9b05      	ldr	r3, [sp, #20]
 800d828:	eba3 030b 	sub.w	r3, r3, fp
 800d82c:	9305      	str	r3, [sp, #20]
 800d82e:	f1cb 0300 	rsb	r3, fp, #0
 800d832:	9308      	str	r3, [sp, #32]
 800d834:	2300      	movs	r3, #0
 800d836:	930b      	str	r3, [sp, #44]	; 0x2c
 800d838:	e7bf      	b.n	800d7ba <_dtoa_r+0x1e2>
 800d83a:	2300      	movs	r3, #0
 800d83c:	9309      	str	r3, [sp, #36]	; 0x24
 800d83e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d840:	2b00      	cmp	r3, #0
 800d842:	dc52      	bgt.n	800d8ea <_dtoa_r+0x312>
 800d844:	2301      	movs	r3, #1
 800d846:	9301      	str	r3, [sp, #4]
 800d848:	9304      	str	r3, [sp, #16]
 800d84a:	461a      	mov	r2, r3
 800d84c:	920a      	str	r2, [sp, #40]	; 0x28
 800d84e:	e00b      	b.n	800d868 <_dtoa_r+0x290>
 800d850:	2301      	movs	r3, #1
 800d852:	e7f3      	b.n	800d83c <_dtoa_r+0x264>
 800d854:	2300      	movs	r3, #0
 800d856:	9309      	str	r3, [sp, #36]	; 0x24
 800d858:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d85a:	445b      	add	r3, fp
 800d85c:	9301      	str	r3, [sp, #4]
 800d85e:	3301      	adds	r3, #1
 800d860:	2b01      	cmp	r3, #1
 800d862:	9304      	str	r3, [sp, #16]
 800d864:	bfb8      	it	lt
 800d866:	2301      	movlt	r3, #1
 800d868:	69e0      	ldr	r0, [r4, #28]
 800d86a:	2100      	movs	r1, #0
 800d86c:	2204      	movs	r2, #4
 800d86e:	f102 0614 	add.w	r6, r2, #20
 800d872:	429e      	cmp	r6, r3
 800d874:	d93d      	bls.n	800d8f2 <_dtoa_r+0x31a>
 800d876:	6041      	str	r1, [r0, #4]
 800d878:	4620      	mov	r0, r4
 800d87a:	f000 fedd 	bl	800e638 <_Balloc>
 800d87e:	9000      	str	r0, [sp, #0]
 800d880:	2800      	cmp	r0, #0
 800d882:	d139      	bne.n	800d8f8 <_dtoa_r+0x320>
 800d884:	4b16      	ldr	r3, [pc, #88]	; (800d8e0 <_dtoa_r+0x308>)
 800d886:	4602      	mov	r2, r0
 800d888:	f240 11af 	movw	r1, #431	; 0x1af
 800d88c:	e6bd      	b.n	800d60a <_dtoa_r+0x32>
 800d88e:	2301      	movs	r3, #1
 800d890:	e7e1      	b.n	800d856 <_dtoa_r+0x27e>
 800d892:	2501      	movs	r5, #1
 800d894:	2300      	movs	r3, #0
 800d896:	9307      	str	r3, [sp, #28]
 800d898:	9509      	str	r5, [sp, #36]	; 0x24
 800d89a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d89e:	9301      	str	r3, [sp, #4]
 800d8a0:	9304      	str	r3, [sp, #16]
 800d8a2:	2200      	movs	r2, #0
 800d8a4:	2312      	movs	r3, #18
 800d8a6:	e7d1      	b.n	800d84c <_dtoa_r+0x274>
 800d8a8:	636f4361 	.word	0x636f4361
 800d8ac:	3fd287a7 	.word	0x3fd287a7
 800d8b0:	8b60c8b3 	.word	0x8b60c8b3
 800d8b4:	3fc68a28 	.word	0x3fc68a28
 800d8b8:	509f79fb 	.word	0x509f79fb
 800d8bc:	3fd34413 	.word	0x3fd34413
 800d8c0:	0800f804 	.word	0x0800f804
 800d8c4:	0800f81b 	.word	0x0800f81b
 800d8c8:	7ff00000 	.word	0x7ff00000
 800d8cc:	0800f800 	.word	0x0800f800
 800d8d0:	0800f7f7 	.word	0x0800f7f7
 800d8d4:	0800f7d4 	.word	0x0800f7d4
 800d8d8:	3ff80000 	.word	0x3ff80000
 800d8dc:	0800f918 	.word	0x0800f918
 800d8e0:	0800f873 	.word	0x0800f873
 800d8e4:	2301      	movs	r3, #1
 800d8e6:	9309      	str	r3, [sp, #36]	; 0x24
 800d8e8:	e7d7      	b.n	800d89a <_dtoa_r+0x2c2>
 800d8ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d8ec:	9301      	str	r3, [sp, #4]
 800d8ee:	9304      	str	r3, [sp, #16]
 800d8f0:	e7ba      	b.n	800d868 <_dtoa_r+0x290>
 800d8f2:	3101      	adds	r1, #1
 800d8f4:	0052      	lsls	r2, r2, #1
 800d8f6:	e7ba      	b.n	800d86e <_dtoa_r+0x296>
 800d8f8:	69e3      	ldr	r3, [r4, #28]
 800d8fa:	9a00      	ldr	r2, [sp, #0]
 800d8fc:	601a      	str	r2, [r3, #0]
 800d8fe:	9b04      	ldr	r3, [sp, #16]
 800d900:	2b0e      	cmp	r3, #14
 800d902:	f200 80a8 	bhi.w	800da56 <_dtoa_r+0x47e>
 800d906:	2d00      	cmp	r5, #0
 800d908:	f000 80a5 	beq.w	800da56 <_dtoa_r+0x47e>
 800d90c:	f1bb 0f00 	cmp.w	fp, #0
 800d910:	dd38      	ble.n	800d984 <_dtoa_r+0x3ac>
 800d912:	4bc0      	ldr	r3, [pc, #768]	; (800dc14 <_dtoa_r+0x63c>)
 800d914:	f00b 020f 	and.w	r2, fp, #15
 800d918:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d91c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800d920:	e9d3 6700 	ldrd	r6, r7, [r3]
 800d924:	ea4f 182b 	mov.w	r8, fp, asr #4
 800d928:	d019      	beq.n	800d95e <_dtoa_r+0x386>
 800d92a:	4bbb      	ldr	r3, [pc, #748]	; (800dc18 <_dtoa_r+0x640>)
 800d92c:	ec51 0b18 	vmov	r0, r1, d8
 800d930:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d934:	f7f2 ff8a 	bl	800084c <__aeabi_ddiv>
 800d938:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d93c:	f008 080f 	and.w	r8, r8, #15
 800d940:	2503      	movs	r5, #3
 800d942:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800dc18 <_dtoa_r+0x640>
 800d946:	f1b8 0f00 	cmp.w	r8, #0
 800d94a:	d10a      	bne.n	800d962 <_dtoa_r+0x38a>
 800d94c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d950:	4632      	mov	r2, r6
 800d952:	463b      	mov	r3, r7
 800d954:	f7f2 ff7a 	bl	800084c <__aeabi_ddiv>
 800d958:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d95c:	e02b      	b.n	800d9b6 <_dtoa_r+0x3de>
 800d95e:	2502      	movs	r5, #2
 800d960:	e7ef      	b.n	800d942 <_dtoa_r+0x36a>
 800d962:	f018 0f01 	tst.w	r8, #1
 800d966:	d008      	beq.n	800d97a <_dtoa_r+0x3a2>
 800d968:	4630      	mov	r0, r6
 800d96a:	4639      	mov	r1, r7
 800d96c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800d970:	f7f2 fe42 	bl	80005f8 <__aeabi_dmul>
 800d974:	3501      	adds	r5, #1
 800d976:	4606      	mov	r6, r0
 800d978:	460f      	mov	r7, r1
 800d97a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800d97e:	f109 0908 	add.w	r9, r9, #8
 800d982:	e7e0      	b.n	800d946 <_dtoa_r+0x36e>
 800d984:	f000 809f 	beq.w	800dac6 <_dtoa_r+0x4ee>
 800d988:	f1cb 0600 	rsb	r6, fp, #0
 800d98c:	4ba1      	ldr	r3, [pc, #644]	; (800dc14 <_dtoa_r+0x63c>)
 800d98e:	4fa2      	ldr	r7, [pc, #648]	; (800dc18 <_dtoa_r+0x640>)
 800d990:	f006 020f 	and.w	r2, r6, #15
 800d994:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d99c:	ec51 0b18 	vmov	r0, r1, d8
 800d9a0:	f7f2 fe2a 	bl	80005f8 <__aeabi_dmul>
 800d9a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d9a8:	1136      	asrs	r6, r6, #4
 800d9aa:	2300      	movs	r3, #0
 800d9ac:	2502      	movs	r5, #2
 800d9ae:	2e00      	cmp	r6, #0
 800d9b0:	d17e      	bne.n	800dab0 <_dtoa_r+0x4d8>
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d1d0      	bne.n	800d958 <_dtoa_r+0x380>
 800d9b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d9b8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	f000 8084 	beq.w	800daca <_dtoa_r+0x4f2>
 800d9c2:	4b96      	ldr	r3, [pc, #600]	; (800dc1c <_dtoa_r+0x644>)
 800d9c4:	2200      	movs	r2, #0
 800d9c6:	4640      	mov	r0, r8
 800d9c8:	4649      	mov	r1, r9
 800d9ca:	f7f3 f887 	bl	8000adc <__aeabi_dcmplt>
 800d9ce:	2800      	cmp	r0, #0
 800d9d0:	d07b      	beq.n	800daca <_dtoa_r+0x4f2>
 800d9d2:	9b04      	ldr	r3, [sp, #16]
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d078      	beq.n	800daca <_dtoa_r+0x4f2>
 800d9d8:	9b01      	ldr	r3, [sp, #4]
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	dd39      	ble.n	800da52 <_dtoa_r+0x47a>
 800d9de:	4b90      	ldr	r3, [pc, #576]	; (800dc20 <_dtoa_r+0x648>)
 800d9e0:	2200      	movs	r2, #0
 800d9e2:	4640      	mov	r0, r8
 800d9e4:	4649      	mov	r1, r9
 800d9e6:	f7f2 fe07 	bl	80005f8 <__aeabi_dmul>
 800d9ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d9ee:	9e01      	ldr	r6, [sp, #4]
 800d9f0:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800d9f4:	3501      	adds	r5, #1
 800d9f6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800d9fa:	4628      	mov	r0, r5
 800d9fc:	f7f2 fd92 	bl	8000524 <__aeabi_i2d>
 800da00:	4642      	mov	r2, r8
 800da02:	464b      	mov	r3, r9
 800da04:	f7f2 fdf8 	bl	80005f8 <__aeabi_dmul>
 800da08:	4b86      	ldr	r3, [pc, #536]	; (800dc24 <_dtoa_r+0x64c>)
 800da0a:	2200      	movs	r2, #0
 800da0c:	f7f2 fc3e 	bl	800028c <__adddf3>
 800da10:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800da14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800da18:	9303      	str	r3, [sp, #12]
 800da1a:	2e00      	cmp	r6, #0
 800da1c:	d158      	bne.n	800dad0 <_dtoa_r+0x4f8>
 800da1e:	4b82      	ldr	r3, [pc, #520]	; (800dc28 <_dtoa_r+0x650>)
 800da20:	2200      	movs	r2, #0
 800da22:	4640      	mov	r0, r8
 800da24:	4649      	mov	r1, r9
 800da26:	f7f2 fc2f 	bl	8000288 <__aeabi_dsub>
 800da2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800da2e:	4680      	mov	r8, r0
 800da30:	4689      	mov	r9, r1
 800da32:	f7f3 f871 	bl	8000b18 <__aeabi_dcmpgt>
 800da36:	2800      	cmp	r0, #0
 800da38:	f040 8296 	bne.w	800df68 <_dtoa_r+0x990>
 800da3c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800da40:	4640      	mov	r0, r8
 800da42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800da46:	4649      	mov	r1, r9
 800da48:	f7f3 f848 	bl	8000adc <__aeabi_dcmplt>
 800da4c:	2800      	cmp	r0, #0
 800da4e:	f040 8289 	bne.w	800df64 <_dtoa_r+0x98c>
 800da52:	ed8d 8b02 	vstr	d8, [sp, #8]
 800da56:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800da58:	2b00      	cmp	r3, #0
 800da5a:	f2c0 814e 	blt.w	800dcfa <_dtoa_r+0x722>
 800da5e:	f1bb 0f0e 	cmp.w	fp, #14
 800da62:	f300 814a 	bgt.w	800dcfa <_dtoa_r+0x722>
 800da66:	4b6b      	ldr	r3, [pc, #428]	; (800dc14 <_dtoa_r+0x63c>)
 800da68:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800da6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800da70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da72:	2b00      	cmp	r3, #0
 800da74:	f280 80dc 	bge.w	800dc30 <_dtoa_r+0x658>
 800da78:	9b04      	ldr	r3, [sp, #16]
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	f300 80d8 	bgt.w	800dc30 <_dtoa_r+0x658>
 800da80:	f040 826f 	bne.w	800df62 <_dtoa_r+0x98a>
 800da84:	4b68      	ldr	r3, [pc, #416]	; (800dc28 <_dtoa_r+0x650>)
 800da86:	2200      	movs	r2, #0
 800da88:	4640      	mov	r0, r8
 800da8a:	4649      	mov	r1, r9
 800da8c:	f7f2 fdb4 	bl	80005f8 <__aeabi_dmul>
 800da90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800da94:	f7f3 f836 	bl	8000b04 <__aeabi_dcmpge>
 800da98:	9e04      	ldr	r6, [sp, #16]
 800da9a:	4637      	mov	r7, r6
 800da9c:	2800      	cmp	r0, #0
 800da9e:	f040 8245 	bne.w	800df2c <_dtoa_r+0x954>
 800daa2:	9d00      	ldr	r5, [sp, #0]
 800daa4:	2331      	movs	r3, #49	; 0x31
 800daa6:	f805 3b01 	strb.w	r3, [r5], #1
 800daaa:	f10b 0b01 	add.w	fp, fp, #1
 800daae:	e241      	b.n	800df34 <_dtoa_r+0x95c>
 800dab0:	07f2      	lsls	r2, r6, #31
 800dab2:	d505      	bpl.n	800dac0 <_dtoa_r+0x4e8>
 800dab4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dab8:	f7f2 fd9e 	bl	80005f8 <__aeabi_dmul>
 800dabc:	3501      	adds	r5, #1
 800dabe:	2301      	movs	r3, #1
 800dac0:	1076      	asrs	r6, r6, #1
 800dac2:	3708      	adds	r7, #8
 800dac4:	e773      	b.n	800d9ae <_dtoa_r+0x3d6>
 800dac6:	2502      	movs	r5, #2
 800dac8:	e775      	b.n	800d9b6 <_dtoa_r+0x3de>
 800daca:	9e04      	ldr	r6, [sp, #16]
 800dacc:	465f      	mov	r7, fp
 800dace:	e792      	b.n	800d9f6 <_dtoa_r+0x41e>
 800dad0:	9900      	ldr	r1, [sp, #0]
 800dad2:	4b50      	ldr	r3, [pc, #320]	; (800dc14 <_dtoa_r+0x63c>)
 800dad4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dad8:	4431      	add	r1, r6
 800dada:	9102      	str	r1, [sp, #8]
 800dadc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dade:	eeb0 9a47 	vmov.f32	s18, s14
 800dae2:	eef0 9a67 	vmov.f32	s19, s15
 800dae6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800daea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800daee:	2900      	cmp	r1, #0
 800daf0:	d044      	beq.n	800db7c <_dtoa_r+0x5a4>
 800daf2:	494e      	ldr	r1, [pc, #312]	; (800dc2c <_dtoa_r+0x654>)
 800daf4:	2000      	movs	r0, #0
 800daf6:	f7f2 fea9 	bl	800084c <__aeabi_ddiv>
 800dafa:	ec53 2b19 	vmov	r2, r3, d9
 800dafe:	f7f2 fbc3 	bl	8000288 <__aeabi_dsub>
 800db02:	9d00      	ldr	r5, [sp, #0]
 800db04:	ec41 0b19 	vmov	d9, r0, r1
 800db08:	4649      	mov	r1, r9
 800db0a:	4640      	mov	r0, r8
 800db0c:	f7f3 f824 	bl	8000b58 <__aeabi_d2iz>
 800db10:	4606      	mov	r6, r0
 800db12:	f7f2 fd07 	bl	8000524 <__aeabi_i2d>
 800db16:	4602      	mov	r2, r0
 800db18:	460b      	mov	r3, r1
 800db1a:	4640      	mov	r0, r8
 800db1c:	4649      	mov	r1, r9
 800db1e:	f7f2 fbb3 	bl	8000288 <__aeabi_dsub>
 800db22:	3630      	adds	r6, #48	; 0x30
 800db24:	f805 6b01 	strb.w	r6, [r5], #1
 800db28:	ec53 2b19 	vmov	r2, r3, d9
 800db2c:	4680      	mov	r8, r0
 800db2e:	4689      	mov	r9, r1
 800db30:	f7f2 ffd4 	bl	8000adc <__aeabi_dcmplt>
 800db34:	2800      	cmp	r0, #0
 800db36:	d164      	bne.n	800dc02 <_dtoa_r+0x62a>
 800db38:	4642      	mov	r2, r8
 800db3a:	464b      	mov	r3, r9
 800db3c:	4937      	ldr	r1, [pc, #220]	; (800dc1c <_dtoa_r+0x644>)
 800db3e:	2000      	movs	r0, #0
 800db40:	f7f2 fba2 	bl	8000288 <__aeabi_dsub>
 800db44:	ec53 2b19 	vmov	r2, r3, d9
 800db48:	f7f2 ffc8 	bl	8000adc <__aeabi_dcmplt>
 800db4c:	2800      	cmp	r0, #0
 800db4e:	f040 80b6 	bne.w	800dcbe <_dtoa_r+0x6e6>
 800db52:	9b02      	ldr	r3, [sp, #8]
 800db54:	429d      	cmp	r5, r3
 800db56:	f43f af7c 	beq.w	800da52 <_dtoa_r+0x47a>
 800db5a:	4b31      	ldr	r3, [pc, #196]	; (800dc20 <_dtoa_r+0x648>)
 800db5c:	ec51 0b19 	vmov	r0, r1, d9
 800db60:	2200      	movs	r2, #0
 800db62:	f7f2 fd49 	bl	80005f8 <__aeabi_dmul>
 800db66:	4b2e      	ldr	r3, [pc, #184]	; (800dc20 <_dtoa_r+0x648>)
 800db68:	ec41 0b19 	vmov	d9, r0, r1
 800db6c:	2200      	movs	r2, #0
 800db6e:	4640      	mov	r0, r8
 800db70:	4649      	mov	r1, r9
 800db72:	f7f2 fd41 	bl	80005f8 <__aeabi_dmul>
 800db76:	4680      	mov	r8, r0
 800db78:	4689      	mov	r9, r1
 800db7a:	e7c5      	b.n	800db08 <_dtoa_r+0x530>
 800db7c:	ec51 0b17 	vmov	r0, r1, d7
 800db80:	f7f2 fd3a 	bl	80005f8 <__aeabi_dmul>
 800db84:	9b02      	ldr	r3, [sp, #8]
 800db86:	9d00      	ldr	r5, [sp, #0]
 800db88:	930f      	str	r3, [sp, #60]	; 0x3c
 800db8a:	ec41 0b19 	vmov	d9, r0, r1
 800db8e:	4649      	mov	r1, r9
 800db90:	4640      	mov	r0, r8
 800db92:	f7f2 ffe1 	bl	8000b58 <__aeabi_d2iz>
 800db96:	4606      	mov	r6, r0
 800db98:	f7f2 fcc4 	bl	8000524 <__aeabi_i2d>
 800db9c:	3630      	adds	r6, #48	; 0x30
 800db9e:	4602      	mov	r2, r0
 800dba0:	460b      	mov	r3, r1
 800dba2:	4640      	mov	r0, r8
 800dba4:	4649      	mov	r1, r9
 800dba6:	f7f2 fb6f 	bl	8000288 <__aeabi_dsub>
 800dbaa:	f805 6b01 	strb.w	r6, [r5], #1
 800dbae:	9b02      	ldr	r3, [sp, #8]
 800dbb0:	429d      	cmp	r5, r3
 800dbb2:	4680      	mov	r8, r0
 800dbb4:	4689      	mov	r9, r1
 800dbb6:	f04f 0200 	mov.w	r2, #0
 800dbba:	d124      	bne.n	800dc06 <_dtoa_r+0x62e>
 800dbbc:	4b1b      	ldr	r3, [pc, #108]	; (800dc2c <_dtoa_r+0x654>)
 800dbbe:	ec51 0b19 	vmov	r0, r1, d9
 800dbc2:	f7f2 fb63 	bl	800028c <__adddf3>
 800dbc6:	4602      	mov	r2, r0
 800dbc8:	460b      	mov	r3, r1
 800dbca:	4640      	mov	r0, r8
 800dbcc:	4649      	mov	r1, r9
 800dbce:	f7f2 ffa3 	bl	8000b18 <__aeabi_dcmpgt>
 800dbd2:	2800      	cmp	r0, #0
 800dbd4:	d173      	bne.n	800dcbe <_dtoa_r+0x6e6>
 800dbd6:	ec53 2b19 	vmov	r2, r3, d9
 800dbda:	4914      	ldr	r1, [pc, #80]	; (800dc2c <_dtoa_r+0x654>)
 800dbdc:	2000      	movs	r0, #0
 800dbde:	f7f2 fb53 	bl	8000288 <__aeabi_dsub>
 800dbe2:	4602      	mov	r2, r0
 800dbe4:	460b      	mov	r3, r1
 800dbe6:	4640      	mov	r0, r8
 800dbe8:	4649      	mov	r1, r9
 800dbea:	f7f2 ff77 	bl	8000adc <__aeabi_dcmplt>
 800dbee:	2800      	cmp	r0, #0
 800dbf0:	f43f af2f 	beq.w	800da52 <_dtoa_r+0x47a>
 800dbf4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800dbf6:	1e6b      	subs	r3, r5, #1
 800dbf8:	930f      	str	r3, [sp, #60]	; 0x3c
 800dbfa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dbfe:	2b30      	cmp	r3, #48	; 0x30
 800dc00:	d0f8      	beq.n	800dbf4 <_dtoa_r+0x61c>
 800dc02:	46bb      	mov	fp, r7
 800dc04:	e04a      	b.n	800dc9c <_dtoa_r+0x6c4>
 800dc06:	4b06      	ldr	r3, [pc, #24]	; (800dc20 <_dtoa_r+0x648>)
 800dc08:	f7f2 fcf6 	bl	80005f8 <__aeabi_dmul>
 800dc0c:	4680      	mov	r8, r0
 800dc0e:	4689      	mov	r9, r1
 800dc10:	e7bd      	b.n	800db8e <_dtoa_r+0x5b6>
 800dc12:	bf00      	nop
 800dc14:	0800f918 	.word	0x0800f918
 800dc18:	0800f8f0 	.word	0x0800f8f0
 800dc1c:	3ff00000 	.word	0x3ff00000
 800dc20:	40240000 	.word	0x40240000
 800dc24:	401c0000 	.word	0x401c0000
 800dc28:	40140000 	.word	0x40140000
 800dc2c:	3fe00000 	.word	0x3fe00000
 800dc30:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800dc34:	9d00      	ldr	r5, [sp, #0]
 800dc36:	4642      	mov	r2, r8
 800dc38:	464b      	mov	r3, r9
 800dc3a:	4630      	mov	r0, r6
 800dc3c:	4639      	mov	r1, r7
 800dc3e:	f7f2 fe05 	bl	800084c <__aeabi_ddiv>
 800dc42:	f7f2 ff89 	bl	8000b58 <__aeabi_d2iz>
 800dc46:	9001      	str	r0, [sp, #4]
 800dc48:	f7f2 fc6c 	bl	8000524 <__aeabi_i2d>
 800dc4c:	4642      	mov	r2, r8
 800dc4e:	464b      	mov	r3, r9
 800dc50:	f7f2 fcd2 	bl	80005f8 <__aeabi_dmul>
 800dc54:	4602      	mov	r2, r0
 800dc56:	460b      	mov	r3, r1
 800dc58:	4630      	mov	r0, r6
 800dc5a:	4639      	mov	r1, r7
 800dc5c:	f7f2 fb14 	bl	8000288 <__aeabi_dsub>
 800dc60:	9e01      	ldr	r6, [sp, #4]
 800dc62:	9f04      	ldr	r7, [sp, #16]
 800dc64:	3630      	adds	r6, #48	; 0x30
 800dc66:	f805 6b01 	strb.w	r6, [r5], #1
 800dc6a:	9e00      	ldr	r6, [sp, #0]
 800dc6c:	1bae      	subs	r6, r5, r6
 800dc6e:	42b7      	cmp	r7, r6
 800dc70:	4602      	mov	r2, r0
 800dc72:	460b      	mov	r3, r1
 800dc74:	d134      	bne.n	800dce0 <_dtoa_r+0x708>
 800dc76:	f7f2 fb09 	bl	800028c <__adddf3>
 800dc7a:	4642      	mov	r2, r8
 800dc7c:	464b      	mov	r3, r9
 800dc7e:	4606      	mov	r6, r0
 800dc80:	460f      	mov	r7, r1
 800dc82:	f7f2 ff49 	bl	8000b18 <__aeabi_dcmpgt>
 800dc86:	b9c8      	cbnz	r0, 800dcbc <_dtoa_r+0x6e4>
 800dc88:	4642      	mov	r2, r8
 800dc8a:	464b      	mov	r3, r9
 800dc8c:	4630      	mov	r0, r6
 800dc8e:	4639      	mov	r1, r7
 800dc90:	f7f2 ff1a 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc94:	b110      	cbz	r0, 800dc9c <_dtoa_r+0x6c4>
 800dc96:	9b01      	ldr	r3, [sp, #4]
 800dc98:	07db      	lsls	r3, r3, #31
 800dc9a:	d40f      	bmi.n	800dcbc <_dtoa_r+0x6e4>
 800dc9c:	4651      	mov	r1, sl
 800dc9e:	4620      	mov	r0, r4
 800dca0:	f000 fd0a 	bl	800e6b8 <_Bfree>
 800dca4:	2300      	movs	r3, #0
 800dca6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800dca8:	702b      	strb	r3, [r5, #0]
 800dcaa:	f10b 0301 	add.w	r3, fp, #1
 800dcae:	6013      	str	r3, [r2, #0]
 800dcb0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	f43f ace2 	beq.w	800d67c <_dtoa_r+0xa4>
 800dcb8:	601d      	str	r5, [r3, #0]
 800dcba:	e4df      	b.n	800d67c <_dtoa_r+0xa4>
 800dcbc:	465f      	mov	r7, fp
 800dcbe:	462b      	mov	r3, r5
 800dcc0:	461d      	mov	r5, r3
 800dcc2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dcc6:	2a39      	cmp	r2, #57	; 0x39
 800dcc8:	d106      	bne.n	800dcd8 <_dtoa_r+0x700>
 800dcca:	9a00      	ldr	r2, [sp, #0]
 800dccc:	429a      	cmp	r2, r3
 800dcce:	d1f7      	bne.n	800dcc0 <_dtoa_r+0x6e8>
 800dcd0:	9900      	ldr	r1, [sp, #0]
 800dcd2:	2230      	movs	r2, #48	; 0x30
 800dcd4:	3701      	adds	r7, #1
 800dcd6:	700a      	strb	r2, [r1, #0]
 800dcd8:	781a      	ldrb	r2, [r3, #0]
 800dcda:	3201      	adds	r2, #1
 800dcdc:	701a      	strb	r2, [r3, #0]
 800dcde:	e790      	b.n	800dc02 <_dtoa_r+0x62a>
 800dce0:	4ba3      	ldr	r3, [pc, #652]	; (800df70 <_dtoa_r+0x998>)
 800dce2:	2200      	movs	r2, #0
 800dce4:	f7f2 fc88 	bl	80005f8 <__aeabi_dmul>
 800dce8:	2200      	movs	r2, #0
 800dcea:	2300      	movs	r3, #0
 800dcec:	4606      	mov	r6, r0
 800dcee:	460f      	mov	r7, r1
 800dcf0:	f7f2 feea 	bl	8000ac8 <__aeabi_dcmpeq>
 800dcf4:	2800      	cmp	r0, #0
 800dcf6:	d09e      	beq.n	800dc36 <_dtoa_r+0x65e>
 800dcf8:	e7d0      	b.n	800dc9c <_dtoa_r+0x6c4>
 800dcfa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dcfc:	2a00      	cmp	r2, #0
 800dcfe:	f000 80ca 	beq.w	800de96 <_dtoa_r+0x8be>
 800dd02:	9a07      	ldr	r2, [sp, #28]
 800dd04:	2a01      	cmp	r2, #1
 800dd06:	f300 80ad 	bgt.w	800de64 <_dtoa_r+0x88c>
 800dd0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dd0c:	2a00      	cmp	r2, #0
 800dd0e:	f000 80a5 	beq.w	800de5c <_dtoa_r+0x884>
 800dd12:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dd16:	9e08      	ldr	r6, [sp, #32]
 800dd18:	9d05      	ldr	r5, [sp, #20]
 800dd1a:	9a05      	ldr	r2, [sp, #20]
 800dd1c:	441a      	add	r2, r3
 800dd1e:	9205      	str	r2, [sp, #20]
 800dd20:	9a06      	ldr	r2, [sp, #24]
 800dd22:	2101      	movs	r1, #1
 800dd24:	441a      	add	r2, r3
 800dd26:	4620      	mov	r0, r4
 800dd28:	9206      	str	r2, [sp, #24]
 800dd2a:	f000 fd7b 	bl	800e824 <__i2b>
 800dd2e:	4607      	mov	r7, r0
 800dd30:	b165      	cbz	r5, 800dd4c <_dtoa_r+0x774>
 800dd32:	9b06      	ldr	r3, [sp, #24]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	dd09      	ble.n	800dd4c <_dtoa_r+0x774>
 800dd38:	42ab      	cmp	r3, r5
 800dd3a:	9a05      	ldr	r2, [sp, #20]
 800dd3c:	bfa8      	it	ge
 800dd3e:	462b      	movge	r3, r5
 800dd40:	1ad2      	subs	r2, r2, r3
 800dd42:	9205      	str	r2, [sp, #20]
 800dd44:	9a06      	ldr	r2, [sp, #24]
 800dd46:	1aed      	subs	r5, r5, r3
 800dd48:	1ad3      	subs	r3, r2, r3
 800dd4a:	9306      	str	r3, [sp, #24]
 800dd4c:	9b08      	ldr	r3, [sp, #32]
 800dd4e:	b1f3      	cbz	r3, 800dd8e <_dtoa_r+0x7b6>
 800dd50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	f000 80a3 	beq.w	800de9e <_dtoa_r+0x8c6>
 800dd58:	2e00      	cmp	r6, #0
 800dd5a:	dd10      	ble.n	800dd7e <_dtoa_r+0x7a6>
 800dd5c:	4639      	mov	r1, r7
 800dd5e:	4632      	mov	r2, r6
 800dd60:	4620      	mov	r0, r4
 800dd62:	f000 fe1f 	bl	800e9a4 <__pow5mult>
 800dd66:	4652      	mov	r2, sl
 800dd68:	4601      	mov	r1, r0
 800dd6a:	4607      	mov	r7, r0
 800dd6c:	4620      	mov	r0, r4
 800dd6e:	f000 fd6f 	bl	800e850 <__multiply>
 800dd72:	4651      	mov	r1, sl
 800dd74:	4680      	mov	r8, r0
 800dd76:	4620      	mov	r0, r4
 800dd78:	f000 fc9e 	bl	800e6b8 <_Bfree>
 800dd7c:	46c2      	mov	sl, r8
 800dd7e:	9b08      	ldr	r3, [sp, #32]
 800dd80:	1b9a      	subs	r2, r3, r6
 800dd82:	d004      	beq.n	800dd8e <_dtoa_r+0x7b6>
 800dd84:	4651      	mov	r1, sl
 800dd86:	4620      	mov	r0, r4
 800dd88:	f000 fe0c 	bl	800e9a4 <__pow5mult>
 800dd8c:	4682      	mov	sl, r0
 800dd8e:	2101      	movs	r1, #1
 800dd90:	4620      	mov	r0, r4
 800dd92:	f000 fd47 	bl	800e824 <__i2b>
 800dd96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	4606      	mov	r6, r0
 800dd9c:	f340 8081 	ble.w	800dea2 <_dtoa_r+0x8ca>
 800dda0:	461a      	mov	r2, r3
 800dda2:	4601      	mov	r1, r0
 800dda4:	4620      	mov	r0, r4
 800dda6:	f000 fdfd 	bl	800e9a4 <__pow5mult>
 800ddaa:	9b07      	ldr	r3, [sp, #28]
 800ddac:	2b01      	cmp	r3, #1
 800ddae:	4606      	mov	r6, r0
 800ddb0:	dd7a      	ble.n	800dea8 <_dtoa_r+0x8d0>
 800ddb2:	f04f 0800 	mov.w	r8, #0
 800ddb6:	6933      	ldr	r3, [r6, #16]
 800ddb8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ddbc:	6918      	ldr	r0, [r3, #16]
 800ddbe:	f000 fce3 	bl	800e788 <__hi0bits>
 800ddc2:	f1c0 0020 	rsb	r0, r0, #32
 800ddc6:	9b06      	ldr	r3, [sp, #24]
 800ddc8:	4418      	add	r0, r3
 800ddca:	f010 001f 	ands.w	r0, r0, #31
 800ddce:	f000 8094 	beq.w	800defa <_dtoa_r+0x922>
 800ddd2:	f1c0 0320 	rsb	r3, r0, #32
 800ddd6:	2b04      	cmp	r3, #4
 800ddd8:	f340 8085 	ble.w	800dee6 <_dtoa_r+0x90e>
 800dddc:	9b05      	ldr	r3, [sp, #20]
 800ddde:	f1c0 001c 	rsb	r0, r0, #28
 800dde2:	4403      	add	r3, r0
 800dde4:	9305      	str	r3, [sp, #20]
 800dde6:	9b06      	ldr	r3, [sp, #24]
 800dde8:	4403      	add	r3, r0
 800ddea:	4405      	add	r5, r0
 800ddec:	9306      	str	r3, [sp, #24]
 800ddee:	9b05      	ldr	r3, [sp, #20]
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	dd05      	ble.n	800de00 <_dtoa_r+0x828>
 800ddf4:	4651      	mov	r1, sl
 800ddf6:	461a      	mov	r2, r3
 800ddf8:	4620      	mov	r0, r4
 800ddfa:	f000 fe2d 	bl	800ea58 <__lshift>
 800ddfe:	4682      	mov	sl, r0
 800de00:	9b06      	ldr	r3, [sp, #24]
 800de02:	2b00      	cmp	r3, #0
 800de04:	dd05      	ble.n	800de12 <_dtoa_r+0x83a>
 800de06:	4631      	mov	r1, r6
 800de08:	461a      	mov	r2, r3
 800de0a:	4620      	mov	r0, r4
 800de0c:	f000 fe24 	bl	800ea58 <__lshift>
 800de10:	4606      	mov	r6, r0
 800de12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800de14:	2b00      	cmp	r3, #0
 800de16:	d072      	beq.n	800defe <_dtoa_r+0x926>
 800de18:	4631      	mov	r1, r6
 800de1a:	4650      	mov	r0, sl
 800de1c:	f000 fe88 	bl	800eb30 <__mcmp>
 800de20:	2800      	cmp	r0, #0
 800de22:	da6c      	bge.n	800defe <_dtoa_r+0x926>
 800de24:	2300      	movs	r3, #0
 800de26:	4651      	mov	r1, sl
 800de28:	220a      	movs	r2, #10
 800de2a:	4620      	mov	r0, r4
 800de2c:	f000 fc66 	bl	800e6fc <__multadd>
 800de30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de32:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800de36:	4682      	mov	sl, r0
 800de38:	2b00      	cmp	r3, #0
 800de3a:	f000 81b0 	beq.w	800e19e <_dtoa_r+0xbc6>
 800de3e:	2300      	movs	r3, #0
 800de40:	4639      	mov	r1, r7
 800de42:	220a      	movs	r2, #10
 800de44:	4620      	mov	r0, r4
 800de46:	f000 fc59 	bl	800e6fc <__multadd>
 800de4a:	9b01      	ldr	r3, [sp, #4]
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	4607      	mov	r7, r0
 800de50:	f300 8096 	bgt.w	800df80 <_dtoa_r+0x9a8>
 800de54:	9b07      	ldr	r3, [sp, #28]
 800de56:	2b02      	cmp	r3, #2
 800de58:	dc59      	bgt.n	800df0e <_dtoa_r+0x936>
 800de5a:	e091      	b.n	800df80 <_dtoa_r+0x9a8>
 800de5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800de5e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800de62:	e758      	b.n	800dd16 <_dtoa_r+0x73e>
 800de64:	9b04      	ldr	r3, [sp, #16]
 800de66:	1e5e      	subs	r6, r3, #1
 800de68:	9b08      	ldr	r3, [sp, #32]
 800de6a:	42b3      	cmp	r3, r6
 800de6c:	bfbf      	itttt	lt
 800de6e:	9b08      	ldrlt	r3, [sp, #32]
 800de70:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800de72:	9608      	strlt	r6, [sp, #32]
 800de74:	1af3      	sublt	r3, r6, r3
 800de76:	bfb4      	ite	lt
 800de78:	18d2      	addlt	r2, r2, r3
 800de7a:	1b9e      	subge	r6, r3, r6
 800de7c:	9b04      	ldr	r3, [sp, #16]
 800de7e:	bfbc      	itt	lt
 800de80:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800de82:	2600      	movlt	r6, #0
 800de84:	2b00      	cmp	r3, #0
 800de86:	bfb7      	itett	lt
 800de88:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800de8c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800de90:	1a9d      	sublt	r5, r3, r2
 800de92:	2300      	movlt	r3, #0
 800de94:	e741      	b.n	800dd1a <_dtoa_r+0x742>
 800de96:	9e08      	ldr	r6, [sp, #32]
 800de98:	9d05      	ldr	r5, [sp, #20]
 800de9a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800de9c:	e748      	b.n	800dd30 <_dtoa_r+0x758>
 800de9e:	9a08      	ldr	r2, [sp, #32]
 800dea0:	e770      	b.n	800dd84 <_dtoa_r+0x7ac>
 800dea2:	9b07      	ldr	r3, [sp, #28]
 800dea4:	2b01      	cmp	r3, #1
 800dea6:	dc19      	bgt.n	800dedc <_dtoa_r+0x904>
 800dea8:	9b02      	ldr	r3, [sp, #8]
 800deaa:	b9bb      	cbnz	r3, 800dedc <_dtoa_r+0x904>
 800deac:	9b03      	ldr	r3, [sp, #12]
 800deae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800deb2:	b99b      	cbnz	r3, 800dedc <_dtoa_r+0x904>
 800deb4:	9b03      	ldr	r3, [sp, #12]
 800deb6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800deba:	0d1b      	lsrs	r3, r3, #20
 800debc:	051b      	lsls	r3, r3, #20
 800debe:	b183      	cbz	r3, 800dee2 <_dtoa_r+0x90a>
 800dec0:	9b05      	ldr	r3, [sp, #20]
 800dec2:	3301      	adds	r3, #1
 800dec4:	9305      	str	r3, [sp, #20]
 800dec6:	9b06      	ldr	r3, [sp, #24]
 800dec8:	3301      	adds	r3, #1
 800deca:	9306      	str	r3, [sp, #24]
 800decc:	f04f 0801 	mov.w	r8, #1
 800ded0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	f47f af6f 	bne.w	800ddb6 <_dtoa_r+0x7de>
 800ded8:	2001      	movs	r0, #1
 800deda:	e774      	b.n	800ddc6 <_dtoa_r+0x7ee>
 800dedc:	f04f 0800 	mov.w	r8, #0
 800dee0:	e7f6      	b.n	800ded0 <_dtoa_r+0x8f8>
 800dee2:	4698      	mov	r8, r3
 800dee4:	e7f4      	b.n	800ded0 <_dtoa_r+0x8f8>
 800dee6:	d082      	beq.n	800ddee <_dtoa_r+0x816>
 800dee8:	9a05      	ldr	r2, [sp, #20]
 800deea:	331c      	adds	r3, #28
 800deec:	441a      	add	r2, r3
 800deee:	9205      	str	r2, [sp, #20]
 800def0:	9a06      	ldr	r2, [sp, #24]
 800def2:	441a      	add	r2, r3
 800def4:	441d      	add	r5, r3
 800def6:	9206      	str	r2, [sp, #24]
 800def8:	e779      	b.n	800ddee <_dtoa_r+0x816>
 800defa:	4603      	mov	r3, r0
 800defc:	e7f4      	b.n	800dee8 <_dtoa_r+0x910>
 800defe:	9b04      	ldr	r3, [sp, #16]
 800df00:	2b00      	cmp	r3, #0
 800df02:	dc37      	bgt.n	800df74 <_dtoa_r+0x99c>
 800df04:	9b07      	ldr	r3, [sp, #28]
 800df06:	2b02      	cmp	r3, #2
 800df08:	dd34      	ble.n	800df74 <_dtoa_r+0x99c>
 800df0a:	9b04      	ldr	r3, [sp, #16]
 800df0c:	9301      	str	r3, [sp, #4]
 800df0e:	9b01      	ldr	r3, [sp, #4]
 800df10:	b963      	cbnz	r3, 800df2c <_dtoa_r+0x954>
 800df12:	4631      	mov	r1, r6
 800df14:	2205      	movs	r2, #5
 800df16:	4620      	mov	r0, r4
 800df18:	f000 fbf0 	bl	800e6fc <__multadd>
 800df1c:	4601      	mov	r1, r0
 800df1e:	4606      	mov	r6, r0
 800df20:	4650      	mov	r0, sl
 800df22:	f000 fe05 	bl	800eb30 <__mcmp>
 800df26:	2800      	cmp	r0, #0
 800df28:	f73f adbb 	bgt.w	800daa2 <_dtoa_r+0x4ca>
 800df2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df2e:	9d00      	ldr	r5, [sp, #0]
 800df30:	ea6f 0b03 	mvn.w	fp, r3
 800df34:	f04f 0800 	mov.w	r8, #0
 800df38:	4631      	mov	r1, r6
 800df3a:	4620      	mov	r0, r4
 800df3c:	f000 fbbc 	bl	800e6b8 <_Bfree>
 800df40:	2f00      	cmp	r7, #0
 800df42:	f43f aeab 	beq.w	800dc9c <_dtoa_r+0x6c4>
 800df46:	f1b8 0f00 	cmp.w	r8, #0
 800df4a:	d005      	beq.n	800df58 <_dtoa_r+0x980>
 800df4c:	45b8      	cmp	r8, r7
 800df4e:	d003      	beq.n	800df58 <_dtoa_r+0x980>
 800df50:	4641      	mov	r1, r8
 800df52:	4620      	mov	r0, r4
 800df54:	f000 fbb0 	bl	800e6b8 <_Bfree>
 800df58:	4639      	mov	r1, r7
 800df5a:	4620      	mov	r0, r4
 800df5c:	f000 fbac 	bl	800e6b8 <_Bfree>
 800df60:	e69c      	b.n	800dc9c <_dtoa_r+0x6c4>
 800df62:	2600      	movs	r6, #0
 800df64:	4637      	mov	r7, r6
 800df66:	e7e1      	b.n	800df2c <_dtoa_r+0x954>
 800df68:	46bb      	mov	fp, r7
 800df6a:	4637      	mov	r7, r6
 800df6c:	e599      	b.n	800daa2 <_dtoa_r+0x4ca>
 800df6e:	bf00      	nop
 800df70:	40240000 	.word	0x40240000
 800df74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df76:	2b00      	cmp	r3, #0
 800df78:	f000 80c8 	beq.w	800e10c <_dtoa_r+0xb34>
 800df7c:	9b04      	ldr	r3, [sp, #16]
 800df7e:	9301      	str	r3, [sp, #4]
 800df80:	2d00      	cmp	r5, #0
 800df82:	dd05      	ble.n	800df90 <_dtoa_r+0x9b8>
 800df84:	4639      	mov	r1, r7
 800df86:	462a      	mov	r2, r5
 800df88:	4620      	mov	r0, r4
 800df8a:	f000 fd65 	bl	800ea58 <__lshift>
 800df8e:	4607      	mov	r7, r0
 800df90:	f1b8 0f00 	cmp.w	r8, #0
 800df94:	d05b      	beq.n	800e04e <_dtoa_r+0xa76>
 800df96:	6879      	ldr	r1, [r7, #4]
 800df98:	4620      	mov	r0, r4
 800df9a:	f000 fb4d 	bl	800e638 <_Balloc>
 800df9e:	4605      	mov	r5, r0
 800dfa0:	b928      	cbnz	r0, 800dfae <_dtoa_r+0x9d6>
 800dfa2:	4b83      	ldr	r3, [pc, #524]	; (800e1b0 <_dtoa_r+0xbd8>)
 800dfa4:	4602      	mov	r2, r0
 800dfa6:	f240 21ef 	movw	r1, #751	; 0x2ef
 800dfaa:	f7ff bb2e 	b.w	800d60a <_dtoa_r+0x32>
 800dfae:	693a      	ldr	r2, [r7, #16]
 800dfb0:	3202      	adds	r2, #2
 800dfb2:	0092      	lsls	r2, r2, #2
 800dfb4:	f107 010c 	add.w	r1, r7, #12
 800dfb8:	300c      	adds	r0, #12
 800dfba:	f7ff fa74 	bl	800d4a6 <memcpy>
 800dfbe:	2201      	movs	r2, #1
 800dfc0:	4629      	mov	r1, r5
 800dfc2:	4620      	mov	r0, r4
 800dfc4:	f000 fd48 	bl	800ea58 <__lshift>
 800dfc8:	9b00      	ldr	r3, [sp, #0]
 800dfca:	3301      	adds	r3, #1
 800dfcc:	9304      	str	r3, [sp, #16]
 800dfce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dfd2:	4413      	add	r3, r2
 800dfd4:	9308      	str	r3, [sp, #32]
 800dfd6:	9b02      	ldr	r3, [sp, #8]
 800dfd8:	f003 0301 	and.w	r3, r3, #1
 800dfdc:	46b8      	mov	r8, r7
 800dfde:	9306      	str	r3, [sp, #24]
 800dfe0:	4607      	mov	r7, r0
 800dfe2:	9b04      	ldr	r3, [sp, #16]
 800dfe4:	4631      	mov	r1, r6
 800dfe6:	3b01      	subs	r3, #1
 800dfe8:	4650      	mov	r0, sl
 800dfea:	9301      	str	r3, [sp, #4]
 800dfec:	f7ff fa69 	bl	800d4c2 <quorem>
 800dff0:	4641      	mov	r1, r8
 800dff2:	9002      	str	r0, [sp, #8]
 800dff4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800dff8:	4650      	mov	r0, sl
 800dffa:	f000 fd99 	bl	800eb30 <__mcmp>
 800dffe:	463a      	mov	r2, r7
 800e000:	9005      	str	r0, [sp, #20]
 800e002:	4631      	mov	r1, r6
 800e004:	4620      	mov	r0, r4
 800e006:	f000 fdaf 	bl	800eb68 <__mdiff>
 800e00a:	68c2      	ldr	r2, [r0, #12]
 800e00c:	4605      	mov	r5, r0
 800e00e:	bb02      	cbnz	r2, 800e052 <_dtoa_r+0xa7a>
 800e010:	4601      	mov	r1, r0
 800e012:	4650      	mov	r0, sl
 800e014:	f000 fd8c 	bl	800eb30 <__mcmp>
 800e018:	4602      	mov	r2, r0
 800e01a:	4629      	mov	r1, r5
 800e01c:	4620      	mov	r0, r4
 800e01e:	9209      	str	r2, [sp, #36]	; 0x24
 800e020:	f000 fb4a 	bl	800e6b8 <_Bfree>
 800e024:	9b07      	ldr	r3, [sp, #28]
 800e026:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e028:	9d04      	ldr	r5, [sp, #16]
 800e02a:	ea43 0102 	orr.w	r1, r3, r2
 800e02e:	9b06      	ldr	r3, [sp, #24]
 800e030:	4319      	orrs	r1, r3
 800e032:	d110      	bne.n	800e056 <_dtoa_r+0xa7e>
 800e034:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800e038:	d029      	beq.n	800e08e <_dtoa_r+0xab6>
 800e03a:	9b05      	ldr	r3, [sp, #20]
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	dd02      	ble.n	800e046 <_dtoa_r+0xa6e>
 800e040:	9b02      	ldr	r3, [sp, #8]
 800e042:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800e046:	9b01      	ldr	r3, [sp, #4]
 800e048:	f883 9000 	strb.w	r9, [r3]
 800e04c:	e774      	b.n	800df38 <_dtoa_r+0x960>
 800e04e:	4638      	mov	r0, r7
 800e050:	e7ba      	b.n	800dfc8 <_dtoa_r+0x9f0>
 800e052:	2201      	movs	r2, #1
 800e054:	e7e1      	b.n	800e01a <_dtoa_r+0xa42>
 800e056:	9b05      	ldr	r3, [sp, #20]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	db04      	blt.n	800e066 <_dtoa_r+0xa8e>
 800e05c:	9907      	ldr	r1, [sp, #28]
 800e05e:	430b      	orrs	r3, r1
 800e060:	9906      	ldr	r1, [sp, #24]
 800e062:	430b      	orrs	r3, r1
 800e064:	d120      	bne.n	800e0a8 <_dtoa_r+0xad0>
 800e066:	2a00      	cmp	r2, #0
 800e068:	dded      	ble.n	800e046 <_dtoa_r+0xa6e>
 800e06a:	4651      	mov	r1, sl
 800e06c:	2201      	movs	r2, #1
 800e06e:	4620      	mov	r0, r4
 800e070:	f000 fcf2 	bl	800ea58 <__lshift>
 800e074:	4631      	mov	r1, r6
 800e076:	4682      	mov	sl, r0
 800e078:	f000 fd5a 	bl	800eb30 <__mcmp>
 800e07c:	2800      	cmp	r0, #0
 800e07e:	dc03      	bgt.n	800e088 <_dtoa_r+0xab0>
 800e080:	d1e1      	bne.n	800e046 <_dtoa_r+0xa6e>
 800e082:	f019 0f01 	tst.w	r9, #1
 800e086:	d0de      	beq.n	800e046 <_dtoa_r+0xa6e>
 800e088:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800e08c:	d1d8      	bne.n	800e040 <_dtoa_r+0xa68>
 800e08e:	9a01      	ldr	r2, [sp, #4]
 800e090:	2339      	movs	r3, #57	; 0x39
 800e092:	7013      	strb	r3, [r2, #0]
 800e094:	462b      	mov	r3, r5
 800e096:	461d      	mov	r5, r3
 800e098:	3b01      	subs	r3, #1
 800e09a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e09e:	2a39      	cmp	r2, #57	; 0x39
 800e0a0:	d06c      	beq.n	800e17c <_dtoa_r+0xba4>
 800e0a2:	3201      	adds	r2, #1
 800e0a4:	701a      	strb	r2, [r3, #0]
 800e0a6:	e747      	b.n	800df38 <_dtoa_r+0x960>
 800e0a8:	2a00      	cmp	r2, #0
 800e0aa:	dd07      	ble.n	800e0bc <_dtoa_r+0xae4>
 800e0ac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800e0b0:	d0ed      	beq.n	800e08e <_dtoa_r+0xab6>
 800e0b2:	9a01      	ldr	r2, [sp, #4]
 800e0b4:	f109 0301 	add.w	r3, r9, #1
 800e0b8:	7013      	strb	r3, [r2, #0]
 800e0ba:	e73d      	b.n	800df38 <_dtoa_r+0x960>
 800e0bc:	9b04      	ldr	r3, [sp, #16]
 800e0be:	9a08      	ldr	r2, [sp, #32]
 800e0c0:	f803 9c01 	strb.w	r9, [r3, #-1]
 800e0c4:	4293      	cmp	r3, r2
 800e0c6:	d043      	beq.n	800e150 <_dtoa_r+0xb78>
 800e0c8:	4651      	mov	r1, sl
 800e0ca:	2300      	movs	r3, #0
 800e0cc:	220a      	movs	r2, #10
 800e0ce:	4620      	mov	r0, r4
 800e0d0:	f000 fb14 	bl	800e6fc <__multadd>
 800e0d4:	45b8      	cmp	r8, r7
 800e0d6:	4682      	mov	sl, r0
 800e0d8:	f04f 0300 	mov.w	r3, #0
 800e0dc:	f04f 020a 	mov.w	r2, #10
 800e0e0:	4641      	mov	r1, r8
 800e0e2:	4620      	mov	r0, r4
 800e0e4:	d107      	bne.n	800e0f6 <_dtoa_r+0xb1e>
 800e0e6:	f000 fb09 	bl	800e6fc <__multadd>
 800e0ea:	4680      	mov	r8, r0
 800e0ec:	4607      	mov	r7, r0
 800e0ee:	9b04      	ldr	r3, [sp, #16]
 800e0f0:	3301      	adds	r3, #1
 800e0f2:	9304      	str	r3, [sp, #16]
 800e0f4:	e775      	b.n	800dfe2 <_dtoa_r+0xa0a>
 800e0f6:	f000 fb01 	bl	800e6fc <__multadd>
 800e0fa:	4639      	mov	r1, r7
 800e0fc:	4680      	mov	r8, r0
 800e0fe:	2300      	movs	r3, #0
 800e100:	220a      	movs	r2, #10
 800e102:	4620      	mov	r0, r4
 800e104:	f000 fafa 	bl	800e6fc <__multadd>
 800e108:	4607      	mov	r7, r0
 800e10a:	e7f0      	b.n	800e0ee <_dtoa_r+0xb16>
 800e10c:	9b04      	ldr	r3, [sp, #16]
 800e10e:	9301      	str	r3, [sp, #4]
 800e110:	9d00      	ldr	r5, [sp, #0]
 800e112:	4631      	mov	r1, r6
 800e114:	4650      	mov	r0, sl
 800e116:	f7ff f9d4 	bl	800d4c2 <quorem>
 800e11a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800e11e:	9b00      	ldr	r3, [sp, #0]
 800e120:	f805 9b01 	strb.w	r9, [r5], #1
 800e124:	1aea      	subs	r2, r5, r3
 800e126:	9b01      	ldr	r3, [sp, #4]
 800e128:	4293      	cmp	r3, r2
 800e12a:	dd07      	ble.n	800e13c <_dtoa_r+0xb64>
 800e12c:	4651      	mov	r1, sl
 800e12e:	2300      	movs	r3, #0
 800e130:	220a      	movs	r2, #10
 800e132:	4620      	mov	r0, r4
 800e134:	f000 fae2 	bl	800e6fc <__multadd>
 800e138:	4682      	mov	sl, r0
 800e13a:	e7ea      	b.n	800e112 <_dtoa_r+0xb3a>
 800e13c:	9b01      	ldr	r3, [sp, #4]
 800e13e:	2b00      	cmp	r3, #0
 800e140:	bfc8      	it	gt
 800e142:	461d      	movgt	r5, r3
 800e144:	9b00      	ldr	r3, [sp, #0]
 800e146:	bfd8      	it	le
 800e148:	2501      	movle	r5, #1
 800e14a:	441d      	add	r5, r3
 800e14c:	f04f 0800 	mov.w	r8, #0
 800e150:	4651      	mov	r1, sl
 800e152:	2201      	movs	r2, #1
 800e154:	4620      	mov	r0, r4
 800e156:	f000 fc7f 	bl	800ea58 <__lshift>
 800e15a:	4631      	mov	r1, r6
 800e15c:	4682      	mov	sl, r0
 800e15e:	f000 fce7 	bl	800eb30 <__mcmp>
 800e162:	2800      	cmp	r0, #0
 800e164:	dc96      	bgt.n	800e094 <_dtoa_r+0xabc>
 800e166:	d102      	bne.n	800e16e <_dtoa_r+0xb96>
 800e168:	f019 0f01 	tst.w	r9, #1
 800e16c:	d192      	bne.n	800e094 <_dtoa_r+0xabc>
 800e16e:	462b      	mov	r3, r5
 800e170:	461d      	mov	r5, r3
 800e172:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e176:	2a30      	cmp	r2, #48	; 0x30
 800e178:	d0fa      	beq.n	800e170 <_dtoa_r+0xb98>
 800e17a:	e6dd      	b.n	800df38 <_dtoa_r+0x960>
 800e17c:	9a00      	ldr	r2, [sp, #0]
 800e17e:	429a      	cmp	r2, r3
 800e180:	d189      	bne.n	800e096 <_dtoa_r+0xabe>
 800e182:	f10b 0b01 	add.w	fp, fp, #1
 800e186:	2331      	movs	r3, #49	; 0x31
 800e188:	e796      	b.n	800e0b8 <_dtoa_r+0xae0>
 800e18a:	4b0a      	ldr	r3, [pc, #40]	; (800e1b4 <_dtoa_r+0xbdc>)
 800e18c:	f7ff ba99 	b.w	800d6c2 <_dtoa_r+0xea>
 800e190:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e192:	2b00      	cmp	r3, #0
 800e194:	f47f aa6d 	bne.w	800d672 <_dtoa_r+0x9a>
 800e198:	4b07      	ldr	r3, [pc, #28]	; (800e1b8 <_dtoa_r+0xbe0>)
 800e19a:	f7ff ba92 	b.w	800d6c2 <_dtoa_r+0xea>
 800e19e:	9b01      	ldr	r3, [sp, #4]
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	dcb5      	bgt.n	800e110 <_dtoa_r+0xb38>
 800e1a4:	9b07      	ldr	r3, [sp, #28]
 800e1a6:	2b02      	cmp	r3, #2
 800e1a8:	f73f aeb1 	bgt.w	800df0e <_dtoa_r+0x936>
 800e1ac:	e7b0      	b.n	800e110 <_dtoa_r+0xb38>
 800e1ae:	bf00      	nop
 800e1b0:	0800f873 	.word	0x0800f873
 800e1b4:	0800f7d3 	.word	0x0800f7d3
 800e1b8:	0800f7f7 	.word	0x0800f7f7

0800e1bc <_free_r>:
 800e1bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e1be:	2900      	cmp	r1, #0
 800e1c0:	d044      	beq.n	800e24c <_free_r+0x90>
 800e1c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e1c6:	9001      	str	r0, [sp, #4]
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	f1a1 0404 	sub.w	r4, r1, #4
 800e1ce:	bfb8      	it	lt
 800e1d0:	18e4      	addlt	r4, r4, r3
 800e1d2:	f7fe ffd1 	bl	800d178 <__malloc_lock>
 800e1d6:	4a1e      	ldr	r2, [pc, #120]	; (800e250 <_free_r+0x94>)
 800e1d8:	9801      	ldr	r0, [sp, #4]
 800e1da:	6813      	ldr	r3, [r2, #0]
 800e1dc:	b933      	cbnz	r3, 800e1ec <_free_r+0x30>
 800e1de:	6063      	str	r3, [r4, #4]
 800e1e0:	6014      	str	r4, [r2, #0]
 800e1e2:	b003      	add	sp, #12
 800e1e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e1e8:	f7fe bfcc 	b.w	800d184 <__malloc_unlock>
 800e1ec:	42a3      	cmp	r3, r4
 800e1ee:	d908      	bls.n	800e202 <_free_r+0x46>
 800e1f0:	6825      	ldr	r5, [r4, #0]
 800e1f2:	1961      	adds	r1, r4, r5
 800e1f4:	428b      	cmp	r3, r1
 800e1f6:	bf01      	itttt	eq
 800e1f8:	6819      	ldreq	r1, [r3, #0]
 800e1fa:	685b      	ldreq	r3, [r3, #4]
 800e1fc:	1949      	addeq	r1, r1, r5
 800e1fe:	6021      	streq	r1, [r4, #0]
 800e200:	e7ed      	b.n	800e1de <_free_r+0x22>
 800e202:	461a      	mov	r2, r3
 800e204:	685b      	ldr	r3, [r3, #4]
 800e206:	b10b      	cbz	r3, 800e20c <_free_r+0x50>
 800e208:	42a3      	cmp	r3, r4
 800e20a:	d9fa      	bls.n	800e202 <_free_r+0x46>
 800e20c:	6811      	ldr	r1, [r2, #0]
 800e20e:	1855      	adds	r5, r2, r1
 800e210:	42a5      	cmp	r5, r4
 800e212:	d10b      	bne.n	800e22c <_free_r+0x70>
 800e214:	6824      	ldr	r4, [r4, #0]
 800e216:	4421      	add	r1, r4
 800e218:	1854      	adds	r4, r2, r1
 800e21a:	42a3      	cmp	r3, r4
 800e21c:	6011      	str	r1, [r2, #0]
 800e21e:	d1e0      	bne.n	800e1e2 <_free_r+0x26>
 800e220:	681c      	ldr	r4, [r3, #0]
 800e222:	685b      	ldr	r3, [r3, #4]
 800e224:	6053      	str	r3, [r2, #4]
 800e226:	440c      	add	r4, r1
 800e228:	6014      	str	r4, [r2, #0]
 800e22a:	e7da      	b.n	800e1e2 <_free_r+0x26>
 800e22c:	d902      	bls.n	800e234 <_free_r+0x78>
 800e22e:	230c      	movs	r3, #12
 800e230:	6003      	str	r3, [r0, #0]
 800e232:	e7d6      	b.n	800e1e2 <_free_r+0x26>
 800e234:	6825      	ldr	r5, [r4, #0]
 800e236:	1961      	adds	r1, r4, r5
 800e238:	428b      	cmp	r3, r1
 800e23a:	bf04      	itt	eq
 800e23c:	6819      	ldreq	r1, [r3, #0]
 800e23e:	685b      	ldreq	r3, [r3, #4]
 800e240:	6063      	str	r3, [r4, #4]
 800e242:	bf04      	itt	eq
 800e244:	1949      	addeq	r1, r1, r5
 800e246:	6021      	streq	r1, [r4, #0]
 800e248:	6054      	str	r4, [r2, #4]
 800e24a:	e7ca      	b.n	800e1e2 <_free_r+0x26>
 800e24c:	b003      	add	sp, #12
 800e24e:	bd30      	pop	{r4, r5, pc}
 800e250:	20004fb8 	.word	0x20004fb8

0800e254 <__sfputc_r>:
 800e254:	6893      	ldr	r3, [r2, #8]
 800e256:	3b01      	subs	r3, #1
 800e258:	2b00      	cmp	r3, #0
 800e25a:	b410      	push	{r4}
 800e25c:	6093      	str	r3, [r2, #8]
 800e25e:	da08      	bge.n	800e272 <__sfputc_r+0x1e>
 800e260:	6994      	ldr	r4, [r2, #24]
 800e262:	42a3      	cmp	r3, r4
 800e264:	db01      	blt.n	800e26a <__sfputc_r+0x16>
 800e266:	290a      	cmp	r1, #10
 800e268:	d103      	bne.n	800e272 <__sfputc_r+0x1e>
 800e26a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e26e:	f000 bda2 	b.w	800edb6 <__swbuf_r>
 800e272:	6813      	ldr	r3, [r2, #0]
 800e274:	1c58      	adds	r0, r3, #1
 800e276:	6010      	str	r0, [r2, #0]
 800e278:	7019      	strb	r1, [r3, #0]
 800e27a:	4608      	mov	r0, r1
 800e27c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e280:	4770      	bx	lr

0800e282 <__sfputs_r>:
 800e282:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e284:	4606      	mov	r6, r0
 800e286:	460f      	mov	r7, r1
 800e288:	4614      	mov	r4, r2
 800e28a:	18d5      	adds	r5, r2, r3
 800e28c:	42ac      	cmp	r4, r5
 800e28e:	d101      	bne.n	800e294 <__sfputs_r+0x12>
 800e290:	2000      	movs	r0, #0
 800e292:	e007      	b.n	800e2a4 <__sfputs_r+0x22>
 800e294:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e298:	463a      	mov	r2, r7
 800e29a:	4630      	mov	r0, r6
 800e29c:	f7ff ffda 	bl	800e254 <__sfputc_r>
 800e2a0:	1c43      	adds	r3, r0, #1
 800e2a2:	d1f3      	bne.n	800e28c <__sfputs_r+0xa>
 800e2a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e2a8 <_vfiprintf_r>:
 800e2a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2ac:	460d      	mov	r5, r1
 800e2ae:	b09d      	sub	sp, #116	; 0x74
 800e2b0:	4614      	mov	r4, r2
 800e2b2:	4698      	mov	r8, r3
 800e2b4:	4606      	mov	r6, r0
 800e2b6:	b118      	cbz	r0, 800e2c0 <_vfiprintf_r+0x18>
 800e2b8:	6a03      	ldr	r3, [r0, #32]
 800e2ba:	b90b      	cbnz	r3, 800e2c0 <_vfiprintf_r+0x18>
 800e2bc:	f7fe fff4 	bl	800d2a8 <__sinit>
 800e2c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e2c2:	07d9      	lsls	r1, r3, #31
 800e2c4:	d405      	bmi.n	800e2d2 <_vfiprintf_r+0x2a>
 800e2c6:	89ab      	ldrh	r3, [r5, #12]
 800e2c8:	059a      	lsls	r2, r3, #22
 800e2ca:	d402      	bmi.n	800e2d2 <_vfiprintf_r+0x2a>
 800e2cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e2ce:	f7ff f8e8 	bl	800d4a2 <__retarget_lock_acquire_recursive>
 800e2d2:	89ab      	ldrh	r3, [r5, #12]
 800e2d4:	071b      	lsls	r3, r3, #28
 800e2d6:	d501      	bpl.n	800e2dc <_vfiprintf_r+0x34>
 800e2d8:	692b      	ldr	r3, [r5, #16]
 800e2da:	b99b      	cbnz	r3, 800e304 <_vfiprintf_r+0x5c>
 800e2dc:	4629      	mov	r1, r5
 800e2de:	4630      	mov	r0, r6
 800e2e0:	f000 fda6 	bl	800ee30 <__swsetup_r>
 800e2e4:	b170      	cbz	r0, 800e304 <_vfiprintf_r+0x5c>
 800e2e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e2e8:	07dc      	lsls	r4, r3, #31
 800e2ea:	d504      	bpl.n	800e2f6 <_vfiprintf_r+0x4e>
 800e2ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e2f0:	b01d      	add	sp, #116	; 0x74
 800e2f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2f6:	89ab      	ldrh	r3, [r5, #12]
 800e2f8:	0598      	lsls	r0, r3, #22
 800e2fa:	d4f7      	bmi.n	800e2ec <_vfiprintf_r+0x44>
 800e2fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e2fe:	f7ff f8d1 	bl	800d4a4 <__retarget_lock_release_recursive>
 800e302:	e7f3      	b.n	800e2ec <_vfiprintf_r+0x44>
 800e304:	2300      	movs	r3, #0
 800e306:	9309      	str	r3, [sp, #36]	; 0x24
 800e308:	2320      	movs	r3, #32
 800e30a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e30e:	f8cd 800c 	str.w	r8, [sp, #12]
 800e312:	2330      	movs	r3, #48	; 0x30
 800e314:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800e4c8 <_vfiprintf_r+0x220>
 800e318:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e31c:	f04f 0901 	mov.w	r9, #1
 800e320:	4623      	mov	r3, r4
 800e322:	469a      	mov	sl, r3
 800e324:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e328:	b10a      	cbz	r2, 800e32e <_vfiprintf_r+0x86>
 800e32a:	2a25      	cmp	r2, #37	; 0x25
 800e32c:	d1f9      	bne.n	800e322 <_vfiprintf_r+0x7a>
 800e32e:	ebba 0b04 	subs.w	fp, sl, r4
 800e332:	d00b      	beq.n	800e34c <_vfiprintf_r+0xa4>
 800e334:	465b      	mov	r3, fp
 800e336:	4622      	mov	r2, r4
 800e338:	4629      	mov	r1, r5
 800e33a:	4630      	mov	r0, r6
 800e33c:	f7ff ffa1 	bl	800e282 <__sfputs_r>
 800e340:	3001      	adds	r0, #1
 800e342:	f000 80a9 	beq.w	800e498 <_vfiprintf_r+0x1f0>
 800e346:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e348:	445a      	add	r2, fp
 800e34a:	9209      	str	r2, [sp, #36]	; 0x24
 800e34c:	f89a 3000 	ldrb.w	r3, [sl]
 800e350:	2b00      	cmp	r3, #0
 800e352:	f000 80a1 	beq.w	800e498 <_vfiprintf_r+0x1f0>
 800e356:	2300      	movs	r3, #0
 800e358:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e35c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e360:	f10a 0a01 	add.w	sl, sl, #1
 800e364:	9304      	str	r3, [sp, #16]
 800e366:	9307      	str	r3, [sp, #28]
 800e368:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e36c:	931a      	str	r3, [sp, #104]	; 0x68
 800e36e:	4654      	mov	r4, sl
 800e370:	2205      	movs	r2, #5
 800e372:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e376:	4854      	ldr	r0, [pc, #336]	; (800e4c8 <_vfiprintf_r+0x220>)
 800e378:	f7f1 ff2a 	bl	80001d0 <memchr>
 800e37c:	9a04      	ldr	r2, [sp, #16]
 800e37e:	b9d8      	cbnz	r0, 800e3b8 <_vfiprintf_r+0x110>
 800e380:	06d1      	lsls	r1, r2, #27
 800e382:	bf44      	itt	mi
 800e384:	2320      	movmi	r3, #32
 800e386:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e38a:	0713      	lsls	r3, r2, #28
 800e38c:	bf44      	itt	mi
 800e38e:	232b      	movmi	r3, #43	; 0x2b
 800e390:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e394:	f89a 3000 	ldrb.w	r3, [sl]
 800e398:	2b2a      	cmp	r3, #42	; 0x2a
 800e39a:	d015      	beq.n	800e3c8 <_vfiprintf_r+0x120>
 800e39c:	9a07      	ldr	r2, [sp, #28]
 800e39e:	4654      	mov	r4, sl
 800e3a0:	2000      	movs	r0, #0
 800e3a2:	f04f 0c0a 	mov.w	ip, #10
 800e3a6:	4621      	mov	r1, r4
 800e3a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e3ac:	3b30      	subs	r3, #48	; 0x30
 800e3ae:	2b09      	cmp	r3, #9
 800e3b0:	d94d      	bls.n	800e44e <_vfiprintf_r+0x1a6>
 800e3b2:	b1b0      	cbz	r0, 800e3e2 <_vfiprintf_r+0x13a>
 800e3b4:	9207      	str	r2, [sp, #28]
 800e3b6:	e014      	b.n	800e3e2 <_vfiprintf_r+0x13a>
 800e3b8:	eba0 0308 	sub.w	r3, r0, r8
 800e3bc:	fa09 f303 	lsl.w	r3, r9, r3
 800e3c0:	4313      	orrs	r3, r2
 800e3c2:	9304      	str	r3, [sp, #16]
 800e3c4:	46a2      	mov	sl, r4
 800e3c6:	e7d2      	b.n	800e36e <_vfiprintf_r+0xc6>
 800e3c8:	9b03      	ldr	r3, [sp, #12]
 800e3ca:	1d19      	adds	r1, r3, #4
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	9103      	str	r1, [sp, #12]
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	bfbb      	ittet	lt
 800e3d4:	425b      	neglt	r3, r3
 800e3d6:	f042 0202 	orrlt.w	r2, r2, #2
 800e3da:	9307      	strge	r3, [sp, #28]
 800e3dc:	9307      	strlt	r3, [sp, #28]
 800e3de:	bfb8      	it	lt
 800e3e0:	9204      	strlt	r2, [sp, #16]
 800e3e2:	7823      	ldrb	r3, [r4, #0]
 800e3e4:	2b2e      	cmp	r3, #46	; 0x2e
 800e3e6:	d10c      	bne.n	800e402 <_vfiprintf_r+0x15a>
 800e3e8:	7863      	ldrb	r3, [r4, #1]
 800e3ea:	2b2a      	cmp	r3, #42	; 0x2a
 800e3ec:	d134      	bne.n	800e458 <_vfiprintf_r+0x1b0>
 800e3ee:	9b03      	ldr	r3, [sp, #12]
 800e3f0:	1d1a      	adds	r2, r3, #4
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	9203      	str	r2, [sp, #12]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	bfb8      	it	lt
 800e3fa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800e3fe:	3402      	adds	r4, #2
 800e400:	9305      	str	r3, [sp, #20]
 800e402:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800e4d8 <_vfiprintf_r+0x230>
 800e406:	7821      	ldrb	r1, [r4, #0]
 800e408:	2203      	movs	r2, #3
 800e40a:	4650      	mov	r0, sl
 800e40c:	f7f1 fee0 	bl	80001d0 <memchr>
 800e410:	b138      	cbz	r0, 800e422 <_vfiprintf_r+0x17a>
 800e412:	9b04      	ldr	r3, [sp, #16]
 800e414:	eba0 000a 	sub.w	r0, r0, sl
 800e418:	2240      	movs	r2, #64	; 0x40
 800e41a:	4082      	lsls	r2, r0
 800e41c:	4313      	orrs	r3, r2
 800e41e:	3401      	adds	r4, #1
 800e420:	9304      	str	r3, [sp, #16]
 800e422:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e426:	4829      	ldr	r0, [pc, #164]	; (800e4cc <_vfiprintf_r+0x224>)
 800e428:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e42c:	2206      	movs	r2, #6
 800e42e:	f7f1 fecf 	bl	80001d0 <memchr>
 800e432:	2800      	cmp	r0, #0
 800e434:	d03f      	beq.n	800e4b6 <_vfiprintf_r+0x20e>
 800e436:	4b26      	ldr	r3, [pc, #152]	; (800e4d0 <_vfiprintf_r+0x228>)
 800e438:	bb1b      	cbnz	r3, 800e482 <_vfiprintf_r+0x1da>
 800e43a:	9b03      	ldr	r3, [sp, #12]
 800e43c:	3307      	adds	r3, #7
 800e43e:	f023 0307 	bic.w	r3, r3, #7
 800e442:	3308      	adds	r3, #8
 800e444:	9303      	str	r3, [sp, #12]
 800e446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e448:	443b      	add	r3, r7
 800e44a:	9309      	str	r3, [sp, #36]	; 0x24
 800e44c:	e768      	b.n	800e320 <_vfiprintf_r+0x78>
 800e44e:	fb0c 3202 	mla	r2, ip, r2, r3
 800e452:	460c      	mov	r4, r1
 800e454:	2001      	movs	r0, #1
 800e456:	e7a6      	b.n	800e3a6 <_vfiprintf_r+0xfe>
 800e458:	2300      	movs	r3, #0
 800e45a:	3401      	adds	r4, #1
 800e45c:	9305      	str	r3, [sp, #20]
 800e45e:	4619      	mov	r1, r3
 800e460:	f04f 0c0a 	mov.w	ip, #10
 800e464:	4620      	mov	r0, r4
 800e466:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e46a:	3a30      	subs	r2, #48	; 0x30
 800e46c:	2a09      	cmp	r2, #9
 800e46e:	d903      	bls.n	800e478 <_vfiprintf_r+0x1d0>
 800e470:	2b00      	cmp	r3, #0
 800e472:	d0c6      	beq.n	800e402 <_vfiprintf_r+0x15a>
 800e474:	9105      	str	r1, [sp, #20]
 800e476:	e7c4      	b.n	800e402 <_vfiprintf_r+0x15a>
 800e478:	fb0c 2101 	mla	r1, ip, r1, r2
 800e47c:	4604      	mov	r4, r0
 800e47e:	2301      	movs	r3, #1
 800e480:	e7f0      	b.n	800e464 <_vfiprintf_r+0x1bc>
 800e482:	ab03      	add	r3, sp, #12
 800e484:	9300      	str	r3, [sp, #0]
 800e486:	462a      	mov	r2, r5
 800e488:	4b12      	ldr	r3, [pc, #72]	; (800e4d4 <_vfiprintf_r+0x22c>)
 800e48a:	a904      	add	r1, sp, #16
 800e48c:	4630      	mov	r0, r6
 800e48e:	f7fe f9fd 	bl	800c88c <_printf_float>
 800e492:	4607      	mov	r7, r0
 800e494:	1c78      	adds	r0, r7, #1
 800e496:	d1d6      	bne.n	800e446 <_vfiprintf_r+0x19e>
 800e498:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e49a:	07d9      	lsls	r1, r3, #31
 800e49c:	d405      	bmi.n	800e4aa <_vfiprintf_r+0x202>
 800e49e:	89ab      	ldrh	r3, [r5, #12]
 800e4a0:	059a      	lsls	r2, r3, #22
 800e4a2:	d402      	bmi.n	800e4aa <_vfiprintf_r+0x202>
 800e4a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e4a6:	f7fe fffd 	bl	800d4a4 <__retarget_lock_release_recursive>
 800e4aa:	89ab      	ldrh	r3, [r5, #12]
 800e4ac:	065b      	lsls	r3, r3, #25
 800e4ae:	f53f af1d 	bmi.w	800e2ec <_vfiprintf_r+0x44>
 800e4b2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e4b4:	e71c      	b.n	800e2f0 <_vfiprintf_r+0x48>
 800e4b6:	ab03      	add	r3, sp, #12
 800e4b8:	9300      	str	r3, [sp, #0]
 800e4ba:	462a      	mov	r2, r5
 800e4bc:	4b05      	ldr	r3, [pc, #20]	; (800e4d4 <_vfiprintf_r+0x22c>)
 800e4be:	a904      	add	r1, sp, #16
 800e4c0:	4630      	mov	r0, r6
 800e4c2:	f7fe fd37 	bl	800cf34 <_printf_i>
 800e4c6:	e7e4      	b.n	800e492 <_vfiprintf_r+0x1ea>
 800e4c8:	0800f884 	.word	0x0800f884
 800e4cc:	0800f88e 	.word	0x0800f88e
 800e4d0:	0800c88d 	.word	0x0800c88d
 800e4d4:	0800e283 	.word	0x0800e283
 800e4d8:	0800f88a 	.word	0x0800f88a

0800e4dc <__sflush_r>:
 800e4dc:	898a      	ldrh	r2, [r1, #12]
 800e4de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e4e2:	4605      	mov	r5, r0
 800e4e4:	0710      	lsls	r0, r2, #28
 800e4e6:	460c      	mov	r4, r1
 800e4e8:	d458      	bmi.n	800e59c <__sflush_r+0xc0>
 800e4ea:	684b      	ldr	r3, [r1, #4]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	dc05      	bgt.n	800e4fc <__sflush_r+0x20>
 800e4f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	dc02      	bgt.n	800e4fc <__sflush_r+0x20>
 800e4f6:	2000      	movs	r0, #0
 800e4f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e4fe:	2e00      	cmp	r6, #0
 800e500:	d0f9      	beq.n	800e4f6 <__sflush_r+0x1a>
 800e502:	2300      	movs	r3, #0
 800e504:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e508:	682f      	ldr	r7, [r5, #0]
 800e50a:	6a21      	ldr	r1, [r4, #32]
 800e50c:	602b      	str	r3, [r5, #0]
 800e50e:	d032      	beq.n	800e576 <__sflush_r+0x9a>
 800e510:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e512:	89a3      	ldrh	r3, [r4, #12]
 800e514:	075a      	lsls	r2, r3, #29
 800e516:	d505      	bpl.n	800e524 <__sflush_r+0x48>
 800e518:	6863      	ldr	r3, [r4, #4]
 800e51a:	1ac0      	subs	r0, r0, r3
 800e51c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e51e:	b10b      	cbz	r3, 800e524 <__sflush_r+0x48>
 800e520:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e522:	1ac0      	subs	r0, r0, r3
 800e524:	2300      	movs	r3, #0
 800e526:	4602      	mov	r2, r0
 800e528:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e52a:	6a21      	ldr	r1, [r4, #32]
 800e52c:	4628      	mov	r0, r5
 800e52e:	47b0      	blx	r6
 800e530:	1c43      	adds	r3, r0, #1
 800e532:	89a3      	ldrh	r3, [r4, #12]
 800e534:	d106      	bne.n	800e544 <__sflush_r+0x68>
 800e536:	6829      	ldr	r1, [r5, #0]
 800e538:	291d      	cmp	r1, #29
 800e53a:	d82b      	bhi.n	800e594 <__sflush_r+0xb8>
 800e53c:	4a29      	ldr	r2, [pc, #164]	; (800e5e4 <__sflush_r+0x108>)
 800e53e:	410a      	asrs	r2, r1
 800e540:	07d6      	lsls	r6, r2, #31
 800e542:	d427      	bmi.n	800e594 <__sflush_r+0xb8>
 800e544:	2200      	movs	r2, #0
 800e546:	6062      	str	r2, [r4, #4]
 800e548:	04d9      	lsls	r1, r3, #19
 800e54a:	6922      	ldr	r2, [r4, #16]
 800e54c:	6022      	str	r2, [r4, #0]
 800e54e:	d504      	bpl.n	800e55a <__sflush_r+0x7e>
 800e550:	1c42      	adds	r2, r0, #1
 800e552:	d101      	bne.n	800e558 <__sflush_r+0x7c>
 800e554:	682b      	ldr	r3, [r5, #0]
 800e556:	b903      	cbnz	r3, 800e55a <__sflush_r+0x7e>
 800e558:	6560      	str	r0, [r4, #84]	; 0x54
 800e55a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e55c:	602f      	str	r7, [r5, #0]
 800e55e:	2900      	cmp	r1, #0
 800e560:	d0c9      	beq.n	800e4f6 <__sflush_r+0x1a>
 800e562:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e566:	4299      	cmp	r1, r3
 800e568:	d002      	beq.n	800e570 <__sflush_r+0x94>
 800e56a:	4628      	mov	r0, r5
 800e56c:	f7ff fe26 	bl	800e1bc <_free_r>
 800e570:	2000      	movs	r0, #0
 800e572:	6360      	str	r0, [r4, #52]	; 0x34
 800e574:	e7c0      	b.n	800e4f8 <__sflush_r+0x1c>
 800e576:	2301      	movs	r3, #1
 800e578:	4628      	mov	r0, r5
 800e57a:	47b0      	blx	r6
 800e57c:	1c41      	adds	r1, r0, #1
 800e57e:	d1c8      	bne.n	800e512 <__sflush_r+0x36>
 800e580:	682b      	ldr	r3, [r5, #0]
 800e582:	2b00      	cmp	r3, #0
 800e584:	d0c5      	beq.n	800e512 <__sflush_r+0x36>
 800e586:	2b1d      	cmp	r3, #29
 800e588:	d001      	beq.n	800e58e <__sflush_r+0xb2>
 800e58a:	2b16      	cmp	r3, #22
 800e58c:	d101      	bne.n	800e592 <__sflush_r+0xb6>
 800e58e:	602f      	str	r7, [r5, #0]
 800e590:	e7b1      	b.n	800e4f6 <__sflush_r+0x1a>
 800e592:	89a3      	ldrh	r3, [r4, #12]
 800e594:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e598:	81a3      	strh	r3, [r4, #12]
 800e59a:	e7ad      	b.n	800e4f8 <__sflush_r+0x1c>
 800e59c:	690f      	ldr	r7, [r1, #16]
 800e59e:	2f00      	cmp	r7, #0
 800e5a0:	d0a9      	beq.n	800e4f6 <__sflush_r+0x1a>
 800e5a2:	0793      	lsls	r3, r2, #30
 800e5a4:	680e      	ldr	r6, [r1, #0]
 800e5a6:	bf08      	it	eq
 800e5a8:	694b      	ldreq	r3, [r1, #20]
 800e5aa:	600f      	str	r7, [r1, #0]
 800e5ac:	bf18      	it	ne
 800e5ae:	2300      	movne	r3, #0
 800e5b0:	eba6 0807 	sub.w	r8, r6, r7
 800e5b4:	608b      	str	r3, [r1, #8]
 800e5b6:	f1b8 0f00 	cmp.w	r8, #0
 800e5ba:	dd9c      	ble.n	800e4f6 <__sflush_r+0x1a>
 800e5bc:	6a21      	ldr	r1, [r4, #32]
 800e5be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e5c0:	4643      	mov	r3, r8
 800e5c2:	463a      	mov	r2, r7
 800e5c4:	4628      	mov	r0, r5
 800e5c6:	47b0      	blx	r6
 800e5c8:	2800      	cmp	r0, #0
 800e5ca:	dc06      	bgt.n	800e5da <__sflush_r+0xfe>
 800e5cc:	89a3      	ldrh	r3, [r4, #12]
 800e5ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e5d2:	81a3      	strh	r3, [r4, #12]
 800e5d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e5d8:	e78e      	b.n	800e4f8 <__sflush_r+0x1c>
 800e5da:	4407      	add	r7, r0
 800e5dc:	eba8 0800 	sub.w	r8, r8, r0
 800e5e0:	e7e9      	b.n	800e5b6 <__sflush_r+0xda>
 800e5e2:	bf00      	nop
 800e5e4:	dfbffffe 	.word	0xdfbffffe

0800e5e8 <_fflush_r>:
 800e5e8:	b538      	push	{r3, r4, r5, lr}
 800e5ea:	690b      	ldr	r3, [r1, #16]
 800e5ec:	4605      	mov	r5, r0
 800e5ee:	460c      	mov	r4, r1
 800e5f0:	b913      	cbnz	r3, 800e5f8 <_fflush_r+0x10>
 800e5f2:	2500      	movs	r5, #0
 800e5f4:	4628      	mov	r0, r5
 800e5f6:	bd38      	pop	{r3, r4, r5, pc}
 800e5f8:	b118      	cbz	r0, 800e602 <_fflush_r+0x1a>
 800e5fa:	6a03      	ldr	r3, [r0, #32]
 800e5fc:	b90b      	cbnz	r3, 800e602 <_fflush_r+0x1a>
 800e5fe:	f7fe fe53 	bl	800d2a8 <__sinit>
 800e602:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e606:	2b00      	cmp	r3, #0
 800e608:	d0f3      	beq.n	800e5f2 <_fflush_r+0xa>
 800e60a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e60c:	07d0      	lsls	r0, r2, #31
 800e60e:	d404      	bmi.n	800e61a <_fflush_r+0x32>
 800e610:	0599      	lsls	r1, r3, #22
 800e612:	d402      	bmi.n	800e61a <_fflush_r+0x32>
 800e614:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e616:	f7fe ff44 	bl	800d4a2 <__retarget_lock_acquire_recursive>
 800e61a:	4628      	mov	r0, r5
 800e61c:	4621      	mov	r1, r4
 800e61e:	f7ff ff5d 	bl	800e4dc <__sflush_r>
 800e622:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e624:	07da      	lsls	r2, r3, #31
 800e626:	4605      	mov	r5, r0
 800e628:	d4e4      	bmi.n	800e5f4 <_fflush_r+0xc>
 800e62a:	89a3      	ldrh	r3, [r4, #12]
 800e62c:	059b      	lsls	r3, r3, #22
 800e62e:	d4e1      	bmi.n	800e5f4 <_fflush_r+0xc>
 800e630:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e632:	f7fe ff37 	bl	800d4a4 <__retarget_lock_release_recursive>
 800e636:	e7dd      	b.n	800e5f4 <_fflush_r+0xc>

0800e638 <_Balloc>:
 800e638:	b570      	push	{r4, r5, r6, lr}
 800e63a:	69c6      	ldr	r6, [r0, #28]
 800e63c:	4604      	mov	r4, r0
 800e63e:	460d      	mov	r5, r1
 800e640:	b976      	cbnz	r6, 800e660 <_Balloc+0x28>
 800e642:	2010      	movs	r0, #16
 800e644:	f7fe fb58 	bl	800ccf8 <malloc>
 800e648:	4602      	mov	r2, r0
 800e64a:	61e0      	str	r0, [r4, #28]
 800e64c:	b920      	cbnz	r0, 800e658 <_Balloc+0x20>
 800e64e:	4b18      	ldr	r3, [pc, #96]	; (800e6b0 <_Balloc+0x78>)
 800e650:	4818      	ldr	r0, [pc, #96]	; (800e6b4 <_Balloc+0x7c>)
 800e652:	216b      	movs	r1, #107	; 0x6b
 800e654:	f7fe f85c 	bl	800c710 <__assert_func>
 800e658:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e65c:	6006      	str	r6, [r0, #0]
 800e65e:	60c6      	str	r6, [r0, #12]
 800e660:	69e6      	ldr	r6, [r4, #28]
 800e662:	68f3      	ldr	r3, [r6, #12]
 800e664:	b183      	cbz	r3, 800e688 <_Balloc+0x50>
 800e666:	69e3      	ldr	r3, [r4, #28]
 800e668:	68db      	ldr	r3, [r3, #12]
 800e66a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e66e:	b9b8      	cbnz	r0, 800e6a0 <_Balloc+0x68>
 800e670:	2101      	movs	r1, #1
 800e672:	fa01 f605 	lsl.w	r6, r1, r5
 800e676:	1d72      	adds	r2, r6, #5
 800e678:	0092      	lsls	r2, r2, #2
 800e67a:	4620      	mov	r0, r4
 800e67c:	f000 fcfa 	bl	800f074 <_calloc_r>
 800e680:	b160      	cbz	r0, 800e69c <_Balloc+0x64>
 800e682:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e686:	e00e      	b.n	800e6a6 <_Balloc+0x6e>
 800e688:	2221      	movs	r2, #33	; 0x21
 800e68a:	2104      	movs	r1, #4
 800e68c:	4620      	mov	r0, r4
 800e68e:	f000 fcf1 	bl	800f074 <_calloc_r>
 800e692:	69e3      	ldr	r3, [r4, #28]
 800e694:	60f0      	str	r0, [r6, #12]
 800e696:	68db      	ldr	r3, [r3, #12]
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d1e4      	bne.n	800e666 <_Balloc+0x2e>
 800e69c:	2000      	movs	r0, #0
 800e69e:	bd70      	pop	{r4, r5, r6, pc}
 800e6a0:	6802      	ldr	r2, [r0, #0]
 800e6a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e6a6:	2300      	movs	r3, #0
 800e6a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e6ac:	e7f7      	b.n	800e69e <_Balloc+0x66>
 800e6ae:	bf00      	nop
 800e6b0:	0800f804 	.word	0x0800f804
 800e6b4:	0800f895 	.word	0x0800f895

0800e6b8 <_Bfree>:
 800e6b8:	b570      	push	{r4, r5, r6, lr}
 800e6ba:	69c6      	ldr	r6, [r0, #28]
 800e6bc:	4605      	mov	r5, r0
 800e6be:	460c      	mov	r4, r1
 800e6c0:	b976      	cbnz	r6, 800e6e0 <_Bfree+0x28>
 800e6c2:	2010      	movs	r0, #16
 800e6c4:	f7fe fb18 	bl	800ccf8 <malloc>
 800e6c8:	4602      	mov	r2, r0
 800e6ca:	61e8      	str	r0, [r5, #28]
 800e6cc:	b920      	cbnz	r0, 800e6d8 <_Bfree+0x20>
 800e6ce:	4b09      	ldr	r3, [pc, #36]	; (800e6f4 <_Bfree+0x3c>)
 800e6d0:	4809      	ldr	r0, [pc, #36]	; (800e6f8 <_Bfree+0x40>)
 800e6d2:	218f      	movs	r1, #143	; 0x8f
 800e6d4:	f7fe f81c 	bl	800c710 <__assert_func>
 800e6d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e6dc:	6006      	str	r6, [r0, #0]
 800e6de:	60c6      	str	r6, [r0, #12]
 800e6e0:	b13c      	cbz	r4, 800e6f2 <_Bfree+0x3a>
 800e6e2:	69eb      	ldr	r3, [r5, #28]
 800e6e4:	6862      	ldr	r2, [r4, #4]
 800e6e6:	68db      	ldr	r3, [r3, #12]
 800e6e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e6ec:	6021      	str	r1, [r4, #0]
 800e6ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e6f2:	bd70      	pop	{r4, r5, r6, pc}
 800e6f4:	0800f804 	.word	0x0800f804
 800e6f8:	0800f895 	.word	0x0800f895

0800e6fc <__multadd>:
 800e6fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e700:	690d      	ldr	r5, [r1, #16]
 800e702:	4607      	mov	r7, r0
 800e704:	460c      	mov	r4, r1
 800e706:	461e      	mov	r6, r3
 800e708:	f101 0c14 	add.w	ip, r1, #20
 800e70c:	2000      	movs	r0, #0
 800e70e:	f8dc 3000 	ldr.w	r3, [ip]
 800e712:	b299      	uxth	r1, r3
 800e714:	fb02 6101 	mla	r1, r2, r1, r6
 800e718:	0c1e      	lsrs	r6, r3, #16
 800e71a:	0c0b      	lsrs	r3, r1, #16
 800e71c:	fb02 3306 	mla	r3, r2, r6, r3
 800e720:	b289      	uxth	r1, r1
 800e722:	3001      	adds	r0, #1
 800e724:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e728:	4285      	cmp	r5, r0
 800e72a:	f84c 1b04 	str.w	r1, [ip], #4
 800e72e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e732:	dcec      	bgt.n	800e70e <__multadd+0x12>
 800e734:	b30e      	cbz	r6, 800e77a <__multadd+0x7e>
 800e736:	68a3      	ldr	r3, [r4, #8]
 800e738:	42ab      	cmp	r3, r5
 800e73a:	dc19      	bgt.n	800e770 <__multadd+0x74>
 800e73c:	6861      	ldr	r1, [r4, #4]
 800e73e:	4638      	mov	r0, r7
 800e740:	3101      	adds	r1, #1
 800e742:	f7ff ff79 	bl	800e638 <_Balloc>
 800e746:	4680      	mov	r8, r0
 800e748:	b928      	cbnz	r0, 800e756 <__multadd+0x5a>
 800e74a:	4602      	mov	r2, r0
 800e74c:	4b0c      	ldr	r3, [pc, #48]	; (800e780 <__multadd+0x84>)
 800e74e:	480d      	ldr	r0, [pc, #52]	; (800e784 <__multadd+0x88>)
 800e750:	21ba      	movs	r1, #186	; 0xba
 800e752:	f7fd ffdd 	bl	800c710 <__assert_func>
 800e756:	6922      	ldr	r2, [r4, #16]
 800e758:	3202      	adds	r2, #2
 800e75a:	f104 010c 	add.w	r1, r4, #12
 800e75e:	0092      	lsls	r2, r2, #2
 800e760:	300c      	adds	r0, #12
 800e762:	f7fe fea0 	bl	800d4a6 <memcpy>
 800e766:	4621      	mov	r1, r4
 800e768:	4638      	mov	r0, r7
 800e76a:	f7ff ffa5 	bl	800e6b8 <_Bfree>
 800e76e:	4644      	mov	r4, r8
 800e770:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e774:	3501      	adds	r5, #1
 800e776:	615e      	str	r6, [r3, #20]
 800e778:	6125      	str	r5, [r4, #16]
 800e77a:	4620      	mov	r0, r4
 800e77c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e780:	0800f873 	.word	0x0800f873
 800e784:	0800f895 	.word	0x0800f895

0800e788 <__hi0bits>:
 800e788:	0c03      	lsrs	r3, r0, #16
 800e78a:	041b      	lsls	r3, r3, #16
 800e78c:	b9d3      	cbnz	r3, 800e7c4 <__hi0bits+0x3c>
 800e78e:	0400      	lsls	r0, r0, #16
 800e790:	2310      	movs	r3, #16
 800e792:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e796:	bf04      	itt	eq
 800e798:	0200      	lsleq	r0, r0, #8
 800e79a:	3308      	addeq	r3, #8
 800e79c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e7a0:	bf04      	itt	eq
 800e7a2:	0100      	lsleq	r0, r0, #4
 800e7a4:	3304      	addeq	r3, #4
 800e7a6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e7aa:	bf04      	itt	eq
 800e7ac:	0080      	lsleq	r0, r0, #2
 800e7ae:	3302      	addeq	r3, #2
 800e7b0:	2800      	cmp	r0, #0
 800e7b2:	db05      	blt.n	800e7c0 <__hi0bits+0x38>
 800e7b4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e7b8:	f103 0301 	add.w	r3, r3, #1
 800e7bc:	bf08      	it	eq
 800e7be:	2320      	moveq	r3, #32
 800e7c0:	4618      	mov	r0, r3
 800e7c2:	4770      	bx	lr
 800e7c4:	2300      	movs	r3, #0
 800e7c6:	e7e4      	b.n	800e792 <__hi0bits+0xa>

0800e7c8 <__lo0bits>:
 800e7c8:	6803      	ldr	r3, [r0, #0]
 800e7ca:	f013 0207 	ands.w	r2, r3, #7
 800e7ce:	d00c      	beq.n	800e7ea <__lo0bits+0x22>
 800e7d0:	07d9      	lsls	r1, r3, #31
 800e7d2:	d422      	bmi.n	800e81a <__lo0bits+0x52>
 800e7d4:	079a      	lsls	r2, r3, #30
 800e7d6:	bf49      	itett	mi
 800e7d8:	085b      	lsrmi	r3, r3, #1
 800e7da:	089b      	lsrpl	r3, r3, #2
 800e7dc:	6003      	strmi	r3, [r0, #0]
 800e7de:	2201      	movmi	r2, #1
 800e7e0:	bf5c      	itt	pl
 800e7e2:	6003      	strpl	r3, [r0, #0]
 800e7e4:	2202      	movpl	r2, #2
 800e7e6:	4610      	mov	r0, r2
 800e7e8:	4770      	bx	lr
 800e7ea:	b299      	uxth	r1, r3
 800e7ec:	b909      	cbnz	r1, 800e7f2 <__lo0bits+0x2a>
 800e7ee:	0c1b      	lsrs	r3, r3, #16
 800e7f0:	2210      	movs	r2, #16
 800e7f2:	b2d9      	uxtb	r1, r3
 800e7f4:	b909      	cbnz	r1, 800e7fa <__lo0bits+0x32>
 800e7f6:	3208      	adds	r2, #8
 800e7f8:	0a1b      	lsrs	r3, r3, #8
 800e7fa:	0719      	lsls	r1, r3, #28
 800e7fc:	bf04      	itt	eq
 800e7fe:	091b      	lsreq	r3, r3, #4
 800e800:	3204      	addeq	r2, #4
 800e802:	0799      	lsls	r1, r3, #30
 800e804:	bf04      	itt	eq
 800e806:	089b      	lsreq	r3, r3, #2
 800e808:	3202      	addeq	r2, #2
 800e80a:	07d9      	lsls	r1, r3, #31
 800e80c:	d403      	bmi.n	800e816 <__lo0bits+0x4e>
 800e80e:	085b      	lsrs	r3, r3, #1
 800e810:	f102 0201 	add.w	r2, r2, #1
 800e814:	d003      	beq.n	800e81e <__lo0bits+0x56>
 800e816:	6003      	str	r3, [r0, #0]
 800e818:	e7e5      	b.n	800e7e6 <__lo0bits+0x1e>
 800e81a:	2200      	movs	r2, #0
 800e81c:	e7e3      	b.n	800e7e6 <__lo0bits+0x1e>
 800e81e:	2220      	movs	r2, #32
 800e820:	e7e1      	b.n	800e7e6 <__lo0bits+0x1e>
	...

0800e824 <__i2b>:
 800e824:	b510      	push	{r4, lr}
 800e826:	460c      	mov	r4, r1
 800e828:	2101      	movs	r1, #1
 800e82a:	f7ff ff05 	bl	800e638 <_Balloc>
 800e82e:	4602      	mov	r2, r0
 800e830:	b928      	cbnz	r0, 800e83e <__i2b+0x1a>
 800e832:	4b05      	ldr	r3, [pc, #20]	; (800e848 <__i2b+0x24>)
 800e834:	4805      	ldr	r0, [pc, #20]	; (800e84c <__i2b+0x28>)
 800e836:	f240 1145 	movw	r1, #325	; 0x145
 800e83a:	f7fd ff69 	bl	800c710 <__assert_func>
 800e83e:	2301      	movs	r3, #1
 800e840:	6144      	str	r4, [r0, #20]
 800e842:	6103      	str	r3, [r0, #16]
 800e844:	bd10      	pop	{r4, pc}
 800e846:	bf00      	nop
 800e848:	0800f873 	.word	0x0800f873
 800e84c:	0800f895 	.word	0x0800f895

0800e850 <__multiply>:
 800e850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e854:	4691      	mov	r9, r2
 800e856:	690a      	ldr	r2, [r1, #16]
 800e858:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e85c:	429a      	cmp	r2, r3
 800e85e:	bfb8      	it	lt
 800e860:	460b      	movlt	r3, r1
 800e862:	460c      	mov	r4, r1
 800e864:	bfbc      	itt	lt
 800e866:	464c      	movlt	r4, r9
 800e868:	4699      	movlt	r9, r3
 800e86a:	6927      	ldr	r7, [r4, #16]
 800e86c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e870:	68a3      	ldr	r3, [r4, #8]
 800e872:	6861      	ldr	r1, [r4, #4]
 800e874:	eb07 060a 	add.w	r6, r7, sl
 800e878:	42b3      	cmp	r3, r6
 800e87a:	b085      	sub	sp, #20
 800e87c:	bfb8      	it	lt
 800e87e:	3101      	addlt	r1, #1
 800e880:	f7ff feda 	bl	800e638 <_Balloc>
 800e884:	b930      	cbnz	r0, 800e894 <__multiply+0x44>
 800e886:	4602      	mov	r2, r0
 800e888:	4b44      	ldr	r3, [pc, #272]	; (800e99c <__multiply+0x14c>)
 800e88a:	4845      	ldr	r0, [pc, #276]	; (800e9a0 <__multiply+0x150>)
 800e88c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800e890:	f7fd ff3e 	bl	800c710 <__assert_func>
 800e894:	f100 0514 	add.w	r5, r0, #20
 800e898:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e89c:	462b      	mov	r3, r5
 800e89e:	2200      	movs	r2, #0
 800e8a0:	4543      	cmp	r3, r8
 800e8a2:	d321      	bcc.n	800e8e8 <__multiply+0x98>
 800e8a4:	f104 0314 	add.w	r3, r4, #20
 800e8a8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e8ac:	f109 0314 	add.w	r3, r9, #20
 800e8b0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e8b4:	9202      	str	r2, [sp, #8]
 800e8b6:	1b3a      	subs	r2, r7, r4
 800e8b8:	3a15      	subs	r2, #21
 800e8ba:	f022 0203 	bic.w	r2, r2, #3
 800e8be:	3204      	adds	r2, #4
 800e8c0:	f104 0115 	add.w	r1, r4, #21
 800e8c4:	428f      	cmp	r7, r1
 800e8c6:	bf38      	it	cc
 800e8c8:	2204      	movcc	r2, #4
 800e8ca:	9201      	str	r2, [sp, #4]
 800e8cc:	9a02      	ldr	r2, [sp, #8]
 800e8ce:	9303      	str	r3, [sp, #12]
 800e8d0:	429a      	cmp	r2, r3
 800e8d2:	d80c      	bhi.n	800e8ee <__multiply+0x9e>
 800e8d4:	2e00      	cmp	r6, #0
 800e8d6:	dd03      	ble.n	800e8e0 <__multiply+0x90>
 800e8d8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d05b      	beq.n	800e998 <__multiply+0x148>
 800e8e0:	6106      	str	r6, [r0, #16]
 800e8e2:	b005      	add	sp, #20
 800e8e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8e8:	f843 2b04 	str.w	r2, [r3], #4
 800e8ec:	e7d8      	b.n	800e8a0 <__multiply+0x50>
 800e8ee:	f8b3 a000 	ldrh.w	sl, [r3]
 800e8f2:	f1ba 0f00 	cmp.w	sl, #0
 800e8f6:	d024      	beq.n	800e942 <__multiply+0xf2>
 800e8f8:	f104 0e14 	add.w	lr, r4, #20
 800e8fc:	46a9      	mov	r9, r5
 800e8fe:	f04f 0c00 	mov.w	ip, #0
 800e902:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e906:	f8d9 1000 	ldr.w	r1, [r9]
 800e90a:	fa1f fb82 	uxth.w	fp, r2
 800e90e:	b289      	uxth	r1, r1
 800e910:	fb0a 110b 	mla	r1, sl, fp, r1
 800e914:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e918:	f8d9 2000 	ldr.w	r2, [r9]
 800e91c:	4461      	add	r1, ip
 800e91e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e922:	fb0a c20b 	mla	r2, sl, fp, ip
 800e926:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e92a:	b289      	uxth	r1, r1
 800e92c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e930:	4577      	cmp	r7, lr
 800e932:	f849 1b04 	str.w	r1, [r9], #4
 800e936:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e93a:	d8e2      	bhi.n	800e902 <__multiply+0xb2>
 800e93c:	9a01      	ldr	r2, [sp, #4]
 800e93e:	f845 c002 	str.w	ip, [r5, r2]
 800e942:	9a03      	ldr	r2, [sp, #12]
 800e944:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e948:	3304      	adds	r3, #4
 800e94a:	f1b9 0f00 	cmp.w	r9, #0
 800e94e:	d021      	beq.n	800e994 <__multiply+0x144>
 800e950:	6829      	ldr	r1, [r5, #0]
 800e952:	f104 0c14 	add.w	ip, r4, #20
 800e956:	46ae      	mov	lr, r5
 800e958:	f04f 0a00 	mov.w	sl, #0
 800e95c:	f8bc b000 	ldrh.w	fp, [ip]
 800e960:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e964:	fb09 220b 	mla	r2, r9, fp, r2
 800e968:	4452      	add	r2, sl
 800e96a:	b289      	uxth	r1, r1
 800e96c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e970:	f84e 1b04 	str.w	r1, [lr], #4
 800e974:	f85c 1b04 	ldr.w	r1, [ip], #4
 800e978:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e97c:	f8be 1000 	ldrh.w	r1, [lr]
 800e980:	fb09 110a 	mla	r1, r9, sl, r1
 800e984:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800e988:	4567      	cmp	r7, ip
 800e98a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e98e:	d8e5      	bhi.n	800e95c <__multiply+0x10c>
 800e990:	9a01      	ldr	r2, [sp, #4]
 800e992:	50a9      	str	r1, [r5, r2]
 800e994:	3504      	adds	r5, #4
 800e996:	e799      	b.n	800e8cc <__multiply+0x7c>
 800e998:	3e01      	subs	r6, #1
 800e99a:	e79b      	b.n	800e8d4 <__multiply+0x84>
 800e99c:	0800f873 	.word	0x0800f873
 800e9a0:	0800f895 	.word	0x0800f895

0800e9a4 <__pow5mult>:
 800e9a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e9a8:	4615      	mov	r5, r2
 800e9aa:	f012 0203 	ands.w	r2, r2, #3
 800e9ae:	4606      	mov	r6, r0
 800e9b0:	460f      	mov	r7, r1
 800e9b2:	d007      	beq.n	800e9c4 <__pow5mult+0x20>
 800e9b4:	4c25      	ldr	r4, [pc, #148]	; (800ea4c <__pow5mult+0xa8>)
 800e9b6:	3a01      	subs	r2, #1
 800e9b8:	2300      	movs	r3, #0
 800e9ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e9be:	f7ff fe9d 	bl	800e6fc <__multadd>
 800e9c2:	4607      	mov	r7, r0
 800e9c4:	10ad      	asrs	r5, r5, #2
 800e9c6:	d03d      	beq.n	800ea44 <__pow5mult+0xa0>
 800e9c8:	69f4      	ldr	r4, [r6, #28]
 800e9ca:	b97c      	cbnz	r4, 800e9ec <__pow5mult+0x48>
 800e9cc:	2010      	movs	r0, #16
 800e9ce:	f7fe f993 	bl	800ccf8 <malloc>
 800e9d2:	4602      	mov	r2, r0
 800e9d4:	61f0      	str	r0, [r6, #28]
 800e9d6:	b928      	cbnz	r0, 800e9e4 <__pow5mult+0x40>
 800e9d8:	4b1d      	ldr	r3, [pc, #116]	; (800ea50 <__pow5mult+0xac>)
 800e9da:	481e      	ldr	r0, [pc, #120]	; (800ea54 <__pow5mult+0xb0>)
 800e9dc:	f240 11b3 	movw	r1, #435	; 0x1b3
 800e9e0:	f7fd fe96 	bl	800c710 <__assert_func>
 800e9e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e9e8:	6004      	str	r4, [r0, #0]
 800e9ea:	60c4      	str	r4, [r0, #12]
 800e9ec:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800e9f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e9f4:	b94c      	cbnz	r4, 800ea0a <__pow5mult+0x66>
 800e9f6:	f240 2171 	movw	r1, #625	; 0x271
 800e9fa:	4630      	mov	r0, r6
 800e9fc:	f7ff ff12 	bl	800e824 <__i2b>
 800ea00:	2300      	movs	r3, #0
 800ea02:	f8c8 0008 	str.w	r0, [r8, #8]
 800ea06:	4604      	mov	r4, r0
 800ea08:	6003      	str	r3, [r0, #0]
 800ea0a:	f04f 0900 	mov.w	r9, #0
 800ea0e:	07eb      	lsls	r3, r5, #31
 800ea10:	d50a      	bpl.n	800ea28 <__pow5mult+0x84>
 800ea12:	4639      	mov	r1, r7
 800ea14:	4622      	mov	r2, r4
 800ea16:	4630      	mov	r0, r6
 800ea18:	f7ff ff1a 	bl	800e850 <__multiply>
 800ea1c:	4639      	mov	r1, r7
 800ea1e:	4680      	mov	r8, r0
 800ea20:	4630      	mov	r0, r6
 800ea22:	f7ff fe49 	bl	800e6b8 <_Bfree>
 800ea26:	4647      	mov	r7, r8
 800ea28:	106d      	asrs	r5, r5, #1
 800ea2a:	d00b      	beq.n	800ea44 <__pow5mult+0xa0>
 800ea2c:	6820      	ldr	r0, [r4, #0]
 800ea2e:	b938      	cbnz	r0, 800ea40 <__pow5mult+0x9c>
 800ea30:	4622      	mov	r2, r4
 800ea32:	4621      	mov	r1, r4
 800ea34:	4630      	mov	r0, r6
 800ea36:	f7ff ff0b 	bl	800e850 <__multiply>
 800ea3a:	6020      	str	r0, [r4, #0]
 800ea3c:	f8c0 9000 	str.w	r9, [r0]
 800ea40:	4604      	mov	r4, r0
 800ea42:	e7e4      	b.n	800ea0e <__pow5mult+0x6a>
 800ea44:	4638      	mov	r0, r7
 800ea46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea4a:	bf00      	nop
 800ea4c:	0800f9e0 	.word	0x0800f9e0
 800ea50:	0800f804 	.word	0x0800f804
 800ea54:	0800f895 	.word	0x0800f895

0800ea58 <__lshift>:
 800ea58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ea5c:	460c      	mov	r4, r1
 800ea5e:	6849      	ldr	r1, [r1, #4]
 800ea60:	6923      	ldr	r3, [r4, #16]
 800ea62:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ea66:	68a3      	ldr	r3, [r4, #8]
 800ea68:	4607      	mov	r7, r0
 800ea6a:	4691      	mov	r9, r2
 800ea6c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ea70:	f108 0601 	add.w	r6, r8, #1
 800ea74:	42b3      	cmp	r3, r6
 800ea76:	db0b      	blt.n	800ea90 <__lshift+0x38>
 800ea78:	4638      	mov	r0, r7
 800ea7a:	f7ff fddd 	bl	800e638 <_Balloc>
 800ea7e:	4605      	mov	r5, r0
 800ea80:	b948      	cbnz	r0, 800ea96 <__lshift+0x3e>
 800ea82:	4602      	mov	r2, r0
 800ea84:	4b28      	ldr	r3, [pc, #160]	; (800eb28 <__lshift+0xd0>)
 800ea86:	4829      	ldr	r0, [pc, #164]	; (800eb2c <__lshift+0xd4>)
 800ea88:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800ea8c:	f7fd fe40 	bl	800c710 <__assert_func>
 800ea90:	3101      	adds	r1, #1
 800ea92:	005b      	lsls	r3, r3, #1
 800ea94:	e7ee      	b.n	800ea74 <__lshift+0x1c>
 800ea96:	2300      	movs	r3, #0
 800ea98:	f100 0114 	add.w	r1, r0, #20
 800ea9c:	f100 0210 	add.w	r2, r0, #16
 800eaa0:	4618      	mov	r0, r3
 800eaa2:	4553      	cmp	r3, sl
 800eaa4:	db33      	blt.n	800eb0e <__lshift+0xb6>
 800eaa6:	6920      	ldr	r0, [r4, #16]
 800eaa8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800eaac:	f104 0314 	add.w	r3, r4, #20
 800eab0:	f019 091f 	ands.w	r9, r9, #31
 800eab4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800eab8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800eabc:	d02b      	beq.n	800eb16 <__lshift+0xbe>
 800eabe:	f1c9 0e20 	rsb	lr, r9, #32
 800eac2:	468a      	mov	sl, r1
 800eac4:	2200      	movs	r2, #0
 800eac6:	6818      	ldr	r0, [r3, #0]
 800eac8:	fa00 f009 	lsl.w	r0, r0, r9
 800eacc:	4310      	orrs	r0, r2
 800eace:	f84a 0b04 	str.w	r0, [sl], #4
 800ead2:	f853 2b04 	ldr.w	r2, [r3], #4
 800ead6:	459c      	cmp	ip, r3
 800ead8:	fa22 f20e 	lsr.w	r2, r2, lr
 800eadc:	d8f3      	bhi.n	800eac6 <__lshift+0x6e>
 800eade:	ebac 0304 	sub.w	r3, ip, r4
 800eae2:	3b15      	subs	r3, #21
 800eae4:	f023 0303 	bic.w	r3, r3, #3
 800eae8:	3304      	adds	r3, #4
 800eaea:	f104 0015 	add.w	r0, r4, #21
 800eaee:	4584      	cmp	ip, r0
 800eaf0:	bf38      	it	cc
 800eaf2:	2304      	movcc	r3, #4
 800eaf4:	50ca      	str	r2, [r1, r3]
 800eaf6:	b10a      	cbz	r2, 800eafc <__lshift+0xa4>
 800eaf8:	f108 0602 	add.w	r6, r8, #2
 800eafc:	3e01      	subs	r6, #1
 800eafe:	4638      	mov	r0, r7
 800eb00:	612e      	str	r6, [r5, #16]
 800eb02:	4621      	mov	r1, r4
 800eb04:	f7ff fdd8 	bl	800e6b8 <_Bfree>
 800eb08:	4628      	mov	r0, r5
 800eb0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb0e:	f842 0f04 	str.w	r0, [r2, #4]!
 800eb12:	3301      	adds	r3, #1
 800eb14:	e7c5      	b.n	800eaa2 <__lshift+0x4a>
 800eb16:	3904      	subs	r1, #4
 800eb18:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb1c:	f841 2f04 	str.w	r2, [r1, #4]!
 800eb20:	459c      	cmp	ip, r3
 800eb22:	d8f9      	bhi.n	800eb18 <__lshift+0xc0>
 800eb24:	e7ea      	b.n	800eafc <__lshift+0xa4>
 800eb26:	bf00      	nop
 800eb28:	0800f873 	.word	0x0800f873
 800eb2c:	0800f895 	.word	0x0800f895

0800eb30 <__mcmp>:
 800eb30:	b530      	push	{r4, r5, lr}
 800eb32:	6902      	ldr	r2, [r0, #16]
 800eb34:	690c      	ldr	r4, [r1, #16]
 800eb36:	1b12      	subs	r2, r2, r4
 800eb38:	d10e      	bne.n	800eb58 <__mcmp+0x28>
 800eb3a:	f100 0314 	add.w	r3, r0, #20
 800eb3e:	3114      	adds	r1, #20
 800eb40:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800eb44:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800eb48:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800eb4c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800eb50:	42a5      	cmp	r5, r4
 800eb52:	d003      	beq.n	800eb5c <__mcmp+0x2c>
 800eb54:	d305      	bcc.n	800eb62 <__mcmp+0x32>
 800eb56:	2201      	movs	r2, #1
 800eb58:	4610      	mov	r0, r2
 800eb5a:	bd30      	pop	{r4, r5, pc}
 800eb5c:	4283      	cmp	r3, r0
 800eb5e:	d3f3      	bcc.n	800eb48 <__mcmp+0x18>
 800eb60:	e7fa      	b.n	800eb58 <__mcmp+0x28>
 800eb62:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800eb66:	e7f7      	b.n	800eb58 <__mcmp+0x28>

0800eb68 <__mdiff>:
 800eb68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb6c:	460c      	mov	r4, r1
 800eb6e:	4606      	mov	r6, r0
 800eb70:	4611      	mov	r1, r2
 800eb72:	4620      	mov	r0, r4
 800eb74:	4690      	mov	r8, r2
 800eb76:	f7ff ffdb 	bl	800eb30 <__mcmp>
 800eb7a:	1e05      	subs	r5, r0, #0
 800eb7c:	d110      	bne.n	800eba0 <__mdiff+0x38>
 800eb7e:	4629      	mov	r1, r5
 800eb80:	4630      	mov	r0, r6
 800eb82:	f7ff fd59 	bl	800e638 <_Balloc>
 800eb86:	b930      	cbnz	r0, 800eb96 <__mdiff+0x2e>
 800eb88:	4b3a      	ldr	r3, [pc, #232]	; (800ec74 <__mdiff+0x10c>)
 800eb8a:	4602      	mov	r2, r0
 800eb8c:	f240 2137 	movw	r1, #567	; 0x237
 800eb90:	4839      	ldr	r0, [pc, #228]	; (800ec78 <__mdiff+0x110>)
 800eb92:	f7fd fdbd 	bl	800c710 <__assert_func>
 800eb96:	2301      	movs	r3, #1
 800eb98:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800eb9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eba0:	bfa4      	itt	ge
 800eba2:	4643      	movge	r3, r8
 800eba4:	46a0      	movge	r8, r4
 800eba6:	4630      	mov	r0, r6
 800eba8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ebac:	bfa6      	itte	ge
 800ebae:	461c      	movge	r4, r3
 800ebb0:	2500      	movge	r5, #0
 800ebb2:	2501      	movlt	r5, #1
 800ebb4:	f7ff fd40 	bl	800e638 <_Balloc>
 800ebb8:	b920      	cbnz	r0, 800ebc4 <__mdiff+0x5c>
 800ebba:	4b2e      	ldr	r3, [pc, #184]	; (800ec74 <__mdiff+0x10c>)
 800ebbc:	4602      	mov	r2, r0
 800ebbe:	f240 2145 	movw	r1, #581	; 0x245
 800ebc2:	e7e5      	b.n	800eb90 <__mdiff+0x28>
 800ebc4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ebc8:	6926      	ldr	r6, [r4, #16]
 800ebca:	60c5      	str	r5, [r0, #12]
 800ebcc:	f104 0914 	add.w	r9, r4, #20
 800ebd0:	f108 0514 	add.w	r5, r8, #20
 800ebd4:	f100 0e14 	add.w	lr, r0, #20
 800ebd8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ebdc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ebe0:	f108 0210 	add.w	r2, r8, #16
 800ebe4:	46f2      	mov	sl, lr
 800ebe6:	2100      	movs	r1, #0
 800ebe8:	f859 3b04 	ldr.w	r3, [r9], #4
 800ebec:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ebf0:	fa11 f88b 	uxtah	r8, r1, fp
 800ebf4:	b299      	uxth	r1, r3
 800ebf6:	0c1b      	lsrs	r3, r3, #16
 800ebf8:	eba8 0801 	sub.w	r8, r8, r1
 800ebfc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ec00:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ec04:	fa1f f888 	uxth.w	r8, r8
 800ec08:	1419      	asrs	r1, r3, #16
 800ec0a:	454e      	cmp	r6, r9
 800ec0c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ec10:	f84a 3b04 	str.w	r3, [sl], #4
 800ec14:	d8e8      	bhi.n	800ebe8 <__mdiff+0x80>
 800ec16:	1b33      	subs	r3, r6, r4
 800ec18:	3b15      	subs	r3, #21
 800ec1a:	f023 0303 	bic.w	r3, r3, #3
 800ec1e:	3304      	adds	r3, #4
 800ec20:	3415      	adds	r4, #21
 800ec22:	42a6      	cmp	r6, r4
 800ec24:	bf38      	it	cc
 800ec26:	2304      	movcc	r3, #4
 800ec28:	441d      	add	r5, r3
 800ec2a:	4473      	add	r3, lr
 800ec2c:	469e      	mov	lr, r3
 800ec2e:	462e      	mov	r6, r5
 800ec30:	4566      	cmp	r6, ip
 800ec32:	d30e      	bcc.n	800ec52 <__mdiff+0xea>
 800ec34:	f10c 0203 	add.w	r2, ip, #3
 800ec38:	1b52      	subs	r2, r2, r5
 800ec3a:	f022 0203 	bic.w	r2, r2, #3
 800ec3e:	3d03      	subs	r5, #3
 800ec40:	45ac      	cmp	ip, r5
 800ec42:	bf38      	it	cc
 800ec44:	2200      	movcc	r2, #0
 800ec46:	4413      	add	r3, r2
 800ec48:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ec4c:	b17a      	cbz	r2, 800ec6e <__mdiff+0x106>
 800ec4e:	6107      	str	r7, [r0, #16]
 800ec50:	e7a4      	b.n	800eb9c <__mdiff+0x34>
 800ec52:	f856 8b04 	ldr.w	r8, [r6], #4
 800ec56:	fa11 f288 	uxtah	r2, r1, r8
 800ec5a:	1414      	asrs	r4, r2, #16
 800ec5c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ec60:	b292      	uxth	r2, r2
 800ec62:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ec66:	f84e 2b04 	str.w	r2, [lr], #4
 800ec6a:	1421      	asrs	r1, r4, #16
 800ec6c:	e7e0      	b.n	800ec30 <__mdiff+0xc8>
 800ec6e:	3f01      	subs	r7, #1
 800ec70:	e7ea      	b.n	800ec48 <__mdiff+0xe0>
 800ec72:	bf00      	nop
 800ec74:	0800f873 	.word	0x0800f873
 800ec78:	0800f895 	.word	0x0800f895

0800ec7c <__d2b>:
 800ec7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ec80:	460f      	mov	r7, r1
 800ec82:	2101      	movs	r1, #1
 800ec84:	ec59 8b10 	vmov	r8, r9, d0
 800ec88:	4616      	mov	r6, r2
 800ec8a:	f7ff fcd5 	bl	800e638 <_Balloc>
 800ec8e:	4604      	mov	r4, r0
 800ec90:	b930      	cbnz	r0, 800eca0 <__d2b+0x24>
 800ec92:	4602      	mov	r2, r0
 800ec94:	4b24      	ldr	r3, [pc, #144]	; (800ed28 <__d2b+0xac>)
 800ec96:	4825      	ldr	r0, [pc, #148]	; (800ed2c <__d2b+0xb0>)
 800ec98:	f240 310f 	movw	r1, #783	; 0x30f
 800ec9c:	f7fd fd38 	bl	800c710 <__assert_func>
 800eca0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800eca4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800eca8:	bb2d      	cbnz	r5, 800ecf6 <__d2b+0x7a>
 800ecaa:	9301      	str	r3, [sp, #4]
 800ecac:	f1b8 0300 	subs.w	r3, r8, #0
 800ecb0:	d026      	beq.n	800ed00 <__d2b+0x84>
 800ecb2:	4668      	mov	r0, sp
 800ecb4:	9300      	str	r3, [sp, #0]
 800ecb6:	f7ff fd87 	bl	800e7c8 <__lo0bits>
 800ecba:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ecbe:	b1e8      	cbz	r0, 800ecfc <__d2b+0x80>
 800ecc0:	f1c0 0320 	rsb	r3, r0, #32
 800ecc4:	fa02 f303 	lsl.w	r3, r2, r3
 800ecc8:	430b      	orrs	r3, r1
 800ecca:	40c2      	lsrs	r2, r0
 800eccc:	6163      	str	r3, [r4, #20]
 800ecce:	9201      	str	r2, [sp, #4]
 800ecd0:	9b01      	ldr	r3, [sp, #4]
 800ecd2:	61a3      	str	r3, [r4, #24]
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	bf14      	ite	ne
 800ecd8:	2202      	movne	r2, #2
 800ecda:	2201      	moveq	r2, #1
 800ecdc:	6122      	str	r2, [r4, #16]
 800ecde:	b1bd      	cbz	r5, 800ed10 <__d2b+0x94>
 800ece0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ece4:	4405      	add	r5, r0
 800ece6:	603d      	str	r5, [r7, #0]
 800ece8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ecec:	6030      	str	r0, [r6, #0]
 800ecee:	4620      	mov	r0, r4
 800ecf0:	b003      	add	sp, #12
 800ecf2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ecf6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ecfa:	e7d6      	b.n	800ecaa <__d2b+0x2e>
 800ecfc:	6161      	str	r1, [r4, #20]
 800ecfe:	e7e7      	b.n	800ecd0 <__d2b+0x54>
 800ed00:	a801      	add	r0, sp, #4
 800ed02:	f7ff fd61 	bl	800e7c8 <__lo0bits>
 800ed06:	9b01      	ldr	r3, [sp, #4]
 800ed08:	6163      	str	r3, [r4, #20]
 800ed0a:	3020      	adds	r0, #32
 800ed0c:	2201      	movs	r2, #1
 800ed0e:	e7e5      	b.n	800ecdc <__d2b+0x60>
 800ed10:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ed14:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ed18:	6038      	str	r0, [r7, #0]
 800ed1a:	6918      	ldr	r0, [r3, #16]
 800ed1c:	f7ff fd34 	bl	800e788 <__hi0bits>
 800ed20:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ed24:	e7e2      	b.n	800ecec <__d2b+0x70>
 800ed26:	bf00      	nop
 800ed28:	0800f873 	.word	0x0800f873
 800ed2c:	0800f895 	.word	0x0800f895

0800ed30 <__sread>:
 800ed30:	b510      	push	{r4, lr}
 800ed32:	460c      	mov	r4, r1
 800ed34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed38:	f000 f978 	bl	800f02c <_read_r>
 800ed3c:	2800      	cmp	r0, #0
 800ed3e:	bfab      	itete	ge
 800ed40:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ed42:	89a3      	ldrhlt	r3, [r4, #12]
 800ed44:	181b      	addge	r3, r3, r0
 800ed46:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ed4a:	bfac      	ite	ge
 800ed4c:	6563      	strge	r3, [r4, #84]	; 0x54
 800ed4e:	81a3      	strhlt	r3, [r4, #12]
 800ed50:	bd10      	pop	{r4, pc}

0800ed52 <__swrite>:
 800ed52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed56:	461f      	mov	r7, r3
 800ed58:	898b      	ldrh	r3, [r1, #12]
 800ed5a:	05db      	lsls	r3, r3, #23
 800ed5c:	4605      	mov	r5, r0
 800ed5e:	460c      	mov	r4, r1
 800ed60:	4616      	mov	r6, r2
 800ed62:	d505      	bpl.n	800ed70 <__swrite+0x1e>
 800ed64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed68:	2302      	movs	r3, #2
 800ed6a:	2200      	movs	r2, #0
 800ed6c:	f000 f94c 	bl	800f008 <_lseek_r>
 800ed70:	89a3      	ldrh	r3, [r4, #12]
 800ed72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ed76:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ed7a:	81a3      	strh	r3, [r4, #12]
 800ed7c:	4632      	mov	r2, r6
 800ed7e:	463b      	mov	r3, r7
 800ed80:	4628      	mov	r0, r5
 800ed82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ed86:	f000 b963 	b.w	800f050 <_write_r>

0800ed8a <__sseek>:
 800ed8a:	b510      	push	{r4, lr}
 800ed8c:	460c      	mov	r4, r1
 800ed8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed92:	f000 f939 	bl	800f008 <_lseek_r>
 800ed96:	1c43      	adds	r3, r0, #1
 800ed98:	89a3      	ldrh	r3, [r4, #12]
 800ed9a:	bf15      	itete	ne
 800ed9c:	6560      	strne	r0, [r4, #84]	; 0x54
 800ed9e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800eda2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800eda6:	81a3      	strheq	r3, [r4, #12]
 800eda8:	bf18      	it	ne
 800edaa:	81a3      	strhne	r3, [r4, #12]
 800edac:	bd10      	pop	{r4, pc}

0800edae <__sclose>:
 800edae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800edb2:	f000 b8f7 	b.w	800efa4 <_close_r>

0800edb6 <__swbuf_r>:
 800edb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800edb8:	460e      	mov	r6, r1
 800edba:	4614      	mov	r4, r2
 800edbc:	4605      	mov	r5, r0
 800edbe:	b118      	cbz	r0, 800edc8 <__swbuf_r+0x12>
 800edc0:	6a03      	ldr	r3, [r0, #32]
 800edc2:	b90b      	cbnz	r3, 800edc8 <__swbuf_r+0x12>
 800edc4:	f7fe fa70 	bl	800d2a8 <__sinit>
 800edc8:	69a3      	ldr	r3, [r4, #24]
 800edca:	60a3      	str	r3, [r4, #8]
 800edcc:	89a3      	ldrh	r3, [r4, #12]
 800edce:	071a      	lsls	r2, r3, #28
 800edd0:	d525      	bpl.n	800ee1e <__swbuf_r+0x68>
 800edd2:	6923      	ldr	r3, [r4, #16]
 800edd4:	b31b      	cbz	r3, 800ee1e <__swbuf_r+0x68>
 800edd6:	6823      	ldr	r3, [r4, #0]
 800edd8:	6922      	ldr	r2, [r4, #16]
 800edda:	1a98      	subs	r0, r3, r2
 800eddc:	6963      	ldr	r3, [r4, #20]
 800edde:	b2f6      	uxtb	r6, r6
 800ede0:	4283      	cmp	r3, r0
 800ede2:	4637      	mov	r7, r6
 800ede4:	dc04      	bgt.n	800edf0 <__swbuf_r+0x3a>
 800ede6:	4621      	mov	r1, r4
 800ede8:	4628      	mov	r0, r5
 800edea:	f7ff fbfd 	bl	800e5e8 <_fflush_r>
 800edee:	b9e0      	cbnz	r0, 800ee2a <__swbuf_r+0x74>
 800edf0:	68a3      	ldr	r3, [r4, #8]
 800edf2:	3b01      	subs	r3, #1
 800edf4:	60a3      	str	r3, [r4, #8]
 800edf6:	6823      	ldr	r3, [r4, #0]
 800edf8:	1c5a      	adds	r2, r3, #1
 800edfa:	6022      	str	r2, [r4, #0]
 800edfc:	701e      	strb	r6, [r3, #0]
 800edfe:	6962      	ldr	r2, [r4, #20]
 800ee00:	1c43      	adds	r3, r0, #1
 800ee02:	429a      	cmp	r2, r3
 800ee04:	d004      	beq.n	800ee10 <__swbuf_r+0x5a>
 800ee06:	89a3      	ldrh	r3, [r4, #12]
 800ee08:	07db      	lsls	r3, r3, #31
 800ee0a:	d506      	bpl.n	800ee1a <__swbuf_r+0x64>
 800ee0c:	2e0a      	cmp	r6, #10
 800ee0e:	d104      	bne.n	800ee1a <__swbuf_r+0x64>
 800ee10:	4621      	mov	r1, r4
 800ee12:	4628      	mov	r0, r5
 800ee14:	f7ff fbe8 	bl	800e5e8 <_fflush_r>
 800ee18:	b938      	cbnz	r0, 800ee2a <__swbuf_r+0x74>
 800ee1a:	4638      	mov	r0, r7
 800ee1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ee1e:	4621      	mov	r1, r4
 800ee20:	4628      	mov	r0, r5
 800ee22:	f000 f805 	bl	800ee30 <__swsetup_r>
 800ee26:	2800      	cmp	r0, #0
 800ee28:	d0d5      	beq.n	800edd6 <__swbuf_r+0x20>
 800ee2a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800ee2e:	e7f4      	b.n	800ee1a <__swbuf_r+0x64>

0800ee30 <__swsetup_r>:
 800ee30:	b538      	push	{r3, r4, r5, lr}
 800ee32:	4b2a      	ldr	r3, [pc, #168]	; (800eedc <__swsetup_r+0xac>)
 800ee34:	4605      	mov	r5, r0
 800ee36:	6818      	ldr	r0, [r3, #0]
 800ee38:	460c      	mov	r4, r1
 800ee3a:	b118      	cbz	r0, 800ee44 <__swsetup_r+0x14>
 800ee3c:	6a03      	ldr	r3, [r0, #32]
 800ee3e:	b90b      	cbnz	r3, 800ee44 <__swsetup_r+0x14>
 800ee40:	f7fe fa32 	bl	800d2a8 <__sinit>
 800ee44:	89a3      	ldrh	r3, [r4, #12]
 800ee46:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ee4a:	0718      	lsls	r0, r3, #28
 800ee4c:	d422      	bmi.n	800ee94 <__swsetup_r+0x64>
 800ee4e:	06d9      	lsls	r1, r3, #27
 800ee50:	d407      	bmi.n	800ee62 <__swsetup_r+0x32>
 800ee52:	2309      	movs	r3, #9
 800ee54:	602b      	str	r3, [r5, #0]
 800ee56:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ee5a:	81a3      	strh	r3, [r4, #12]
 800ee5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ee60:	e034      	b.n	800eecc <__swsetup_r+0x9c>
 800ee62:	0758      	lsls	r0, r3, #29
 800ee64:	d512      	bpl.n	800ee8c <__swsetup_r+0x5c>
 800ee66:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ee68:	b141      	cbz	r1, 800ee7c <__swsetup_r+0x4c>
 800ee6a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ee6e:	4299      	cmp	r1, r3
 800ee70:	d002      	beq.n	800ee78 <__swsetup_r+0x48>
 800ee72:	4628      	mov	r0, r5
 800ee74:	f7ff f9a2 	bl	800e1bc <_free_r>
 800ee78:	2300      	movs	r3, #0
 800ee7a:	6363      	str	r3, [r4, #52]	; 0x34
 800ee7c:	89a3      	ldrh	r3, [r4, #12]
 800ee7e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ee82:	81a3      	strh	r3, [r4, #12]
 800ee84:	2300      	movs	r3, #0
 800ee86:	6063      	str	r3, [r4, #4]
 800ee88:	6923      	ldr	r3, [r4, #16]
 800ee8a:	6023      	str	r3, [r4, #0]
 800ee8c:	89a3      	ldrh	r3, [r4, #12]
 800ee8e:	f043 0308 	orr.w	r3, r3, #8
 800ee92:	81a3      	strh	r3, [r4, #12]
 800ee94:	6923      	ldr	r3, [r4, #16]
 800ee96:	b94b      	cbnz	r3, 800eeac <__swsetup_r+0x7c>
 800ee98:	89a3      	ldrh	r3, [r4, #12]
 800ee9a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ee9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800eea2:	d003      	beq.n	800eeac <__swsetup_r+0x7c>
 800eea4:	4621      	mov	r1, r4
 800eea6:	4628      	mov	r0, r5
 800eea8:	f000 f840 	bl	800ef2c <__smakebuf_r>
 800eeac:	89a0      	ldrh	r0, [r4, #12]
 800eeae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800eeb2:	f010 0301 	ands.w	r3, r0, #1
 800eeb6:	d00a      	beq.n	800eece <__swsetup_r+0x9e>
 800eeb8:	2300      	movs	r3, #0
 800eeba:	60a3      	str	r3, [r4, #8]
 800eebc:	6963      	ldr	r3, [r4, #20]
 800eebe:	425b      	negs	r3, r3
 800eec0:	61a3      	str	r3, [r4, #24]
 800eec2:	6923      	ldr	r3, [r4, #16]
 800eec4:	b943      	cbnz	r3, 800eed8 <__swsetup_r+0xa8>
 800eec6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800eeca:	d1c4      	bne.n	800ee56 <__swsetup_r+0x26>
 800eecc:	bd38      	pop	{r3, r4, r5, pc}
 800eece:	0781      	lsls	r1, r0, #30
 800eed0:	bf58      	it	pl
 800eed2:	6963      	ldrpl	r3, [r4, #20]
 800eed4:	60a3      	str	r3, [r4, #8]
 800eed6:	e7f4      	b.n	800eec2 <__swsetup_r+0x92>
 800eed8:	2000      	movs	r0, #0
 800eeda:	e7f7      	b.n	800eecc <__swsetup_r+0x9c>
 800eedc:	20000068 	.word	0x20000068

0800eee0 <__swhatbuf_r>:
 800eee0:	b570      	push	{r4, r5, r6, lr}
 800eee2:	460c      	mov	r4, r1
 800eee4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eee8:	2900      	cmp	r1, #0
 800eeea:	b096      	sub	sp, #88	; 0x58
 800eeec:	4615      	mov	r5, r2
 800eeee:	461e      	mov	r6, r3
 800eef0:	da0d      	bge.n	800ef0e <__swhatbuf_r+0x2e>
 800eef2:	89a3      	ldrh	r3, [r4, #12]
 800eef4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800eef8:	f04f 0100 	mov.w	r1, #0
 800eefc:	bf0c      	ite	eq
 800eefe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ef02:	2340      	movne	r3, #64	; 0x40
 800ef04:	2000      	movs	r0, #0
 800ef06:	6031      	str	r1, [r6, #0]
 800ef08:	602b      	str	r3, [r5, #0]
 800ef0a:	b016      	add	sp, #88	; 0x58
 800ef0c:	bd70      	pop	{r4, r5, r6, pc}
 800ef0e:	466a      	mov	r2, sp
 800ef10:	f000 f858 	bl	800efc4 <_fstat_r>
 800ef14:	2800      	cmp	r0, #0
 800ef16:	dbec      	blt.n	800eef2 <__swhatbuf_r+0x12>
 800ef18:	9901      	ldr	r1, [sp, #4]
 800ef1a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ef1e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ef22:	4259      	negs	r1, r3
 800ef24:	4159      	adcs	r1, r3
 800ef26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ef2a:	e7eb      	b.n	800ef04 <__swhatbuf_r+0x24>

0800ef2c <__smakebuf_r>:
 800ef2c:	898b      	ldrh	r3, [r1, #12]
 800ef2e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ef30:	079d      	lsls	r5, r3, #30
 800ef32:	4606      	mov	r6, r0
 800ef34:	460c      	mov	r4, r1
 800ef36:	d507      	bpl.n	800ef48 <__smakebuf_r+0x1c>
 800ef38:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ef3c:	6023      	str	r3, [r4, #0]
 800ef3e:	6123      	str	r3, [r4, #16]
 800ef40:	2301      	movs	r3, #1
 800ef42:	6163      	str	r3, [r4, #20]
 800ef44:	b002      	add	sp, #8
 800ef46:	bd70      	pop	{r4, r5, r6, pc}
 800ef48:	ab01      	add	r3, sp, #4
 800ef4a:	466a      	mov	r2, sp
 800ef4c:	f7ff ffc8 	bl	800eee0 <__swhatbuf_r>
 800ef50:	9900      	ldr	r1, [sp, #0]
 800ef52:	4605      	mov	r5, r0
 800ef54:	4630      	mov	r0, r6
 800ef56:	f7fd feff 	bl	800cd58 <_malloc_r>
 800ef5a:	b948      	cbnz	r0, 800ef70 <__smakebuf_r+0x44>
 800ef5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef60:	059a      	lsls	r2, r3, #22
 800ef62:	d4ef      	bmi.n	800ef44 <__smakebuf_r+0x18>
 800ef64:	f023 0303 	bic.w	r3, r3, #3
 800ef68:	f043 0302 	orr.w	r3, r3, #2
 800ef6c:	81a3      	strh	r3, [r4, #12]
 800ef6e:	e7e3      	b.n	800ef38 <__smakebuf_r+0xc>
 800ef70:	89a3      	ldrh	r3, [r4, #12]
 800ef72:	6020      	str	r0, [r4, #0]
 800ef74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ef78:	81a3      	strh	r3, [r4, #12]
 800ef7a:	9b00      	ldr	r3, [sp, #0]
 800ef7c:	6163      	str	r3, [r4, #20]
 800ef7e:	9b01      	ldr	r3, [sp, #4]
 800ef80:	6120      	str	r0, [r4, #16]
 800ef82:	b15b      	cbz	r3, 800ef9c <__smakebuf_r+0x70>
 800ef84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ef88:	4630      	mov	r0, r6
 800ef8a:	f000 f82d 	bl	800efe8 <_isatty_r>
 800ef8e:	b128      	cbz	r0, 800ef9c <__smakebuf_r+0x70>
 800ef90:	89a3      	ldrh	r3, [r4, #12]
 800ef92:	f023 0303 	bic.w	r3, r3, #3
 800ef96:	f043 0301 	orr.w	r3, r3, #1
 800ef9a:	81a3      	strh	r3, [r4, #12]
 800ef9c:	89a3      	ldrh	r3, [r4, #12]
 800ef9e:	431d      	orrs	r5, r3
 800efa0:	81a5      	strh	r5, [r4, #12]
 800efa2:	e7cf      	b.n	800ef44 <__smakebuf_r+0x18>

0800efa4 <_close_r>:
 800efa4:	b538      	push	{r3, r4, r5, lr}
 800efa6:	4d06      	ldr	r5, [pc, #24]	; (800efc0 <_close_r+0x1c>)
 800efa8:	2300      	movs	r3, #0
 800efaa:	4604      	mov	r4, r0
 800efac:	4608      	mov	r0, r1
 800efae:	602b      	str	r3, [r5, #0]
 800efb0:	f7f5 fed5 	bl	8004d5e <_close>
 800efb4:	1c43      	adds	r3, r0, #1
 800efb6:	d102      	bne.n	800efbe <_close_r+0x1a>
 800efb8:	682b      	ldr	r3, [r5, #0]
 800efba:	b103      	cbz	r3, 800efbe <_close_r+0x1a>
 800efbc:	6023      	str	r3, [r4, #0]
 800efbe:	bd38      	pop	{r3, r4, r5, pc}
 800efc0:	20005100 	.word	0x20005100

0800efc4 <_fstat_r>:
 800efc4:	b538      	push	{r3, r4, r5, lr}
 800efc6:	4d07      	ldr	r5, [pc, #28]	; (800efe4 <_fstat_r+0x20>)
 800efc8:	2300      	movs	r3, #0
 800efca:	4604      	mov	r4, r0
 800efcc:	4608      	mov	r0, r1
 800efce:	4611      	mov	r1, r2
 800efd0:	602b      	str	r3, [r5, #0]
 800efd2:	f7f5 fed0 	bl	8004d76 <_fstat>
 800efd6:	1c43      	adds	r3, r0, #1
 800efd8:	d102      	bne.n	800efe0 <_fstat_r+0x1c>
 800efda:	682b      	ldr	r3, [r5, #0]
 800efdc:	b103      	cbz	r3, 800efe0 <_fstat_r+0x1c>
 800efde:	6023      	str	r3, [r4, #0]
 800efe0:	bd38      	pop	{r3, r4, r5, pc}
 800efe2:	bf00      	nop
 800efe4:	20005100 	.word	0x20005100

0800efe8 <_isatty_r>:
 800efe8:	b538      	push	{r3, r4, r5, lr}
 800efea:	4d06      	ldr	r5, [pc, #24]	; (800f004 <_isatty_r+0x1c>)
 800efec:	2300      	movs	r3, #0
 800efee:	4604      	mov	r4, r0
 800eff0:	4608      	mov	r0, r1
 800eff2:	602b      	str	r3, [r5, #0]
 800eff4:	f7f5 fecf 	bl	8004d96 <_isatty>
 800eff8:	1c43      	adds	r3, r0, #1
 800effa:	d102      	bne.n	800f002 <_isatty_r+0x1a>
 800effc:	682b      	ldr	r3, [r5, #0]
 800effe:	b103      	cbz	r3, 800f002 <_isatty_r+0x1a>
 800f000:	6023      	str	r3, [r4, #0]
 800f002:	bd38      	pop	{r3, r4, r5, pc}
 800f004:	20005100 	.word	0x20005100

0800f008 <_lseek_r>:
 800f008:	b538      	push	{r3, r4, r5, lr}
 800f00a:	4d07      	ldr	r5, [pc, #28]	; (800f028 <_lseek_r+0x20>)
 800f00c:	4604      	mov	r4, r0
 800f00e:	4608      	mov	r0, r1
 800f010:	4611      	mov	r1, r2
 800f012:	2200      	movs	r2, #0
 800f014:	602a      	str	r2, [r5, #0]
 800f016:	461a      	mov	r2, r3
 800f018:	f7f5 fec8 	bl	8004dac <_lseek>
 800f01c:	1c43      	adds	r3, r0, #1
 800f01e:	d102      	bne.n	800f026 <_lseek_r+0x1e>
 800f020:	682b      	ldr	r3, [r5, #0]
 800f022:	b103      	cbz	r3, 800f026 <_lseek_r+0x1e>
 800f024:	6023      	str	r3, [r4, #0]
 800f026:	bd38      	pop	{r3, r4, r5, pc}
 800f028:	20005100 	.word	0x20005100

0800f02c <_read_r>:
 800f02c:	b538      	push	{r3, r4, r5, lr}
 800f02e:	4d07      	ldr	r5, [pc, #28]	; (800f04c <_read_r+0x20>)
 800f030:	4604      	mov	r4, r0
 800f032:	4608      	mov	r0, r1
 800f034:	4611      	mov	r1, r2
 800f036:	2200      	movs	r2, #0
 800f038:	602a      	str	r2, [r5, #0]
 800f03a:	461a      	mov	r2, r3
 800f03c:	f7f5 fe56 	bl	8004cec <_read>
 800f040:	1c43      	adds	r3, r0, #1
 800f042:	d102      	bne.n	800f04a <_read_r+0x1e>
 800f044:	682b      	ldr	r3, [r5, #0]
 800f046:	b103      	cbz	r3, 800f04a <_read_r+0x1e>
 800f048:	6023      	str	r3, [r4, #0]
 800f04a:	bd38      	pop	{r3, r4, r5, pc}
 800f04c:	20005100 	.word	0x20005100

0800f050 <_write_r>:
 800f050:	b538      	push	{r3, r4, r5, lr}
 800f052:	4d07      	ldr	r5, [pc, #28]	; (800f070 <_write_r+0x20>)
 800f054:	4604      	mov	r4, r0
 800f056:	4608      	mov	r0, r1
 800f058:	4611      	mov	r1, r2
 800f05a:	2200      	movs	r2, #0
 800f05c:	602a      	str	r2, [r5, #0]
 800f05e:	461a      	mov	r2, r3
 800f060:	f7f5 fe61 	bl	8004d26 <_write>
 800f064:	1c43      	adds	r3, r0, #1
 800f066:	d102      	bne.n	800f06e <_write_r+0x1e>
 800f068:	682b      	ldr	r3, [r5, #0]
 800f06a:	b103      	cbz	r3, 800f06e <_write_r+0x1e>
 800f06c:	6023      	str	r3, [r4, #0]
 800f06e:	bd38      	pop	{r3, r4, r5, pc}
 800f070:	20005100 	.word	0x20005100

0800f074 <_calloc_r>:
 800f074:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f076:	fba1 2402 	umull	r2, r4, r1, r2
 800f07a:	b94c      	cbnz	r4, 800f090 <_calloc_r+0x1c>
 800f07c:	4611      	mov	r1, r2
 800f07e:	9201      	str	r2, [sp, #4]
 800f080:	f7fd fe6a 	bl	800cd58 <_malloc_r>
 800f084:	9a01      	ldr	r2, [sp, #4]
 800f086:	4605      	mov	r5, r0
 800f088:	b930      	cbnz	r0, 800f098 <_calloc_r+0x24>
 800f08a:	4628      	mov	r0, r5
 800f08c:	b003      	add	sp, #12
 800f08e:	bd30      	pop	{r4, r5, pc}
 800f090:	220c      	movs	r2, #12
 800f092:	6002      	str	r2, [r0, #0]
 800f094:	2500      	movs	r5, #0
 800f096:	e7f8      	b.n	800f08a <_calloc_r+0x16>
 800f098:	4621      	mov	r1, r4
 800f09a:	f7fe f977 	bl	800d38c <memset>
 800f09e:	e7f4      	b.n	800f08a <_calloc_r+0x16>

0800f0a0 <__ascii_mbtowc>:
 800f0a0:	b082      	sub	sp, #8
 800f0a2:	b901      	cbnz	r1, 800f0a6 <__ascii_mbtowc+0x6>
 800f0a4:	a901      	add	r1, sp, #4
 800f0a6:	b142      	cbz	r2, 800f0ba <__ascii_mbtowc+0x1a>
 800f0a8:	b14b      	cbz	r3, 800f0be <__ascii_mbtowc+0x1e>
 800f0aa:	7813      	ldrb	r3, [r2, #0]
 800f0ac:	600b      	str	r3, [r1, #0]
 800f0ae:	7812      	ldrb	r2, [r2, #0]
 800f0b0:	1e10      	subs	r0, r2, #0
 800f0b2:	bf18      	it	ne
 800f0b4:	2001      	movne	r0, #1
 800f0b6:	b002      	add	sp, #8
 800f0b8:	4770      	bx	lr
 800f0ba:	4610      	mov	r0, r2
 800f0bc:	e7fb      	b.n	800f0b6 <__ascii_mbtowc+0x16>
 800f0be:	f06f 0001 	mvn.w	r0, #1
 800f0c2:	e7f8      	b.n	800f0b6 <__ascii_mbtowc+0x16>

0800f0c4 <__ascii_wctomb>:
 800f0c4:	b149      	cbz	r1, 800f0da <__ascii_wctomb+0x16>
 800f0c6:	2aff      	cmp	r2, #255	; 0xff
 800f0c8:	bf85      	ittet	hi
 800f0ca:	238a      	movhi	r3, #138	; 0x8a
 800f0cc:	6003      	strhi	r3, [r0, #0]
 800f0ce:	700a      	strbls	r2, [r1, #0]
 800f0d0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800f0d4:	bf98      	it	ls
 800f0d6:	2001      	movls	r0, #1
 800f0d8:	4770      	bx	lr
 800f0da:	4608      	mov	r0, r1
 800f0dc:	4770      	bx	lr
	...

0800f0e0 <_init>:
 800f0e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0e2:	bf00      	nop
 800f0e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f0e6:	bc08      	pop	{r3}
 800f0e8:	469e      	mov	lr, r3
 800f0ea:	4770      	bx	lr

0800f0ec <_fini>:
 800f0ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0ee:	bf00      	nop
 800f0f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f0f2:	bc08      	pop	{r3}
 800f0f4:	469e      	mov	lr, r3
 800f0f6:	4770      	bx	lr
