#Build: Fabric Compiler 2021.1-SP7.3, Build 94852, May 25 15:09 2022
#Install: D:\Softwares\PDS_2021.1-SP7.3-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: thesame
Generated by Fabric Compiler (version 2021.1-SP7.3 build 94852) at Wed Nov  9 00:18:22 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file D:/Projects/FPGA_match/final_test/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/Projects/FPGA_match/final_test/device_map/top.pcf
Constraint check start.
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port ds0 -LOC D17 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 23)] | Port ds0 has been placed at location D17, whose type is share pin.
Executing : def_port ds0 -LOC D17 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port ds1 -LOC E18 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 24)] | Port ds1 has been placed at location E18, whose type is share pin.
Executing : def_port ds1 -LOC E18 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port ds2 -LOC H13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 25)] | Port ds2 has been placed at location H13, whose type is share pin.
Executing : def_port ds2 -LOC H13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port ds3 -LOC G13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 26)] | Port ds3 has been placed at location G13, whose type is share pin.
Executing : def_port ds3 -LOC G13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port ds4 -LOC F13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
Executing : def_port ds4 -LOC F13 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port ds5 -LOC J17 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
Executing : def_port ds5 -LOC J17 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_casn_ch0 -LOC T1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_casn_ch0 -LOC T1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_cke_ch0 -LOC L4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_cke_ch0 -LOC L4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_csn_ch0 -LOC R1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_csn_ch0 -LOC R1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_ddr_clk_w -LOC U3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_ddr_clk_w -LOC U3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_ddr_clkn_w -LOC V3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_ddr_clkn_w -LOC V3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_loop_out -LOC P8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_loop_out -LOC P8 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_loop_out_h -LOC U4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_loop_out_h -LOC U4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_odt_ch0 -LOC V2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_odt_ch0 -LOC V2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_rasn_ch0 -LOC R2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_rasn_ch0 -LOC R2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_rstn_ch0 -LOC M2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_rstn_ch0 -LOC M2 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_wen_ch0 -LOC V1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED
Executing : def_port pad_wen_ch0 -LOC V1 -VCCIO 1.5 -IOSTANDARD SSTL15_I -DRIVE 7.5 -SLEW FAST -BUS_KEEPER UNUSED successfully.
Executing : def_port shcp -LOC J14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
Executing : def_port shcp -LOC J14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port shcp1 -LOC J18 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
Executing : def_port shcp1 -LOC J18 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port stcp -LOC J15 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
Executing : def_port stcp -LOC J15 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port stcp1 -LOC F14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 64)] | Port stcp1 has been placed at location F14, whose type is share pin.
Executing : def_port stcp1 -LOC F14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port tmds_clk_n -LOC A16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port tmds_clk_n -LOC A16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port tmds_clk_p -LOC B16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port tmds_clk_p -LOC B16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_n[0]} -LOC A14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port {tmds_data_n[0]} -LOC A14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_n[1]} -LOC A11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 68)] | Port tmds_data_n[1] has been placed at location A11, whose type is share pin.
Executing : def_port {tmds_data_n[1]} -LOC A11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_n[2]} -LOC A10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 69)] | Port tmds_data_n[2] has been placed at location A10, whose type is share pin.
Executing : def_port {tmds_data_n[2]} -LOC A10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_p[0]} -LOC B14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port {tmds_data_p[0]} -LOC B14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_p[1]} -LOC B11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 71)] | Port tmds_data_p[1] has been placed at location B11, whose type is share pin.
Executing : def_port {tmds_data_p[1]} -LOC B11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_p[2]} -LOC B10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/device_map/top.pcf(line number: 72)] | Port tmds_data_p[2] has been placed at location B10, whose type is share pin.
Executing : def_port {tmds_data_p[2]} -LOC B10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port de_input -LOC P13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port de_input -LOC P13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port hs_input -LOC R13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port hs_input -LOC R13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port pad_loop_in -LOC P7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port pad_loop_in -LOC P7 -VCCIO 1.5 -IOSTANDARD SSTL15_I -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port pad_loop_in_h -LOC V4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED
Executing : def_port pad_loop_in_h -LOC V4 -VCCIO 1.5 -IOSTANDARD SSTL15_I -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -BUS_KEEPER UNUSED successfully.
Executing : def_port pclk_mod_in -LOC T18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port pclk_mod_in -LOC T18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {rgb_b[0]} -LOC P14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[0]} -LOC P14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[1]} -LOC R15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[1]} -LOC R15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[2]} -LOC R14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[2]} -LOC R14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[3]} -LOC T16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[3]} -LOC T16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[4]} -LOC R16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[4]} -LOC R16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[5]} -LOC U16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[5]} -LOC U16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[6]} -LOC V16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[6]} -LOC V16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_b[7]} -LOC V17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_b[7]} -LOC V17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[0]} -LOC T17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[0]} -LOC T17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[1]} -LOC U17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[1]} -LOC U17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[2]} -LOC M14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[2]} -LOC M14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[3]} -LOC M13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[3]} -LOC M13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[4]} -LOC L15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[4]} -LOC L15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[5]} -LOC L14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[5]} -LOC L14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[6]} -LOC L18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[6]} -LOC L18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_g[7]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_g[7]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[0]} -LOC N16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[0]} -LOC N16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[1]} -LOC L17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[1]} -LOC L17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[2]} -LOC N15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[2]} -LOC N15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[3]} -LOC L13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[3]} -LOC L13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[4]} -LOC P18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[4]} -LOC P18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[5]} -LOC R17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[5]} -LOC R17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[6]} -LOC R18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[6]} -LOC R18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {rgb_r[7]} -LOC N14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {rgb_r[7]} -LOC N14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port rst_n -LOC U12 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port rst_n -LOC U12 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port vs_input -LOC T13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port vs_input -LOC T13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_inst_site u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll PLL_82_71
Executing : def_inst_site u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll PLL_82_71 successfully.
W: ConstraintEditor-4019: Port 'ddr_init_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ddrphy_rst_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'pll_lock' unspecified I/O constraint.
Constraint check end.
Executing : apply_constraint -f D:/Projects/FPGA_match/final_test/device_map/top.pcf successfully.

Placement started.
Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_48_328.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC to HMEMC_16_1.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0 to DQSL_6_96.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0 to DQSL_6_24.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll to DLL_7_59.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0 to DQSL_6_52.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0 to DQSL_6_148.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0 to DQSL_6_176.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv to IOCKDIV_6_64.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate to IOCKGATE_6_56.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf02_dut/gopclkgate to IOCKGATE_6_181.
Mapping instance sys_clkbufg/gopclkbufg to USCM_74_104.
Mapping instance cmos_pclkbufg/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_6/gopclkbufg to USCM_74_106.
Mapping instance clkbufg_5/gopclkbufg to USCM_74_107.
Mapping instance video_pll_m0/u_pll_e1/goppll to PLL_82_51.
Mapping instance video_clk5xbufg/gopclkbufg to USCM_74_108.
Mapping instance video_clkbufg/gopclkbufg to USCM_74_109.
Mapping instance clkbufg_4/gopclkbufg to USCM_74_110.
Mapping instance clkbufg_3/gopclkbufg to USCM_74_111.
Pre global placement takes 9.02 sec.

Global placement started.
Run super clustering :
	Initial slack -2009.
	2 iterations finished.
	Final slack -1707.
Super clustering done.
Design Utilization : 24%.
Wirelength after global placement is 48460.
Global placement takes 4.50 sec.

Post global placement started.
Placed fixed group with base inst de_input_ibuf/opit_1 on IOL_151_10.
Placed fixed group with base inst ds0_obuf/opit_1 on IOL_151_257.
Placed fixed group with base inst ds1_obuf/opit_1 on IOL_151_254.
Placed fixed group with base inst ds2_obuf/opit_1 on IOL_151_225.
Placed fixed group with base inst ds3_obuf/opit_1 on IOL_151_233.
Placed fixed group with base inst ds4_obuf/opit_1 on IOL_151_241.
Placed fixed group with base inst ds5_obuf/opit_1 on IOL_151_173.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL on IOL_151_298.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL on IOL_151_350.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL on IOL_151_338.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL on IOL_151_322.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL on IOL_151_297.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL on IOL_151_349.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL on IOL_151_337.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL on IOL_151_321.
Placed fixed group with base inst hs_input_ibuf/opit_1 on IOL_151_14.
Placed fixed group with base inst pclk_mod_in_ibuf/opit_1 on IOL_151_74.
Placed fixed group with base inst rgb_b_ibuf[0]/opit_1 on IOL_151_9.
Placed fixed group with base inst rgb_b_ibuf[1]/opit_1 on IOL_151_17.
Placed fixed group with base inst rgb_b_ibuf[2]/opit_1 on IOL_151_18.
Placed fixed group with base inst rgb_b_ibuf[3]/opit_1 on IOL_151_41.
Placed fixed group with base inst rgb_b_ibuf[4]/opit_1 on IOL_151_42.
Placed fixed group with base inst rgb_b_ibuf[5]/opit_1 on IOL_151_21.
Placed fixed group with base inst rgb_b_ibuf[6]/opit_1 on IOL_151_22.
Placed fixed group with base inst rgb_b_ibuf[7]/opit_1 on IOL_151_81.
Placed fixed group with base inst rgb_g_ibuf[0]/opit_1 on IOL_151_73.
Placed fixed group with base inst rgb_g_ibuf[1]/opit_1 on IOL_151_77.
Placed fixed group with base inst rgb_g_ibuf[2]/opit_1 on IOL_151_145.
Placed fixed group with base inst rgb_g_ibuf[3]/opit_1 on IOL_151_146.
Placed fixed group with base inst rgb_g_ibuf[4]/opit_1 on IOL_151_130.
Placed fixed group with base inst rgb_g_ibuf[5]/opit_1 on IOL_151_129.
Placed fixed group with base inst rgb_g_ibuf[6]/opit_1 on IOL_151_166.
Placed fixed group with base inst rgb_g_ibuf[7]/opit_1 on IOL_151_138.
Placed fixed group with base inst rgb_r_ibuf[0]/opit_1 on IOL_151_133.
Placed fixed group with base inst rgb_r_ibuf[1]/opit_1 on IOL_151_165.
Placed fixed group with base inst rgb_r_ibuf[2]/opit_1 on IOL_151_134.
Placed fixed group with base inst rgb_r_ibuf[3]/opit_1 on IOL_151_162.
Placed fixed group with base inst rgb_r_ibuf[4]/opit_1 on IOL_151_45.
Placed fixed group with base inst rgb_r_ibuf[5]/opit_1 on IOL_151_50.
Placed fixed group with base inst rgb_r_ibuf[6]/opit_1 on IOL_151_49.
Placed fixed group with base inst rgb_r_ibuf[7]/opit_1 on IOL_151_5.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst shcp1_obuf/opit_1 on IOL_151_174.
Placed fixed group with base inst shcp_obuf/opit_1 on IOL_151_209.
Placed fixed group with base inst stcp1_obuf/opit_1 on IOL_151_242.
Placed fixed group with base inst stcp_obuf/opit_1 on IOL_151_210.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O on IOL_7_22.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O on IOL_7_102.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_00_dut/opit_0_iol on IOL_7_5.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_01_dut/opit_1 on IOL_7_6.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL on IOL_7_9.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL on IOL_7_46.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL on IOL_7_49.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL on IOL_7_50.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL on IOL_7_73.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL on IOL_7_74.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL on IOL_7_77.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL on IOL_7_78.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL on IOL_7_81.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL on IOL_7_82.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_38_dut/opit_0_iol on IOL_7_117.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_39_dut/opit_1 on IOL_7_118.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL on IOL_7_129.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL on IOL_7_130.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL on IOL_7_133.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL on IOL_7_134.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL on IOL_7_137.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL on IOL_7_138.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL on IOL_7_141.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL on IOL_7_142.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL on IOL_7_146.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_50_dut/opit_1 on IOL_7_157.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL on IOL_7_158.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL on IOL_7_161.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL on IOL_7_166.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL on IOL_7_169.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL on IOL_7_170.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL on IOL_7_173.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL on IOL_7_174.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO on IOL_7_10.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO on IOL_7_13.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO on IOL_7_14.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO on IOL_7_17.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO on IOL_7_18.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO on IOL_7_33.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO on IOL_7_34.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO on IOL_7_37.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO on IOL_7_86.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO on IOL_7_89.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO on IOL_7_90.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO on IOL_7_105.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO on IOL_7_106.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO on IOL_7_109.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO on IOL_7_110.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO on IOL_7_113.
Placed fixed group with base inst vs_input_ibuf/opit_1 on IOL_151_13.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_74_111.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_74_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_74_107.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_74_106.
Placed fixed instance cmos_pclkbufg/gopclkbufg on USCM_74_105.
Placed fixed instance sys_clkbufg/gopclkbufg on USCM_74_104.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_48_328.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll on DLL_7_59.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0 on DQSL_6_24.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0 on DQSL_6_52.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0 on DQSL_6_96.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0 on DQSL_6_148.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0 on DQSL_6_176.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate on IOCKGATE_6_56.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf02_dut/gopclkgate on IOCKGATE_6_181.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv on IOCKDIV_6_64.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC on HMEMC_16_1.
Placed fixed instance u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll on PLL_82_71.
Placed fixed instance video_clk5xbufg/gopclkbufg on USCM_74_108.
Placed fixed instance video_clkbufg/gopclkbufg on USCM_74_109.
Placed fixed instance video_pll_m0/u_pll_e1/goppll on PLL_82_51.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_2_20.
Placed fixed instance BKCL_auto_3 on BKCL_154_268.
Placed fixed instance BKCL_auto_4 on BKCL_154_144.
Placed fixed instance BKCL_auto_5 on BKCL_154_20.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0(gopDQS_DDC) on DQSL_6_24.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0(gopDQS_DDC) on DQSL_6_52.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0(gopDQS_DDC) on DQSL_6_96.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0(gopDQS_DDC) on DQSL_6_148.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0(gopDQS_DDC) on DQSL_6_176.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
IO placement started.
IO placement takes 0.03 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 52253.
Macro cell placement takes 0.02 sec.

Run super clustering :
	Initial slack -2009.
	2 iterations finished.
	Final slack -1707.
Super clustering done.
Design Utilization : 24%.
Wirelength after post global placement is 52611.
Post global placement takes 4.33 sec.

Legalization started.
Wirelength after legalization is 55707.
Legalization takes 0.48 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is -1127.
Wirelength after replication placement is 55707.
Legalized cost -1127.000000.
Cost at iteration 0 : -1127.000000, wslk -1020.
Cost at iteration 1 : -1017.000000, wslk -1017.
Cost at iteration 2 : -1017.000000, wslk -1017.
Cost at iteration 3 : -1017.000000, wslk -1017.
Cost at iteration 4 : -1017.000000, wslk -1017.
Cost at iteration 5 : -1017.000000, wslk -1017.
Cost at iteration 6 : -1017.000000, wslk -1017.
Cost at iteration 7 : -1017.000000, wslk -1017.
Cost at iteration 8 : -1017.000000, wslk -1017.
Cost at iteration 9 : -1017.000000, wslk -1017.
Cost at iteration 10 : -1017.000000, wslk -1017.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 56346.
Timing-driven detailed placement takes 2.67 sec.

Worst slack is -1017, TNS after placement is -20272.
Placement done.
Total placement takes 21.95 sec.
Finished placement. (CPU time elapsed 0h:00m:23s)

Routing started.
Building routing graph takes 1.02 sec.
Worst slack is -1017, TNS before global route is -20272.
Processing design graph takes 0.52 sec.
Total memory for routing:
	50.406605 M.
Total nets for routing : 7792.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 84 nets, it takes 0.02 sec.
Unrouted nets 196 at the end of iteration 0.
Unrouted nets 140 at the end of iteration 1.
Unrouted nets 95 at the end of iteration 2.
Unrouted nets 56 at the end of iteration 3.
Unrouted nets 37 at the end of iteration 4.
Unrouted nets 18 at the end of iteration 5.
Unrouted nets 8 at the end of iteration 6.
Unrouted nets 7 at the end of iteration 7.
Unrouted nets 5 at the end of iteration 8.
Unrouted nets 5 at the end of iteration 9.
Unrouted nets 5 at the end of iteration 10.
Unrouted nets 3 at the end of iteration 11.
Unrouted nets 3 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 3 at the end of iteration 14.
Unrouted nets 3 at the end of iteration 15.
Unrouted nets 3 at the end of iteration 16.
Unrouted nets 3 at the end of iteration 17.
Unrouted nets 3 at the end of iteration 18.
Unrouted nets 3 at the end of iteration 19.
Unrouted nets 3 at the end of iteration 20.
Unrouted nets 3 at the end of iteration 21.
Unrouted nets 3 at the end of iteration 22.
Unrouted nets 3 at the end of iteration 23.
Unrouted nets 1 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 1 at the end of iteration 30.
Unrouted nets 0 at the end of iteration 31.
Global Routing step 2 processed 325 nets, it takes 1.48 sec.
Unrouted nets 86 at the end of iteration 0.
Unrouted nets 47 at the end of iteration 1.
Unrouted nets 12 at the end of iteration 2.
Unrouted nets 6 at the end of iteration 3.
Unrouted nets 3 at the end of iteration 4.
Unrouted nets 1 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 0 at the end of iteration 9.
Global Routing step 3 processed 574 nets, it takes 1.25 sec.
Global routing takes 2.77 sec.
Total 8826 subnets.
    forward max bucket size 18380 , backward 248.
        Unrouted nets 4832 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.515625 sec.
    forward max bucket size 242 , backward 285.
        Unrouted nets 3604 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.093750 sec.
    forward max bucket size 335 , backward 253.
        Unrouted nets 2696 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.000000 sec.
    forward max bucket size 239 , backward 221.
        Unrouted nets 2248 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.593750 sec.
    forward max bucket size 224 , backward 163.
        Unrouted nets 1695 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.421875 sec.
    forward max bucket size 295 , backward 168.
        Unrouted nets 1206 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.328125 sec.
    forward max bucket size 295 , backward 199.
        Unrouted nets 839 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.218750 sec.
    forward max bucket size 253 , backward 248.
        Unrouted nets 597 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.156250 sec.
    forward max bucket size 303 , backward 214.
        Unrouted nets 411 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.125000 sec.
    forward max bucket size 213 , backward 406.
        Unrouted nets 222 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.078125 sec.
    forward max bucket size 306 , backward 150.
        Unrouted nets 175 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.046875 sec.
    forward max bucket size 138 , backward 90.
        Unrouted nets 127 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.046875 sec.
    forward max bucket size 119 , backward 64.
        Unrouted nets 73 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.046875 sec.
    forward max bucket size 28 , backward 40.
        Unrouted nets 51 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.031250 sec.
    forward max bucket size 17 , backward 31.
        Unrouted nets 32 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.046875 sec.
    forward max bucket size 24 , backward 51.
        Unrouted nets 20 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 21.
        Unrouted nets 21 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.031250 sec.
    forward max bucket size 27 , backward 27.
        Unrouted nets 13 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.031250 sec.
    forward max bucket size 18 , backward 21.
        Unrouted nets 8 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 13.
        Unrouted nets 2 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 10.
        Unrouted nets 0 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.015625 sec.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_3/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from block_mean_cal/u_video_pixel_counter/de_d/opit_0_inv:Q to block_mean_cal/u_video_pixel_counter/block_v_cnt[3]/opit_0_A2Q21:CLK is routed by SRB.
Detailed routing takes 6.14 sec.
Start fix hold violation.
Build tmp routing results takes 0.08 sec.
Timing analysis takes 0.69 sec.
Hold violation fix iter 0 takes 0.02 sec, total_step_forward 641.
Incremental timing analysis takes 0.53 sec.
Hold violation fix iter 1 takes 0.02 sec, total_step_forward 1896.
Incremental timing analysis takes 0.52 sec.
Hold violation fix iter 2 takes 0.00 sec, total_step_forward 0.
Fix hold violation Finished.
Hold Violation Fix in router takes 2.53 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.80 sec.
Used srb routing arc is 64806.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 14.48 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 2        | 30            | 7                   
| Use of BKCL              | 6        | 6             | 100                 
| Use of CLMA              | 1292     | 3274          | 40                  
|   FF                     | 2798     | 19644         | 15                  
|   LUT                    | 3278     | 13096         | 26                  
|   LUT-FF pairs           | 765      | 13096         | 6                   
| Use of CLMS              | 411      | 1110          | 38                  
|   FF                     | 929      | 6660          | 14                  
|   LUT                    | 992      | 4440          | 23                  
|   LUT-FF pairs           | 216      | 4440          | 5                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 2        | 6             | 34                  
| Use of DQSL              | 5        | 18            | 28                  
| Use of DRM               | 26       | 48            | 55                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 1        | 2             | 50                  
| Use of IO                | 105      | 240           | 44                  
|   IOBD                   | 53       | 120           | 45                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 51       | 114           | 45                  
| Use of IOCKDIV           | 1        | 12            | 9                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 2        | 12            | 17                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 121      | 240           | 51                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 2        | 6             | 34                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 3        | 24            | 13                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 1        | 4             | 25                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 8        | 20            | 40                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:39s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 43.000 sec
Action pnr: CPU time elapsed is 42.234 sec
Current time: Wed Nov  9 00:19:04 2022
Action pnr: Peak memory pool usage is 639,279,104 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:39s)
