[View]
Entity=CPU_TB
Architecture=tb_arch
TopLevelType=1
[file:.\src\main.vhd]
Enabled=1
[file:.\src\ALU.vhd]
Enabled=1
[file:.\src\ALU_main.vhd]
Enabled=1
[file:.\src\ALU_tb.vhd]
Enabled=1
[file:.\src\IF_stage.vhd]
Enabled=1
[file:.\src\ID_stage.vhd]
Enabled=1
[file:.\src\data_fowarding.vhd]
Enabled=1
[file:.\src\ALU_mux.vhd]
Enabled=1
[file:.\src\mux_128bit.vhd]
Enabled=1
[file:.\src\ID_EX_reg.vhd]
Enabled=1
[file:.\src\EX_WB_reg.vhd]
Enabled=1
[file:.\src\IF_ID_reg.vhd]
Enabled=1
[file:.\src\Multimedia_SPU.vhd]
Enabled=1
[file:.\src\EX_stage.vhd]
Enabled=1
[file:.\src\reg_file.vhd]
Enabled=1
[file:.\src\instr_dcd.vhd]
Enabled=1
[file:.\src\IB_TB.vhd]
Enabled=1
[file:.\src\instructions.txt]
Enabled=1
[file:.\src\CPU_TB.vhd]
Enabled=1
[file:.\src\register_file_results.txt]
Enabled=1
[file:.\src\asm.txt]
Enabled=1
[file:.\src\CPU.bde]
Enabled=1
[file:.\src\waveform.asdb]
Enabled=1
[file:.\src\waveform.awc]
Enabled=1
[file:.\src\Assembler.py]
Enabled=1
[file:.\compile\CPU.vhd]
Generated=TRUE
Enabled=1
[file:.\src\Expected.txt]
Enabled=1
[file:.\src\untitled.asdb]
Enabled=1
[file:.\src\untitled.awc]
Enabled=1
[file:.\src\waveform2.asdb]
Enabled=1
[file:.\src\waveform2.awc]
Enabled=1
[file:.\src\ID_stage.vhd]
Enabled=1
