
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : txv-report
#     Report Created by: M10912039
#     Report Created on:  Mon Feb 22 02:21:15 2021
#     Working Directory: /home/DICS_LAB/M10912039/CIC/CIC_2009_grad/sim
#     SpyGlass Version : SpyGlass_vP-2019.06
#     Policy Name      : txv(SpyGlass_vP-2019.06)
#     Comment          : TXV Setup and Analysis Report 
#
################################################################################

################################################################################
# 
# This report consists of the following sections:
# A. Run, Options, and Design Audit: To be reviewed for correctness 
#    This section is composed of following data:
#       a. Tool Setup: parameters and constraints 
#       b. Run Information 
#       c. Solver Run Information 
#          Note:Solver Swap Memory &  Solver Total Memory actually represent the sum of 
#               Swap memories and Peak Memories taken by all the child processes in case of
#               Parallel solver run.
#       d. Design Audit 
#     === What to do: 
#       Review tool setup to make sure all assumptions and definitions are correct.
#       Review design audit as needed.
# B. Setup Audit Information: To be reviewed for setup signoff 
#     This section reports result of rules which ensure that clocks, resets and other 
#     setup is complete for exception verification 
#     === What to do: 
#       Fix all setup issues : this report should contain no violations 
# C. Analysis and Verification: To be reviewed for Timing Exception Verification signoff 
#     This section reports result of rules which ensure that: 
#       a. MCPs are correct
#       a. FPs are correct
################################################################################

======================================================================================
A. Run, Options and Design Audit: To be reviewed for correctness 
======================================================================================

  Parameters used in this run that impact run time and quality of results:
  ------------------------------------------------------------------------------

  Run Information:
  ----------------
    Total Spyglass Run Time                                      : 0s (CPU Time)
        - Design Read (Analaysis + Elaboration)                  : 0s (CPU Time)
        - Synthesis                                              : 0s (CPU Time)
        - Total TXV Run Time                                     : 0s (CPU Time)
             - Overall Solver Run Time                           : 0s (CPU Time)
    Total Memory (in KB)                                         : 0
    Peak Memory (in KB)                                          : 0

   Solver Run Information:
   ----------------
    Solver Swap Memory (in KB)                                   : 0
    Solver Total Memory (in KB)                                  : 0


										Solver Run Time Report
										----------------------
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
  							CPU Time (seconds)	Wall Clk Time (seconds)	Overall CPU Time(Wall Clk Time)
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

  Design Audit: 
  ------------- 
    Total Flat Instances in design                               : 0
    Number of modules                                            : 0

======================================================================================
B. Setup Audit: To be reviewed for setup signoff 
======================================================================================


======================================================================================
C. Analysis and Verification: To be reviewed for Timing Exception Verification signoff
======================================================================================


