// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _pitchshifting_HH_
#define _pitchshifting_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cordic.h"
#include "IFFT.h"
#include "combine_mul_52s_53ns_105_11.h"
#include "combine_mul_32s_23ns_52_3.h"
#include "combine_mul_32s_32s_52_6.h"
#include "combine_mul_20ns_32s_52_3.h"
#include "combine_mul_52s_20ns_72_6.h"
#include "pitchshifting_wn_V_1.h"
#include "pitchshifting_deltaPhiPrimeMod_V.h"
#include "pitchshifting_phaseCumulative_V.h"
#include "pitchshifting_real_V.h"

namespace ap_rtl {

struct pitchshifting : public sc_module {
    // Port declarations 19
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > amplitude_V_address0;
    sc_out< sc_logic > amplitude_V_ce0;
    sc_in< sc_lv<32> > amplitude_V_q0;
    sc_out< sc_lv<10> > angle_V_address0;
    sc_out< sc_logic > angle_V_ce0;
    sc_in< sc_lv<26> > angle_V_q0;
    sc_out< sc_lv<10> > previousPhase_V_address0;
    sc_out< sc_logic > previousPhase_V_ce0;
    sc_in< sc_lv<1> > previousPhase_V_q0;
    sc_out< sc_lv<10> > time_domain_V_address0;
    sc_out< sc_logic > time_domain_V_ce0;
    sc_out< sc_logic > time_domain_V_we0;
    sc_out< sc_lv<32> > time_domain_V_d0;


    // Module declarations
    pitchshifting(sc_module_name name);
    SC_HAS_PROCESS(pitchshifting);

    ~pitchshifting();

    sc_trace_file* mVcdFile;

    pitchshifting_wn_V_1* wn_V_1_U;
    pitchshifting_deltaPhiPrimeMod_V* deltaPhiPrimeMod_V_U;
    pitchshifting_phaseCumulative_V* phaseCumulative_V_U;
    pitchshifting_real_V* real_V_U;
    pitchshifting_real_V* imag_V_U;
    cordic* grp_cordic_fu_377;
    cordic* grp_cordic_fu_382;
    IFFT* grp_IFFT_fu_387;
    combine_mul_52s_53ns_105_11<38,11,52,53,105>* combine_mul_52s_53ns_105_11_U38;
    combine_mul_32s_23ns_52_3<39,3,32,23,52>* combine_mul_32s_23ns_52_3_U39;
    combine_mul_52s_53ns_105_11<40,11,52,53,105>* combine_mul_52s_53ns_105_11_U40;
    combine_mul_32s_23ns_52_3<41,3,32,23,52>* combine_mul_32s_23ns_52_3_U41;
    combine_mul_32s_32s_52_6<42,6,32,32,52>* combine_mul_32s_32s_52_6_U42;
    combine_mul_32s_32s_52_6<43,6,32,32,52>* combine_mul_32s_32s_52_6_U43;
    combine_mul_20ns_32s_52_3<44,3,20,32,52>* combine_mul_20ns_32s_52_3_U44;
    combine_mul_52s_20ns_72_6<45,6,52,20,72>* combine_mul_52s_20ns_72_6_U45;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_lv<10> > wn_V_1_address0;
    sc_signal< sc_logic > wn_V_1_ce0;
    sc_signal< sc_lv<20> > wn_V_1_q0;
    sc_signal< sc_lv<11> > i_3_reg_293;
    sc_signal< sc_lv<33> > phi_mul_reg_304;
    sc_signal< sc_lv<41> > phi_mul6_reg_316;
    sc_signal< sc_lv<11> > j_reg_328;
    sc_signal< sc_lv<11> > m_reg_365;
    sc_signal< sc_lv<32> > reg_401;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it38;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it10;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it11;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it12;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it13;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it14;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it15;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it16;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it17;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it18;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it19;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it20;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it21;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it22;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it23;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it24;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it25;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it26;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it27;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it28;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it29;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it30;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it31;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it32;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it33;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it34;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it35;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it36;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it37;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it39;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it40;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it41;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it42;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it43;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it44;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it45;
    sc_signal< sc_lv<1> > exitcond4_reg_1224;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it37;
    sc_signal< sc_lv<1> > tmp_i_reg_1297;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it37;
    sc_signal< sc_lv<1> > tmp_i_316_reg_1301;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it37;
    sc_signal< sc_lv<1> > tmp_69_i_reg_1305;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it37;
    sc_signal< sc_lv<32> > reg_406;
    sc_signal< sc_lv<32> > grp_fu_411_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it38;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it38;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it38;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it38;
    sc_signal< sc_lv<32> > grp_fu_417_p2;
    sc_signal< sc_lv<1> > exitcond5_fu_435_p2;
    sc_signal< sc_lv<1> > exitcond5_reg_1105;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it10;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it11;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it12;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it13;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it14;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it15;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it16;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it17;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it18;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it19;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it20;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it21;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it22;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1105_pp0_it22;
    sc_signal< sc_lv<11> > i_fu_441_p2;
    sc_signal< sc_lv<64> > OP2_V_fu_447_p1;
    sc_signal< sc_lv<64> > OP2_V_reg_1114;
    sc_signal< sc_lv<64> > ap_reg_ppstg_OP2_V_reg_1114_pp0_it1;
    sc_signal< sc_lv<64> > ap_reg_ppstg_OP2_V_reg_1114_pp0_it2;
    sc_signal< sc_lv<64> > ap_reg_ppstg_OP2_V_reg_1114_pp0_it3;
    sc_signal< sc_lv<64> > ap_reg_ppstg_OP2_V_reg_1114_pp0_it4;
    sc_signal< sc_lv<64> > ap_reg_ppstg_OP2_V_reg_1114_pp0_it5;
    sc_signal< sc_lv<64> > ap_reg_ppstg_OP2_V_reg_1114_pp0_it6;
    sc_signal< sc_lv<64> > ap_reg_ppstg_OP2_V_reg_1114_pp0_it7;
    sc_signal< sc_lv<64> > ap_reg_ppstg_OP2_V_reg_1114_pp0_it8;
    sc_signal< sc_lv<64> > ap_reg_ppstg_OP2_V_reg_1114_pp0_it9;
    sc_signal< sc_lv<64> > ap_reg_ppstg_OP2_V_reg_1114_pp0_it10;
    sc_signal< sc_lv<64> > ap_reg_ppstg_OP2_V_reg_1114_pp0_it11;
    sc_signal< sc_lv<64> > ap_reg_ppstg_OP2_V_reg_1114_pp0_it12;
    sc_signal< sc_lv<64> > ap_reg_ppstg_OP2_V_reg_1114_pp0_it13;
    sc_signal< sc_lv<64> > ap_reg_ppstg_OP2_V_reg_1114_pp0_it14;
    sc_signal< sc_lv<64> > ap_reg_ppstg_OP2_V_reg_1114_pp0_it15;
    sc_signal< sc_lv<64> > ap_reg_ppstg_OP2_V_reg_1114_pp0_it16;
    sc_signal< sc_lv<64> > ap_reg_ppstg_OP2_V_reg_1114_pp0_it17;
    sc_signal< sc_lv<64> > ap_reg_ppstg_OP2_V_reg_1114_pp0_it18;
    sc_signal< sc_lv<64> > ap_reg_ppstg_OP2_V_reg_1114_pp0_it19;
    sc_signal< sc_lv<41> > next_mul7_fu_467_p2;
    sc_signal< sc_lv<41> > next_mul7_reg_1132;
    sc_signal< sc_lv<32> > deltaPhiPrime_reg_1137;
    sc_signal< sc_lv<1> > tmp_1_fu_522_p2;
    sc_signal< sc_lv<1> > tmp_1_reg_1142;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1_reg_1142_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1_reg_1142_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1_reg_1142_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1_reg_1142_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1_reg_1142_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1_reg_1142_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1_reg_1142_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1_reg_1142_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1_reg_1142_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1_reg_1142_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1_reg_1142_pp0_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1_reg_1142_pp0_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1_reg_1142_pp0_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1_reg_1142_pp0_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1_reg_1142_pp0_it17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1_reg_1142_pp0_it18;
    sc_signal< sc_lv<32> > tmp_132_fu_528_p1;
    sc_signal< sc_lv<32> > tmp_132_reg_1146;
    sc_signal< sc_lv<1> > tmp_133_reg_1151;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_133_reg_1151_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_133_reg_1151_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_133_reg_1151_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_133_reg_1151_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_133_reg_1151_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_133_reg_1151_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_133_reg_1151_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_133_reg_1151_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_133_reg_1151_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_133_reg_1151_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_133_reg_1151_pp0_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_133_reg_1151_pp0_it14;
    sc_signal< sc_lv<52> > t_V_fu_540_p3;
    sc_signal< sc_lv<52> > t_V_reg_1157;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_reg_1157_pp0_it4;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_reg_1157_pp0_it5;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_reg_1157_pp0_it6;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_reg_1157_pp0_it7;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_reg_1157_pp0_it8;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_reg_1157_pp0_it9;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_reg_1157_pp0_it10;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_reg_1157_pp0_it11;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_reg_1157_pp0_it12;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_reg_1157_pp0_it13;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_reg_1157_pp0_it14;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_reg_1157_pp0_it15;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_reg_1157_pp0_it16;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_reg_1157_pp0_it17;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_reg_1157_pp0_it18;
    sc_signal< sc_lv<105> > grp_fu_551_p2;
    sc_signal< sc_lv<105> > mul_i_reg_1167;
    sc_signal< sc_lv<31> > trunc_i_cast_fu_578_p1;
    sc_signal< sc_lv<31> > trunc_i_cast_reg_1173;
    sc_signal< sc_lv<31> > neg_ti_i_fu_582_p2;
    sc_signal< sc_lv<31> > neg_ti_i_reg_1178;
    sc_signal< sc_lv<32> > result_fu_639_p3;
    sc_signal< sc_lv<32> > result_reg_1183;
    sc_signal< sc_lv<52> > grp_fu_656_p2;
    sc_signal< sc_lv<52> > rhs_V3_i_cast_reg_1193;
    sc_signal< sc_lv<10> > phaseCumulative_V_addr_1_reg_1203;
    sc_signal< sc_lv<10> > ap_reg_ppstg_phaseCumulative_V_addr_1_reg_1203_pp0_it21;
    sc_signal< sc_lv<10> > ap_reg_ppstg_phaseCumulative_V_addr_1_reg_1203_pp0_it22;
    sc_signal< sc_lv<33> > next_mul_fu_698_p2;
    sc_signal< sc_lv<33> > next_mul_reg_1209;
    sc_signal< sc_lv<25> > tmp_145_reg_1214;
    sc_signal< sc_lv<32> > tmp_13_fu_745_p2;
    sc_signal< sc_lv<32> > tmp_13_reg_1219;
    sc_signal< sc_lv<1> > exitcond4_fu_751_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it22;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it24;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it25;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it26;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it27;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it28;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it29;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it30;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it31;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it32;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it33;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it34;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it35;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it36;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it39;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it40;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it41;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it42;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it43;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1224_pp1_it44;
    sc_signal< sc_lv<11> > j_1_fu_757_p2;
    sc_signal< sc_lv<64> > tmp_6_fu_763_p1;
    sc_signal< sc_lv<64> > tmp_6_reg_1233;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it1;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it2;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it3;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it4;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it5;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it6;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it7;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it8;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it9;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it10;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it11;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it12;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it13;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it14;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it15;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it16;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it17;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it18;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it19;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it20;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it21;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it22;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it23;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it24;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it25;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it26;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it27;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it28;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it29;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it30;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it31;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it32;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it33;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it34;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it35;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it36;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it37;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it38;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it39;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it40;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it41;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it42;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it43;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_6_reg_1233_pp1_it44;
    sc_signal< sc_lv<52> > t_V_64_fu_768_p3;
    sc_signal< sc_lv<52> > t_V_64_reg_1245;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_64_reg_1245_pp1_it2;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_64_reg_1245_pp1_it3;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_64_reg_1245_pp1_it4;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_64_reg_1245_pp1_it5;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_64_reg_1245_pp1_it6;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_64_reg_1245_pp1_it7;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_64_reg_1245_pp1_it8;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_64_reg_1245_pp1_it9;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_64_reg_1245_pp1_it10;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_64_reg_1245_pp1_it11;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_64_reg_1245_pp1_it12;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_64_reg_1245_pp1_it13;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_64_reg_1245_pp1_it14;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_64_reg_1245_pp1_it15;
    sc_signal< sc_lv<52> > ap_reg_ppstg_t_V_64_reg_1245_pp1_it16;
    sc_signal< sc_lv<1> > tmp_139_reg_1255;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_139_reg_1255_pp1_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_139_reg_1255_pp1_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_139_reg_1255_pp1_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_139_reg_1255_pp1_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_139_reg_1255_pp1_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_139_reg_1255_pp1_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_139_reg_1255_pp1_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_139_reg_1255_pp1_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_139_reg_1255_pp1_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_139_reg_1255_pp1_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_139_reg_1255_pp1_it12;
    sc_signal< sc_lv<105> > grp_fu_780_p2;
    sc_signal< sc_lv<105> > mul_i1_reg_1261;
    sc_signal< sc_lv<31> > trunc_i1_cast_fu_815_p1;
    sc_signal< sc_lv<31> > trunc_i1_cast_reg_1267;
    sc_signal< sc_lv<31> > neg_ti_i1_fu_819_p2;
    sc_signal< sc_lv<31> > neg_ti_i1_reg_1272;
    sc_signal< sc_lv<32> > result_2_fu_876_p3;
    sc_signal< sc_lv<32> > result_2_reg_1277;
    sc_signal< sc_lv<52> > grp_fu_893_p2;
    sc_signal< sc_lv<52> > rhs_V3_i58_cast_reg_1287;
    sc_signal< sc_lv<32> > real_angle_V_fu_903_p4;
    sc_signal< sc_lv<32> > real_angle_V_reg_1292;
    sc_signal< sc_lv<32> > ap_reg_ppstg_real_angle_V_reg_1292_pp1_it18;
    sc_signal< sc_lv<1> > tmp_i_fu_933_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it22;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it24;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it25;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it26;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it27;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it28;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it29;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it30;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it31;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it32;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it33;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it34;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it35;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1297_pp1_it36;
    sc_signal< sc_lv<1> > tmp_i_316_fu_939_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it22;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it24;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it25;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it26;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it27;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it28;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it29;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it30;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it31;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it32;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it33;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it34;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it35;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_316_reg_1301_pp1_it36;
    sc_signal< sc_lv<1> > tmp_69_i_fu_953_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it22;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it24;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it25;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it26;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it27;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it28;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it29;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it30;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it31;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it32;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it33;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it34;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it35;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_69_i_reg_1305_pp1_it36;
    sc_signal< sc_lv<31> > tmp_146_reg_1309;
    sc_signal< sc_lv<31> > r_V_79_i_fu_975_p2;
    sc_signal< sc_lv<31> > r_V_79_i_reg_1314;
    sc_signal< sc_lv<21> > r_V_i_fu_981_p2;
    sc_signal< sc_lv<21> > r_V_i_reg_1319;
    sc_signal< sc_lv<52> > OP1_V_1_cast_fu_1007_p1;
    sc_signal< sc_lv<1> > exitcond3_fu_1053_p2;
    sc_signal< sc_lv<1> > exitcond3_reg_1355;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond3_reg_1355_pp2_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond3_reg_1355_pp2_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond3_reg_1355_pp2_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond3_reg_1355_pp2_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond3_reg_1355_pp2_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond3_reg_1355_pp2_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond3_reg_1355_pp2_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond3_reg_1355_pp2_it8;
    sc_signal< sc_lv<11> > m_1_fu_1059_p2;
    sc_signal< sc_lv<64> > tmp_14_fu_1065_p1;
    sc_signal< sc_lv<64> > tmp_14_reg_1364;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_14_reg_1364_pp2_it1;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_14_reg_1364_pp2_it2;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_14_reg_1364_pp2_it3;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_14_reg_1364_pp2_it4;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_14_reg_1364_pp2_it5;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_14_reg_1364_pp2_it6;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_14_reg_1364_pp2_it7;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_14_reg_1364_pp2_it8;
    sc_signal< sc_lv<52> > grp_fu_1079_p2;
    sc_signal< sc_lv<52> > r_V_6_reg_1389;
    sc_signal< sc_logic > grp_IFFT_fu_387_ap_done;
    sc_signal< sc_lv<10> > deltaPhiPrimeMod_V_address0;
    sc_signal< sc_logic > deltaPhiPrimeMod_V_ce0;
    sc_signal< sc_logic > deltaPhiPrimeMod_V_we0;
    sc_signal< sc_lv<32> > deltaPhiPrimeMod_V_d0;
    sc_signal< sc_lv<10> > deltaPhiPrimeMod_V_address1;
    sc_signal< sc_logic > deltaPhiPrimeMod_V_ce1;
    sc_signal< sc_lv<32> > deltaPhiPrimeMod_V_q1;
    sc_signal< sc_lv<10> > phaseCumulative_V_address0;
    sc_signal< sc_logic > phaseCumulative_V_ce0;
    sc_signal< sc_lv<32> > phaseCumulative_V_q0;
    sc_signal< sc_lv<10> > phaseCumulative_V_address1;
    sc_signal< sc_logic > phaseCumulative_V_ce1;
    sc_signal< sc_logic > phaseCumulative_V_we1;
    sc_signal< sc_lv<32> > phaseCumulative_V_d1;
    sc_signal< sc_lv<10> > real_V_address0;
    sc_signal< sc_logic > real_V_ce0;
    sc_signal< sc_logic > real_V_we0;
    sc_signal< sc_lv<32> > real_V_d0;
    sc_signal< sc_lv<32> > real_V_q0;
    sc_signal< sc_lv<10> > real_V_address1;
    sc_signal< sc_logic > real_V_ce1;
    sc_signal< sc_lv<32> > real_V_q1;
    sc_signal< sc_lv<10> > imag_V_address0;
    sc_signal< sc_logic > imag_V_ce0;
    sc_signal< sc_logic > imag_V_we0;
    sc_signal< sc_lv<32> > imag_V_d0;
    sc_signal< sc_lv<32> > imag_V_q0;
    sc_signal< sc_lv<10> > imag_V_address1;
    sc_signal< sc_logic > imag_V_ce1;
    sc_signal< sc_lv<32> > imag_V_q1;
    sc_signal< sc_lv<32> > grp_cordic_fu_377_theta_V;
    sc_signal< sc_lv<32> > grp_cordic_fu_377_ap_return_0;
    sc_signal< sc_lv<32> > grp_cordic_fu_377_ap_return_1;
    sc_signal< sc_logic > grp_cordic_fu_377_ap_ce;
    sc_signal< sc_lv<32> > grp_cordic_fu_382_theta_V;
    sc_signal< sc_lv<32> > grp_cordic_fu_382_ap_return_0;
    sc_signal< sc_lv<32> > grp_cordic_fu_382_ap_return_1;
    sc_signal< sc_logic > grp_cordic_fu_382_ap_ce;
    sc_signal< sc_logic > grp_IFFT_fu_387_ap_start;
    sc_signal< sc_logic > grp_IFFT_fu_387_ap_idle;
    sc_signal< sc_logic > grp_IFFT_fu_387_ap_ready;
    sc_signal< sc_lv<10> > grp_IFFT_fu_387_xreal_V_address0;
    sc_signal< sc_logic > grp_IFFT_fu_387_xreal_V_ce0;
    sc_signal< sc_logic > grp_IFFT_fu_387_xreal_V_we0;
    sc_signal< sc_lv<32> > grp_IFFT_fu_387_xreal_V_d0;
    sc_signal< sc_lv<32> > grp_IFFT_fu_387_xreal_V_q0;
    sc_signal< sc_lv<10> > grp_IFFT_fu_387_xreal_V_address1;
    sc_signal< sc_logic > grp_IFFT_fu_387_xreal_V_ce1;
    sc_signal< sc_lv<32> > grp_IFFT_fu_387_xreal_V_q1;
    sc_signal< sc_lv<10> > grp_IFFT_fu_387_ximag_V_address0;
    sc_signal< sc_logic > grp_IFFT_fu_387_ximag_V_ce0;
    sc_signal< sc_logic > grp_IFFT_fu_387_ximag_V_we0;
    sc_signal< sc_lv<32> > grp_IFFT_fu_387_ximag_V_d0;
    sc_signal< sc_lv<32> > grp_IFFT_fu_387_ximag_V_q0;
    sc_signal< sc_lv<10> > grp_IFFT_fu_387_ximag_V_address1;
    sc_signal< sc_logic > grp_IFFT_fu_387_ximag_V_ce1;
    sc_signal< sc_lv<32> > grp_IFFT_fu_387_ximag_V_q1;
    sc_signal< sc_lv<33> > phi_mul_phi_fu_308_p4;
    sc_signal< sc_lv<41> > phi_mul6_phi_fu_320_p4;
    sc_signal< sc_lv<32> > ap_reg_phiprechg_sin_value_V_reg_339pp1_it39;
    sc_signal< sc_lv<32> > ap_reg_phiprechg_sin_value_V_reg_339pp1_it40;
    sc_signal< sc_lv<32> > ap_reg_phiprechg_cos_value_V_reg_352pp1_it39;
    sc_signal< sc_lv<32> > ap_reg_phiprechg_cos_value_V_reg_352pp1_it40;
    sc_signal< sc_lv<32> > this_addr_i12_0_0_i_fu_987_p1;
    sc_signal< sc_lv<32> > r_V_79_i_cast_fu_991_p1;
    sc_signal< sc_lv<32> > r_V_i_cast_fu_995_p1;
    sc_signal< sc_logic > grp_IFFT_fu_387_ap_start_ap_start_reg;
    sc_signal< sc_lv<10> > deltaPhiPrimeMod_V_addr_gep_fu_191_p3;
    sc_signal< sc_lv<32> > r_V_1_fu_676_p2;
    sc_signal< sc_lv<32> > r_V_s_fu_683_p2;
    sc_signal< sc_lv<28> > deltaPhi_fu_461_p0;
    sc_signal< sc_lv<28> > p_Val2_434_cast_fu_457_p1;
    sc_signal< sc_lv<28> > deltaPhi_fu_461_p2;
    sc_signal< sc_lv<48> > tmp_fu_481_p3;
    sc_signal< sc_lv<51> > r_V_fu_473_p3;
    sc_signal< sc_lv<52> > p_Val2_5_fu_497_p0;
    sc_signal< sc_lv<52> > rhs_V_cast_fu_493_p1;
    sc_signal< sc_lv<52> > p_Val2_5_fu_497_p2;
    sc_signal< sc_lv<33> > r_V_200_fu_516_p0;
    sc_signal< sc_lv<33> > r_V_200_fu_516_p2;
    sc_signal< sc_lv<52> > grp_fu_551_p0;
    sc_signal< sc_lv<53> > grp_fu_551_p1;
    sc_signal< sc_lv<105> > neg_mul_i_fu_557_p2;
    sc_signal< sc_lv<105> > sel_i_fu_562_p3;
    sc_signal< sc_lv<30> > tmp_134_fu_568_p4;
    sc_signal< sc_lv<31> > neg_ti_i_fu_582_p1;
    sc_signal< sc_lv<31> > tmp_i5_fu_588_p3;
    sc_signal< sc_lv<11> > tmp_135_fu_593_p4;
    sc_signal< sc_lv<32> > ret_V_1_i_fu_619_p0;
    sc_signal< sc_lv<32> > tmp_i6_fu_603_p1;
    sc_signal< sc_lv<20> > tmp_137_fu_615_p1;
    sc_signal< sc_lv<1> > tmp_1_i_fu_625_p2;
    sc_signal< sc_lv<32> > p_i_fu_631_p1;
    sc_signal< sc_lv<32> > ret_V_1_i_fu_619_p2;
    sc_signal< sc_lv<1> > tmp_136_fu_607_p3;
    sc_signal< sc_lv<32> > p_i_fu_631_p3;
    sc_signal< sc_lv<32> > result_fu_639_p2;
    sc_signal< sc_lv<32> > tmp_138_fu_647_p2;
    sc_signal< sc_lv<32> > grp_fu_656_p0;
    sc_signal< sc_lv<23> > grp_fu_656_p1;
    sc_signal< sc_lv<52> > r_V_201_fu_662_p2;
    sc_signal< sc_lv<32> > p_Val2_402_fu_666_p4;
    sc_signal< sc_lv<43> > r_V_203_fu_704_p3;
    sc_signal< sc_lv<44> > r_V_202_fu_690_p3;
    sc_signal< sc_lv<45> > lhs_V_cast_cast_fu_712_p1;
    sc_signal< sc_lv<45> > r_V_204_fu_720_p1;
    sc_signal< sc_lv<45> > r_V_204_fu_720_p2;
    sc_signal< sc_lv<25> > r_V_5_fu_739_p0;
    sc_signal< sc_lv<32> > r_V_5_fu_739_p2;
    sc_signal< sc_lv<52> > grp_fu_780_p0;
    sc_signal< sc_lv<53> > grp_fu_780_p1;
    sc_signal< sc_lv<105> > neg_mul_i1_fu_794_p2;
    sc_signal< sc_lv<105> > sel_i1_fu_799_p3;
    sc_signal< sc_lv<30> > tmp_140_fu_805_p4;
    sc_signal< sc_lv<31> > neg_ti_i1_fu_819_p1;
    sc_signal< sc_lv<31> > tmp_i1_fu_825_p3;
    sc_signal< sc_lv<11> > tmp_141_fu_830_p4;
    sc_signal< sc_lv<32> > ret_V_1_i1_fu_856_p0;
    sc_signal< sc_lv<32> > tmp_i1_315_fu_840_p1;
    sc_signal< sc_lv<20> > tmp_143_fu_852_p1;
    sc_signal< sc_lv<1> > tmp_1_i1_fu_862_p2;
    sc_signal< sc_lv<32> > p_i1_fu_868_p1;
    sc_signal< sc_lv<32> > ret_V_1_i1_fu_856_p2;
    sc_signal< sc_lv<1> > tmp_142_fu_844_p3;
    sc_signal< sc_lv<32> > p_i1_fu_868_p3;
    sc_signal< sc_lv<32> > result_2_fu_876_p2;
    sc_signal< sc_lv<32> > tmp_144_fu_884_p2;
    sc_signal< sc_lv<32> > grp_fu_893_p0;
    sc_signal< sc_lv<23> > grp_fu_893_p1;
    sc_signal< sc_lv<52> > r_V_205_fu_899_p2;
    sc_signal< sc_lv<31> > agg_result_V_i61_cast1_fu_913_p4;
    sc_signal< sc_lv<51> > lhs_V_66_fu_945_p3;
    sc_signal< sc_lv<51> > r_V_206_fu_959_p2;
    sc_signal< sc_lv<21> > agg_result_V_i61_cast_fu_923_p4;
    sc_signal< sc_lv<32> > grp_fu_1015_p0;
    sc_signal< sc_lv<32> > grp_fu_1015_p1;
    sc_signal< sc_lv<32> > grp_fu_1025_p0;
    sc_signal< sc_lv<32> > grp_fu_1025_p1;
    sc_signal< sc_lv<52> > grp_fu_1015_p2;
    sc_signal< sc_lv<52> > grp_fu_1025_p2;
    sc_signal< sc_lv<20> > grp_fu_1079_p0;
    sc_signal< sc_lv<32> > grp_fu_1079_p1;
    sc_signal< sc_lv<52> > grp_fu_1088_p0;
    sc_signal< sc_lv<20> > grp_fu_1088_p1;
    sc_signal< sc_lv<72> > grp_fu_1088_p2;
    sc_signal< sc_logic > grp_fu_551_ce;
    sc_signal< sc_logic > grp_fu_656_ce;
    sc_signal< sc_logic > grp_fu_780_ce;
    sc_signal< sc_logic > grp_fu_893_ce;
    sc_signal< sc_logic > grp_fu_1015_ce;
    sc_signal< sc_logic > grp_fu_1025_ce;
    sc_signal< sc_logic > grp_fu_1079_ce;
    sc_signal< sc_logic > grp_fu_1088_ce;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_lv<52> > grp_fu_1079_p00;
    sc_signal< bool > ap_sig_bdd_207;
    sc_signal< bool > ap_sig_bdd_210;
    sc_signal< bool > ap_sig_bdd_216;
    sc_signal< bool > ap_sig_bdd_730;
    sc_signal< bool > ap_sig_bdd_196;
    sc_signal< bool > ap_sig_bdd_1468;
    sc_signal< bool > ap_sig_bdd_1831;
    sc_signal< bool > ap_sig_bdd_1833;
    sc_signal< bool > ap_sig_bdd_1830;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_st1_fsm_0;
    static const sc_lv<3> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<3> ap_ST_pp1_stg0_fsm_2;
    static const sc_lv<3> ap_ST_st72_fsm_3;
    static const sc_lv<3> ap_ST_st73_fsm_4;
    static const sc_lv<3> ap_ST_pp2_stg0_fsm_5;
    static const sc_lv<3> ap_ST_st84_fsm_6;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<33> ap_const_lv33_0;
    static const sc_lv<41> ap_const_lv41_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<41> ap_const_lv41_6487EC00;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<33> ap_const_lv33_3243F6;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<105> ap_const_lv105_145F30B21788BC;
    static const sc_lv<105> ap_const_lv105_0;
    static const sc_lv<32> ap_const_lv32_4B;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<52> ap_const_lv52_6487EC;
    static const sc_lv<32> ap_const_lv32_3243F6;
    static const sc_lv<32> ap_const_lv32_FFCDBC0A;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<33> ap_const_lv33_6487EC;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_143;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_1921FB;
    static const sc_lv<51> ap_const_lv51_4B65F100000;
    static const sc_lv<51> ap_const_lv51_7FB49A0F00000;
    static const sc_lv<31> ap_const_lv31_7FCDBC0A;
    static const sc_lv<21> ap_const_lv21_6DE05;
    static const sc_lv<72> ap_const_lv72_B504F;
    static const sc_lv<32> ap_const_lv32_47;
    static const bool ap_true;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_1_cast_fu_1007_p1();
    void thread_OP2_V_fu_447_p1();
    void thread_agg_result_V_i61_cast1_fu_913_p4();
    void thread_agg_result_V_i61_cast_fu_923_p4();
    void thread_amplitude_V_address0();
    void thread_amplitude_V_ce0();
    void thread_angle_V_address0();
    void thread_angle_V_ce0();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_reg_phiprechg_cos_value_V_reg_352pp1_it39();
    void thread_ap_reg_phiprechg_sin_value_V_reg_339pp1_it39();
    void thread_ap_sig_bdd_1468();
    void thread_ap_sig_bdd_1830();
    void thread_ap_sig_bdd_1831();
    void thread_ap_sig_bdd_1833();
    void thread_ap_sig_bdd_196();
    void thread_ap_sig_bdd_207();
    void thread_ap_sig_bdd_210();
    void thread_ap_sig_bdd_216();
    void thread_ap_sig_bdd_730();
    void thread_deltaPhiPrimeMod_V_addr_gep_fu_191_p3();
    void thread_deltaPhiPrimeMod_V_address0();
    void thread_deltaPhiPrimeMod_V_address1();
    void thread_deltaPhiPrimeMod_V_ce0();
    void thread_deltaPhiPrimeMod_V_ce1();
    void thread_deltaPhiPrimeMod_V_d0();
    void thread_deltaPhiPrimeMod_V_we0();
    void thread_deltaPhi_fu_461_p0();
    void thread_deltaPhi_fu_461_p2();
    void thread_exitcond3_fu_1053_p2();
    void thread_exitcond4_fu_751_p2();
    void thread_exitcond5_fu_435_p2();
    void thread_grp_IFFT_fu_387_ap_start();
    void thread_grp_IFFT_fu_387_ximag_V_q0();
    void thread_grp_IFFT_fu_387_ximag_V_q1();
    void thread_grp_IFFT_fu_387_xreal_V_q0();
    void thread_grp_IFFT_fu_387_xreal_V_q1();
    void thread_grp_cordic_fu_377_ap_ce();
    void thread_grp_cordic_fu_377_theta_V();
    void thread_grp_cordic_fu_382_ap_ce();
    void thread_grp_cordic_fu_382_theta_V();
    void thread_grp_fu_1015_ce();
    void thread_grp_fu_1015_p0();
    void thread_grp_fu_1015_p1();
    void thread_grp_fu_1025_ce();
    void thread_grp_fu_1025_p0();
    void thread_grp_fu_1025_p1();
    void thread_grp_fu_1079_ce();
    void thread_grp_fu_1079_p0();
    void thread_grp_fu_1079_p00();
    void thread_grp_fu_1079_p1();
    void thread_grp_fu_1088_ce();
    void thread_grp_fu_1088_p0();
    void thread_grp_fu_1088_p1();
    void thread_grp_fu_411_p2();
    void thread_grp_fu_417_p2();
    void thread_grp_fu_551_ce();
    void thread_grp_fu_551_p0();
    void thread_grp_fu_551_p1();
    void thread_grp_fu_656_ce();
    void thread_grp_fu_656_p0();
    void thread_grp_fu_656_p1();
    void thread_grp_fu_780_ce();
    void thread_grp_fu_780_p0();
    void thread_grp_fu_780_p1();
    void thread_grp_fu_893_ce();
    void thread_grp_fu_893_p0();
    void thread_grp_fu_893_p1();
    void thread_i_fu_441_p2();
    void thread_imag_V_address0();
    void thread_imag_V_address1();
    void thread_imag_V_ce0();
    void thread_imag_V_ce1();
    void thread_imag_V_d0();
    void thread_imag_V_we0();
    void thread_j_1_fu_757_p2();
    void thread_lhs_V_66_fu_945_p3();
    void thread_lhs_V_cast_cast_fu_712_p1();
    void thread_m_1_fu_1059_p2();
    void thread_neg_mul_i1_fu_794_p2();
    void thread_neg_mul_i_fu_557_p2();
    void thread_neg_ti_i1_fu_819_p1();
    void thread_neg_ti_i1_fu_819_p2();
    void thread_neg_ti_i_fu_582_p1();
    void thread_neg_ti_i_fu_582_p2();
    void thread_next_mul7_fu_467_p2();
    void thread_next_mul_fu_698_p2();
    void thread_p_Val2_402_fu_666_p4();
    void thread_p_Val2_434_cast_fu_457_p1();
    void thread_p_Val2_5_fu_497_p0();
    void thread_p_Val2_5_fu_497_p2();
    void thread_p_i1_fu_868_p1();
    void thread_p_i1_fu_868_p3();
    void thread_p_i_fu_631_p1();
    void thread_p_i_fu_631_p3();
    void thread_phaseCumulative_V_address0();
    void thread_phaseCumulative_V_address1();
    void thread_phaseCumulative_V_ce0();
    void thread_phaseCumulative_V_ce1();
    void thread_phaseCumulative_V_d1();
    void thread_phaseCumulative_V_we1();
    void thread_phi_mul6_phi_fu_320_p4();
    void thread_phi_mul_phi_fu_308_p4();
    void thread_previousPhase_V_address0();
    void thread_previousPhase_V_ce0();
    void thread_r_V_1_fu_676_p2();
    void thread_r_V_200_fu_516_p0();
    void thread_r_V_200_fu_516_p2();
    void thread_r_V_201_fu_662_p2();
    void thread_r_V_202_fu_690_p3();
    void thread_r_V_203_fu_704_p3();
    void thread_r_V_204_fu_720_p1();
    void thread_r_V_204_fu_720_p2();
    void thread_r_V_205_fu_899_p2();
    void thread_r_V_206_fu_959_p2();
    void thread_r_V_5_fu_739_p0();
    void thread_r_V_5_fu_739_p2();
    void thread_r_V_79_i_cast_fu_991_p1();
    void thread_r_V_79_i_fu_975_p2();
    void thread_r_V_fu_473_p3();
    void thread_r_V_i_cast_fu_995_p1();
    void thread_r_V_i_fu_981_p2();
    void thread_r_V_s_fu_683_p2();
    void thread_real_V_address0();
    void thread_real_V_address1();
    void thread_real_V_ce0();
    void thread_real_V_ce1();
    void thread_real_V_d0();
    void thread_real_V_we0();
    void thread_real_angle_V_fu_903_p4();
    void thread_result_2_fu_876_p2();
    void thread_result_2_fu_876_p3();
    void thread_result_fu_639_p2();
    void thread_result_fu_639_p3();
    void thread_ret_V_1_i1_fu_856_p0();
    void thread_ret_V_1_i1_fu_856_p2();
    void thread_ret_V_1_i_fu_619_p0();
    void thread_ret_V_1_i_fu_619_p2();
    void thread_rhs_V_cast_fu_493_p1();
    void thread_sel_i1_fu_799_p3();
    void thread_sel_i_fu_562_p3();
    void thread_t_V_64_fu_768_p3();
    void thread_t_V_fu_540_p3();
    void thread_this_addr_i12_0_0_i_fu_987_p1();
    void thread_time_domain_V_address0();
    void thread_time_domain_V_ce0();
    void thread_time_domain_V_d0();
    void thread_time_domain_V_we0();
    void thread_tmp_132_fu_528_p1();
    void thread_tmp_134_fu_568_p4();
    void thread_tmp_135_fu_593_p4();
    void thread_tmp_136_fu_607_p3();
    void thread_tmp_137_fu_615_p1();
    void thread_tmp_138_fu_647_p2();
    void thread_tmp_13_fu_745_p2();
    void thread_tmp_140_fu_805_p4();
    void thread_tmp_141_fu_830_p4();
    void thread_tmp_142_fu_844_p3();
    void thread_tmp_143_fu_852_p1();
    void thread_tmp_144_fu_884_p2();
    void thread_tmp_14_fu_1065_p1();
    void thread_tmp_1_fu_522_p2();
    void thread_tmp_1_i1_fu_862_p2();
    void thread_tmp_1_i_fu_625_p2();
    void thread_tmp_69_i_fu_953_p2();
    void thread_tmp_6_fu_763_p1();
    void thread_tmp_fu_481_p3();
    void thread_tmp_i1_315_fu_840_p1();
    void thread_tmp_i1_fu_825_p3();
    void thread_tmp_i5_fu_588_p3();
    void thread_tmp_i6_fu_603_p1();
    void thread_tmp_i_316_fu_939_p2();
    void thread_tmp_i_fu_933_p2();
    void thread_trunc_i1_cast_fu_815_p1();
    void thread_trunc_i_cast_fu_578_p1();
    void thread_wn_V_1_address0();
    void thread_wn_V_1_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
