var g_data = {
z10:{prod:'Questa',reporttype:'in',scopes:[{s:'9',b:'1',val:'top'},{link:'z.htm?f=1&s=10',val:'vif'}],du:{val:'work.ram_if',link:'z.htm?f=1&s=10'},lang:'SystemVerilog',src:{z:'../tb/top.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'98.03%'},avgw:{class:'bgYellow', val:'88.88%'},
data:[
{link:{class:'odd',val:'Directives'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Toggles'},tb:{class:'even_r', val:'44'},cb:{class:'even_r', val:'44'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Assertions'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'66.66%'},cp:{class:'bgYellow', val:'66.66%'}}
]
}
}
},
z7:{prod:'Questa',reporttype:'du',duname:'work.ram',lang:'Verilog',src:{z:'..//ram.v'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Branches'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Toggles'},tb:{class:'even_r', val:'44'},cb:{class:'even_r', val:'44'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z43:{prod:'Questa',reporttype:'in',scopes:[{s:'9',b:'1',val:'top'},{link:'z.htm?f=1&s=43',val:'dut'}],du:{val:'work.ram',link:'z.htm?f=1&s=43'},lang:'Verilog',src:{z:'../tb/top.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Branches'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Toggles'},tb:{class:'even_r', val:'44'},cb:{class:'even_r', val:'44'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z6:{prod:'Questa',reporttype:'du',duname:'work.top',lang:'SystemVerilog',src:{z:'../tb/top.sv'}},
z9:{prod:'Questa',reporttype:'in',scopes:[{link:'z.htm?f=1&s=9',val:'top'}],du:{val:'work.top',link:'z.htm?f=1&s=9'},lang:'SystemVerilog',src:{z:'../tb/top.sv'},summaryTables:{
headers:['Cover', 'Branch', 'Toggle', 'Assertion'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'91.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'66.66'}]},
{parent:'1',link:'z.htm?f=1&s=10',ln:'vif',covs:[{class:'bgYellow', val:'88.88'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'66.66'}]},
{parent:'1',link:'z.htm?f=1&s=43',ln:'dut',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
]
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'98.94%'},avgw:{class:'bgGreen', val:'91.66%'},
data:[
{link:{class:'odd',val:'Directives'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'86'},cb:{class:'odd_r', val:'86'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Assertions'},tb:{class:'even_r', val:'3'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'66.66%'},cp:{class:'bgYellow', val:'66.66%'}}
]
}
}
},
z769:{prod:'Questa',reporttype:'in',scopes:[{s:'763',b:'1',val:'ram_pkg'},{link:'z.htm?f=1&s=769',val:'ram_coverage'}],lang:'SystemVerilog',src:{z:'../uvc/env/./ram_coverage.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'g.htm?f=1&s=769,Covergroups'},tb:{class:'odd_r', val:'68'},cb:{class:'odd_r', val:'68'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z763:{prod:'Questa',reporttype:'in',scopes:[{link:'z.htm?f=1&s=763',val:'ram_pkg'}],du:{val:'work.ram_pkg',link:'z.htm?f=1&s=763'},lang:'SystemVerilog',src:{z:'../uvc/env/ram_pkg.sv'},summaryTables:{
headers:['Cvg'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'0',ln:'ram_pkg',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=769',ln:'ram_coverage',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Covergroups'},tb:{class:'odd_r', val:'68'},cb:{class:'odd_r', val:'68'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Covergroups'},tb:{class:'odd_r', val:'68'},cb:{class:'odd_r', val:'68'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z2:{prod:'Questa',reporttype:'du',duname:'work.ram_if',lang:'SystemVerilog',src:{z:'../tb/ram_if.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'94.73%'},avgw:{class:'bgYellow', val:'88.88%'},
data:[
{link:{class:'odd',val:'Directives'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Toggles'},tb:{class:'even_r', val:'44'},cb:{class:'even_r', val:'44'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Assertions'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'66.66%'},cp:{class:'bgYellow', val:'66.66%'}}
]
}
}
},
dummyEnd:0
};
processSummaryData(g_data);