

================================================================
== Vitis HLS Report for 'macply'
================================================================
* Date:           Mon May 22 17:32:38 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  19.834 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    147|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   15|       0|     91|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   15|       0|    238|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_80s_80s_140_1_1_U68  |mul_80s_80s_140_1_1  |        0|  15|  0|  91|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|  15|  0|  91|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+----+---+-----+------------+------------+
    |  Variable Name | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------+----------+----+---+-----+------------+------------+
    |ret_V_fu_58_p2  |         +|   0|  0|  147|         140|         140|
    +----------------+----------+----+---+-----+------------+------------+
    |Total           |          |   0|  0|  147|         140|         140|
    +----------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_ready       |  out|    1|  ap_ctrl_hs|         macply|  return value|
|ap_return      |  out|   80|  ap_ctrl_hs|         macply|  return value|
|result_V_read  |   in|   80|     ap_none|  result_V_read|        scalar|
|x              |   in|   80|     ap_none|              x|        scalar|
|y              |   in|   80|     ap_none|              y|        scalar|
+---------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 19.8>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%y_read = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %y"   --->   Operation 2 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_read = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %x"   --->   Operation 3 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%result_V_read_1 = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %result_V_read"   --->   Operation 4 'read' 'result_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln1316 = sext i80 %x_read"   --->   Operation 5 'sext' 'sext_ln1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i80 %y_read"   --->   Operation 6 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (14.1ns)   --->   "%r_V = mul i140 %sext_ln1319, i140 %sext_ln1316"   --->   Operation 7 'mul' 'r_V' <Predicate = true> <Delay = 14.1> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i80.i60, i80 %result_V_read_1, i60 0"   --->   Operation 8 'bitconcatenate' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (5.70ns)   --->   "%ret_V = add i140 %lhs, i140 %r_V"   --->   Operation 9 'add' 'ret_V' <Predicate = true> <Delay = 5.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%result_V_write_assign = partselect i80 @_ssdm_op_PartSelect.i80.i140.i32.i32, i140 %ret_V, i32 60, i32 139"   --->   Operation 10 'partselect' 'result_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln51 = ret i80 %result_V_write_assign" [src/runge_kutta_45.cpp:51]   --->   Operation 11 'ret' 'ret_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ result_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_read                (read          ) [ 00]
x_read                (read          ) [ 00]
result_V_read_1       (read          ) [ 00]
sext_ln1316           (sext          ) [ 00]
sext_ln1319           (sext          ) [ 00]
r_V                   (mul           ) [ 00]
lhs                   (bitconcatenate) [ 00]
ret_V                 (add           ) [ 00]
result_V_write_assign (partselect    ) [ 00]
ret_ln51              (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="result_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i80"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i140.i80.i60"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i80.i140.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="y_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="80" slack="0"/>
<pin id="20" dir="0" index="1" bw="80" slack="0"/>
<pin id="21" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="x_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="80" slack="0"/>
<pin id="26" dir="0" index="1" bw="80" slack="0"/>
<pin id="27" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="result_V_read_1_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="80" slack="0"/>
<pin id="32" dir="0" index="1" bw="80" slack="0"/>
<pin id="33" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_V_read_1/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="sext_ln1316_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="80" slack="0"/>
<pin id="38" dir="1" index="1" bw="140" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1316/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="sext_ln1319_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="80" slack="0"/>
<pin id="42" dir="1" index="1" bw="140" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="r_V_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="80" slack="0"/>
<pin id="46" dir="0" index="1" bw="80" slack="0"/>
<pin id="47" dir="1" index="2" bw="140" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="lhs_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="140" slack="0"/>
<pin id="52" dir="0" index="1" bw="80" slack="0"/>
<pin id="53" dir="0" index="2" bw="1" slack="0"/>
<pin id="54" dir="1" index="3" bw="140" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="ret_V_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="140" slack="0"/>
<pin id="60" dir="0" index="1" bw="140" slack="0"/>
<pin id="61" dir="1" index="2" bw="140" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="result_V_write_assign_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="80" slack="0"/>
<pin id="66" dir="0" index="1" bw="140" slack="0"/>
<pin id="67" dir="0" index="2" bw="7" slack="0"/>
<pin id="68" dir="0" index="3" bw="9" slack="0"/>
<pin id="69" dir="1" index="4" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V_write_assign/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="6" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="4" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="6" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="2" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="39"><net_src comp="24" pin="2"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="18" pin="2"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="40" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="36" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="30" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="44" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="58" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="64" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: macply : result_V_read | {1 }
	Port: macply : x | {1 }
	Port: macply : y | {1 }
  - Chain level:
	State 1
		r_V : 1
		ret_V : 2
		result_V_write_assign : 3
		ret_ln51 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    add   |         ret_V_fu_58         |    0    |    0    |   147   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          r_V_fu_44          |    15   |    0    |    91   |
|----------|-----------------------------|---------|---------|---------|
|          |      y_read_read_fu_18      |    0    |    0    |    0    |
|   read   |      x_read_read_fu_24      |    0    |    0    |    0    |
|          |  result_V_read_1_read_fu_30 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |      sext_ln1316_fu_36      |    0    |    0    |    0    |
|          |      sext_ln1319_fu_40      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|          lhs_fu_50          |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect| result_V_write_assign_fu_64 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    15   |    0    |   238   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   15   |    0   |   238  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |    0   |   238  |
+-----------+--------+--------+--------+
