<stg><name>save_variables_locally_Pipeline_VITIS_LOOP_25_2</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="480" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %shiftreg12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg12"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:2 %sext_ln25_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln25

]]></Node>
<StgValue><ssdm name="sext_ln25_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:3 %sext_ln25_cast = sext i58 %sext_ln25_read

]]></Node>
<StgValue><ssdm name="sext_ln25_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_49, i32 0, i32 0, void @empty_30, i32 64, i32 0, void @empty_36, void @empty_35, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i6 0, i6 %i_16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="480" op_1_bw="480">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i480 0, i480 %shiftreg12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc12:0 %i = load i6 %i_16

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc12:3 %icmp_ln25 = icmp_eq  i6 %i, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc12:5 %add_ln25 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc12:6 %br_ln25 = br i1 %icmp_ln25, void %for.inc12.split, void %VITIS_LOOP_28_3.exitStub

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="6">
<![CDATA[
for.inc12.split:3 %empty_142 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc12.split:5 %icmp_ln26 = icmp_eq  i4 %empty_142, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc12.split._crit_edge:6 %store_ln25 = store i6 %add_ln25, i6 %i_16

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
for.inc12:1 %gmem_addr = getelementptr i512 %gmem, i64 %sext_ln25_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc12:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc12:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:0 %gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0">
<![CDATA[
VITIS_LOOP_28_3.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="480" op_0_bw="480" op_1_bw="0">
<![CDATA[
for.inc12.split:0 %shiftreg12_load = load i480 %shiftreg12

]]></Node>
<StgValue><ssdm name="shiftreg12_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="512" op_0_bw="480">
<![CDATA[
for.inc12.split:1 %shiftreg12_cast = zext i480 %shiftreg12_load

]]></Node>
<StgValue><ssdm name="shiftreg12_cast"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="6">
<![CDATA[
for.inc12.split:2 %i_16_cast17 = zext i6 %i

]]></Node>
<StgValue><ssdm name="i_16_cast17"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc12.split:4 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc12.split:6 %br_ln26 = br i1 %icmp_ln26, void %for.inc12.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln26 = br void %for.inc12.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
for.inc12.split._crit_edge:0 %empty_141 = phi i512 %gmem_addr_read, void, i512 %shiftreg12_cast, void %for.inc12.split

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="512">
<![CDATA[
for.inc12.split._crit_edge:1 %trunc_ln26 = trunc i512 %empty_141

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
for.inc12.split._crit_edge:2 %bitcast_ln26 = bitcast i32 %trunc_ln26

]]></Node>
<StgValue><ssdm name="bitcast_ln26"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="480" op_0_bw="480" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc12.split._crit_edge:3 %trunc_ln26_1 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty_141, i32 32, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln26_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12.split._crit_edge:4 %conv2d_32_biases_addr = getelementptr i32 %conv2d_32_biases, i64 0, i64 %i_16_cast17

]]></Node>
<StgValue><ssdm name="conv2d_32_biases_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.inc12.split._crit_edge:5 %store_ln26 = store i32 %bitcast_ln26, i5 %conv2d_32_biases_addr

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="480" op_1_bw="480" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc12.split._crit_edge:7 %store_ln25 = store i480 %trunc_ln26_1, i480 %shiftreg12

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
for.inc12.split._crit_edge:8 %br_ln25 = br void %for.inc12

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="55" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="56" name="sext_ln25" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln25"/></StgValue>
</port>
<port id="57" name="conv2d_32_biases" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv2d_32_biases"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="59" from="StgValue_58" to="shiftreg12" fromId="58" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_58" to="i_16" fromId="58" toId="7">
</dataflow>
<dataflow id="62" from="_ssdm_op_Read.ap_auto.i58" to="sext_ln25_read" fromId="61" toId="8">
</dataflow>
<dataflow id="63" from="sext_ln25" to="sext_ln25_read" fromId="56" toId="8">
</dataflow>
<dataflow id="64" from="sext_ln25_read" to="sext_ln25_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="67" from="gmem" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="69" from="empty_49" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="74" from="empty_30" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="77" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="79" from="empty_36" to="specinterface_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="81" from="empty_35" to="specinterface_ln0" fromId="80" toId="10">
</dataflow>
<dataflow id="82" from="empty_30" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="86" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="87" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="88" from="empty_30" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="89" from="empty_30" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="94" from="StgValue_93" to="store_ln0" fromId="93" toId="11">
</dataflow>
<dataflow id="95" from="i_16" to="store_ln0" fromId="7" toId="11">
</dataflow>
<dataflow id="97" from="StgValue_96" to="store_ln0" fromId="96" toId="12">
</dataflow>
<dataflow id="98" from="shiftreg12" to="store_ln0" fromId="6" toId="12">
</dataflow>
<dataflow id="99" from="i_16" to="i" fromId="7" toId="14">
</dataflow>
<dataflow id="100" from="i" to="icmp_ln25" fromId="14" toId="15">
</dataflow>
<dataflow id="102" from="StgValue_101" to="icmp_ln25" fromId="101" toId="15">
</dataflow>
<dataflow id="103" from="i" to="add_ln25" fromId="14" toId="16">
</dataflow>
<dataflow id="105" from="StgValue_104" to="add_ln25" fromId="104" toId="16">
</dataflow>
<dataflow id="106" from="icmp_ln25" to="br_ln25" fromId="15" toId="17">
</dataflow>
<dataflow id="107" from="i" to="empty_142" fromId="14" toId="18">
</dataflow>
<dataflow id="108" from="empty_142" to="icmp_ln26" fromId="18" toId="19">
</dataflow>
<dataflow id="110" from="StgValue_109" to="icmp_ln26" fromId="109" toId="19">
</dataflow>
<dataflow id="111" from="add_ln25" to="store_ln25" fromId="16" toId="20">
</dataflow>
<dataflow id="112" from="i_16" to="store_ln25" fromId="7" toId="20">
</dataflow>
<dataflow id="113" from="gmem" to="gmem_addr" fromId="55" toId="21">
</dataflow>
<dataflow id="114" from="sext_ln25_cast" to="gmem_addr" fromId="9" toId="21">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="115" toId="22">
</dataflow>
<dataflow id="117" from="StgValue_90" to="specpipeline_ln0" fromId="90" toId="22">
</dataflow>
<dataflow id="118" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="22">
</dataflow>
<dataflow id="119" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="22">
</dataflow>
<dataflow id="120" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="22">
</dataflow>
<dataflow id="122" from="p_str" to="specpipeline_ln0" fromId="121" toId="22">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="123" toId="23">
</dataflow>
<dataflow id="126" from="StgValue_125" to="empty" fromId="125" toId="23">
</dataflow>
<dataflow id="127" from="StgValue_125" to="empty" fromId="125" toId="23">
</dataflow>
<dataflow id="128" from="StgValue_125" to="empty" fromId="125" toId="23">
</dataflow>
<dataflow id="130" from="_ssdm_op_Read.m_axi.p1i512" to="gmem_addr_read" fromId="129" toId="24">
</dataflow>
<dataflow id="131" from="gmem_addr" to="gmem_addr_read" fromId="21" toId="24">
</dataflow>
<dataflow id="132" from="shiftreg12" to="shiftreg12_load" fromId="6" toId="25">
</dataflow>
<dataflow id="133" from="shiftreg12_load" to="shiftreg12_cast" fromId="25" toId="26">
</dataflow>
<dataflow id="134" from="i" to="i_16_cast17" fromId="14" toId="27">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecLoopName" to="specloopname_ln25" fromId="135" toId="28">
</dataflow>
<dataflow id="138" from="empty_2" to="specloopname_ln25" fromId="137" toId="28">
</dataflow>
<dataflow id="139" from="icmp_ln26" to="br_ln26" fromId="19" toId="29">
</dataflow>
<dataflow id="140" from="gmem_addr_read" to="empty_141" fromId="24" toId="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="141" from="br_ln26" to="empty_141" fromId="30" toId="31">
</dataflow>
<dataflow id="142" from="shiftreg12_cast" to="empty_141" fromId="26" toId="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="143" from="br_ln26" to="empty_141" fromId="29" toId="31">
</dataflow>
<dataflow id="144" from="empty_141" to="trunc_ln26" fromId="31" toId="32">
</dataflow>
<dataflow id="145" from="trunc_ln26" to="bitcast_ln26" fromId="32" toId="33">
</dataflow>
<dataflow id="147" from="_ssdm_op_PartSelect.i480.i512.i32.i32" to="trunc_ln26_1" fromId="146" toId="34">
</dataflow>
<dataflow id="148" from="empty_141" to="trunc_ln26_1" fromId="31" toId="34">
</dataflow>
<dataflow id="150" from="StgValue_149" to="trunc_ln26_1" fromId="149" toId="34">
</dataflow>
<dataflow id="152" from="StgValue_151" to="trunc_ln26_1" fromId="151" toId="34">
</dataflow>
<dataflow id="153" from="conv2d_32_biases" to="conv2d_32_biases_addr" fromId="57" toId="35">
</dataflow>
<dataflow id="155" from="StgValue_154" to="conv2d_32_biases_addr" fromId="154" toId="35">
</dataflow>
<dataflow id="156" from="i_16_cast17" to="conv2d_32_biases_addr" fromId="27" toId="35">
</dataflow>
<dataflow id="157" from="bitcast_ln26" to="store_ln26" fromId="33" toId="36">
</dataflow>
<dataflow id="158" from="conv2d_32_biases_addr" to="store_ln26" fromId="35" toId="36">
</dataflow>
<dataflow id="159" from="trunc_ln26_1" to="store_ln25" fromId="34" toId="37">
</dataflow>
<dataflow id="160" from="shiftreg12" to="store_ln25" fromId="6" toId="37">
</dataflow>
<dataflow id="161" from="icmp_ln25" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="162" from="icmp_ln25" to="StgValue_3" fromId="15" toId="3">
</dataflow>
<dataflow id="163" from="icmp_ln26" to="StgValue_3" fromId="19" toId="3">
</dataflow>
<dataflow id="164" from="icmp_ln25" to="StgValue_4" fromId="15" toId="4">
</dataflow>
<dataflow id="165" from="icmp_ln26" to="StgValue_4" fromId="19" toId="4">
</dataflow>
</dataflows>


</stg>
