# Synopsys Constraint Checker, version map201609actrcp1, Build 005R, built Jan 25 2017
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Fri Apr 05 22:54:26 2019


##### DESIGN INFO #######################################################

Top View:                "Mario_Libero"
Constraint File(s):      "C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\constraint\andy_clock_constraint.sdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 3 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting          Ending            |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------
clk_20_48         clk_20_48         |     48.828           |     No paths         |     No paths         |     No paths                         
clk_20_48         clk_20_48_hdc     |     48.828           |     No paths         |     No paths         |     No paths                         
clk_20_48_hdc     clk_20_48         |     48.828           |     No paths         |     No paths         |     No paths                         
clk_20_48_hdc     clk_20_48_hdc     |     48.828           |     No paths         |     No paths         |     No paths                         
===============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:ACC_CLKIN
p:C2N_DATA_0
p:C2N_VALID_0
p:DDR_CKE
p:DDR_CSN
p:MMUART_1_RXD
p:MMUART_1_TXD
p:N2C_DATA_0
p:SPI_0_CLK
p:SPI_0_DI
p:SPI_0_DO
p:SPI_0_SS0
p:SPI_DEBUG
p:XTL


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
