I 000049 55 1378          1618333713484 arh_comp
(_unit VHDL (comp_6b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618333713484 2021.04.13 20:08:33)
  (_source (\./src/Comparator_6b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618333306801)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal A ~std_logic_vector{5~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{5~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__12(_architecture 1 0 12 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__13(_architecture 2 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 3 -1
  )
)
I 000049 55 1378          1618333925656 arh_comp
(_unit VHDL (comp_6b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618333925656 2021.04.13 20:12:05)
  (_source (\./src/Comparator_6b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618333306801)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal A ~std_logic_vector{5~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{5~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__12(_architecture 1 0 12 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__13(_architecture 2 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 3 -1
  )
)
I 000049 55 1405          1618334007952 arh_comp
(_unit VHDL (comp_6b 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618334007952 2021.04.13 20:13:27)
  (_source (\./src/Comparator_6b.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618334007917)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal A ~std_logic_vector{5~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{5~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 3 -1
  )
)
I 000049 55 1428          1618334048295 arh_comp
(_unit VHDL (comp_6b 0 6 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618334048295 2021.04.13 20:14:08)
  (_source (\./src/Comparator_6b.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618334048215)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal A ~std_logic_vector{5~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{5~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 3 -1
  )
)
V 000062 55 2376          1618334357043 comparator_structural
(_unit VHDL (comparator_vhdl 0 3 (comparator_structural 0 11 ))
  (_version v33)
  (_time 1618334357043 2021.04.13 20:19:17)
  (_source (\./src/Comparator_6b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618334356964)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{1~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A_less_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal A_equal_B ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal A_greater_B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_signal (_internal tmp1 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal tmp3 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal tmp4 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal tmp5 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal tmp6 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal tmp7 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal tmp8 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(5))(_sensitivity(0(1))(1(1))))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_target(6))(_sensitivity(0(0))(1(0))))))
      (line__18(_architecture 2 0 18 (_assignment (_simple)(_target(3))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparator_structural 3 -1
  )
)
I 000049 55 1242          1618334523492 arh_comp
(_unit VHDL (comp_6b 0 6 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618334523492 2021.04.13 20:22:03)
  (_source (\./src/Comparator_6b.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618334048215)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal A ~std_logic_vector{5~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{5~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1(0))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1302          1618334625631 arh_comp
(_unit VHDL (comp_6b 0 6 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618334625631 2021.04.13 20:23:45)
  (_source (\./src/Comparator_6b.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618334048215)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal A ~std_logic_vector{5~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{5~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1(5))(1(4))(1(3))(1(2))(1(1))(1(0))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1618341538732 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618341538732 2021.04.13 22:18:58)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618341538676)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1618341710661 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618341710661 2021.04.13 22:21:50)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618341538676)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618342411659 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618342411659 2021.04.13 22:33:31)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1678          1618343537671 arh_comp
(_unit VHDL (num_dec 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618343537671 2021.04.13 22:52:17)
  (_source (\./src/numarator_dec.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343521953)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"ZZZZ"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1694          1618343586089 arh_comp
(_unit VHDL (num_dec 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618343586089 2021.04.13 22:53:06)
  (_source (\./src/numarator_dec.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343521953)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"ZZZZ"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1694          1618343651779 arh_comp
(_unit VHDL (num_dec 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618343651779 2021.04.13 22:54:11)
  (_source (\./src/numarator_dec.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343521953)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"ZZZZ"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1668          1618343783292 arh_comp
(_unit VHDL (num_dec 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618343783292 2021.04.13 22:56:23)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343783239)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{2~downto~0}~13 0 14 (_process 0 (_string \"ZZZ"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
V 000049 55 1668          1618343806607 arh_comp
(_unit VHDL (num_dec 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618343806607 2021.04.13 22:56:46)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343783239)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{2~downto~0}~13 0 14 (_process 0 (_string \"ZZZ"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1669          1618343827205 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618343827205 2021.04.13 22:57:07)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343827153)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{2~downto~0}~13 0 14 (_process 0 (_string \"ZZZ"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1683          1618343887495 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618343887495 2021.04.13 22:58:07)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343827153)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{2~downto~0}~13 0 14 (_process 0 (_string \"ZZZ"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 3 3 )
    (2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1664          1618343989308 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618343989308 2021.04.13 22:59:49)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343989231)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"ZZ"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618344086592 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618344086592 2021.04.13 23:01:26)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"ZZ"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618344703993 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618344703993 2021.04.13 23:11:43)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344703958)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618344709670 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618344709670 2021.04.13 23:11:49)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344703958)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1890          1618345064346 arh_comp
(_unit VHDL (mux4_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618345064345 2021.04.13 23:17:44)
  (_source (\./src/MUX4_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618345064310)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q0 ~std_logic_vector{6~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Q1 ~std_logic_vector{6~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Q2 ~std_logic_vector{6~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Q3 ~std_logic_vector{6~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~BIT_VECTOR{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~128 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(4))(_read(1)(3)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2218          1618695682816 str_comp
(_unit VHDL (ceas 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618695682817 2021.04.18 00:41:22)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618695520020)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(7)(8)(5)(6)(10))(_sensitivity(3)(4)(1)(2)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000049 55 2218          1618695880518 str_comp
(_unit VHDL (ceas 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618695880518 2021.04.18 00:44:40)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618695520020)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(5)(6)(8)(7)(10))(_sensitivity(1)(3)(4)(2)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000049 55 2218          1618695933850 str_comp
(_unit VHDL (ceas 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618695933850 2021.04.18 00:45:33)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618695520020)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(5)(6)(7)(8)(10))(_sensitivity(3)(1)(4)(2)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000049 55 2218          1618696025139 str_comp
(_unit VHDL (ceas 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618696025139 2021.04.18 00:47:05)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618695520020)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(7)(5)(8)(6)(10))(_sensitivity(1)(4)(2)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
V 000049 55 2230          1618696399058 str_comp
(_unit VHDL (ceas 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618696399058 2021.04.18 00:53:19)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618695520020)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(8)(5)(6)(7)(10))(_sensitivity(1)(2)(4)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000049 55 2228          1618696565374 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618696565374 2021.04.18 00:56:05)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(5)(6)(8)(7)(10))(_sensitivity(2)(3)(1)(4)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000049 55 1698          1618745289595 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618745289594 2021.04.18 14:28:09)
  (_source (\./src/numarator_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618745219927)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"ZZZZ"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1698          1618746434884 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618746434884 2021.04.18 14:47:14)
  (_source (\./src/numarator_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618745219927)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"ZZZZ"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2205          1618746812617 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 12 ))
  (_version v33)
  (_time 1618746812617 2021.04.18 14:53:32)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618746812570)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 15 (_process 0 (_string \"ZZZZ"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{1~downto~0}~13 0 16 (_process 0 (_string \"ZZ"\))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(5))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 )
    (2 2 2 2 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2205          1618746863778 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 12 ))
  (_version v33)
  (_time 1618746863777 2021.04.18 14:54:23)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618746863754)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 15 (_process 0 (_string \"ZZZZ"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{1~downto~0}~13 0 16 (_process 0 (_string \"ZZ"\))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 )
    (2 2 2 2 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2118          1618747137514 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618747137513 2021.04.18 14:58:57)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618747137458)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"ZZZZ"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{1~downto~0}~13 0 15 (_process 0 (_string \"ZZ"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 )
    (2 2 2 2 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000048 55 6658          1618747280926 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618747280925 2021.04.18 15:01:20)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618747214831)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{1~downto~0}~1312 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 52 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
  )
  (_instantiation C2 0 53 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 54 (_component num_mod10 )
    (_port
      ((EN)(N2))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N3))
      ((Q)(MU))
    )
  )
  (_instantiation C4 0 55 (_component num_mod6 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 56 (_component num_mod24 )
    (_port
      ((EN)(N4))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 47 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 47 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal SZ ~std_logic_vector{2~downto~0}~1316 0 48 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{2~downto~0}~1316 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal HZ ~std_logic_vector{1~downto~0}~1318 0 49 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6658          1618747289087 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618747289086 2021.04.18 15:01:29)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618747214831)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{1~downto~0}~1312 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 52 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
  )
  (_instantiation C2 0 53 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 54 (_component num_mod10 )
    (_port
      ((EN)(N2))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N3))
      ((Q)(MU))
    )
  )
  (_instantiation C4 0 55 (_component num_mod6 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 56 (_component num_mod24 )
    (_port
      ((EN)(N4))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 47 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 47 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal SZ ~std_logic_vector{2~downto~0}~1316 0 48 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{2~downto~0}~1316 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal HZ ~std_logic_vector{1~downto~0}~1318 0 49 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6912          1618747654211 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618747654210 2021.04.18 15:07:34)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618747214831)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{1~downto~0}~1312 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 54 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
  )
  (_instantiation C2 0 55 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 56 (_component num_mod10 )
    (_port
      ((EN)(N2))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N3))
      ((Q)(MU))
    )
  )
  (_instantiation C4 0 57 (_component num_mod6 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 58 (_component num_mod24 )
    (_port
      ((EN)(N4))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal UNU ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal SZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal HZ ~std_logic_vector{1~downto~0}~1318 0 50 (_architecture (_uni ))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_alias((UNU)(_string \"1"\)))(_target(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 6910          1618747660532 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618747660531 2021.04.18 15:07:40)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618747214831)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{1~downto~0}~1312 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 54 (_component num_mod10 )
    (_port
      ((EN)(UNU))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
  )
  (_instantiation C2 0 55 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 56 (_component num_mod10 )
    (_port
      ((EN)(N2))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N3))
      ((Q)(MU))
    )
  )
  (_instantiation C4 0 57 (_component num_mod6 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 58 (_component num_mod24 )
    (_port
      ((EN)(N4))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal UNU ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal SZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal HZ ~std_logic_vector{1~downto~0}~1318 0 50 (_architecture (_uni ))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_alias((UNU)(_string \"1"\)))(_target(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 6658          1618747724532 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618747724531 2021.04.18 15:08:44)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618747214831)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{1~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 53 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
  )
  (_instantiation C2 0 54 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 55 (_component num_mod10 )
    (_port
      ((EN)(N2))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N3))
      ((Q)(MU))
    )
  )
  (_instantiation C4 0 56 (_component num_mod6 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 57 (_component num_mod24 )
    (_port
      ((EN)(N4))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal SZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal HZ ~std_logic_vector{1~downto~0}~1318 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1692          1618748002174 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618748002173 2021.04.18 15:13:22)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748002110)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"ZZZZ"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000048 55 6658          1618748051878 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618748051877 2021.04.18 15:14:11)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618747214831)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal Z ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{1~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 53 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Z)(SU))
    )
  )
  (_instantiation C2 0 54 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 55 (_component num_mod10 )
    (_port
      ((EN)(N2))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N3))
      ((Z)(MU))
    )
  )
  (_instantiation C4 0 56 (_component num_mod6 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 57 (_component num_mod24 )
    (_port
      ((EN)(N4))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal SZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal HZ ~std_logic_vector{1~downto~0}~1318 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1692          1618748067496 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618748067495 2021.04.18 15:14:27)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748063288)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"ZZZZ"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000048 55 6869          1618748071185 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618748071184 2021.04.18 15:14:31)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618747214831)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal Z ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{1~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 53 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Z)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Z)(Z))
      )
    )
  )
  (_instantiation C2 0 54 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 55 (_component num_mod10 )
    (_port
      ((EN)(N2))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N3))
      ((Z)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 56 (_component num_mod6 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 57 (_component num_mod24 )
    (_port
      ((EN)(N4))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal SZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal HZ ~std_logic_vector{1~downto~0}~1318 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1692          1618748095309 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618748095308 2021.04.18 15:14:55)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748095268)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"ZZZZ"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000048 55 6869          1618748098517 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618748098516 2021.04.18 15:14:58)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618747214831)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{1~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 53 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 54 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 55 (_component num_mod10 )
    (_port
      ((EN)(N2))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N3))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 56 (_component num_mod6 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 57 (_component num_mod24 )
    (_port
      ((EN)(N4))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal SZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal HZ ~std_logic_vector{1~downto~0}~1318 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6869          1618748103502 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618748103501 2021.04.18 15:15:03)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618747214831)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{1~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 53 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 54 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 55 (_component num_mod10 )
    (_port
      ((EN)(N2))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N3))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 56 (_component num_mod6 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 57 (_component num_mod24 )
    (_port
      ((EN)(N4))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal SZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal HZ ~std_logic_vector{1~downto~0}~1318 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1692          1618748262807 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618748262807 2021.04.18 15:17:42)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748095268)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1683          1618748269777 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618748269776 2021.04.18 15:17:49)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343827153)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{2~downto~0}~13 0 14 (_process 0 (_string \"000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 3 3 )
    (2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618748288323 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618748288323 2021.04.18 15:18:08)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1664          1618748291420 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618748291419 2021.04.18 15:18:11)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343989231)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2118          1618748303933 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618748303933 2021.04.18 15:18:23)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618747137458)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{1~downto~0}~13 0 15 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 )
    (2 2 2 2 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1708          1618748446958 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618748446957 2021.04.18 15:20:46)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748095268)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1683          1618748496195 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618748496194 2021.04.18 15:21:36)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343827153)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{2~downto~0}~13 0 14 (_process 0 (_string \"000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 3 2 )
    (2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1697          1618748594715 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618748594722 2021.04.18 15:23:14)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343827153)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{2~downto~0}~13 0 14 (_process 0 (_string \"000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 3 2 )
    (2 2 2 )
    (3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1683          1618748663992 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618748663991 2021.04.18 15:24:23)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343827153)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{2~downto~0}~13 0 14 (_process 0 (_string \"000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 3 2 )
    (2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1697          1618748885506 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618748885505 2021.04.18 15:28:05)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343827153)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{2~downto~0}~13 0 14 (_process 0 (_string \"000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 3 2 )
    (2 2 2 )
    (3 3 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1697          1618748940354 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618748940353 2021.04.18 15:29:00)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343827153)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{2~downto~0}~13 0 14 (_process 0 (_string \"000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 3 2 )
    (2 2 2 )
    (3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000048 55 7114          1618749036066 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618749036065 2021.04.18 15:30:36)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618747214831)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{1~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 53 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 54 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 56 (_component num_mod10 )
    (_port
      ((EN)(N2))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 57 (_component num_mod6 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N5))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 58 (_component num_mod24 )
    (_port
      ((EN)(N4))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal SZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal HZ ~std_logic_vector{1~downto~0}~1318 0 50 (_architecture (_uni ))))
    (_process
      (line__55(_architecture 0 0 55 (_assignment (_simple)(_target(17))(_sensitivity(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000049 55 1683          1618749076345 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618749076344 2021.04.18 15:31:16)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343827153)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{2~downto~0}~13 0 14 (_process 0 (_string \"000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 3 2 )
    (2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1697          1618749212663 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618749212662 2021.04.18 15:33:32)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343827153)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{2~downto~0}~13 0 14 (_process 0 (_string \"000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 3 2 )
    (2 2 2 )
    (3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000048 55 7114          1618749278202 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618749278201 2021.04.18 15:34:38)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618747214831)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{1~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 53 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 54 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 56 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 57 (_component num_mod6 )
    (_port
      ((EN)(N4))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N5))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 58 (_component num_mod24 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal SZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal HZ ~std_logic_vector{1~downto~0}~1318 0 50 (_architecture (_uni ))))
    (_process
      (line__55(_architecture 0 0 55 (_assignment (_simple)(_target(17))(_sensitivity(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 7306          1618749400738 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618749400737 2021.04.18 15:36:40)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618747214831)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{1~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 53 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 54 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 56 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 57 (_component num_mod6 )
    (_port
      ((EN)(N4))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N5))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 59 (_component num_mod24 )
    (_port
      ((EN)(N6))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal SZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal HZ ~std_logic_vector{1~downto~0}~1318 0 50 (_architecture (_uni ))))
    (_process
      (line__55(_architecture 0 0 55 (_assignment (_simple)(_target(17))(_sensitivity(15)(16)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(20))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 2 -1
  )
)
I 000048 55 7498          1618749869570 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618749869570 2021.04.18 15:44:29)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618747214831)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{1~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 53 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 54 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 56 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 58 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 60 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal SZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal HZ ~std_logic_vector{1~downto~0}~1318 0 50 (_architecture (_uni ))))
    (_process
      (line__55(_architecture 0 0 55 (_assignment (_simple)(_target(17))(_sensitivity(15)(16)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(19))(_sensitivity(17)(18)))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_target(21))(_sensitivity(19)(20)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000049 55 1708          1618750293551 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618750293550 2021.04.18 15:51:33)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748095268)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000048 55 7498          1618750442181 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618750442180 2021.04.18 15:54:02)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618747214831)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{1~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 53 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 54 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 56 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 58 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 60 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal SZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{2~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal HZ ~std_logic_vector{1~downto~0}~1318 0 50 (_architecture (_uni ))))
    (_process
      (line__55(_architecture 0 0 55 (_assignment (_simple)(_target(17))(_sensitivity(15)(16)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(19))(_sensitivity(17)(18)))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_target(21))(_sensitivity(19)(20)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000049 55 1697          1618750456885 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618750456884 2021.04.18 15:54:16)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343827153)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{2~downto~0}~13 0 14 (_process 0 (_string \"000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 3 2 )
    (2 2 2 )
    (3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1697          1618750505524 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618750505523 2021.04.18 15:55:05)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343827153)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{2~downto~0}~13 0 14 (_process 0 (_string \"000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 3 2 )
    (2 2 2 )
    (3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1708          1618750508715 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618750508714 2021.04.18 15:55:08)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748095268)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2118          1618750647025 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618750647024 2021.04.18 15:57:27)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618747137458)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{1~downto~0}~13 0 15 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 )
    (2 2 2 2 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1302          1618751581843 arh_comp
(_unit VHDL (comp_6b 0 6 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618751581843 2021.04.18 16:13:01)
  (_source (\./src/Comparator_6b.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618334048215)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal A ~std_logic_vector{5~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{5~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))(1(5))(1(4))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1618751582187 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618751582187 2021.04.18 16:13:02)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618341538676)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618751582344 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618751582343 2021.04.18 16:13:02)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1708          1618751582501 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618751582500 2021.04.18 16:13:02)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748095268)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1697          1618751582594 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618751582593 2021.04.18 16:13:02)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343827153)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Q ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{2~downto~0}~13 0 14 (_process 0 (_string \"000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 3 2 )
    (2 2 2 )
    (3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1664          1618751582719 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618751582718 2021.04.18 16:13:02)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618343989231)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618751582954 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618751582953 2021.04.18 16:13:02)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2118          1618751583173 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618751583172 2021.04.18 16:13:03)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618747137458)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{1~downto~0}~13 0 15 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 )
    (2 2 2 2 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618751583298 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618751583297 2021.04.18 16:13:03)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
V 000049 55 1890          1618751583485 arh_comp
(_unit VHDL (mux4_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618751583484 2021.04.18 16:13:03)
  (_source (\./src/MUX4_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618345064310)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q0 ~std_logic_vector{6~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Q1 ~std_logic_vector{6~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Q2 ~std_logic_vector{6~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Q3 ~std_logic_vector{6~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~BIT_VECTOR{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~128 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(4))(_read(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2228          1618751583656 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618751583656 2021.04.18 16:13:03)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(10)(6)(7)(8)(5))(_sensitivity(9)(2)(3)(4)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 7586          1618751621700 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 11 ))
  (_version v33)
  (_time 1618751621699 2021.04.18 16:13:41)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751621653)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~136 0 39 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{1~downto~0}~138 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 49 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 50 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 52 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 54 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 56 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal ZMIN ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ZHOUR ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1310 0 44 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1310 0 44 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1310 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1312 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal SZ ~std_logic_vector{2~downto~0}~1312 0 45 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{2~downto~0}~1312 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1314 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal HZ ~std_logic_vector{1~downto~0}~1314 0 46 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(15))(_sensitivity(13)(14)))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_target(17))(_sensitivity(15)(16)))))
      (line__55(_architecture 2 0 55 (_assignment (_simple)(_target(19))(_sensitivity(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 6987          1618751797972 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 11 ))
  (_version v33)
  (_time 1618751797971 2021.04.18 16:16:37)
  (_source (\./src/Modul_Numarare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751797894)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~136 0 39 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{1~downto~0}~138 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 49 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 50 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 52 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 54 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 56 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal ZMIN ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ZHOUR ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1310 0 44 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1310 0 44 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1310 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1312 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal SZ ~std_logic_vector{2~downto~0}~1312 0 45 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{2~downto~0}~1312 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1314 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal HZ ~std_logic_vector{1~downto~0}~1314 0 46 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
      (line__55(_architecture 2 0 55 (_assignment (_simple)(_target(12))(_sensitivity(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 6987          1618752618381 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 11 ))
  (_version v33)
  (_time 1618752618380 2021.04.18 16:30:18)
  (_source (\./src/Modul_Numarare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751797894)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{2~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~136 0 39 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{1~downto~0}~138 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 49 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 50 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 52 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 54 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 56 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal ZMIN ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ZHOUR ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1310 0 44 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1310 0 44 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1310 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1312 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal SZ ~std_logic_vector{2~downto~0}~1312 0 45 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{2~downto~0}~1312 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1314 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal HZ ~std_logic_vector{1~downto~0}~1314 0 46 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
      (line__55(_architecture 2 0 55 (_assignment (_simple)(_target(12))(_sensitivity(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 7169          1618755330330 arh_str
(_unit VHDL (modul_afisare 0 5 (arh_str 0 13 ))
  (_version v33)
  (_time 1618755330329 2021.04.18 17:15:30)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618754587515)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 24 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 29 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 30 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 35 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 36 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 41 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 42 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 47 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_object
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~126 0 7 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~126 0 7 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~126 0 7 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~126 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal ZTMIN ~std_logic_vector{2~downto~0}~128 0 8 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{2~downto~0}~128 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ZTHOUR ~std_logic_vector{1~downto~0}~1210 0 9 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{1~downto~0}~1210 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~1318 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1320 0 21 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1320 0 21 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1320 0 21 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1320 0 21 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1320 0 21 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1320 0 21 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1320 0 21 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1320 0 21 (_architecture (_uni ))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(13(3))))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((temp(2))(ZTMIN(2))))(_target(13(2)))(_sensitivity(5(2))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_alias((temp(1))(ZTMIN(2))))(_target(13(1)))(_sensitivity(5(2))))))
      (line__28(_architecture 3 0 28 (_assignment (_simple)(_alias((temp(0))(ZTMIN(2))))(_target(13(0)))(_sensitivity(5(2))))))
      (line__31(_architecture 4 0 31 (_assignment (_simple)(_target(13(3))))))
      (line__32(_architecture 5 0 32 (_assignment (_simple)(_target(13(2))))))
      (line__33(_architecture 6 0 33 (_assignment (_simple)(_alias((temp(1))(ZTHOUR(1))))(_target(13(1)))(_sensitivity(7(1))))))
      (line__34(_architecture 7 0 34 (_assignment (_simple)(_alias((temp(0))(ZTHOUR(0))))(_target(13(0)))(_sensitivity(7(0))))))
      (line__37(_architecture 8 0 37 (_assignment (_simple)(_target(13(3))))))
      (line__38(_architecture 9 0 38 (_assignment (_simple)(_alias((temp(2))(ZAMIN(2))))(_target(13(2)))(_sensitivity(6(2))))))
      (line__39(_architecture 10 0 39 (_assignment (_simple)(_alias((temp(1))(ZAMIN(2))))(_target(13(1)))(_sensitivity(6(2))))))
      (line__40(_architecture 11 0 40 (_assignment (_simple)(_alias((temp(0))(ZAMIN(2))))(_target(13(0)))(_sensitivity(6(2))))))
      (line__43(_architecture 12 0 43 (_assignment (_simple)(_target(13(3))))))
      (line__44(_architecture 13 0 44 (_assignment (_simple)(_target(13(2))))))
      (line__45(_architecture 14 0 45 (_assignment (_simple)(_alias((temp(1))(ZAHOUR(1))))(_target(13(1)))(_sensitivity(8(1))))))
      (line__46(_architecture 15 0 46 (_assignment (_simple)(_alias((temp(0))(ZAHOUR(0))))(_target(13(0)))(_sensitivity(8(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 16 -1
  )
)
I 000048 55 7169          1618755341205 arh_str
(_unit VHDL (modul_afisare 0 5 (arh_str 0 13 ))
  (_version v33)
  (_time 1618755341204 2021.04.18 17:15:41)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618754587515)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 24 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 29 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 30 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 35 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 36 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 41 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 42 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 47 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_object
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~126 0 7 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~126 0 7 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~126 0 7 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~126 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal ZTMIN ~std_logic_vector{2~downto~0}~128 0 8 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{2~downto~0}~128 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ZTHOUR ~std_logic_vector{1~downto~0}~1210 0 9 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{1~downto~0}~1210 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 10 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~1318 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1320 0 21 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1320 0 21 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1320 0 21 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1320 0 21 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1320 0 21 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1320 0 21 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1320 0 21 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1320 0 21 (_architecture (_uni ))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(13(3))))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((temp(2))(ZTMIN(2))))(_target(13(2)))(_sensitivity(5(2))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_alias((temp(1))(ZTMIN(2))))(_target(13(1)))(_sensitivity(5(2))))))
      (line__28(_architecture 3 0 28 (_assignment (_simple)(_alias((temp(0))(ZTMIN(2))))(_target(13(0)))(_sensitivity(5(2))))))
      (line__31(_architecture 4 0 31 (_assignment (_simple)(_target(13(3))))))
      (line__32(_architecture 5 0 32 (_assignment (_simple)(_target(13(2))))))
      (line__33(_architecture 6 0 33 (_assignment (_simple)(_alias((temp(1))(ZTHOUR(1))))(_target(13(1)))(_sensitivity(7(1))))))
      (line__34(_architecture 7 0 34 (_assignment (_simple)(_alias((temp(0))(ZTHOUR(0))))(_target(13(0)))(_sensitivity(7(0))))))
      (line__37(_architecture 8 0 37 (_assignment (_simple)(_target(13(3))))))
      (line__38(_architecture 9 0 38 (_assignment (_simple)(_alias((temp(2))(ZAMIN(2))))(_target(13(2)))(_sensitivity(6(2))))))
      (line__39(_architecture 10 0 39 (_assignment (_simple)(_alias((temp(1))(ZAMIN(2))))(_target(13(1)))(_sensitivity(6(2))))))
      (line__40(_architecture 11 0 40 (_assignment (_simple)(_alias((temp(0))(ZAMIN(2))))(_target(13(0)))(_sensitivity(6(2))))))
      (line__43(_architecture 12 0 43 (_assignment (_simple)(_target(13(3))))))
      (line__44(_architecture 13 0 44 (_assignment (_simple)(_target(13(2))))))
      (line__45(_architecture 14 0 45 (_assignment (_simple)(_alias((temp(1))(ZAHOUR(1))))(_target(13(1)))(_sensitivity(8(1))))))
      (line__46(_architecture 15 0 46 (_assignment (_simple)(_alias((temp(0))(ZAHOUR(0))))(_target(13(0)))(_sensitivity(8(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 16 -1
  )
)
I 000048 55 7138          1618755498616 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 12 ))
  (_version v33)
  (_time 1618755498615 2021.04.18 17:18:18)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618755498538)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 23 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 28 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 29 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 34 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 35 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 40 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 41 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 46 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_object
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal ZTMIN ~std_logic_vector{2~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{2~downto~0}~128 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ZTHOUR ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~1318 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1320 0 20 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1320 0 20 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1320 0 20 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1320 0 20 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1320 0 20 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1320 0 20 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1320 0 20 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1320 0 20 (_architecture (_uni ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(13(3))))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((temp(2))(ZTMIN(2))))(_target(13(2)))(_sensitivity(5(2))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((temp(1))(ZTMIN(2))))(_target(13(1)))(_sensitivity(5(2))))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_alias((temp(0))(ZTMIN(2))))(_target(13(0)))(_sensitivity(5(2))))))
      (line__30(_architecture 4 0 30 (_assignment (_simple)(_target(13(3))))))
      (line__31(_architecture 5 0 31 (_assignment (_simple)(_target(13(2))))))
      (line__32(_architecture 6 0 32 (_assignment (_simple)(_alias((temp(1))(ZTHOUR(1))))(_target(13(1)))(_sensitivity(7(1))))))
      (line__33(_architecture 7 0 33 (_assignment (_simple)(_alias((temp(0))(ZTHOUR(0))))(_target(13(0)))(_sensitivity(7(0))))))
      (line__36(_architecture 8 0 36 (_assignment (_simple)(_target(13(3))))))
      (line__37(_architecture 9 0 37 (_assignment (_simple)(_alias((temp(2))(ZAMIN(2))))(_target(13(2)))(_sensitivity(6(2))))))
      (line__38(_architecture 10 0 38 (_assignment (_simple)(_alias((temp(1))(ZAMIN(2))))(_target(13(1)))(_sensitivity(6(2))))))
      (line__39(_architecture 11 0 39 (_assignment (_simple)(_alias((temp(0))(ZAMIN(2))))(_target(13(0)))(_sensitivity(6(2))))))
      (line__42(_architecture 12 0 42 (_assignment (_simple)(_target(13(3))))))
      (line__43(_architecture 13 0 43 (_assignment (_simple)(_target(13(2))))))
      (line__44(_architecture 14 0 44 (_assignment (_simple)(_alias((temp(1))(ZAHOUR(1))))(_target(13(1)))(_sensitivity(8(1))))))
      (line__45(_architecture 15 0 45 (_assignment (_simple)(_alias((temp(0))(ZAHOUR(0))))(_target(13(0)))(_sensitivity(8(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 16 -1
  )
)
I 000049 55 1457          1618755605357 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618755605356 2021.04.18 17:20:05)
  (_source (\./src/MUX4_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618755594320)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000048 55 8626          1618755906554 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 12 ))
  (_version v33)
  (_time 1618755906553 2021.04.18 17:25:06)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618755906507)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1320 0 20 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1320 0 20 (_entity (_in ))))
        (_port (_internal SEL ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1322 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 34 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 35 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 40 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 41 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 46 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 47 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 52 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 54 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 55 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C11 0 56 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C12 0 57 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal ZTMIN ~std_logic_vector{2~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{2~downto~0}~128 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ZTHOUR ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~1324 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_target(13(3))))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((temp(2))(ZTMIN(2))))(_target(13(2)))(_sensitivity(5(2))))))
      (line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((temp(1))(ZTMIN(2))))(_target(13(1)))(_sensitivity(5(2))))))
      (line__33(_architecture 3 0 33 (_assignment (_simple)(_alias((temp(0))(ZTMIN(2))))(_target(13(0)))(_sensitivity(5(2))))))
      (line__36(_architecture 4 0 36 (_assignment (_simple)(_target(13(3))))))
      (line__37(_architecture 5 0 37 (_assignment (_simple)(_target(13(2))))))
      (line__38(_architecture 6 0 38 (_assignment (_simple)(_alias((temp(1))(ZTHOUR(1))))(_target(13(1)))(_sensitivity(7(1))))))
      (line__39(_architecture 7 0 39 (_assignment (_simple)(_alias((temp(0))(ZTHOUR(0))))(_target(13(0)))(_sensitivity(7(0))))))
      (line__42(_architecture 8 0 42 (_assignment (_simple)(_target(13(3))))))
      (line__43(_architecture 9 0 43 (_assignment (_simple)(_alias((temp(2))(ZAMIN(2))))(_target(13(2)))(_sensitivity(6(2))))))
      (line__44(_architecture 10 0 44 (_assignment (_simple)(_alias((temp(1))(ZAMIN(2))))(_target(13(1)))(_sensitivity(6(2))))))
      (line__45(_architecture 11 0 45 (_assignment (_simple)(_alias((temp(0))(ZAMIN(2))))(_target(13(0)))(_sensitivity(6(2))))))
      (line__48(_architecture 12 0 48 (_assignment (_simple)(_target(13(3))))))
      (line__49(_architecture 13 0 49 (_assignment (_simple)(_target(13(2))))))
      (line__50(_architecture 14 0 50 (_assignment (_simple)(_alias((temp(1))(ZAHOUR(1))))(_target(13(1)))(_sensitivity(8(1))))))
      (line__51(_architecture 15 0 51 (_assignment (_simple)(_alias((temp(0))(ZAHOUR(0))))(_target(13(0)))(_sensitivity(8(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 16 -1
  )
)
I 000048 55 8626          1618756593564 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 12 ))
  (_version v33)
  (_time 1618756593563 2021.04.18 17:36:33)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618755906507)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1320 0 20 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1320 0 20 (_entity (_in ))))
        (_port (_internal SEL ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1322 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 34 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 35 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 40 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 41 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 46 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 47 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 52 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 54 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 55 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C11 0 56 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C12 0 57 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal ZTMIN ~std_logic_vector{2~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{2~downto~0}~128 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ZTHOUR ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~1324 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_target(13(3))))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((temp(2))(ZTMIN(2))))(_target(13(2)))(_sensitivity(5(2))))))
      (line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((temp(1))(ZTMIN(1))))(_target(13(1)))(_sensitivity(5(1))))))
      (line__33(_architecture 3 0 33 (_assignment (_simple)(_alias((temp(0))(ZTMIN(0))))(_target(13(0)))(_sensitivity(5(0))))))
      (line__36(_architecture 4 0 36 (_assignment (_simple)(_target(13(3))))))
      (line__37(_architecture 5 0 37 (_assignment (_simple)(_target(13(2))))))
      (line__38(_architecture 6 0 38 (_assignment (_simple)(_alias((temp(1))(ZTHOUR(1))))(_target(13(1)))(_sensitivity(7(1))))))
      (line__39(_architecture 7 0 39 (_assignment (_simple)(_alias((temp(0))(ZTHOUR(0))))(_target(13(0)))(_sensitivity(7(0))))))
      (line__42(_architecture 8 0 42 (_assignment (_simple)(_target(13(3))))))
      (line__43(_architecture 9 0 43 (_assignment (_simple)(_alias((temp(2))(ZAMIN(2))))(_target(13(2)))(_sensitivity(6(2))))))
      (line__44(_architecture 10 0 44 (_assignment (_simple)(_alias((temp(1))(ZAMIN(1))))(_target(13(1)))(_sensitivity(6(1))))))
      (line__45(_architecture 11 0 45 (_assignment (_simple)(_alias((temp(0))(ZAMIN(0))))(_target(13(0)))(_sensitivity(6(0))))))
      (line__48(_architecture 12 0 48 (_assignment (_simple)(_target(13(3))))))
      (line__49(_architecture 13 0 49 (_assignment (_simple)(_target(13(2))))))
      (line__50(_architecture 14 0 50 (_assignment (_simple)(_alias((temp(1))(ZAHOUR(1))))(_target(13(1)))(_sensitivity(8(1))))))
      (line__51(_architecture 15 0 51 (_assignment (_simple)(_alias((temp(0))(ZAHOUR(0))))(_target(13(0)))(_sensitivity(8(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 16 -1
  )
)
I 000048 55 8626          1618756898142 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 12 ))
  (_version v33)
  (_time 1618756898141 2021.04.18 17:41:38)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618755906507)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1320 0 20 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1320 0 20 (_entity (_in ))))
        (_port (_internal SEL ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1322 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 34 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 35 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 40 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 41 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 46 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 47 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 52 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 54 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 55 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C11 0 56 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C12 0 57 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal ZTMIN ~std_logic_vector{2~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{2~downto~0}~128 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ZTHOUR ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~1324 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_target(13(3))))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((temp(2))(ZTMIN(2))))(_target(13(2)))(_sensitivity(5(2))))))
      (line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((temp(1))(ZTMIN(1))))(_target(13(1)))(_sensitivity(5(1))))))
      (line__33(_architecture 3 0 33 (_assignment (_simple)(_alias((temp(0))(ZTMIN(0))))(_target(13(0)))(_sensitivity(5(0))))))
      (line__36(_architecture 4 0 36 (_assignment (_simple)(_target(13(3))))))
      (line__37(_architecture 5 0 37 (_assignment (_simple)(_target(13(2))))))
      (line__38(_architecture 6 0 38 (_assignment (_simple)(_alias((temp(1))(ZTHOUR(1))))(_target(13(1)))(_sensitivity(7(1))))))
      (line__39(_architecture 7 0 39 (_assignment (_simple)(_alias((temp(0))(ZTHOUR(0))))(_target(13(0)))(_sensitivity(7(0))))))
      (line__42(_architecture 8 0 42 (_assignment (_simple)(_target(13(3))))))
      (line__43(_architecture 9 0 43 (_assignment (_simple)(_alias((temp(2))(ZAMIN(2))))(_target(13(2)))(_sensitivity(6(2))))))
      (line__44(_architecture 10 0 44 (_assignment (_simple)(_alias((temp(1))(ZAMIN(1))))(_target(13(1)))(_sensitivity(6(1))))))
      (line__45(_architecture 11 0 45 (_assignment (_simple)(_alias((temp(0))(ZAMIN(0))))(_target(13(0)))(_sensitivity(6(0))))))
      (line__48(_architecture 12 0 48 (_assignment (_simple)(_target(13(3))))))
      (line__49(_architecture 13 0 49 (_assignment (_simple)(_target(13(2))))))
      (line__50(_architecture 14 0 50 (_assignment (_simple)(_alias((temp(1))(ZAHOUR(1))))(_target(13(1)))(_sensitivity(8(1))))))
      (line__51(_architecture 15 0 51 (_assignment (_simple)(_alias((temp(0))(ZAHOUR(0))))(_target(13(0)))(_sensitivity(8(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 16 -1
  )
)
I 000048 55 8626          1618757043377 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 12 ))
  (_version v33)
  (_time 1618757043376 2021.04.18 17:44:03)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618755906507)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1320 0 20 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1320 0 20 (_entity (_in ))))
        (_port (_internal SEL ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1322 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 34 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 35 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 40 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 41 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 46 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 47 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 52 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 54 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 55 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C11 0 56 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C12 0 57 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal ZTMIN ~std_logic_vector{2~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{2~downto~0}~128 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ZTHOUR ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~1324 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_target(13(3))))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((temp(2))(ZTMIN(2))))(_target(13(2)))(_sensitivity(5(2))))))
      (line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((temp(1))(ZTMIN(1))))(_target(13(1)))(_sensitivity(5(1))))))
      (line__33(_architecture 3 0 33 (_assignment (_simple)(_alias((temp(0))(ZTMIN(0))))(_target(13(0)))(_sensitivity(5(0))))))
      (line__36(_architecture 4 0 36 (_assignment (_simple)(_target(13(3))))))
      (line__37(_architecture 5 0 37 (_assignment (_simple)(_target(13(2))))))
      (line__38(_architecture 6 0 38 (_assignment (_simple)(_alias((temp(1))(ZTHOUR(1))))(_target(13(1)))(_sensitivity(7(1))))))
      (line__39(_architecture 7 0 39 (_assignment (_simple)(_alias((temp(0))(ZTHOUR(0))))(_target(13(0)))(_sensitivity(7(0))))))
      (line__42(_architecture 8 0 42 (_assignment (_simple)(_target(13(3))))))
      (line__43(_architecture 9 0 43 (_assignment (_simple)(_alias((temp(2))(ZAMIN(2))))(_target(13(2)))(_sensitivity(6(2))))))
      (line__44(_architecture 10 0 44 (_assignment (_simple)(_alias((temp(1))(ZAMIN(1))))(_target(13(1)))(_sensitivity(6(1))))))
      (line__45(_architecture 11 0 45 (_assignment (_simple)(_alias((temp(0))(ZAMIN(0))))(_target(13(0)))(_sensitivity(6(0))))))
      (line__48(_architecture 12 0 48 (_assignment (_simple)(_target(13(3))))))
      (line__49(_architecture 13 0 49 (_assignment (_simple)(_target(13(2))))))
      (line__50(_architecture 14 0 50 (_assignment (_simple)(_alias((temp(1))(ZAHOUR(1))))(_target(13(1)))(_sensitivity(8(1))))))
      (line__51(_architecture 15 0 51 (_assignment (_simple)(_alias((temp(0))(ZAHOUR(0))))(_target(13(0)))(_sensitivity(8(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 16 -1
  )
)
I 000048 55 8277          1618757108975 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 12 ))
  (_version v33)
  (_time 1618757108975 2021.04.18 17:45:08)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618755906507)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1320 0 20 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1320 0 20 (_entity (_in ))))
        (_port (_internal SEL ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1322 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 35 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 36 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 41 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 42 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 47 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 48 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 53 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 55 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 56 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C11 0 57 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C12 0 58 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal ZTMIN ~std_logic_vector{2~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{2~downto~0}~128 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ZTHOUR ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~1324 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(13))(_sensitivity(5)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(13(3))))))
      (line__38(_architecture 2 0 38 (_assignment (_simple)(_target(13(2))))))
      (line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((temp(1))(ZTHOUR(1))))(_target(13(1)))(_sensitivity(7(1))))))
      (line__40(_architecture 4 0 40 (_assignment (_simple)(_alias((temp(0))(ZTHOUR(0))))(_target(13(0)))(_sensitivity(7(0))))))
      (line__43(_architecture 5 0 43 (_assignment (_simple)(_target(13(3))))))
      (line__44(_architecture 6 0 44 (_assignment (_simple)(_alias((temp(2))(ZAMIN(2))))(_target(13(2)))(_sensitivity(6(2))))))
      (line__45(_architecture 7 0 45 (_assignment (_simple)(_alias((temp(1))(ZAMIN(1))))(_target(13(1)))(_sensitivity(6(1))))))
      (line__46(_architecture 8 0 46 (_assignment (_simple)(_alias((temp(0))(ZAMIN(0))))(_target(13(0)))(_sensitivity(6(0))))))
      (line__49(_architecture 9 0 49 (_assignment (_simple)(_target(13(3))))))
      (line__50(_architecture 10 0 50 (_assignment (_simple)(_target(13(2))))))
      (line__51(_architecture 11 0 51 (_assignment (_simple)(_alias((temp(1))(ZAHOUR(1))))(_target(13(1)))(_sensitivity(8(1))))))
      (line__52(_architecture 12 0 52 (_assignment (_simple)(_alias((temp(0))(ZAHOUR(0))))(_target(13(0)))(_sensitivity(8(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 )
  )
  (_model . arh_str 13 -1
  )
)
I 000048 55 7282          1618757177958 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 12 ))
  (_version v33)
  (_time 1618757177957 2021.04.18 17:46:17)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618755906507)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1320 0 20 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1320 0 20 (_entity (_in ))))
        (_port (_internal SEL ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1322 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 35 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 36 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 42 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 43 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 49 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 50 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 56 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 58 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 59 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C11 0 60 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C12 0 61 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal ZTMIN ~std_logic_vector{2~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{2~downto~0}~128 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ZTHOUR ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~1324 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(13))(_sensitivity(5)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_target(13))(_sensitivity(7)))))
      (line__48(_architecture 2 0 48 (_assignment (_simple)(_target(13))(_sensitivity(6)))))
      (line__55(_architecture 3 0 55 (_assignment (_simple)(_target(13))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 )
    (2 2 )
    (2 )
    (2 2 )
  )
  (_model . arh_str 4 -1
  )
)
I 000048 55 7645          1618757370771 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 12 ))
  (_version v33)
  (_time 1618757370770 2021.04.18 17:49:30)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618755906507)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1320 0 20 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1320 0 20 (_entity (_in ))))
        (_port (_internal SEL ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1322 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 35 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 36 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 42 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 43 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 49 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 50 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 56 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 58 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 59 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C11 0 60 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C12 0 61 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal ZTMIN ~std_logic_vector{2~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{2~downto~0}~128 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ZTHOUR ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~1324 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_target(13(3))))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((temp(2))(ZTMIN(2))))(_target(13(2)))(_sensitivity(5(2))))))
      (line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((temp(1))(ZTMIN(1))))(_target(13(1)))(_sensitivity(5(1))))))
      (line__33(_architecture 3 0 33 (_assignment (_simple)(_alias((temp(0))(ZTMIN(0))))(_target(13(0)))(_sensitivity(5(0))))))
      (line__41(_architecture 4 0 41 (_assignment (_simple)(_target(13))(_sensitivity(7)))))
      (line__48(_architecture 5 0 48 (_assignment (_simple)(_target(13))(_sensitivity(6)))))
      (line__55(_architecture 6 0 55 (_assignment (_simple)(_target(13))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 )
    (2 2 )
  )
  (_model . arh_str 7 -1
  )
)
I 000048 55 7960          1618757563219 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 12 ))
  (_version v33)
  (_time 1618757563218 2021.04.18 17:52:43)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618755906507)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1320 0 20 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1320 0 20 (_entity (_in ))))
        (_port (_internal SEL ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1322 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 35 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 36 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 42 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 43 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 49 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 50 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 56 (_component decodificator_7seg )
    (_port
      ((A)(temp))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 58 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 59 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C11 0 60 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C12 0 61 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal ZTMIN ~std_logic_vector{2~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{2~downto~0}~128 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ZTHOUR ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1216 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~1324 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1326 0 26 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_target(13(3))))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((temp(2))(ZTMIN(2))))(_target(13(2)))(_sensitivity(5(2))))))
      (line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((temp(1))(ZTMIN(1))))(_target(13(1)))(_sensitivity(5(1))))))
      (line__33(_architecture 3 0 33 (_assignment (_simple)(_alias((temp(0))(ZTMIN(0))))(_target(13(0)))(_sensitivity(5(0))))))
      (line__37(_architecture 4 0 37 (_assignment (_simple)(_target(13(3))))))
      (line__38(_architecture 5 0 38 (_assignment (_simple)(_target(13(2))))))
      (line__39(_architecture 6 0 39 (_assignment (_simple)(_alias((temp(1))(ZTHOUR(1))))(_target(13(1)))(_sensitivity(7(1))))))
      (line__40(_architecture 7 0 40 (_assignment (_simple)(_alias((temp(0))(ZTHOUR(0))))(_target(13(0)))(_sensitivity(7(0))))))
      (line__48(_architecture 8 0 48 (_assignment (_simple)(_target(13))(_sensitivity(6)))))
      (line__55(_architecture 9 0 55 (_assignment (_simple)(_target(13))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 )
    (2 2 )
  )
  (_model . arh_str 10 -1
  )
)
I 000049 55 1706          1618758210434 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618758210433 2021.04.18 18:03:30)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758210372)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618758236459 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618758236458 2021.04.18 18:03:56)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2136          1618758265697 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618758265696 2021.04.18 18:04:25)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758260514)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1480          1618758272817 arh_comp
(_unit VHDL (mux2_1_7b 1 4 (arh_comp 1 10 ))
  (_version v33)
  (_time 1618758272817 2021.04.18 18:04:32)
  (_source (\./src/MUX4_1_7b.vhd\(\./src/MUX2_1_7b.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618755594320)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 1 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000048 55 6546          1618758378751 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618758378750 2021.04.18 18:06:18)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758378735)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 27 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 28 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 29 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 30 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 31 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 32 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 33 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 34 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 36 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C11 0 38 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C12 0 39 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1330 0 24 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1330 0 24 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1330 0 24 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1330 0 24 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1330 0 24 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1330 0 24 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1330 0 24 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1330 0 24 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1480          1618758708581 arh_comp
(_unit VHDL (mux2_1_7b 1 4 (arh_comp 1 10 ))
  (_version v33)
  (_time 1618758708580 2021.04.18 18:11:48)
  (_source (\./src/MUX4_1_7b.vhd\(\./src/MUX2_1_7b.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618755594320)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 1 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000048 55 6319          1618758713387 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618758713386 2021.04.18 18:11:53)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758378735)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 26 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 27 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 28 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 29 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 30 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 31 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 32 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 33 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 35 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 36 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C11 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C12 0 38 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1466          1618758869657 arh_comp
(_unit VHDL (mux2_1_7b 1 4 (arh_comp 1 10 ))
  (_version v33)
  (_time 1618758869657 2021.04.18 18:14:29)
  (_source (\./src/MUX4_1_7b.vhd\(\./src/MUX2_1_7b.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618755594320)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 1 12 (_process (_simple)(_target(3))(_read(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1480          1618758901612 arh_comp
(_unit VHDL (mux2_1_7b 1 4 (arh_comp 1 10 ))
  (_version v33)
  (_time 1618758901612 2021.04.18 18:15:01)
  (_source (\./src/MUX4_1_7b.vhd\(\./src/MUX2_1_7b.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618755594320)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 1 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000048 55 6487          1618758954948 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618758954948 2021.04.18 18:15:54)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758378735)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 26 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 27 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 28 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 29 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 30 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 31 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 32 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 33 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 36 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C11 0 38 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C12 0 39 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 6793          1618759001266 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618759001266 2021.04.18 18:16:41)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758378735)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 26 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 27 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 28 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 29 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 30 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 31 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 32 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 33 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 36 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C11 0 38 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C12 0 39 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(9)))))
      (line__35__1(_architecture 1 0 35 (_assignment (_simple)(_target(10)))))
      (line__35__2(_architecture 2 0 35 (_assignment (_simple)(_target(11)))))
      (line__35__3(_architecture 3 0 35 (_assignment (_simple)(_target(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . arh_str 4 -1
  )
)
I 000048 55 6319          1618759125705 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618759125704 2021.04.18 18:18:45)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758378735)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 26 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 27 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 28 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 29 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 30 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 31 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 32 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 33 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 36 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C11 0 38 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C12 0 39 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6854          1618759224544 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618759224544 2021.04.18 18:20:24)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758378735)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 26 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 27 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 28 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 29 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 30 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 31 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 32 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 33 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 36 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C11 0 38 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C12 0 39 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((UCTDMIN)(T1)))(_target(9))(_sensitivity(13)))))
      (line__35__1(_architecture 1 0 35 (_assignment (_simple)(_alias((ZCTDMIN)(T2)))(_target(10))(_sensitivity(14)))))
      (line__35__2(_architecture 2 0 35 (_assignment (_simple)(_alias((UCTDHOUR)(T3)))(_target(11))(_sensitivity(15)))))
      (line__35__3(_architecture 3 0 35 (_assignment (_simple)(_alias((ZCTDHOUR)(T4)))(_target(12))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 4 -1
  )
)
I 000048 55 6319          1618759396559 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618759396558 2021.04.18 18:23:16)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758378735)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 26 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 27 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 28 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C2 0 29 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 30 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C10 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C3 0 32 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 33 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 35 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 36 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6319          1618759420535 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618759420535 2021.04.18 18:23:40)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758378735)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 26 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 27 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 28 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 29 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 30 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 32 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 33 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 35 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 36 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1278          1618759978316 arh_comp
(_unit VHDL (comp_6b 0 6 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618759978316 2021.04.18 18:32:58)
  (_source (\./src/Comparator_6b.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618759926060)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000048 55 3209          1618760231737 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618760231737 2021.04.18 18:37:11)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 3209          1618760364138 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618760364138 2021.04.18 18:39:24)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000049 55 1305          1618773962433 arh_comp
(_unit VHDL (comp_6b 1 6 (arh_comp 1 11 ))
  (_version v33)
  (_time 1618773962433 2021.04.18 22:26:02)
  (_source (\./src/Comparator_6b.vhd\(\./src/Comparator_4b.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618759926060)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 1 13 (_assignment (_simple)(_target(2))(_sensitivity(1(3))(1(2))(1(1))(1(0))(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000048 55 2559          1618774201201 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618774201200 2021.04.18 22:30:01)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 2717          1618774302815 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618774302815 2021.04.18 22:31:42)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 20 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((N1)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
V 000049 55 1305          1618774509117 arh_comp
(_unit VHDL (comp_6b 1 6 (arh_comp 1 10 ))
  (_version v33)
  (_time 1618774509116 2021.04.18 22:35:09)
  (_source (\./src/Comparator_6b.vhd\(\./src/Comparator_4b.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618759926060)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1255          1618774554473 arh_comp
(_unit VHDL (comp_4b 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618774554472 2021.04.18 22:35:54)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618774509007)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000048 55 2717          1618774624997 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618774624996 2021.04.18 22:37:04)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 20 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((N1)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000049 55 1255          1618774726817 arh_comp
(_unit VHDL (comp_4b 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618774726816 2021.04.18 22:38:46)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618774509007)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1245          1618774939289 arh_comp
(_unit VHDL (comp_4b 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618774939288 2021.04.18 22:42:19)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618774509007)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_read(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1245          1618775215090 arh_comp
(_unit VHDL (comp_4b 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618775215089 2021.04.18 22:46:55)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618774509007)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_read(1(3))(1(2))(1(1))(1(0))(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1255          1618775285412 arh_comp
(_unit VHDL (comp_4b 0 5 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618775285412 2021.04.18 22:48:05)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618774509007)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(1(3))(1(2))(1(1))(1(0))(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1228          1618775439550 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618775439549 2021.04.18 22:50:39)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775439456)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1228          1618775475667 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618775475666 2021.04.18 22:51:15)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775439456)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1(3))(1(2))(1(1))(1(0))(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1228          1618775499097 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618775499096 2021.04.18 22:51:39)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1228          1618775579531 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618775579530 2021.04.18 22:52:59)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000048 55 2717          1618775586801 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618775586800 2021.04.18 22:53:06)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 20 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((N1)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000049 55 1228          1618775607614 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618775607613 2021.04.18 22:53:27)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1228          1618775670030 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618775670029 2021.04.18 22:54:30)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1228          1618775716006 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618775716005 2021.04.18 22:55:16)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1(3))(1(2))(1(1))(1(0))(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1228          1618775766117 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618775766116 2021.04.18 22:56:06)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000048 55 3314          1618776005109 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618776005108 2021.04.18 23:00:05)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 20 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 21 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 22 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 23 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((N1)(_string \"0"\)))(_target(9)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 2 -1
  )
)
I 000048 55 3150          1618776060739 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618776060738 2021.04.18 23:01:00)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C2 0 21 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 22 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 23 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((N1)(_string \"0"\)))(_target(9)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 2 -1
  )
)
I 000048 55 3147          1618776086176 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618776086175 2021.04.18 23:01:26)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C2 0 21 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 22 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 23 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((N1)(_string \"0"\)))(_target(9)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(8))(_sensitivity(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 2 -1
  )
)
I 000048 55 3311          1618776152051 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618776152050 2021.04.18 23:02:32)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 20 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 21 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 22 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 23 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((N1)(_string \"0"\)))(_target(9)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(8))(_sensitivity(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 2 -1
  )
)
I 000048 55 3314          1618776178086 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618776178085 2021.04.18 23:02:58)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 20 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 21 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 22 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 23 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((N1)(_string \"0"\)))(_target(9)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 2 -1
  )
)
I 000048 55 3209          1618776262217 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618776262216 2021.04.18 23:04:22)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 6217          1618777116394 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618777116393 2021.04.18 23:18:36)
  (_source (\./src/Modul_Numarare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618777065572)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 36 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 38 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 40 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_target(12))(_sensitivity(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 6217          1618778121601 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618778121600 2021.04.18 23:35:21)
  (_source (\./src/Modul_Numarare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618777065572)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 36 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 38 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 40 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_target(12))(_sensitivity(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000049 55 1228          1618778126547 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618778126546 2021.04.18 23:35:26)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1618778126738 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618778126738 2021.04.18 23:35:26)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618341538676)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618778127113 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618778127112 2021.04.18 23:35:27)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1708          1618778127270 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618778127269 2021.04.18 23:35:27)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748095268)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1706          1618778127410 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618778127409 2021.04.18 23:35:27)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758210372)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618778127520 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618778127519 2021.04.18 23:35:27)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618778127702 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618778127701 2021.04.18 23:35:27)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2136          1618778127890 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618778127890 2021.04.18 23:35:27)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758260514)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618778128055 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618778128054 2021.04.18 23:35:28)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1480          1618778128178 arh_comp
(_unit VHDL (mux2_1_7b 1 4 (arh_comp 1 10 ))
  (_version v33)
  (_time 1618778128178 2021.04.18 23:35:28)
  (_source (\./src/MUX4_1_7b.vhd\(\./src/MUX2_1_7b.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618755594320)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 1 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2228          1618778128273 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618778128272 2021.04.18 23:35:28)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(10)(6)(7)(8)(5))(_sensitivity(9)(3)(1)(4)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 6217          1618778128429 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618778128428 2021.04.18 23:35:28)
  (_source (\./src/Modul_Numarare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618777065572)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 36 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 38 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 40 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_target(12))(_sensitivity(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 6319          1618778128570 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618778128569 2021.04.18 23:35:28)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758378735)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 26 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 27 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 28 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 29 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 30 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 32 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 33 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 35 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 36 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3209          1618778128648 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618778128647 2021.04.18 23:35:28)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 5174          1618778234512 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618778234511 2021.04.18 23:37:14)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618777599392)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 34 (_component num_mod10 )
    (_port
      ((EN)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C2 0 35 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 36 (_component num_mod24 )
    (_port
      ((EN)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_process
      (line__33(_architecture 0 0 33 (_assignment (_simple)(_alias((N2)(M)))(_target(9))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 5011          1618778241012 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618778241011 2021.04.18 23:37:21)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618777599392)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 5091          1618778996833 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618778996832 2021.04.18 23:49:56)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(M))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(N1))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(H))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1228          1618779624811 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618779624810 2021.04.19 00:00:24)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1(3))(1(2))(1(1))(1(0))(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1618779624921 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618779624920 2021.04.19 00:00:24)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618341538676)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618779625030 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618779625029 2021.04.19 00:00:25)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1708          1618779625139 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779625138 2021.04.19 00:00:25)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748095268)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1706          1618779625233 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779625232 2021.04.19 00:00:25)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758210372)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618779625311 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779625310 2021.04.19 00:00:25)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618779625421 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779625420 2021.04.19 00:00:25)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2136          1618779625546 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779625545 2021.04.19 00:00:25)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758260514)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618779625624 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618779625623 2021.04.19 00:00:25)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618779625718 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618779625717 2021.04.19 00:00:25)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2228          1618779625827 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618779625826 2021.04.19 00:00:25)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(7)(8)(5)(6)(10))(_sensitivity(4)(1)(2)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 6217          1618779626015 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618779626014 2021.04.19 00:00:26)
  (_source (\./src/Modul_Numarare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618777065572)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 36 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 38 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 40 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_target(12))(_sensitivity(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 3209          1618779626218 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618779626217 2021.04.19 00:00:26)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 5091          1618779626546 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618779626545 2021.04.19 00:00:26)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(M))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(N1))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(H))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1228          1618779640621 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618779640620 2021.04.19 00:00:40)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1(3))(1(2))(1(1))(1(0))(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1618779640699 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618779640698 2021.04.19 00:00:40)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618341538676)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618779640777 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618779640776 2021.04.19 00:00:40)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1708          1618779640840 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779640839 2021.04.19 00:00:40)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748095268)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1706          1618779640918 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779640917 2021.04.19 00:00:40)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758210372)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618779640980 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779640979 2021.04.19 00:00:40)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618779641058 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779641057 2021.04.19 00:00:41)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2136          1618779641152 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779641151 2021.04.19 00:00:41)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758260514)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618779641277 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618779641276 2021.04.19 00:00:41)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618779641355 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618779641354 2021.04.19 00:00:41)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2228          1618779641449 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618779641448 2021.04.19 00:00:41)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(8)(5)(7)(6)(10))(_sensitivity(4)(2)(1)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 6217          1618779641512 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618779641511 2021.04.19 00:00:41)
  (_source (\./src/Modul_Numarare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618777065572)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 36 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 38 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 40 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_target(12))(_sensitivity(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 6280          1618779641590 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618779641589 2021.04.19 00:00:41)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779626077)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 26 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 27 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 28 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 29 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 30 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 32 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 33 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 35 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 36 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3209          1618779641652 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618779641651 2021.04.19 00:00:41)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 5091          1618779641808 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618779641807 2021.04.19 00:00:41)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(M))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(N1))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(H))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1228          1618779668286 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618779668285 2021.04.19 00:01:08)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1618779668364 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618779668363 2021.04.19 00:01:08)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618341538676)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618779668504 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618779668504 2021.04.19 00:01:08)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1708          1618779668583 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779668582 2021.04.19 00:01:08)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748095268)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1706          1618779668677 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779668676 2021.04.19 00:01:08)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758210372)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618779668755 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779668754 2021.04.19 00:01:08)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618779668817 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779668816 2021.04.19 00:01:08)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2136          1618779668911 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779668910 2021.04.19 00:01:08)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758260514)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618779668989 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618779668988 2021.04.19 00:01:08)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618779669052 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618779669051 2021.04.19 00:01:09)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2228          1618779669130 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618779669129 2021.04.19 00:01:09)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(8)(5)(6)(7)(10))(_sensitivity(3)(2)(4)(1)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 6217          1618779669208 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618779669207 2021.04.19 00:01:09)
  (_source (\./src/Modul_Numarare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618777065572)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 36 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 38 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 40 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_target(12))(_sensitivity(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 6280          1618779669270 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618779669269 2021.04.19 00:01:09)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779626077)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 26 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 27 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 28 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 29 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 30 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 32 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 33 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 35 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 36 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3209          1618779669317 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618779669316 2021.04.19 00:01:09)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 5091          1618779669474 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618779669473 2021.04.19 00:01:09)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(M))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(N1))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(H))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1228          1618779706985 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618779706984 2021.04.19 00:01:46)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1618779707079 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618779707078 2021.04.19 00:01:47)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618341538676)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618779707173 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618779707172 2021.04.19 00:01:47)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1708          1618779707251 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779707250 2021.04.19 00:01:47)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748095268)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1706          1618779707329 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779707328 2021.04.19 00:01:47)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758210372)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618779707391 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779707390 2021.04.19 00:01:47)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618779707485 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779707484 2021.04.19 00:01:47)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2136          1618779707626 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779707625 2021.04.19 00:01:47)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758260514)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618779707688 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618779707687 2021.04.19 00:01:47)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618779707766 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618779707765 2021.04.19 00:01:47)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2228          1618779707845 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618779707844 2021.04.19 00:01:47)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(8)(7)(5)(6)(10))(_sensitivity(2)(4)(3)(1)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 6217          1618779707923 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618779707922 2021.04.19 00:01:47)
  (_source (\./src/Modul_Numarare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618777065572)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 36 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 38 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 40 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_target(12))(_sensitivity(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 6280          1618779708001 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618779708000 2021.04.19 00:01:48)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779626077)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 26 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 27 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 28 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 29 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 30 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 32 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 33 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 35 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 36 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3209          1618779708048 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618779708047 2021.04.19 00:01:48)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 5091          1618779708204 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618779708203 2021.04.19 00:01:48)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(M))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(N1))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(H))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1228          1618779724579 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618779724578 2021.04.19 00:02:04)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1618779724673 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618779724672 2021.04.19 00:02:04)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618341538676)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618779724751 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618779724750 2021.04.19 00:02:04)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1708          1618779724829 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779724828 2021.04.19 00:02:04)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748095268)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1706          1618779724908 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779724907 2021.04.19 00:02:04)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758210372)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618779724970 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779724969 2021.04.19 00:02:04)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618779725048 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779725047 2021.04.19 00:02:05)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2136          1618779725126 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618779725125 2021.04.19 00:02:05)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758260514)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618779725189 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618779725188 2021.04.19 00:02:05)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618779725267 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618779725266 2021.04.19 00:02:05)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2228          1618779725345 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618779725344 2021.04.19 00:02:05)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(7)(5)(6)(8)(10))(_sensitivity(1)(4)(3)(2)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 6217          1618779725439 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618779725438 2021.04.19 00:02:05)
  (_source (\./src/Modul_Numarare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618777065572)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 36 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 38 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 40 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_target(12))(_sensitivity(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 6280          1618779725501 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618779725500 2021.04.19 00:02:05)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779626077)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 26 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 27 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 28 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 29 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 30 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 32 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 33 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 35 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 36 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3209          1618779725548 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618779725547 2021.04.19 00:02:05)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 9945          1618779725626 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618779725625 2021.04.19 00:02:05)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778128707)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 43 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(N1))
      ((AFISARE)(N2))
      ((SETTIME)(N3))
      ((SETALARM)(N4))
      ((RINGALARM)(N5))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 44 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 45 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 46 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(N1))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 47 (_component modul_afisare )
    (_port
      ((AFISARE)(N2))
      ((UTMIN)(T1))
      ((ZTMIN)(T2))
      ((UTHOUR)(T3))
      ((ZTHOUR)(T4))
      ((UAMIN)(A1))
      ((ZAMIN)(A2))
      ((UAHOUR)(A3))
      ((ZAHOUR)(A4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 5091          1618779725829 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618779725828 2021.04.19 00:02:05)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(M))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(N1))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(H))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1228          1618780297160 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618780297159 2021.04.19 00:11:37)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1(3))(1(2))(1(1))(1(0))(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1618780297270 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618780297269 2021.04.19 00:11:37)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618341538676)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618780297426 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618780297425 2021.04.19 00:11:37)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1708          1618780297613 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618780297612 2021.04.19 00:11:37)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748095268)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1706          1618780297713 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618780297712 2021.04.19 00:11:37)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758210372)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618780297802 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618780297802 2021.04.19 00:11:37)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618780297902 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618780297902 2021.04.19 00:11:37)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2136          1618780298007 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618780298006 2021.04.19 00:11:38)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758260514)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618780298101 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618780298100 2021.04.19 00:11:38)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618780298211 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618780298210 2021.04.19 00:11:38)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2228          1618780298289 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618780298288 2021.04.19 00:11:38)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(5)(8)(6)(7)(10))(_sensitivity(3)(2)(4)(1)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 6217          1618780298398 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618780298397 2021.04.19 00:11:38)
  (_source (\./src/Modul_Numarare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618777065572)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 36 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 38 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 40 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_target(12))(_sensitivity(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 6280          1618780298507 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618780298506 2021.04.19 00:11:38)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779626077)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 26 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 27 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 28 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 29 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 30 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 32 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 33 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 35 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 36 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3209          1618780298570 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618780298569 2021.04.19 00:11:38)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 10189         1618780298722 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618780298721 2021.04.19 00:11:38)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778128707)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 43 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(N2))
      ((AFISARE)(N3))
      ((SETTIME)(N4))
      ((SETALARM)(N5))
      ((RINGALARM)(N6))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 44 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 45 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 46 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(N1))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 48 (_component modul_afisare )
    (_port
      ((AFISARE)(N3))
      ((UTMIN)(T1))
      ((ZTMIN)(T2))
      ((UTHOUR)(T3))
      ((ZTHOUR)(T4))
      ((UAMIN)(A1))
      ((ZAMIN)(A2))
      ((UAHOUR)(A3))
      ((ZAHOUR)(A4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(14))(_sensitivity(13)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 5091          1618780298972 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618780298971 2021.04.19 00:11:38)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(M))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(N1))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(H))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1228          1618780517411 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618780517410 2021.04.19 00:15:17)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1618780517568 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618780517567 2021.04.19 00:15:17)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618341538676)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618780517677 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618780517676 2021.04.19 00:15:17)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1708          1618780517802 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618780517801 2021.04.19 00:15:17)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748095268)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1706          1618780517974 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618780517973 2021.04.19 00:15:17)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758210372)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618780518114 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618780518114 2021.04.19 00:15:18)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618780518208 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618780518207 2021.04.19 00:15:18)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2136          1618780518333 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618780518332 2021.04.19 00:15:18)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758260514)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618780518474 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618780518473 2021.04.19 00:15:18)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618780518599 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618780518598 2021.04.19 00:15:18)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2228          1618780518755 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618780518754 2021.04.19 00:15:18)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(6)(7)(8)(5)(10))(_sensitivity(2)(1)(4)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 6217          1618780518865 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618780518864 2021.04.19 00:15:18)
  (_source (\./src/Modul_Numarare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618777065572)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 36 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 38 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 40 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_target(12))(_sensitivity(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 6280          1618780518974 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618780518973 2021.04.19 00:15:18)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779626077)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 26 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 27 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 28 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 29 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 30 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 32 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 33 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 35 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 36 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3209          1618780519037 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618780519036 2021.04.19 00:15:19)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 8982          1618780519146 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618780519145 2021.04.19 00:15:19)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778128707)
    (_use )
  )
  (_component
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation C2 0 44 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 45 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 46 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(N1))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 48 (_component modul_afisare )
    (_port
      ((AFISARE)(N3))
      ((UTMIN)(T1))
      ((ZTMIN)(T2))
      ((UTHOUR)(T3))
      ((ZTHOUR)(T4))
      ((UAMIN)(A1))
      ((ZAMIN)(A2))
      ((UAHOUR)(A3))
      ((ZAHOUR)(A4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(14))(_sensitivity(13)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 5091          1618780519255 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618780519254 2021.04.19 00:15:19)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(M))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(N1))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(H))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1228          1618780812429 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618780812429 2021.04.19 00:20:12)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1618780812540 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618780812539 2021.04.19 00:20:12)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618341538676)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618780812634 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618780812633 2021.04.19 00:20:12)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1708          1618780812743 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618780812742 2021.04.19 00:20:12)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748095268)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1706          1618780812852 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618780812851 2021.04.19 00:20:12)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758210372)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618780812930 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618780812929 2021.04.19 00:20:12)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618780813040 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618780813039 2021.04.19 00:20:13)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2136          1618780813134 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618780813133 2021.04.19 00:20:13)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758260514)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618780813227 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618780813226 2021.04.19 00:20:13)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618780813305 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618780813304 2021.04.19 00:20:13)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2228          1618780813430 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618780813429 2021.04.19 00:20:13)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(6)(8)(5)(7)(10))(_sensitivity(3)(4)(2)(1)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 6217          1618780813540 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618780813539 2021.04.19 00:20:13)
  (_source (\./src/Modul_Numarare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618777065572)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 36 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 38 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 40 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_target(12))(_sensitivity(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 6280          1618780813665 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618780813664 2021.04.19 00:20:13)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779626077)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 26 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 27 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 28 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 29 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 30 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 32 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 33 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 35 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 36 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3209          1618780813727 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618780813726 2021.04.19 00:20:13)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 4836          1618780813946 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618780813945 2021.04.19 00:20:13)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778128707)
    (_use )
  )
  (_component
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C2 0 44 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 5091          1618780814009 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618780814008 2021.04.19 00:20:14)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(M))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(N1))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(H))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1228          1618781101301 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618781101300 2021.04.19 00:25:01)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1618781101379 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618781101378 2021.04.19 00:25:01)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618341538676)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618781101444 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618781101441 2021.04.19 00:25:01)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1708          1618781101535 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618781101534 2021.04.19 00:25:01)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748095268)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1706          1618781101614 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618781101613 2021.04.19 00:25:01)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758210372)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618781101692 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618781101691 2021.04.19 00:25:01)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618781101754 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618781101753 2021.04.19 00:25:01)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2136          1618781101832 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618781101831 2021.04.19 00:25:01)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758260514)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618781101910 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618781101909 2021.04.19 00:25:01)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618781102067 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618781102066 2021.04.19 00:25:02)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2228          1618781102129 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618781102128 2021.04.19 00:25:02)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(7)(6)(5)(8)(10))(_sensitivity(2)(3)(4)(1)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 6207          1618781102192 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618781102191 2021.04.19 00:25:02)
  (_source (\./src/Modul_Numarare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618777065572)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 36 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 38 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 40 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_target(12))(_sensitivity(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 6280          1618781102285 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618781102284 2021.04.19 00:25:02)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779626077)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 26 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 27 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 28 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 29 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 30 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 32 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 33 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 35 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 36 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3209          1618781102317 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618781102316 2021.04.19 00:25:02)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 4836          1618781102379 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618781102378 2021.04.19 00:25:02)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778128707)
    (_use )
  )
  (_component
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C2 0 44 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 5091          1618781102426 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618781102425 2021.04.19 00:25:02)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(M))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(N1))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(H))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6674          1618781207524 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618781207523 2021.04.19 00:26:47)
  (_source (\./src/Modul_Numarare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618777065572)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 36 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 38 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 40 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_target(12))(_sensitivity(10)(11)))))
      (line__41(_architecture 3 0 41 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(2))(_sensitivity(15)))))
      (line__41__1(_architecture 4 0 41 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(3))(_sensitivity(16)))))
      (line__41__2(_architecture 5 0 41 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(4))(_sensitivity(17)))))
      (line__41__3(_architecture 6 0 41 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(5))(_sensitivity(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 7 -1
  )
)
I 000048 55 5160          1618782002901 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618782002900 2021.04.19 00:40:02)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778128707)
    (_use )
  )
  (_component
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation C3 0 45 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 10189         1618782598926 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618782598925 2021.04.19 00:49:58)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778128707)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 43 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(N2))
      ((AFISARE)(N3))
      ((SETTIME)(N4))
      ((SETALARM)(N5))
      ((RINGALARM)(N6))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 44 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 45 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 46 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(N1))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 48 (_component modul_afisare )
    (_port
      ((AFISARE)(N3))
      ((UTMIN)(T1))
      ((ZTMIN)(T2))
      ((UTHOUR)(T3))
      ((ZTHOUR)(T4))
      ((UAMIN)(A1))
      ((ZAMIN)(A2))
      ((UAHOUR)(A3))
      ((ZAHOUR)(A4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(14))(_sensitivity(13)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 5378          1618783712723 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618783712722 2021.04.19 01:08:32)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778128707)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 44 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(N2))
      ((AFISARE)(N3))
      ((SETTIME)(N4))
      ((SETALARM)(N5))
      ((RINGALARM)(N6))
    )
    (_use (_entity . uc)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((N2)(_string \"1"\)))(_target(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 5219          1618784254975 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618784254974 2021.04.19 01:17:34)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778128707)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 44 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(N2))
      ((AFISARE)(N3))
      ((SETTIME)(N4))
      ((SETALARM)(N5))
      ((RINGALARM)(N6))
    )
    (_use (_entity . uc)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1228          1618785021692 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618785021691 2021.04.19 01:30:21)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1(3))(1(2))(1(1))(1(0))(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1618785021856 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618785021855 2021.04.19 01:30:21)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618341538676)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618785022018 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618785022017 2021.04.19 01:30:22)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1708          1618785022106 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618785022105 2021.04.19 01:30:22)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748095268)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1706          1618785022355 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618785022354 2021.04.19 01:30:22)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758210372)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618785022621 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618785022620 2021.04.19 01:30:22)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618785022920 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618785022919 2021.04.19 01:30:22)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2136          1618785023157 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618785023157 2021.04.19 01:30:23)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758260514)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618785023389 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618785023389 2021.04.19 01:30:23)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618785023513 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618785023512 2021.04.19 01:30:23)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2228          1618785023608 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618785023608 2021.04.19 01:30:23)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(10)(7)(8)(5)(6))(_sensitivity(9)(4)(2)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 6692          1618785023750 arh_str
(_unit VHDL (ceas 1 4 (arh_str 1 9 ))
  (_version v33)
  (_time 1618785023750 2021.04.19 01:30:23)
  (_source (\./src/Modul_Numarare.vhd\(\./src/Ceas.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618777065572)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 1 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 1 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 1 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 1 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 1 33 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 1 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 1 36 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 1 38 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 1 40 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 1 35 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__37(_architecture 1 1 37 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
      (line__39(_architecture 2 1 39 (_assignment (_simple)(_target(12))(_sensitivity(10)(11)))))
      (line__41(_architecture 3 1 41 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(2))(_sensitivity(15)))))
      (line__41__1(_architecture 4 1 41 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(3))(_sensitivity(16)))))
      (line__41__2(_architecture 5 1 41 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(4))(_sensitivity(17)))))
      (line__41__3(_architecture 6 1 41 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(5))(_sensitivity(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 7 -1
  )
)
I 000048 55 6280          1618785023883 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618785023882 2021.04.19 01:30:23)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779626077)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 26 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 27 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 28 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 29 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 30 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 32 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 33 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 35 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 36 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3209          1618785023948 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618785023948 2021.04.19 01:30:23)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 7673          1618785024122 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618785024121 2021.04.19 01:30:24)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778128707)
    (_use )
  )
  (_component
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation C2 0 45 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 46 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C5 0 49 (_component modul_afisare )
    (_port
      ((AFISARE)(N3))
      ((UTMIN)(T1))
      ((ZTMIN)(T2))
      ((UTHOUR)(T3))
      ((ZTHOUR)(T4))
      ((UAMIN)(A1))
      ((ZAMIN)(A2))
      ((UAHOUR)(A3))
      ((ZAHOUR)(A4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 5091          1618785024181 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618785024180 2021.04.19 01:30:24)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(M))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(N1))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(H))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6547          1618840953602 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618840953601 2021.04.19 17:02:33)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779626077)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 30 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(AFISARE))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 32 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 33 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(AFISARE))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 35 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 36 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(AFISARE))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 38 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 39 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 40 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(AFISARE))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((temp)(AFISARE)))(_target(21))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 6535          1618840977212 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618840977212 2021.04.19 17:02:57)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779626077)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 30 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(temp))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 32 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 33 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(temp))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 35 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 36 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(temp))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 38 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 39 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 40 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(temp))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((temp)(AFISARE)))(_target(21))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000049 55 1228          1618841074166 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618841074166 2021.04.19 17:04:34)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1618841074440 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618841074439 2021.04.19 17:04:34)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618341538676)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618841074657 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618841074657 2021.04.19 17:04:34)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1708          1618841074820 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618841074819 2021.04.19 17:04:34)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748095268)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1706          1618841074948 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618841074948 2021.04.19 17:04:34)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758210372)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618841075050 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618841075050 2021.04.19 17:04:35)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618841075183 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618841075182 2021.04.19 17:04:35)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2136          1618841075317 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618841075317 2021.04.19 17:04:35)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758260514)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618841075684 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618841075683 2021.04.19 17:04:35)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618841075850 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618841075850 2021.04.19 17:04:35)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2228          1618841076024 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618841076024 2021.04.19 17:04:36)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(10)(7)(5)(6)(8))(_sensitivity(9)(3)(4)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 6692          1618841076234 arh_str
(_unit VHDL (ceas 1 4 (arh_str 1 9 ))
  (_version v33)
  (_time 1618841076233 2021.04.19 17:04:36)
  (_source (\./src/Modul_Numarare.vhd\(\./src/Ceas.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618777065572)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 1 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 1 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 1 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 1 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 1 33 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 1 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 1 36 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 1 38 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 1 40 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 1 35 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__37(_architecture 1 1 37 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
      (line__39(_architecture 2 1 39 (_assignment (_simple)(_target(12))(_sensitivity(10)(11)))))
      (line__41(_architecture 3 1 41 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(2))(_sensitivity(15)))))
      (line__41__1(_architecture 4 1 41 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(3))(_sensitivity(16)))))
      (line__41__2(_architecture 5 1 41 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(4))(_sensitivity(17)))))
      (line__41__3(_architecture 6 1 41 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(5))(_sensitivity(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 7 -1
  )
)
I 000048 55 6535          1618841076374 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618841076373 2021.04.19 17:04:36)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779626077)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 30 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(temp))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 32 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 33 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(temp))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 35 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 36 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(temp))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 38 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 39 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 40 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(temp))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((temp)(AFISARE)))(_target(21))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 3209          1618841076545 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618841076545 2021.04.19 17:04:36)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 7673          1618841076673 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618841076672 2021.04.19 17:04:36)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778128707)
    (_use )
  )
  (_component
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation C2 0 45 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 46 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C5 0 49 (_component modul_afisare )
    (_port
      ((AFISARE)(N3))
      ((UTMIN)(T1))
      ((ZTMIN)(T2))
      ((UTHOUR)(T3))
      ((ZTHOUR)(T4))
      ((UAMIN)(A1))
      ((ZAMIN)(A2))
      ((UAHOUR)(A3))
      ((ZAHOUR)(A4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 5091          1618841076755 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618841076755 2021.04.19 17:04:36)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(M))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(N1))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(H))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6535          1618841652504 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618841652503 2021.04.19 17:14:12)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779626077)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 30 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(temp))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 32 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 33 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(temp))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 35 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 36 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(temp))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 38 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 39 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 40 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(temp))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((temp)(AFISARE)))(_target(21))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 5701          1618841652635 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618841652634 2021.04.19 17:14:12)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778128707)
    (_use )
  )
  (_component
    (modul_afisare
      (_object
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation C5 0 49 (_component modul_afisare )
    (_port
      ((AFISARE)(N3))
      ((UTMIN)(T1))
      ((ZTMIN)(T2))
      ((UTHOUR)(T3))
      ((ZTHOUR)(T4))
      ((UAMIN)(A1))
      ((ZAMIN)(A2))
      ((UAHOUR)(A3))
      ((ZAHOUR)(A4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1228          1618842329913 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618842329913 2021.04.19 17:25:29)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1(3))(1(2))(1(1))(1(0))(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1618842330046 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618842330045 2021.04.19 17:25:30)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618341538676)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618842330151 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618842330150 2021.04.19 17:25:30)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1708          1618842330283 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618842330283 2021.04.19 17:25:30)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748095268)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1706          1618842330390 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618842330390 2021.04.19 17:25:30)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758210372)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618842330490 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618842330490 2021.04.19 17:25:30)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618842330579 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618842330578 2021.04.19 17:25:30)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2136          1618842330678 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618842330677 2021.04.19 17:25:30)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758260514)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618842330778 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618842330777 2021.04.19 17:25:30)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618842330898 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618842330898 2021.04.19 17:25:30)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2228          1618842331077 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618842331077 2021.04.19 17:25:31)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(10)(6)(7)(8)(5))(_sensitivity(9)(2)(4)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 6692          1618842331214 arh_str
(_unit VHDL (ceas 1 4 (arh_str 1 9 ))
  (_version v33)
  (_time 1618842331213 2021.04.19 17:25:31)
  (_source (\./src/Modul_Numarare.vhd\(\./src/Ceas.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618777065572)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 1 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 1 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 1 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 1 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 1 33 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 1 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 1 36 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 1 38 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 1 40 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 1 35 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__37(_architecture 1 1 37 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
      (line__39(_architecture 2 1 39 (_assignment (_simple)(_target(12))(_sensitivity(10)(11)))))
      (line__41(_architecture 3 1 41 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(2))(_sensitivity(15)))))
      (line__41__1(_architecture 4 1 41 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(3))(_sensitivity(16)))))
      (line__41__2(_architecture 5 1 41 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(4))(_sensitivity(17)))))
      (line__41__3(_architecture 6 1 41 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(5))(_sensitivity(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 7 -1
  )
)
I 000048 55 6535          1618842331302 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618842331301 2021.04.19 17:25:31)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779626077)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 30 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(temp))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 32 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 33 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(temp))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 35 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 36 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(temp))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 38 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 39 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 40 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(temp))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((temp)(AFISARE)))(_target(21))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 3209          1618842331410 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618842331409 2021.04.19 17:25:31)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 7673          1618842331541 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618842331540 2021.04.19 17:25:31)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778128707)
    (_use )
  )
  (_component
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation C2 0 45 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 46 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C5 0 49 (_component modul_afisare )
    (_port
      ((AFISARE)(N3))
      ((UTMIN)(T1))
      ((ZTMIN)(T2))
      ((UTHOUR)(T3))
      ((ZTHOUR)(T4))
      ((UAMIN)(A1))
      ((ZAMIN)(A2))
      ((UAHOUR)(A3))
      ((ZAHOUR)(A4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 5091          1618842331590 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618842331589 2021.04.19 17:25:31)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(M))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(N1))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(H))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 2252          1618843302655 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618843302655 2021.04.19 17:41:42)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(6)(8)(5)(7)(10))(_sensitivity(2)(1)(4)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 1 )
    (1 0 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000049 55 1228          1618843840602 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618843840601 2021.04.19 17:50:40)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1(3))(1(2))(1(1))(1(0))(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1618843840751 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618843840750 2021.04.19 17:50:40)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618341538676)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618843840859 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618843840859 2021.04.19 17:50:40)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1708          1618843840943 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618843840942 2021.04.19 17:50:40)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618748095268)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1706          1618843841016 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618843841016 2021.04.19 17:50:41)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758210372)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618843841128 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618843841127 2021.04.19 17:50:41)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618843841216 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618843841216 2021.04.19 17:50:41)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2136          1618843841284 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618843841284 2021.04.19 17:50:41)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758260514)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618843841360 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618843841360 2021.04.19 17:50:41)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618843841437 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618843841437 2021.04.19 17:50:41)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2228          1618843841560 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618843841560 2021.04.19 17:50:41)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(10)(7)(5)(8)(6))(_sensitivity(9)(4)(2)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 6692          1618843841679 arh_str
(_unit VHDL (ceas 1 4 (arh_str 1 9 ))
  (_version v33)
  (_time 1618843841678 2021.04.19 17:50:41)
  (_source (\./src/Modul_Numarare.vhd\(\./src/Ceas.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618777065572)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 1 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 1 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 1 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 1 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 1 33 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 1 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 1 36 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 1 38 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 1 40 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 1 35 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__37(_architecture 1 1 37 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
      (line__39(_architecture 2 1 39 (_assignment (_simple)(_target(12))(_sensitivity(10)(11)))))
      (line__41(_architecture 3 1 41 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(2))(_sensitivity(15)))))
      (line__41__1(_architecture 4 1 41 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(3))(_sensitivity(16)))))
      (line__41__2(_architecture 5 1 41 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(4))(_sensitivity(17)))))
      (line__41__3(_architecture 6 1 41 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(5))(_sensitivity(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 7 -1
  )
)
I 000048 55 6535          1618843841760 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618843841759 2021.04.19 17:50:41)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779626077)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 18 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 28 (_component decodificator_7seg )
    (_port
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 29 (_component decodificator_7seg )
    (_port
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 30 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(temp))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 31 (_component decodificator_7seg )
    (_port
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 32 (_component decodificator_7seg )
    (_port
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 33 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(temp))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 34 (_component decodificator_7seg )
    (_port
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 35 (_component decodificator_7seg )
    (_port
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 36 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(temp))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 37 (_component decodificator_7seg )
    (_port
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 38 (_component decodificator_7seg )
    (_port
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 39 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(temp))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 23 (_architecture (_uni ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((temp)(AFISARE)))(_target(21))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 3209          1618843841853 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618843841852 2021.04.19 17:50:41)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 5091          1618843842235 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618843842234 2021.04.19 17:50:42)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(M))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(N1))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(H))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 2228          1618843854623 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618843854623 2021.04.19 17:50:54)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(8)(7)(5)(6)(10))(_sensitivity(3)(2)(1)(4)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000049 55 2228          1618844241596 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618844241596 2021.04.19 17:57:21)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(5)(6)(8)(7)(10))(_sensitivity(1)(4)(2)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000049 55 2228          1618844424560 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618844424560 2021.04.19 18:00:24)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(8)(7)(6)(5)(10))(_sensitivity(1)(2)(4)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000049 55 1761          1618844550244 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618844550244 2021.04.19 18:02:30)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618844541293)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000048 55 6868          1618844606714 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618844606714 2021.04.19 18:03:26)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618844606670)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 19 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 19 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 30 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(temp))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 32 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 33 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(temp))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 35 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 36 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(temp))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 38 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 39 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 40 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(temp))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((temp)(AFISARE)))(_target(22))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000049 55 1761          1618844703505 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618844703505 2021.04.19 18:05:03)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618844541293)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1754          1618844732122 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618844732121 2021.04.19 18:05:32)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618844541293)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000048 55 6868          1618844769922 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618844769922 2021.04.19 18:06:09)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618844606670)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 19 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 19 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 30 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(temp))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 32 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 33 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(temp))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 35 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 36 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(temp))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 38 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 39 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 40 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(temp))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((temp)(AFISARE)))(_target(22))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 6868          1618844774026 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618844774026 2021.04.19 18:06:14)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618844606670)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 19 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 19 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 30 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(temp))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 32 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 33 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(temp))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 35 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 36 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(temp))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 38 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 39 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 40 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(temp))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((temp)(AFISARE)))(_target(22))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 10437         1618844835241 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618844835240 2021.04.19 18:07:15)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778128707)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 43 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(N2))
      ((AFISARE)(N3))
      ((SETTIME)(N4))
      ((SETALARM)(N5))
      ((RINGALARM)(N6))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 44 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 45 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 46 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C5 0 47 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(N1))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C6 0 49 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(N3))
      ((UTMIN)(T1))
      ((ZTMIN)(T2))
      ((UTHOUR)(T3))
      ((ZTHOUR)(T4))
      ((UAMIN)(A1))
      ((ZAMIN)(A2))
      ((UAHOUR)(A3))
      ((ZAHOUR)(A4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 10437         1618852241907 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618852241906 2021.04.19 20:10:41)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778128707)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 43 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(N2))
      ((AFISARE)(N3))
      ((SETTIME)(N4))
      ((SETALARM)(N5))
      ((RINGALARM)(N6))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 44 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 45 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 46 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C5 0 47 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(N1))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C6 0 49 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(N3))
      ((UTMIN)(T1))
      ((ZTMIN)(T2))
      ((UTHOUR)(T3))
      ((ZTHOUR)(T4))
      ((UAMIN)(A1))
      ((ZAMIN)(A2))
      ((UAHOUR)(A3))
      ((ZAHOUR)(A4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 5091          1618852838349 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618852838348 2021.04.19 20:20:38)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(M))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(N1))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((RST)(RESET))
      ((CLK)(H))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6937          1618854194314 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618854194314 2021.04.19 20:43:14)
  (_source (\./src/Ceas.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618854194217)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 35 (_component num_mod10 )
    (_port
      ((EN)((i 3)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 36 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C3 0 38 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 40 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
    )
  )
  (_instantiation C5 0 42 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal M1 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(20))(_sensitivity(1)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(9))(_sensitivity(7)(8)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__41(_architecture 3 0 41 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
      (line__43(_architecture 4 0 43 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(3))(_sensitivity(16)))))
      (line__43__1(_architecture 5 0 43 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(4))(_sensitivity(17)))))
      (line__43__2(_architecture 6 0 43 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(5))(_sensitivity(18)))))
      (line__43__3(_architecture 7 0 43 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(6))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 8 -1
  )
)
I 000049 55 1944          1618855267358 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618855267357 2021.04.19 21:01:07)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855224116)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(0)(3)(4))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1952          1618855474313 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618855474313 2021.04.19 21:04:34)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855224116)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(0)(3)(4))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1944          1618855558326 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618855558326 2021.04.19 21:05:58)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855224116)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(4)(3)(0))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1944          1618855618989 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618855618989 2021.04.19 21:06:58)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855224116)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(3)(0)(4))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1228          1618855771850 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618855771850 2021.04.19 21:09:31)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1754          1618855771980 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618855771979 2021.04.19 21:09:31)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618844541293)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618855772066 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618855772065 2021.04.19 21:09:32)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1944          1618855772143 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618855772143 2021.04.19 21:09:32)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855224116)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(4)(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618855772341 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618855772340 2021.04.19 21:09:32)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618855772451 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618855772450 2021.04.19 21:09:32)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2136          1618855772563 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618855772562 2021.04.19 21:09:32)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758260514)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618855772675 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618855772674 2021.04.19 21:09:32)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618855772849 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618855772849 2021.04.19 21:09:32)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2228          1618855773047 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618855773047 2021.04.19 21:09:33)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(10)(7)(6)(8)(5))(_sensitivity(9)(4)(2)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 6868          1618855773265 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618855773264 2021.04.19 21:09:33)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618844606670)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 19 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 19 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 30 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(temp))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 32 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 33 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(temp))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 35 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 36 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(temp))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 38 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 39 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 40 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(temp))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((temp)(AFISARE)))(_target(22))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 3209          1618855773378 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618855773377 2021.04.19 21:09:33)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000049 55 1942          1618856030071 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618856030070 2021.04.19 21:13:50)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855772187)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(4)(0)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2420          1618856310792 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618856310792 2021.04.19 21:18:30)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856310685)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(0)(3)(4))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2420          1618856376414 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618856376414 2021.04.19 21:19:36)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856310685)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(3)(0)(4))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000048 55 8337          1618856726565 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618856726565 2021.04.19 21:25:26)
  (_source (\./src/Ceas.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856726523)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 35 (_component num_mod10 )
    (_port
      ((EN)(M1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 36 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 0 38 (_component num_mod10 )
    (_port
      ((EN)(N3))
      ((MODE)(MODE))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 40 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C5 0 42 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((MODE)(MODE))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal M1 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(22))(_sensitivity(1)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
      (line__41(_architecture 3 0 41 (_assignment (_simple)(_target(15))(_sensitivity(13)(14)))))
      (line__43(_architecture 4 0 43 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(5))(_sensitivity(18)))))
      (line__43__1(_architecture 5 0 43 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(6))(_sensitivity(19)))))
      (line__43__2(_architecture 6 0 43 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(7))(_sensitivity(20)))))
      (line__43__3(_architecture 7 0 43 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(8))(_sensitivity(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 8 -1
  )
)
I 000048 55 8720          1618858106711 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618858106711 2021.04.19 21:48:26)
  (_source (\./src/Ceas.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856726523)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 36 (_component num_mod10 )
    (_port
      ((EN)(M1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 37 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 0 41 (_component num_mod10 )
    (_port
      ((EN)(M2))
      ((MODE)(MODE))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 43 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C5 0 47 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((MODE)(MODE))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal M1 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M2 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M3 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(22))(_sensitivity(1)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(23))(_sensitivity(11)(1)))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
      (line__44(_architecture 4 0 44 (_assignment (_simple)(_target(15))(_sensitivity(13)(14)))))
      (line__46(_architecture 5 0 46 (_assignment (_simple)(_target(24))(_sensitivity(15)(1)))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(5))(_sensitivity(18)))))
      (line__48__1(_architecture 7 0 48 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(6))(_sensitivity(19)))))
      (line__48__2(_architecture 8 0 48 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(7))(_sensitivity(20)))))
      (line__48__3(_architecture 9 0 48 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(8))(_sensitivity(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 10 -1
  )
)
I 000048 55 8720          1618858423394 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618858423393 2021.04.19 21:53:43)
  (_source (\./src/Ceas.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856726523)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 36 (_component num_mod10 )
    (_port
      ((EN)(M1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 37 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 0 41 (_component num_mod10 )
    (_port
      ((EN)(M2))
      ((MODE)(MODE))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 43 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C5 0 47 (_component num_mod24 )
    (_port
      ((EN)(N7))
      ((MODE)(MODE))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal M1 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M2 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M3 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(22))(_sensitivity(1)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(23))(_sensitivity(11)(1)))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_target(13))(_sensitivity(12)(23)))))
      (line__44(_architecture 4 0 44 (_assignment (_simple)(_target(15))(_sensitivity(13)(14)))))
      (line__46(_architecture 5 0 46 (_assignment (_simple)(_target(24))(_sensitivity(15)(1)))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(5))(_sensitivity(18)))))
      (line__48__1(_architecture 7 0 48 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(6))(_sensitivity(19)))))
      (line__48__2(_architecture 8 0 48 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(7))(_sensitivity(20)))))
      (line__48__3(_architecture 9 0 48 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(8))(_sensitivity(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 10 -1
  )
)
I 000048 55 8723          1618859022063 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618859022062 2021.04.19 22:03:42)
  (_source (\./src/Ceas.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856726523)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 36 (_component num_mod10 )
    (_port
      ((EN)(M1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 37 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 0 41 (_component num_mod10 )
    (_port
      ((EN)(M2))
      ((MODE)(MODE))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 43 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C5 0 47 (_component num_mod24 )
    (_port
      ((EN)(M3))
      ((MODE)(MODE))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal M1 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M2 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M3 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(22))(_sensitivity(1)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(23))(_sensitivity(11)(1)))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)))))
      (line__44(_architecture 4 0 44 (_assignment (_simple)(_target(15))(_sensitivity(13)(14)))))
      (line__46(_architecture 5 0 46 (_assignment (_simple)(_target(24))(_sensitivity(15)(1)))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(5))(_sensitivity(18)))))
      (line__48__1(_architecture 7 0 48 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(6))(_sensitivity(19)))))
      (line__48__2(_architecture 8 0 48 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(7))(_sensitivity(20)))))
      (line__48__3(_architecture 9 0 48 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(8))(_sensitivity(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 10 -1
  )
)
I 000048 55 10493         1618860049832 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618860049833 2021.04.19 22:20:49)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778128707)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 43 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 44 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 45 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 46 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 48 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(T1))
      ((ZTMIN)(T2))
      ((UTHOUR)(T3))
      ((ZTHOUR)(T4))
      ((UAMIN)(A1))
      ((ZAMIN)(A2))
      ((UAHOUR)(A3))
      ((ZAHOUR)(A4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal STPALM ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6359          1618860573729 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618860573729 2021.04.19 22:29:33)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((QU)(QU))
        ((QZ)(QZ))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6359          1618860591468 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618860591467 2021.04.19 22:29:51)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((QU)(QU))
        ((QZ)(QZ))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1228          1618860875864 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618860875864 2021.04.19 22:34:35)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1(3))(1(2))(1(1))(1(0))(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1754          1618860878987 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618860878988 2021.04.19 22:34:38)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618844541293)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618860879103 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618860879102 2021.04.19 22:34:39)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1944          1618860879328 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618860879328 2021.04.19 22:34:39)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855224116)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(3)(4)(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1942          1618860879451 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618860879451 2021.04.19 22:34:39)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855772187)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(3)(4)(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618860879521 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618860879521 2021.04.19 22:34:39)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618860879629 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618860879629 2021.04.19 22:34:39)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2420          1618860879819 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618860879819 2021.04.19 22:34:39)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856310685)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(0)(3)(4))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618860879936 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618860879936 2021.04.19 22:34:39)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618860880041 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618860880040 2021.04.19 22:34:40)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2228          1618860880182 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618860880182 2021.04.19 22:34:40)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(10)(8)(6)(7)(5))(_sensitivity(9)(4)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 8723          1618860880335 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618860880335 2021.04.19 22:34:40)
  (_source (\./src/Ceas.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856726523)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 36 (_component num_mod10 )
    (_port
      ((EN)(M1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 37 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 0 41 (_component num_mod10 )
    (_port
      ((EN)(M2))
      ((MODE)(MODE))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 43 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C5 0 47 (_component num_mod24 )
    (_port
      ((EN)(M3))
      ((MODE)(MODE))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal M1 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M2 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M3 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(22))(_sensitivity(1)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(23))(_sensitivity(11)(1)))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)))))
      (line__44(_architecture 4 0 44 (_assignment (_simple)(_target(15))(_sensitivity(13)(14)))))
      (line__46(_architecture 5 0 46 (_assignment (_simple)(_target(24))(_sensitivity(15)(1)))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(5))(_sensitivity(18)))))
      (line__48__1(_architecture 7 0 48 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(6))(_sensitivity(19)))))
      (line__48__2(_architecture 8 0 48 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(7))(_sensitivity(20)))))
      (line__48__3(_architecture 9 0 48 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(8))(_sensitivity(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 10 -1
  )
)
I 000048 55 6868          1618860880503 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618860880502 2021.04.19 22:34:40)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618844606670)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 19 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 19 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 30 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(temp))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 32 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 33 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(temp))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 35 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 36 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(temp))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 38 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 39 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 40 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(temp))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((temp)(AFISARE)))(_target(22))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 3209          1618860880690 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618860880689 2021.04.19 22:34:40)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 10493         1618860880807 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618860880806 2021.04.19 22:34:40)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778128707)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 13 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1358 0 29 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1350 0 23 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1328 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 43 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 44 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 45 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 46 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 48 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(T1))
      ((ZTMIN)(T2))
      ((UTHOUR)(T3))
      ((ZTHOUR)(T4))
      ((UAMIN)(A1))
      ((ZAMIN)(A2))
      ((UAHOUR)(A3))
      ((ZAHOUR)(A4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal STPALM ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 38 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6359          1618860880948 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618860880947 2021.04.19 22:34:40)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((QU)(QU))
        ((QZ)(QZ))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1228          1618861892405 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618861892427 2021.04.19 22:51:32)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1(3))(1(2))(1(1))(1(0))(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1754          1618861894685 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618861894685 2021.04.19 22:51:34)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618844541293)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618861894805 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618861894805 2021.04.19 22:51:34)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1944          1618861895146 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618861895146 2021.04.19 22:51:35)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855224116)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(4)(3)(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1942          1618861895295 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618861895295 2021.04.19 22:51:35)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855772187)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(4)(3)(0))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618861895400 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618861895399 2021.04.19 22:51:35)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618861895562 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618861895562 2021.04.19 22:51:35)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2420          1618861895662 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618861895662 2021.04.19 22:51:35)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856310685)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(4)(3)(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618861895740 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618861895739 2021.04.19 22:51:35)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618861895840 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618861895839 2021.04.19 22:51:35)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2228          1618861895968 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618861895968 2021.04.19 22:51:35)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(5)(8)(6)(7)(10))(_sensitivity(1)(2)(4)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 8723          1618861896042 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618861896042 2021.04.19 22:51:36)
  (_source (\./src/Ceas.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856726523)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 36 (_component num_mod10 )
    (_port
      ((EN)(M1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 37 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 0 41 (_component num_mod10 )
    (_port
      ((EN)(M2))
      ((MODE)(MODE))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 43 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C5 0 47 (_component num_mod24 )
    (_port
      ((EN)(M3))
      ((MODE)(MODE))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal M1 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M2 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M3 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(22))(_sensitivity(1)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(23))(_sensitivity(1)(11)))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_target(13))(_sensitivity(1)(11)(12)))))
      (line__44(_architecture 4 0 44 (_assignment (_simple)(_target(15))(_sensitivity(13)(14)))))
      (line__46(_architecture 5 0 46 (_assignment (_simple)(_target(24))(_sensitivity(1)(15)))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(5))(_sensitivity(18)))))
      (line__48__1(_architecture 7 0 48 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(6))(_sensitivity(19)))))
      (line__48__2(_architecture 8 0 48 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(7))(_sensitivity(20)))))
      (line__48__3(_architecture 9 0 48 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(8))(_sensitivity(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 10 -1
  )
)
I 000048 55 6868          1618861896131 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618861896131 2021.04.19 22:51:36)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618844606670)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 19 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 19 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 30 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(temp))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 32 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 33 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(temp))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 35 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 36 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(temp))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 38 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 39 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 40 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(temp))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((temp)(AFISARE)))(_target(22))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 3209          1618861896295 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618861896294 2021.04.19 22:51:36)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 6359          1618861896521 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618861896520 2021.04.19 22:51:36)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((QU)(QU))
        ((QZ)(QZ))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 10842         1618861905008 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618861905007 2021.04.19 22:51:45)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1358 0 30 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1358 0 30 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1358 0 30 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1358 0 30 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1334 0 20 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1334 0 20 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 20 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 44 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 45 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 46 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 47 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 49 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(T1))
      ((ZTMIN)(T2))
      ((UTHOUR)(T3))
      ((ZTHOUR)(T4))
      ((UAMIN)(A1))
      ((ZAMIN)(A2))
      ((UAHOUR)(A3))
      ((ZAHOUR)(A4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 40 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 40 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 40 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 40 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_target(13))(_sensitivity(19)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 2 -1
  )
)
I 000049 55 1228          1618861910475 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618861910475 2021.04.19 22:51:50)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1754          1618861910568 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618861910568 2021.04.19 22:51:50)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618844541293)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618861910640 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618861910639 2021.04.19 22:51:50)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1944          1618861910721 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618861910721 2021.04.19 22:51:50)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855224116)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(0)(3)(4))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1942          1618861910795 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618861910794 2021.04.19 22:51:50)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855772187)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(4)(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618861910873 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618861910872 2021.04.19 22:51:50)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618861910951 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618861910951 2021.04.19 22:51:50)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2420          1618861911026 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618861911025 2021.04.19 22:51:51)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856310685)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(4)(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618861911138 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618861911137 2021.04.19 22:51:51)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618861911227 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618861911226 2021.04.19 22:51:51)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2228          1618861911324 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618861911324 2021.04.19 22:51:51)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(10)(6)(8)(5)(7))(_sensitivity(9)(3)(1)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 8723          1618861911398 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618861911398 2021.04.19 22:51:51)
  (_source (\./src/Ceas.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856726523)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 36 (_component num_mod10 )
    (_port
      ((EN)(M1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 37 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 0 41 (_component num_mod10 )
    (_port
      ((EN)(M2))
      ((MODE)(MODE))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 43 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C5 0 47 (_component num_mod24 )
    (_port
      ((EN)(M3))
      ((MODE)(MODE))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal M1 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M2 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M3 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(22))(_sensitivity(1)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(23))(_sensitivity(11)(1)))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)))))
      (line__44(_architecture 4 0 44 (_assignment (_simple)(_target(15))(_sensitivity(13)(14)))))
      (line__46(_architecture 5 0 46 (_assignment (_simple)(_target(24))(_sensitivity(15)(1)))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(5))(_sensitivity(18)))))
      (line__48__1(_architecture 7 0 48 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(6))(_sensitivity(19)))))
      (line__48__2(_architecture 8 0 48 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(7))(_sensitivity(20)))))
      (line__48__3(_architecture 9 0 48 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(8))(_sensitivity(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 10 -1
  )
)
I 000048 55 6868          1618861911529 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618861911529 2021.04.19 22:51:51)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618844606670)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 19 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 19 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 30 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(temp))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 32 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 33 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(temp))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 35 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 36 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(temp))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 38 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 39 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 40 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(temp))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((temp)(AFISARE)))(_target(22))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 3209          1618861911633 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618861911632 2021.04.19 22:51:51)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 10842         1618861911852 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618861911851 2021.04.19 22:51:51)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1358 0 30 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1358 0 30 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1358 0 30 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1358 0 30 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1334 0 20 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1334 0 20 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 20 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 44 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 45 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 46 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 47 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 49 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(T1))
      ((ZTMIN)(T2))
      ((UTHOUR)(T3))
      ((ZTHOUR)(T4))
      ((UAMIN)(A1))
      ((ZAMIN)(A2))
      ((UAHOUR)(A3))
      ((ZAHOUR)(A4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 40 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 40 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 40 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 40 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_target(13))(_sensitivity(5)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 2 -1
  )
)
I 000048 55 6359          1618861911969 arh_str
(_unit VHDL (alarma 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618861911968 2021.04.19 22:51:51)
  (_source (\./src/modul_alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 0 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((QU)(QU))
        ((QZ)(QZ))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 10842         1618861914248 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618861914248 2021.04.19 22:51:54)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1358 0 30 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1358 0 30 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1358 0 30 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1358 0 30 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1334 0 20 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1334 0 20 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 20 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 44 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 45 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 46 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 47 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 49 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(T1))
      ((ZTMIN)(T2))
      ((UTHOUR)(T3))
      ((ZTHOUR)(T4))
      ((UAMIN)(A1))
      ((ZAMIN)(A2))
      ((UAHOUR)(A3))
      ((ZAHOUR)(A4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 40 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 40 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 40 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 40 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_target(13))(_sensitivity(19)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 2 -1
  )
)
I 000048 55 6379          1618863106199 arh_str
(_unit VHDL (alarma 1 4 (arh_str 1 9 ))
  (_version v33)
  (_time 1618863106199 2021.04.19 23:11:46)
  (_source (\./src/modul_alarma.vhd\(\./src/alarma.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 1 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 1 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 1 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 1 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 1 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 1 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 1 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((QU)(QU))
        ((QZ)(QZ))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 11224         1618863644841 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618863644841 2021.04.19 23:20:44)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1358 0 30 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1358 0 30 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1358 0 30 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1358 0 30 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1350 0 24 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1328 0 19 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1334 0 20 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1334 0 20 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 20 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1334 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 44 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 45 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 46 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 47 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 49 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(T1))
      ((ZTMIN)(T2))
      ((UTHOUR)(T3))
      ((ZTHOUR)(T4))
      ((UAMIN)(A1))
      ((ZAMIN)(A2))
      ((UAHOUR)(A3))
      ((ZAHOUR)(A4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1360 0 39 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1360 0 40 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1360 0 40 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1360 0 40 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1360 0 40 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_target(20))(_sensitivity(19)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(21))(_sensitivity(5)))))
      (line__53(_architecture 3 0 53 (_assignment (_simple)(_target(13))(_sensitivity(20)(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 4 -1
  )
)
I 000049 55 2252          1618863888033 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618863888033 2021.04.19 23:24:48)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(5)(7)(8)(6)(10))(_sensitivity(4)(3)(2)(1)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 1 )
    (1 0 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000049 55 2276          1618864400589 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618864400590 2021.04.19 23:33:20)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(8)(6)(5)(7)(10))(_sensitivity(4)(1)(2)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (1 0 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000049 55 2276          1618864437894 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618864437894 2021.04.19 23:33:57)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(8)(5)(6)(7)(10))(_sensitivity(2)(4)(1)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (1 0 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000049 55 2288          1618865196628 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618865196628 2021.04.19 23:46:36)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(7)(6)(5)(8)(10))(_sensitivity(1)(4)(2)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 6976          1618865821910 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618865821958 2021.04.19 23:57:01)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618844606670)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
    (MUX2_1_7b
      (_object
        (_port (_internal T ~std_logic_vector{6~downto~0}~1324 0 19 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{6~downto~0}~1324 0 19 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~1326 0 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 29 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UTMIN))
      ((Q)(T1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C2 0 30 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UAMIN))
      ((Q)(A1))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C3 0 31 (_component MUX2_1_7b )
    (_port
      ((T)(T1))
      ((A)(A1))
      ((SEL)(temp))
      ((Y)(UCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C4 0 32 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZTMIN))
      ((Q)(T2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C5 0 33 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZAMIN))
      ((Q)(A2))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C6 0 34 (_component MUX2_1_7b )
    (_port
      ((T)(T2))
      ((A)(A2))
      ((SEL)(temp))
      ((Y)(ZCTDMIN))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C7 0 35 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UTHOUR))
      ((Q)(T3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C8 0 36 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UAHOUR))
      ((Q)(A3))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C9 0 37 (_component MUX2_1_7b )
    (_port
      ((T)(T3))
      ((A)(A3))
      ((SEL)(temp))
      ((Y)(UCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_instantiation C10 0 38 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZTHOUR))
      ((Q)(T4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C11 0 39 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZAHOUR))
      ((Q)(A4))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C12 0 40 (_component MUX2_1_7b )
    (_port
      ((T)(T4))
      ((A)(A4))
      ((SEL)(temp))
      ((Y)(ZCTDHOUR))
    )
    (_use (_entity . mux2_1_7b)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{3~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1220 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{6~downto~0}~1328 0 24 (_architecture (_uni ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((temp)(_string \"0"\)))(_target(22)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((temp)(AFISARE)))(_target(22))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 2 -1
  )
)
I 000048 55 2354          1618867056366 arh_str
(_unit VHDL (modul_afisare_2 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618867056366 2021.04.20 00:17:36)
  (_source (\./src/modul_afisare_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618867031713)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(13)(10)(11)(12))(_sensitivity(1)(0))(_read(2)(3)(5)(6)(4)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 2362          1618867096859 arh_str
(_unit VHDL (modul_afisare_2 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618867096859 2021.04.20 00:18:16)
  (_source (\./src/modul_afisare_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618867031713)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(1)(0))(_read(3)(4)(5)(6)(7)(8)(2)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 3091          1618867634433 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618867634433 2021.04.20 00:27:14)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618867620938)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UMIN))
      ((Q)(UCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 20 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZMIN))
      ((Q)(ZCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 21 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UHOUR))
      ((Q)(UCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C10 0 22 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZHOUR))
      ((Q)(ZCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1212 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1212 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 13762         1618868274446 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618868274446 2021.04.20 00:37:54)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
    (modul_afisare_2
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 52 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 53 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 54 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 55 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 57 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_instantiation C6 0 58 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_instantiation C7 0 59 (_component modul_afisare_2 )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare_2)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((RINGALARM)(RNGALM)))(_target(13))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 2 -1
  )
)
I 000048 55 12280         1618869012177 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618869012177 2021.04.20 00:50:12)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
    (modul_afisare_2
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 52 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 53 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 54 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C6 0 58 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_instantiation C7 0 59 (_component modul_afisare_2 )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare_2)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((RINGALARM)(RNGALM)))(_target(13))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 2 -1
  )
)
I 000048 55 3091          1618869094241 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618869094241 2021.04.20 00:51:34)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618867620938)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UMIN))
      ((Q)(UCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 20 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZMIN))
      ((Q)(ZCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 21 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UHOUR))
      ((Q)(UCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C10 0 22 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZHOUR))
      ((Q)(ZCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1212 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1212 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6379          1618869225379 arh_str
(_unit VHDL (alarma 1 4 (arh_str 1 9 ))
  (_version v33)
  (_time 1618869225379 2021.04.20 00:53:45)
  (_source (\./src/modul_alarma.vhd\(\./src/alarma.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 1 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 1 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 1 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 1 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 1 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 1 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 1 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((QU)(QU))
        ((QZ)(QZ))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 13762         1618869417390 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618869417390 2021.04.20 00:56:57)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
    (modul_afisare_2
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 52 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 53 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 54 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 55 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 57 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_instantiation C6 0 58 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_instantiation C7 0 59 (_component modul_afisare_2 )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare_2)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((RINGALARM)(RNGALM)))(_target(13))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 2 -1
  )
)
I 000048 55 13762         1618869422311 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618869422311 2021.04.20 00:57:02)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
    (modul_afisare_2
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 52 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 53 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 54 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 55 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 57 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_instantiation C6 0 58 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_instantiation C7 0 59 (_component modul_afisare_2 )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare_2)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((RINGALARM)(RNGALM)))(_target(13))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 2 -1
  )
)
I 000048 55 3322          1618870058196 arh_str
(_unit VHDL (modul_afisare_2 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618870058196 2021.04.20 01:07:38)
  (_source (\./src/modul_afisare_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618867031713)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 16 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 17 (_process 0 (_string \"1111110"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(0)(1))(_read(3)(5)(6)(2)(4)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 3322          1618870081599 arh_str
(_unit VHDL (modul_afisare_2 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618870081598 2021.04.20 01:08:01)
  (_source (\./src/modul_afisare_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618867031713)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 16 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 17 (_process 0 (_string \"1111110"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(11)(12)(10)(13))(_sensitivity(0)(1))(_read(2)(4)(5)(6)(3)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000049 55 1228          1618871381844 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618871381844 2021.04.20 01:29:41)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1754          1618871381985 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618871381985 2021.04.20 01:29:41)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618844541293)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618871382099 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618871382099 2021.04.20 01:29:42)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1944          1618871382274 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618871382274 2021.04.20 01:29:42)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855224116)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(3)(4)(0))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1942          1618871382471 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618871382471 2021.04.20 01:29:42)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855772187)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(0)(3)(4))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618871382563 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618871382563 2021.04.20 01:29:42)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618871382952 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618871382951 2021.04.20 01:29:42)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2420          1618871383116 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618871383116 2021.04.20 01:29:43)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856310685)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(4)(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618871383443 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618871383443 2021.04.20 01:29:43)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618871383568 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618871383567 2021.04.20 01:29:43)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2288          1618871383672 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618871383671 2021.04.20 01:29:43)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(10)(7)(8)(5)(6))(_sensitivity(9)(1)(3)(4)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 8723          1618871383777 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618871383776 2021.04.20 01:29:43)
  (_source (\./src/Ceas.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856726523)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 36 (_component num_mod10 )
    (_port
      ((EN)(M1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 37 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 0 41 (_component num_mod10 )
    (_port
      ((EN)(M2))
      ((MODE)(MODE))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 43 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C5 0 47 (_component num_mod24 )
    (_port
      ((EN)(M3))
      ((MODE)(MODE))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal M1 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M2 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M3 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(22))(_sensitivity(1)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(23))(_sensitivity(11)(1)))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)))))
      (line__44(_architecture 4 0 44 (_assignment (_simple)(_target(15))(_sensitivity(13)(14)))))
      (line__46(_architecture 5 0 46 (_assignment (_simple)(_target(24))(_sensitivity(15)(1)))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(5))(_sensitivity(18)))))
      (line__48__1(_architecture 7 0 48 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(6))(_sensitivity(19)))))
      (line__48__2(_architecture 8 0 48 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(7))(_sensitivity(20)))))
      (line__48__3(_architecture 9 0 48 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(8))(_sensitivity(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 10 -1
  )
)
I 000048 55 3091          1618871383882 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618871383881 2021.04.20 01:29:43)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618867620938)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UMIN))
      ((Q)(UCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 20 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZMIN))
      ((Q)(ZCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 21 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UHOUR))
      ((Q)(UCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C10 0 22 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZHOUR))
      ((Q)(ZCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1212 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1212 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3209          1618871384000 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618871383999 2021.04.20 01:29:43)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 13762         1618871384101 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618871384100 2021.04.20 01:29:44)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
    (modul_afisare_2
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 52 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 53 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 54 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 55 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 57 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_instantiation C6 0 58 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_instantiation C7 0 59 (_component modul_afisare_2 )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare_2)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((RINGALARM)(RNGALM)))(_target(13))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 2 -1
  )
)
I 000048 55 6379          1618871384225 arh_str
(_unit VHDL (alarma 1 4 (arh_str 1 9 ))
  (_version v33)
  (_time 1618871384224 2021.04.20 01:29:44)
  (_source (\./src/modul_alarma.vhd\(\./src/alarma.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 1 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 1 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 1 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 1 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 1 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 1 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 1 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((QU)(QU))
        ((QZ)(QZ))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3322          1618871384386 arh_str
(_unit VHDL (modul_afisare_2 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618871384385 2021.04.20 01:29:44)
  (_source (\./src/modul_afisare_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618867031713)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 16 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 17 (_process 0 (_string \"1111110"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(10)(12)(13)(11))(_sensitivity(1)(0))(_read(3)(4)(5)(6)(9)(7)(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000049 55 1228          1618951682897 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618951682896 2021.04.20 23:48:02)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1(3))(1(2))(1(1))(1(0))(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1754          1618951683445 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618951683444 2021.04.20 23:48:03)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618844541293)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618951683664 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618951683663 2021.04.20 23:48:03)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1944          1618951683773 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618951683772 2021.04.20 23:48:03)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855224116)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(4)(3)(0))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1942          1618951683883 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618951683882 2021.04.20 23:48:03)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855772187)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(0)(3)(4))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618951684023 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618951684022 2021.04.20 23:48:04)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618951684148 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618951684147 2021.04.20 23:48:04)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2420          1618951684383 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618951684382 2021.04.20 23:48:04)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856310685)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(4)(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618951684508 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618951684507 2021.04.20 23:48:04)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618951684648 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618951684647 2021.04.20 23:48:04)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2288          1618951684883 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618951684882 2021.04.20 23:48:04)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(10)(6)(5)(8)(7))(_sensitivity(9)(2)(3)(1)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 8723          1618951685039 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618951685038 2021.04.20 23:48:05)
  (_source (\./src/Ceas.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856726523)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 36 (_component num_mod10 )
    (_port
      ((EN)(M1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 37 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 0 41 (_component num_mod10 )
    (_port
      ((EN)(M2))
      ((MODE)(MODE))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 43 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C5 0 47 (_component num_mod24 )
    (_port
      ((EN)(M3))
      ((MODE)(MODE))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal M1 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M2 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M3 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(22))(_sensitivity(1)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(23))(_sensitivity(11)(1)))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)))))
      (line__44(_architecture 4 0 44 (_assignment (_simple)(_target(15))(_sensitivity(13)(14)))))
      (line__46(_architecture 5 0 46 (_assignment (_simple)(_target(24))(_sensitivity(15)(1)))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(5))(_sensitivity(18)))))
      (line__48__1(_architecture 7 0 48 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(6))(_sensitivity(19)))))
      (line__48__2(_architecture 8 0 48 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(7))(_sensitivity(20)))))
      (line__48__3(_architecture 9 0 48 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(8))(_sensitivity(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 10 -1
  )
)
I 000048 55 3091          1618951685337 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618951685336 2021.04.20 23:48:05)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618867620938)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UMIN))
      ((Q)(UCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 20 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZMIN))
      ((Q)(ZCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 21 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UHOUR))
      ((Q)(UCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C10 0 22 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZHOUR))
      ((Q)(ZCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1212 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1212 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3209          1618951685415 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618951685414 2021.04.20 23:48:05)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 13762         1618951685525 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618951685524 2021.04.20 23:48:05)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
    (modul_afisare_2
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 52 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 53 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 54 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 55 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 57 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_instantiation C6 0 58 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_instantiation C7 0 59 (_component modul_afisare_2 )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare_2)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((RINGALARM)(RNGALM)))(_target(13))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 2 -1
  )
)
I 000048 55 6379          1618951685665 arh_str
(_unit VHDL (alarma 1 4 (arh_str 1 9 ))
  (_version v33)
  (_time 1618951685664 2021.04.20 23:48:05)
  (_source (\./src/modul_alarma.vhd\(\./src/alarma.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 1 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 1 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 1 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 1 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 1 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 1 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 1 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((QU)(QU))
        ((QZ)(QZ))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3322          1618951685743 arh_str
(_unit VHDL (modul_afisare_2 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618951685742 2021.04.20 23:48:05)
  (_source (\./src/modul_afisare_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618867031713)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 16 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 17 (_process 0 (_string \"1111110"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(10)(13)(11)(12))(_sensitivity(1)(0))(_read(8)(5)(7)(4)(6)(9)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 6961          1618951835041 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618951835040 2021.04.20 23:50:35)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 52 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((RINGALARM)(RNGALM)))(_target(13))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 2 -1
  )
)
I 000049 55 2288          1618953018697 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618953018696 2021.04.21 00:10:18)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(5)(6)(7)(8)(10))(_sensitivity(1)(3)(2)(4)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000049 55 2288          1618953394584 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618953394583 2021.04.21 00:16:34)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(6)(5)(7)(8)(10))(_sensitivity(2)(1)(3)(4)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000049 55 2288          1618953504958 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618953504957 2021.04.21 00:18:24)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(5)(7)(6)(8)(10))(_sensitivity(1)(2)(3)(4)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000049 55 1228          1618955708209 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618955708208 2021.04.21 00:55:08)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1754          1618955708381 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618955708381 2021.04.21 00:55:08)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618844541293)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618955708477 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618955708476 2021.04.21 00:55:08)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1944          1618955708559 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618955708559 2021.04.21 00:55:08)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855224116)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(4)(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1942          1618955708654 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618955708653 2021.04.21 00:55:08)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855772187)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(0)(4)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618955708751 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618955708750 2021.04.21 00:55:08)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618955709098 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618955709098 2021.04.21 00:55:09)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2420          1618955709355 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618955709354 2021.04.21 00:55:09)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856310685)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(0)(3)(4))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618955709636 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618955709636 2021.04.21 00:55:09)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618955709709 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618955709709 2021.04.21 00:55:09)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2288          1618955709896 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618955709896 2021.04.21 00:55:09)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(10)(6)(7)(8)(5))(_sensitivity(9)(3)(4)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 8723          1618955710078 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618955710077 2021.04.21 00:55:10)
  (_source (\./src/Ceas.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856726523)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 36 (_component num_mod10 )
    (_port
      ((EN)(M1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 37 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 0 41 (_component num_mod10 )
    (_port
      ((EN)(M2))
      ((MODE)(MODE))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 43 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C5 0 47 (_component num_mod24 )
    (_port
      ((EN)(M3))
      ((MODE)(MODE))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal M1 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M2 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M3 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(22))(_sensitivity(1)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(23))(_sensitivity(11)(1)))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)(1)))))
      (line__44(_architecture 4 0 44 (_assignment (_simple)(_target(15))(_sensitivity(13)(14)))))
      (line__46(_architecture 5 0 46 (_assignment (_simple)(_target(24))(_sensitivity(15)(1)))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(5))(_sensitivity(18)))))
      (line__48__1(_architecture 7 0 48 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(6))(_sensitivity(19)))))
      (line__48__2(_architecture 8 0 48 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(7))(_sensitivity(20)))))
      (line__48__3(_architecture 9 0 48 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(8))(_sensitivity(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 10 -1
  )
)
I 000048 55 3091          1618955710209 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618955710208 2021.04.21 00:55:10)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618867620938)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UMIN))
      ((Q)(UCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 20 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZMIN))
      ((Q)(ZCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 21 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(UHOUR))
      ((Q)(UCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C10 0 22 (_component decodificator_7seg )
    (_port
      ((CLK)(CLK))
      ((A)(ZHOUR))
      ((Q)(ZCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1212 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1212 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3209          1618955710287 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618955710286 2021.04.21 00:55:10)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 13953         1618955710378 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618955710378 2021.04.21 00:55:10)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
    (modul_afisare_2
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 52 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 53 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 55 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 56 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 57 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_instantiation C6 0 58 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_instantiation C7 0 59 (_component modul_afisare_2 )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare_2)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_target(22))(_sensitivity(15)(7)(5)))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__61(_architecture 2 0 61 (_assignment (_simple)(_alias((RINGALARM)(RNGALM)))(_target(13))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 6379          1618955710604 arh_str
(_unit VHDL (alarma 1 4 (arh_str 1 9 ))
  (_version v33)
  (_time 1618955710603 2021.04.21 00:55:10)
  (_source (\./src/modul_alarma.vhd\(\./src/alarma.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 1 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 1 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 1 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 1 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 1 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 1 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 1 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((QU)(QU))
        ((QZ)(QZ))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3322          1618955710745 arh_str
(_unit VHDL (modul_afisare_2 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618955710745 2021.04.21 00:55:10)
  (_source (\./src/modul_afisare_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618867031713)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 16 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 17 (_process 0 (_string \"1111110"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(10)(13)(11)(12))(_sensitivity(1)(0))(_read(6)(9)(7)(2)(3)(4)(5)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 13953         1618956910287 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618956910286 2021.04.21 01:15:10)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 36 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 30 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 19 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 20 (_entity (_out ))))
      )
    )
    (modul_afisare_2
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 25 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 52 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 53 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 55 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 56 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 57 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_instantiation C6 0 58 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_instantiation C7 0 59 (_component modul_afisare_2 )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(SETALARM))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare_2)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 48 (_architecture (_uni ))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_target(22))(_sensitivity(5)(7)))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__61(_architecture 2 0 61 (_assignment (_simple)(_alias((RINGALARM)(RNGALM)))(_target(13))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000049 55 1658          1618957051145 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618957051145 2021.04.21 01:17:31)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957045191)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000048 55 2837          1618957094033 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618957094032 2021.04.21 01:18:14)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957093983)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 12 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 17 (_component decodificator_7seg )
    (_port
      ((A)(UMIN))
      ((Q)(UCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 18 (_component decodificator_7seg )
    (_port
      ((A)(ZMIN))
      ((Q)(ZCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 19 (_component decodificator_7seg )
    (_port
      ((A)(UHOUR))
      ((Q)(UCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C10 0 20 (_component decodificator_7seg )
    (_port
      ((A)(ZHOUR))
      ((Q)(ZCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1228          1618957130026 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618957130026 2021.04.21 01:18:50)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1(3))(1(2))(1(1))(1(0))(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1618957130292 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618957130292 2021.04.21 01:18:50)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957045191)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1386          1618957130482 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618957130481 2021.04.21 01:18:50)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1944          1618957130563 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618957130562 2021.04.21 01:18:50)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855224116)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(3)(0)(4))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1942          1618957130660 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618957130660 2021.04.21 01:18:50)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855772187)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(0)(4)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618957130799 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618957130798 2021.04.21 01:18:50)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618957130994 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618957130993 2021.04.21 01:18:50)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2420          1618957131078 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618957131078 2021.04.21 01:18:51)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856310685)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(0)(4)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618957131414 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618957131413 2021.04.21 01:18:51)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618957131493 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618957131492 2021.04.21 01:18:51)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2288          1618957131618 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618957131618 2021.04.21 01:18:51)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(6)(7)(8)(5)(10))(_sensitivity(4)(2)(3)(1)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 8723          1618957131825 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618957131824 2021.04.21 01:18:51)
  (_source (\./src/Ceas.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856726523)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 36 (_component num_mod10 )
    (_port
      ((EN)(M1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 37 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 0 41 (_component num_mod10 )
    (_port
      ((EN)(M2))
      ((MODE)(MODE))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 43 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C5 0 47 (_component num_mod24 )
    (_port
      ((EN)(M3))
      ((MODE)(MODE))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal M1 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M2 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M3 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(22))(_sensitivity(1)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(23))(_sensitivity(1)(11)))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_target(13))(_sensitivity(1)(11)(12)))))
      (line__44(_architecture 4 0 44 (_assignment (_simple)(_target(15))(_sensitivity(13)(14)))))
      (line__46(_architecture 5 0 46 (_assignment (_simple)(_target(24))(_sensitivity(1)(15)))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(5))(_sensitivity(18)))))
      (line__48__1(_architecture 7 0 48 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(6))(_sensitivity(19)))))
      (line__48__2(_architecture 8 0 48 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(7))(_sensitivity(20)))))
      (line__48__3(_architecture 9 0 48 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(8))(_sensitivity(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 10 -1
  )
)
I 000048 55 2837          1618957132047 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618957132047 2021.04.21 01:18:52)
  (_source (\./src/Modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957093983)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 12 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 17 (_component decodificator_7seg )
    (_port
      ((A)(UMIN))
      ((Q)(UCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 18 (_component decodificator_7seg )
    (_port
      ((A)(ZMIN))
      ((Q)(ZCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 19 (_component decodificator_7seg )
    (_port
      ((A)(UHOUR))
      ((Q)(UCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C10 0 20 (_component decodificator_7seg )
    (_port
      ((A)(ZHOUR))
      ((Q)(ZCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3209          1618957132126 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618957132126 2021.04.21 01:18:52)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 6379          1618957132329 arh_str
(_unit VHDL (alarma 1 4 (arh_str 1 9 ))
  (_version v33)
  (_time 1618957132328 2021.04.21 01:18:52)
  (_source (\./src/modul_alarma.vhd\(\./src/alarma.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 1 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 1 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 1 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 1 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 1 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 1 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 1 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((QU)(QU))
        ((QZ)(QZ))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000048 55 3322          1618957132399 arh_str
(_unit VHDL (modul_afisare_2 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618957132398 2021.04.21 01:18:52)
  (_source (\./src/modul_afisare_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618867031713)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 16 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 17 (_process 0 (_string \"1111110"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(12)(11)(13)(10))(_sensitivity(1)(0))(_read(2)(3)(4)(5)(7)(8)(9)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 13820         1618957143930 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618957143930 2021.04.21 01:19:03)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare_2
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 51 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 52 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 54 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 55 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 56 (_component modul_afisare )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_instantiation C6 0 57 (_component modul_afisare )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_instantiation C7 0 58 (_component modul_afisare_2 )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare_2)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_target(22))(_sensitivity(5)(7)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((RINGALARM)(RNGALM)))(_target(13))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 6379          1618957309862 arh_str
(_unit VHDL (alarma 1 4 (arh_str 1 9 ))
  (_version v33)
  (_time 1618957309861 2021.04.21 01:21:49)
  (_source (\./src/modul_alarma.vhd\(\./src/alarma.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 1 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 1 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 1 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 1 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 1 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 1 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 1 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((QU)(QU))
        ((QZ)(QZ))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3318          1618957315675 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618957315674 2021.04.21 01:21:55)
  (_source (\./src/modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957315609)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 13 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 16 (_process 0 (_string \"1111110"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(12)(13)(10)(11))(_sensitivity(0)(1))(_read(4)(3)(6)(5)(2)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000049 55 1228          1618957319629 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618957319629 2021.04.21 01:21:59)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0(3))(0(2))(0(1))(0(0))(1(3))(1(2))(1(1))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1618957319762 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618957319762 2021.04.21 01:21:59)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957045191)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
V 000049 55 1386          1618957319870 arh_comp
(_unit VHDL (decodificator_anozi 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1618957319869 2021.04.21 01:21:59)
  (_source (\./src/decodificator_anozi.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618342411604)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal A ~std_logic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1944          1618957319974 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618957319974 2021.04.21 01:21:59)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855224116)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(0)(3)(4))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1942          1618957320070 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618957320070 2021.04.21 01:22:00)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855772187)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(0)(3)(4))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1674          1618957320165 arh_comp
(_unit VHDL (num_mod4 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618957320164 2021.04.21 01:22:00)
  (_source (\./src/num_mod4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618758236397)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1676          1618957320278 arh_comp
(_unit VHDL (num_mod3 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618957320277 2021.04.21 01:22:00)
  (_source (\./src/num_mod3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618344086533)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_process 0 (_string \"00"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2420          1618957320359 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1618957320359 2021.04.21 01:22:00)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856310685)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(0)(4)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1618957320447 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618957320447 2021.04.21 01:22:00)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1618957320524 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1618957320524 2021.04.21 01:22:00)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2288          1618957320609 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1618957320609 2021.04.21 01:22:00)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(7)(5)(8)(6)(10))(_sensitivity(1)(3)(2)(4)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 8723          1618957320757 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618957320757 2021.04.21 01:22:00)
  (_source (\./src/Ceas.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856726523)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 36 (_component num_mod10 )
    (_port
      ((EN)(M1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 37 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 0 41 (_component num_mod10 )
    (_port
      ((EN)(M2))
      ((MODE)(MODE))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 43 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C5 0 47 (_component num_mod24 )
    (_port
      ((EN)(M3))
      ((MODE)(MODE))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal M1 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M2 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M3 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(22))(_sensitivity(1)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(23))(_sensitivity(1)(11)))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_target(13))(_sensitivity(1)(11)(12)))))
      (line__44(_architecture 4 0 44 (_assignment (_simple)(_target(15))(_sensitivity(13)(14)))))
      (line__46(_architecture 5 0 46 (_assignment (_simple)(_target(24))(_sensitivity(1)(15)))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(5))(_sensitivity(18)))))
      (line__48__1(_architecture 7 0 48 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(6))(_sensitivity(19)))))
      (line__48__2(_architecture 8 0 48 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(7))(_sensitivity(20)))))
      (line__48__3(_architecture 9 0 48 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(8))(_sensitivity(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 10 -1
  )
)
I 000048 55 2841          1618957320901 arh_str
(_unit VHDL (modul_conversie 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618957320900 2021.04.21 01:22:00)
  (_source (\./src/modul_conversie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957320857)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 12 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 17 (_component decodificator_7seg )
    (_port
      ((A)(UMIN))
      ((Q)(UCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 18 (_component decodificator_7seg )
    (_port
      ((A)(ZMIN))
      ((Q)(ZCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 19 (_component decodificator_7seg )
    (_port
      ((A)(UHOUR))
      ((Q)(UCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C10 0 20 (_component decodificator_7seg )
    (_port
      ((A)(ZHOUR))
      ((Q)(ZCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3209          1618957320971 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1618957320971 2021.04.21 01:22:00)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 13824         1618957321113 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618957321113 2021.04.21 01:22:01)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 51 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 52 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 54 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 55 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 56 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C6 0 57 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C7 0 58 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_target(22))(_sensitivity(5)(7)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((RINGALARM)(RNGALM)))(_target(13))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 6379          1618957321293 arh_str
(_unit VHDL (alarma 1 4 (arh_str 1 9 ))
  (_version v33)
  (_time 1618957321292 2021.04.21 01:22:01)
  (_source (\./src/modul_alarma.vhd\(\./src/alarma.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 1 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 1 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 1 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 1 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 1 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 1 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 1 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((QU)(QU))
        ((QZ)(QZ))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3318          1618957321382 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618957321382 2021.04.21 01:22:01)
  (_source (\./src/modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957315609)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 13 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 16 (_process 0 (_string \"1111110"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(11)(13)(10)(12))(_sensitivity(0)(1))(_read(7)(9)(2)(6)(4)(3)(5)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 14710         1618957635646 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618957635645 2021.04.21 01:27:15)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 51 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 52 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 54 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 55 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 56 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C6 0 57 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C7 0 58 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((CMP)(_string \"0"\)))(_target(15)))))
      (line__50__1(_architecture 1 0 50 (_assignment (_simple)(_alias((AFIS)(_string \"0"\)))(_target(16)))))
      (line__50__2(_architecture 2 0 50 (_assignment (_simple)(_alias((STT)(_string \"0"\)))(_target(17)))))
      (line__50__3(_architecture 3 0 50 (_assignment (_simple)(_alias((STA)(_string \"0"\)))(_target(18)))))
      (line__50__4(_architecture 4 0 50 (_assignment (_simple)(_alias((RNGALM)(_string \"0"\)))(_target(19)))))
      (line__50__5(_architecture 5 0 50 (_assignment (_simple)(_alias((TEMP1)(_string \"0"\)))(_target(20)))))
      (line__50__6(_architecture 6 0 50 (_assignment (_simple)(_alias((TEMP2)(_string \"0"\)))(_target(21)))))
      (line__50__7(_architecture 7 0 50 (_assignment (_simple)(_alias((N1)(_string \"0"\)))(_target(22)))))
      (line__53(_architecture 8 0 53 (_assignment (_simple)(_target(22))(_sensitivity(5)(7)))))
      (line__59(_architecture 9 0 59 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__60(_architecture 10 0 60 (_assignment (_simple)(_alias((RINGALARM)(RNGALM)))(_target(13))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 11 -1
  )
)
I 000048 55 14710         1618957641175 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618957641175 2021.04.21 01:27:21)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 52 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 53 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 55 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 56 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 57 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C6 0 58 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C7 0 59 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((CMP)(_string \"0"\)))(_target(15)))))
      (line__50__1(_architecture 1 0 50 (_assignment (_simple)(_alias((AFIS)(_string \"0"\)))(_target(16)))))
      (line__50__2(_architecture 2 0 50 (_assignment (_simple)(_alias((STT)(_string \"0"\)))(_target(17)))))
      (line__50__3(_architecture 3 0 50 (_assignment (_simple)(_alias((STA)(_string \"0"\)))(_target(18)))))
      (line__50__4(_architecture 4 0 50 (_assignment (_simple)(_alias((RNGALM)(_string \"0"\)))(_target(19)))))
      (line__50__5(_architecture 5 0 50 (_assignment (_simple)(_alias((TEMP1)(_string \"0"\)))(_target(20)))))
      (line__50__6(_architecture 6 0 50 (_assignment (_simple)(_alias((TEMP2)(_string \"0"\)))(_target(21)))))
      (line__50__7(_architecture 7 0 50 (_assignment (_simple)(_alias((N1)(_string \"0"\)))(_target(22)))))
      (line__54(_architecture 8 0 54 (_assignment (_simple)(_target(22))(_sensitivity(5)(7)))))
      (line__60(_architecture 9 0 60 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__61(_architecture 10 0 61 (_assignment (_simple)(_alias((RINGALARM)(RNGALM)))(_target(13))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 11 -1
  )
)
I 000048 55 13824         1618957748817 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1618957748816 2021.04.21 01:29:08)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 51 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 52 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 54 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 55 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 56 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C6 0 57 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C7 0 58 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_target(22))(_sensitivity(7)(5)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((RINGALARM)(RNGALM)))(_target(13))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 1051          1619465223827 arh_cmp
(_unit VHDL (bistabil_d 0 4 (arh_cmp 0 9 ))
  (_version v33)
  (_time 1619465223827 2021.04.26 22:27:03)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1619465214610)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_cmp 1 -1
  )
)
I 000048 55 14035         1619465236420 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619465236420 2021.04.26 22:27:16)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 51 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 52 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 55 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 56 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 57 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C6 0 58 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C7 0 59 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 44 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 46 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 47 (_architecture (_uni ))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_target(22))(_sensitivity(5)(7)))))
      (line__54(_architecture 1 0 54 (_assignment (_simple)(_alias((N2)(SETALARM)))(_target(23))(_sensitivity(4)))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((RINGALARM)(RNGALM)))(_target(13))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 4 -1
  )
)
I 000048 55 1051          1619465519437 arh_cmp
(_unit VHDL (bistabil_d 0 4 (arh_cmp 0 9 ))
  (_version v33)
  (_time 1619465519437 2021.04.26 22:31:59)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1619465214610)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(3))(_sensitivity(2)(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_cmp 1 -1
  )
)
I 000048 55 14502         1619465836626 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619465836626 2021.04.26 22:37:16)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (bistabil_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 56 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 57 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C8 0 59 (_component bistabil_d )
    (_port
      ((D)(SETALARM))
      ((RST)(STOPALARM))
      ((CLK)(SETALARM))
      ((Q)(N2))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C3 0 60 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C4 0 61 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C5 0 62 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C6 0 63 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C7 0 64 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_target(22))(_sensitivity(7)(5)))))
      (line__65(_architecture 1 0 65 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__66(_architecture 2 0 66 (_assignment (_simple)(_target(13))(_sensitivity(19)(23)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 14502         1619467453106 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619467453106 2021.04.26 23:04:13)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (bistabil_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 56 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 57 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 59 (_component bistabil_d )
    (_port
      ((D)(SETALARM))
      ((RST)(STOPALARM))
      ((CLK)(SETALARM))
      ((Q)(N2))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C4 0 60 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C5 0 61 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C6 0 62 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C7 0 63 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C8 0 64 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_target(22))(_sensitivity(7)(5)))))
      (line__65(_architecture 1 0 65 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__66(_architecture 2 0 66 (_assignment (_simple)(_target(13))(_sensitivity(19)(23)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 3318          1619468405715 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619468405715 2021.04.26 23:20:05)
  (_source (\./src/modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957315609)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 13 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 16 (_process 0 (_string \"1111110"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(13)(12)(10)(11))(_sensitivity(1)(0))(_read(2)(3)(4)(6)(7)(5)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000049 55 2288          1619468420084 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1619468420084 2021.04.26 23:20:20)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(5)(6)(7)(8)(10))(_sensitivity(1)(4)(3)(2)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000049 55 2312          1619469263806 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1619469263806 2021.04.26 23:34:23)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(6)(8)(5)(7)(10))(_sensitivity(3)(1)(2)(4)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 1 )
    (0 1 )
    (1 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000049 55 2336          1619469584768 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1619469584768 2021.04.26 23:39:44)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(8)(5)(6)(7)(10))(_sensitivity(3)(2)(1)(4)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (1 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (0 0 )
    (1 1 )
    (0 1 )
    (1 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 3318          1619471020321 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619471020321 2021.04.27 00:03:40)
  (_source (\./src/modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957315609)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 13 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 16 (_process 0 (_string \"1111110"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(11)(12)(13)(10))(_sensitivity(1)(0))(_read(6)(7)(8)(4)(9)(2)(3)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 3310          1619471075727 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619471075727 2021.04.27 00:04:35)
  (_source (\./src/modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957315609)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 13 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 16 (_process 0 (_string \"1111110"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(1)(0))(_read(6)(4)(5)(7)(8)(9)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 3318          1619471118789 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619471118788 2021.04.27 00:05:18)
  (_source (\./src/modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957315609)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 13 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 16 (_process 0 (_string \"1111110"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(11)(12)(10)(13))(_sensitivity(0)(1))(_read(6)(2)(5)(7)(8)(9)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 3318          1619471207594 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619471207594 2021.04.27 00:06:47)
  (_source (\./src/modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957315609)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 13 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 16 (_process 0 (_string \"1111110"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(10)(12)(13)(11))(_sensitivity(1)(0))(_read(2)(9)(3)(4)(6)(7)(8)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 3310          1619471263628 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619471263628 2021.04.27 00:07:43)
  (_source (\./src/modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957315609)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 13 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 16 (_process 0 (_string \"1111110"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(13)(11)(12)(10))(_sensitivity(0)(1))(_read(5)(7)(6)(3)(8)(9)(4)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 3318          1619471759179 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619471759179 2021.04.27 00:15:59)
  (_source (\./src/modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957315609)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 13 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 16 (_process 0 (_string \"1111110"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(11)(12)(13)(10))(_sensitivity(0)(1))(_read(2)(4)(3)(5)(6)(8)(9)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 3318          1619471809718 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619471809718 2021.04.27 00:16:49)
  (_source (\./src/modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957315609)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 13 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 16 (_process 0 (_string \"1111110"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(10)(12)(13)(11))(_sensitivity(0)(1))(_read(5)(6)(7)(8)(9)(4)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 14694         1619471898051 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619471898050 2021.04.27 00:18:18)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (bistabil_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 56 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 57 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 59 (_component bistabil_d )
    (_port
      ((D)(SETALARM))
      ((RST)(STOPALARM))
      ((CLK)(SETALARM))
      ((Q)(N2))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C4 0 60 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C5 0 61 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C6 0 62 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C7 0 64 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C8 0 65 (_component modul_afisare )
    (_port
      ((CLK)(N3))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_target(22))(_sensitivity(7)(5)))))
      (line__63(_architecture 1 0 63 (_assignment (_simple)(_target(24))(_sensitivity(0)(2)(1)))))
      (line__66(_architecture 2 0 66 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__67(_architecture 3 0 67 (_assignment (_simple)(_target(13))(_sensitivity(19)(23)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 4 -1
  )
)
I 000048 55 3318          1619471951510 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619471951509 2021.04.27 00:19:11)
  (_source (\./src/modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957315609)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 13 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 16 (_process 0 (_string \"1111110"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(11)(12)(10)(13))(_sensitivity(1)(0))(_read(5)(6)(7)(9)(8)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 14989         1619472382927 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619472382927 2021.04.27 00:26:22)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C9 0 56 (_component bistabil_d )
    (_port
      ((D)(CLK))
      ((RST)((i 2)))
      ((CLK)(CLK))
      ((Q)(CLK2))
    )
    (_use (_entity . bistabil_d)
      (_port
        ((D)(D))
        ((RST)(RST))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C1 0 57 (_component UC )
    (_port
      ((CLOCK)(CLK))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 58 (_component ceas )
    (_port
      ((CLK)(CLK))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 60 (_component bistabil_d )
    (_port
      ((D)(SETALARM))
      ((RST)(STOPALARM))
      ((CLK)(SETALARM))
      ((Q)(N2))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C4 0 61 (_component alarma )
    (_port
      ((CLK)(CLK))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C5 0 62 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C6 0 63 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C7 0 64 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C8 0 65 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_target(22))(_sensitivity(5)(7)))))
      (line__66(_architecture 1 0 66 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__67(_architecture 2 0 67 (_assignment (_simple)(_target(13))(_sensitivity(19)(23)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000049 55 1228          1619472435010 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1619472435010 2021.04.27 00:27:15)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1(3))(1(2))(1(1))(1(0))(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1619472435246 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1619472435246 2021.04.27 00:27:15)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957045191)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1944          1619472435474 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1619472435474 2021.04.27 00:27:15)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855224116)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(3)(4)(0))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1942          1619472435748 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1619472435748 2021.04.27 00:27:15)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855772187)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(3)(0)(4))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2420          1619472435926 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1619472435926 2021.04.27 00:27:15)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856310685)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(4)(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1619472436093 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1619472436092 2021.04.27 00:27:16)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1619472436378 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1619472436377 2021.04.27 00:27:16)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2336          1619472436654 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1619472436654 2021.04.27 00:27:16)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(10)(8)(5)(6)(7))(_sensitivity(9)(2)(3)(1)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (1 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (0 0 )
    (1 1 )
    (0 1 )
    (1 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 8723          1619472436895 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1619472436895 2021.04.27 00:27:16)
  (_source (\./src/Ceas.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856726523)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 36 (_component num_mod10 )
    (_port
      ((EN)(M1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 37 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 0 41 (_component num_mod10 )
    (_port
      ((EN)(M2))
      ((MODE)(MODE))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 43 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C5 0 47 (_component num_mod24 )
    (_port
      ((EN)(M3))
      ((MODE)(MODE))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal M1 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M2 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M3 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(22))(_sensitivity(1)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(23))(_sensitivity(1)(11)))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_target(13))(_sensitivity(1)(11)(12)))))
      (line__44(_architecture 4 0 44 (_assignment (_simple)(_target(15))(_sensitivity(13)(14)))))
      (line__46(_architecture 5 0 46 (_assignment (_simple)(_target(24))(_sensitivity(1)(15)))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(5))(_sensitivity(18)))))
      (line__48__1(_architecture 7 0 48 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(6))(_sensitivity(19)))))
      (line__48__2(_architecture 8 0 48 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(7))(_sensitivity(20)))))
      (line__48__3(_architecture 9 0 48 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(8))(_sensitivity(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 10 -1
  )
)
I 000048 55 2841          1619472437083 arh_str
(_unit VHDL (modul_conversie 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1619472437083 2021.04.27 00:27:17)
  (_source (\./src/modul_conversie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957320857)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 12 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 17 (_component decodificator_7seg )
    (_port
      ((A)(UMIN))
      ((Q)(UCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 18 (_component decodificator_7seg )
    (_port
      ((A)(ZMIN))
      ((Q)(ZCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 19 (_component decodificator_7seg )
    (_port
      ((A)(UHOUR))
      ((Q)(UCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C10 0 20 (_component decodificator_7seg )
    (_port
      ((A)(ZHOUR))
      ((Q)(ZCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3209          1619472437198 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1619472437197 2021.04.27 00:27:17)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 14992         1619472437406 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619472437405 2021.04.27 00:27:17)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C9 0 56 (_component bistabil_d )
    (_port
      ((D)(CLK))
      ((RST)((i 2)))
      ((CLK)(CLK))
      ((Q)(CLK2))
    )
    (_use (_entity . bistabil_d)
      (_port
        ((D)(D))
        ((RST)(RST))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C1 0 57 (_component UC )
    (_port
      ((CLOCK)(CLK2))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 58 (_component ceas )
    (_port
      ((CLK)(CLK2))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 60 (_component bistabil_d )
    (_port
      ((D)(SETALARM))
      ((RST)(STOPALARM))
      ((CLK)(SETALARM))
      ((Q)(N2))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C4 0 61 (_component alarma )
    (_port
      ((CLK)(CLK2))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C5 0 62 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C6 0 63 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C7 0 64 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C8 0 65 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_target(22))(_sensitivity(7)(5)))))
      (line__66(_architecture 1 0 66 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__67(_architecture 2 0 67 (_assignment (_simple)(_target(13))(_sensitivity(19)(23)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 6379          1619472437636 arh_str
(_unit VHDL (alarma 0 4 (arh_str 1 9 ))
  (_version v33)
  (_time 1619472437635 2021.04.27 00:27:17)
  (_source (\./src/modul_alarma.vhd\(\./src/alarma.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 1 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 1 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 1 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 1 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 1 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 1 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 1 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((QU)(QU))
        ((QZ)(QZ))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3318          1619472437774 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619472437773 2021.04.27 00:27:17)
  (_source (\./src/modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957315609)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 13 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 16 (_process 0 (_string \"1111110"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(10)(13)(12)(11))(_sensitivity(0)(1))(_read(5)(9)(7)(2)(4)(3)(6)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 1051          1619472437869 arh_cmp
(_unit VHDL (bistabil_d 0 4 (arh_cmp 0 9 ))
  (_version v33)
  (_time 1619472437868 2021.04.27 00:27:17)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1619465214610)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(3))(_sensitivity(2)(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_cmp 1 -1
  )
)
I 000048 55 14992         1619472476882 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619472476882 2021.04.27 00:27:56)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C9 0 56 (_component bistabil_d )
    (_port
      ((D)(CLK))
      ((RST)((i 2)))
      ((CLK)(CLK))
      ((Q)(CLK2))
    )
    (_use (_entity . bistabil_d)
      (_port
        ((D)(D))
        ((RST)(RST))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C1 0 57 (_component UC )
    (_port
      ((CLOCK)(CLK2))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 58 (_component ceas )
    (_port
      ((CLK)(CLK2))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 60 (_component bistabil_d )
    (_port
      ((D)(SETALARM))
      ((RST)(STOPALARM))
      ((CLK)(SETALARM))
      ((Q)(N2))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C4 0 61 (_component alarma )
    (_port
      ((CLK)(CLK2))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C5 0 62 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C6 0 63 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C7 0 64 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C8 0 65 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_target(22))(_sensitivity(7)(5)))))
      (line__66(_architecture 1 0 66 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__67(_architecture 2 0 67 (_assignment (_simple)(_target(13))(_sensitivity(19)(23)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 14889         1619472602519 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619472602519 2021.04.27 00:30:02)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (bistabil_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C9 0 56 (_component bistabil_d )
    (_port
      ((D)(CLK))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((Q)(CLK2))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C1 0 57 (_component UC )
    (_port
      ((CLOCK)(CLK2))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 58 (_component ceas )
    (_port
      ((CLK)(CLK2))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 60 (_component bistabil_d )
    (_port
      ((D)(SETALARM))
      ((RST)(STOPALARM))
      ((CLK)(SETALARM))
      ((Q)(N2))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C4 0 61 (_component alarma )
    (_port
      ((CLK)(CLK2))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C5 0 62 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C6 0 63 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C7 0 64 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C8 0 65 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 49 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 50 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 51 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 52 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_target(22))(_sensitivity(7)(5)))))
      (line__66(_architecture 1 0 66 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__67(_architecture 2 0 67 (_assignment (_simple)(_target(13))(_sensitivity(19)(23)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 1249          1619472934593 arh_cmp
(_unit VHDL (devider 0 4 (arh_cmp 0 9 ))
  (_version v33)
  (_time 1619472934593 2021.04.27 00:35:34)
  (_source (\./src/clock_devider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1619472934420)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal counter ~extSTD.STANDARD.INTEGER 0 10 (_architecture (_uni ((i 1))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_cmp 1 -1
  )
)
I 000048 55 15177         1619472997625 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619472997625 2021.04.27 00:36:37)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (devider
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (bistabil_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C9 0 61 (_component devider )
    (_port
      ((CLK)(CLK))
      ((RST)(RESET))
      ((Q)(CLK2))
    )
    (_use (_entity . devider)
    )
  )
  (_instantiation C1 0 62 (_component UC )
    (_port
      ((CLOCK)(CLK2))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 63 (_component ceas )
    (_port
      ((CLK)(CLK2))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 65 (_component bistabil_d )
    (_port
      ((D)(SETALARM))
      ((RST)(STOPALARM))
      ((CLK)(SETALARM))
      ((Q)(N2))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C4 0 66 (_component alarma )
    (_port
      ((CLK)(CLK2))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C5 0 67 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C6 0 68 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C7 0 69 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C8 0 70 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(22))(_sensitivity(5)(7)))))
      (line__71(_architecture 1 0 71 (_assignment (_simple)(_alias((RADIO)(RDO)))(_target(14))(_sensitivity(8)))))
      (line__72(_architecture 2 0 72 (_assignment (_simple)(_target(13))(_sensitivity(19)(23)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 1249          1619473032146 arh_cmp
(_unit VHDL (devider 0 4 (arh_cmp 0 9 ))
  (_version v33)
  (_time 1619473032146 2021.04.27 00:37:12)
  (_source (\./src/clock_devider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1619472934420)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal counter ~extSTD.STANDARD.INTEGER 0 10 (_architecture (_uni ((i 1))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_cmp 1 -1
  )
)
I 000048 55 1249          1619473080442 arh_cmp
(_unit VHDL (devider 0 4 (arh_cmp 0 9 ))
  (_version v33)
  (_time 1619473080442 2021.04.27 00:38:00)
  (_source (\./src/clock_devider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1619472934420)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal counter ~extSTD.STANDARD.INTEGER 0 10 (_architecture (_uni ((i 1))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_cmp 1 -1
  )
)
I 000048 55 3318          1619473161112 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619473161111 2021.04.27 00:39:21)
  (_source (\./src/modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957315609)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 13 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 16 (_process 0 (_string \"1111110"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(11)(12)(13)(10))(_sensitivity(0)(1))(_read(3)(7)(2)(8)(9)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 1249          1619473208466 arh_cmp
(_unit VHDL (devider 0 4 (arh_cmp 0 9 ))
  (_version v33)
  (_time 1619473208465 2021.04.27 00:40:08)
  (_source (\./src/clock_devider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1619472934420)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal counter ~extSTD.STANDARD.INTEGER 0 10 (_architecture (_uni ((i 1))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_cmp 1 -1
  )
)
I 000048 55 3318          1619473216196 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619473216196 2021.04.27 00:40:16)
  (_source (\./src/modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957315609)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 13 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 16 (_process 0 (_string \"1111110"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(11)(12)(10)(13))(_sensitivity(1)(0))(_read(6)(7)(9)(3)(2)(4)(8)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 3513          1619473449922 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619473449922 2021.04.27 00:44:09)
  (_source (\./src/modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1619473449870)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 13 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 16 (_process 0 (_string \"1111110"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(14)(11)(12)(13))(_sensitivity(2)(1)(0))(_read(3)(7)(8)(5)(9)(4)(6)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (1 1 1 1 1 1 1 )
    (1 1 1 1 1 1 1 )
    (1 1 1 1 1 1 1 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 15276         1619473564466 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619473564466 2021.04.27 00:46:04)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (devider
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (bistabil_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C9 0 61 (_component devider )
    (_port
      ((CLK)(CLK))
      ((RST)(RESET))
      ((Q)(CLK2))
    )
    (_use (_entity . devider)
    )
  )
  (_instantiation C1 0 62 (_component UC )
    (_port
      ((CLOCK)(CLK2))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 63 (_component ceas )
    (_port
      ((CLK)(CLK2))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 65 (_component bistabil_d )
    (_port
      ((D)(SETALARM))
      ((RST)(STOPALARM))
      ((CLK)(SETALARM))
      ((Q)(N2))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C4 0 66 (_component alarma )
    (_port
      ((CLK)(CLK2))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C5 0 67 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C6 0 68 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C7 0 69 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C8 0 70 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((START)(START))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(22))(_sensitivity(7)(5)))))
      (line__71(_architecture 1 0 71 (_assignment (_simple)(_target(14))(_sensitivity(8)(3)))))
      (line__72(_architecture 2 0 72 (_assignment (_simple)(_target(13))(_sensitivity(19)(23)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000049 55 2336          1619475482840 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1619475482840 2021.04.27 01:18:02)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(6)(7)(5)(8)(10))(_sensitivity(4)(2)(1)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 0 )
    (1 1 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000049 55 2336          1619475588894 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1619475588894 2021.04.27 01:19:48)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(6)(7)(8)(5)(10))(_sensitivity(2)(3)(1)(4)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (1 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (0 0 )
    (1 1 )
    (0 1 )
    (1 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000049 55 2324          1619475682394 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1619475682394 2021.04.27 01:21:22)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(5)(8)(6)(7)(10))(_sensitivity(2)(4)(1)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (0 0 )
    (1 1 )
    (0 1 )
    (1 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 15389         1619475796287 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619475796287 2021.04.27 01:23:16)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (devider
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (bistabil_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C9 0 62 (_component devider )
    (_port
      ((CLK)(CLK))
      ((RST)(RESET))
      ((Q)(CLK2))
    )
    (_use (_entity . devider)
    )
  )
  (_instantiation C1 0 63 (_component UC )
    (_port
      ((CLOCK)(CLK2))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 64 (_component ceas )
    (_port
      ((CLK)(CLK2))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 66 (_component bistabil_d )
    (_port
      ((D)(SETALARM))
      ((RST)(STOPALARM))
      ((CLK)(SETALARM))
      ((Q)(N2))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C4 0 67 (_component alarma )
    (_port
      ((CLK)(CLK2))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C5 0 68 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C6 0 69 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C7 0 70 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C8 0 71 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((START)(START))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_alias((RINGALARM)(_string \"0"\)))(_target(13)))))
      (line__65(_architecture 1 0 65 (_assignment (_simple)(_target(22))(_sensitivity(7)(5)))))
      (line__72(_architecture 2 0 72 (_assignment (_simple)(_target(14))(_sensitivity(3)(8)))))
      (line__73(_architecture 3 0 73 (_assignment (_simple)(_target(13))(_sensitivity(19)(23)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 4 -1
  )
)
I 000049 55 2288          1619475910467 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1619475910467 2021.04.27 01:25:10)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(5)(7)(6)(8)(10))(_sensitivity(2)(3)(4)(1)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 1 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 15276         1619475916973 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619475916972 2021.04.27 01:25:16)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (devider
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (bistabil_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C9 0 61 (_component devider )
    (_port
      ((CLK)(CLK))
      ((RST)(RESET))
      ((Q)(CLK2))
    )
    (_use (_entity . devider)
    )
  )
  (_instantiation C1 0 62 (_component UC )
    (_port
      ((CLOCK)(CLK2))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 63 (_component ceas )
    (_port
      ((CLK)(CLK2))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 65 (_component bistabil_d )
    (_port
      ((D)(SETALARM))
      ((RST)(STOPALARM))
      ((CLK)(SETALARM))
      ((Q)(N2))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C4 0 66 (_component alarma )
    (_port
      ((CLK)(CLK2))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C5 0 67 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C6 0 68 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C7 0 69 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C8 0 70 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((START)(START))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(22))(_sensitivity(7)(5)))))
      (line__71(_architecture 1 0 71 (_assignment (_simple)(_target(14))(_sensitivity(8)(3)))))
      (line__72(_architecture 2 0 72 (_assignment (_simple)(_target(13))(_sensitivity(19)(23)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000049 55 2312          1619476007325 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1619476007325 2021.04.27 01:26:47)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(6)(5)(7)(8)(10))(_sensitivity(3)(2)(4)(1)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 1 )
    (0 1 )
    (1 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 15279         1619476114016 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619476114016 2021.04.27 01:28:34)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (devider
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (bistabil_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C9 0 61 (_component devider )
    (_port
      ((CLK)(CLK))
      ((RST)(RESET))
      ((Q)(CLK2))
    )
    (_use (_entity . devider)
    )
  )
  (_instantiation C1 0 62 (_component UC )
    (_port
      ((CLOCK)(CLK2))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 63 (_component ceas )
    (_port
      ((CLK)(CLK2))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 65 (_component bistabil_d )
    (_port
      ((D)(SETALARM))
      ((RST)(STOPALARM))
      ((CLK)(SETALARM))
      ((Q)(N2))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C4 0 66 (_component alarma )
    (_port
      ((CLK)(CLK2))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C5 0 67 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C6 0 68 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C7 0 69 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C8 0 70 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((START)(START))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(22))(_sensitivity(7)(5)))))
      (line__71(_architecture 1 0 71 (_assignment (_simple)(_target(14))(_sensitivity(3)(8)))))
      (line__72(_architecture 2 0 72 (_assignment (_simple)(_target(13))(_sensitivity(19)(23)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000049 55 1228          1619476201427 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1619476201427 2021.04.27 01:30:01)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1(3))(1(2))(1(1))(1(0))(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1658          1619476201521 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1619476201521 2021.04.27 01:30:01)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957045191)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1944          1619476201591 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1619476201591 2021.04.27 01:30:01)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855224116)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(0)(4)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1942          1619476201666 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1619476201665 2021.04.27 01:30:01)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855772187)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(4)(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2420          1619476201780 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1619476201780 2021.04.27 01:30:01)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856310685)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(0)(4)(3))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1619476201867 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1619476201866 2021.04.27 01:30:01)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1619476201950 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1619476201949 2021.04.27 01:30:01)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2312          1619476202029 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1619476202029 2021.04.27 01:30:02)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(6)(7)(5)(8)(10))(_sensitivity(1)(2)(3)(4)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 1 )
    (0 1 )
    (1 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 8723          1619476202125 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1619476202124 2021.04.27 01:30:02)
  (_source (\./src/Ceas.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856726523)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 36 (_component num_mod10 )
    (_port
      ((EN)(M1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 37 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 0 41 (_component num_mod10 )
    (_port
      ((EN)(M2))
      ((MODE)(MODE))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 43 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C5 0 47 (_component num_mod24 )
    (_port
      ((EN)(M3))
      ((MODE)(MODE))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal M1 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M2 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M3 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(22))(_sensitivity(1)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(23))(_sensitivity(1)(11)))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_target(13))(_sensitivity(1)(11)(12)))))
      (line__44(_architecture 4 0 44 (_assignment (_simple)(_target(15))(_sensitivity(13)(14)))))
      (line__46(_architecture 5 0 46 (_assignment (_simple)(_target(24))(_sensitivity(1)(15)))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(5))(_sensitivity(18)))))
      (line__48__1(_architecture 7 0 48 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(6))(_sensitivity(19)))))
      (line__48__2(_architecture 8 0 48 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(7))(_sensitivity(20)))))
      (line__48__3(_architecture 9 0 48 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(8))(_sensitivity(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 10 -1
  )
)
I 000048 55 2841          1619476202245 arh_str
(_unit VHDL (modul_conversie 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1619476202244 2021.04.27 01:30:02)
  (_source (\./src/modul_conversie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957320857)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 12 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 17 (_component decodificator_7seg )
    (_port
      ((A)(UMIN))
      ((Q)(UCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 18 (_component decodificator_7seg )
    (_port
      ((A)(ZMIN))
      ((Q)(ZCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 19 (_component decodificator_7seg )
    (_port
      ((A)(UHOUR))
      ((Q)(UCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C10 0 20 (_component decodificator_7seg )
    (_port
      ((A)(ZHOUR))
      ((Q)(ZCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3209          1619476202322 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1619476202321 2021.04.27 01:30:02)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 15279         1619476202462 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619476202461 2021.04.27 01:30:02)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (devider
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (bistabil_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C9 0 60 (_component devider )
    (_port
      ((CLK)(CLK))
      ((RST)(RESET))
      ((Q)(CLK2))
    )
    (_use (_entity . devider)
    )
  )
  (_instantiation C1 0 61 (_component UC )
    (_port
      ((CLOCK)(CLK2))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 62 (_component ceas )
    (_port
      ((CLK)(CLK2))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 64 (_component bistabil_d )
    (_port
      ((D)(SETALARM))
      ((RST)(STOPALARM))
      ((CLK)(SETALARM))
      ((Q)(N2))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C4 0 65 (_component alarma )
    (_port
      ((CLK)(CLK2))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C5 0 66 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C6 0 67 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C7 0 68 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C8 0 69 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((START)(START))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_target(22))(_sensitivity(7)(5)))))
      (line__70(_architecture 1 0 70 (_assignment (_simple)(_target(14))(_sensitivity(3)(8)))))
      (line__71(_architecture 2 0 71 (_assignment (_simple)(_target(13))(_sensitivity(19)(23)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 6379          1619476202675 arh_str
(_unit VHDL (alarma 1 4 (arh_str 1 9 ))
  (_version v33)
  (_time 1619476202674 2021.04.27 01:30:02)
  (_source (\./src/modul_alarma.vhd\(\./src/alarma.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 1 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 1 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 1 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 1 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 1 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 1 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 1 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((QU)(QU))
        ((QZ)(QZ))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 3513          1619476202746 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619476202745 2021.04.27 01:30:02)
  (_source (\./src/modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1619473449870)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 13 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 16 (_process 0 (_string \"1111110"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(1)(0)(2))(_read(3)(10)(6)(8)(7)(9)(5)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (1 1 1 1 1 1 1 )
    (1 1 1 1 1 1 1 )
    (1 1 1 1 1 1 1 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 1051          1619476202939 arh_cmp
(_unit VHDL (bistabil_d 0 4 (arh_cmp 0 9 ))
  (_version v33)
  (_time 1619476202938 2021.04.27 01:30:02)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1619465214610)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(3))(_sensitivity(2)(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_cmp 1 -1
  )
)
I 000048 55 1249          1619476203068 arh_cmp
(_unit VHDL (devider 0 4 (arh_cmp 0 9 ))
  (_version v33)
  (_time 1619476203068 2021.04.27 01:30:03)
  (_source (\./src/clock_devider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1619472934420)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal counter ~extSTD.STANDARD.INTEGER 0 10 (_architecture (_uni ((i 1))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4)(2))(_sensitivity(1)(0))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_cmp 1 -1
  )
)
I 000049 55 2360          1619608773363 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1619608773364 2021.04.28 14:19:33)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(7)(5)(8)(6)(10))(_sensitivity(3)(2)(4)(1)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
V 000049 55 1228          1619608790167 arh_comp
(_unit VHDL (comp_4b 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1619608790168 2021.04.28 14:19:50)
  (_source (\./src/Comparator_4b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618775499050)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal F ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1(3))(1(2))(1(1))(1(0))(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
V 000049 55 1658          1619608790329 arh_comp
(_unit VHDL (decodificator_7seg 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1619608790329 2021.04.28 14:19:50)
  (_source (\./src/decodificator_7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957045191)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_comp 1 -1
  )
)
V 000049 55 1944          1619608790522 arh_comp
(_unit VHDL (num_mod10 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1619608790522 2021.04.28 14:19:50)
  (_source (\./src/num_mod10.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855224116)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(0)(3)(4))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
V 000049 55 1942          1619608790660 arh_comp
(_unit VHDL (num_mod6 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1619608790660 2021.04.28 14:19:50)
  (_source (\./src/num_mod6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618855772187)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(4)(0)(3))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
  )
  (_model . arh_comp 1 -1
  )
)
V 000049 55 2420          1619608790799 arh_comp
(_unit VHDL (num_mod24 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1619608790799 2021.04.28 14:19:50)
  (_source (\./src/num_mod24.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856310685)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QU ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal QZ ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempU ~std_logic_vector{3~downto~0}~13 0 14 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal tempZ ~std_logic_vector{3~downto~0}~134 0 15 (_process 0 (_string \"0000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(3)(4)(0))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1188          1619608790938 arh_comp
(_unit VHDL (mux2_1_1b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1619608790937 2021.04.28 14:19:50)
  (_source (\./src/MUX2_1_1b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618751583235)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 4)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 1405          1619608791070 arh_comp
(_unit VHDL (mux2_1_7b 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1619608791069 2021.04.28 14:19:51)
  (_source (\./src/MUX2_1_7b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618779625686)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal T ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal A ~std_logic_vector{6~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_comp 1 -1
  )
)
I 000049 55 2360          1619608791254 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1619608791254 2021.04.28 14:19:51)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(6)(7)(8)(5)(10))(_sensitivity(1)(4)(3)(2)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
V 000048 55 8723          1619608791470 arh_str
(_unit VHDL (ceas 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1619608791470 2021.04.28 14:19:51)
  (_source (\./src/Ceas.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618856726523)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 0 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 0 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 0 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 36 (_component num_mod10 )
    (_port
      ((EN)(M1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(SU))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 0 37 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(SZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 0 41 (_component num_mod10 )
    (_port
      ((EN)(M2))
      ((MODE)(MODE))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N4))
      ((Q)(MU))
    )
    (_use (_entity . num_mod10)
    )
  )
  (_instantiation C4 0 43 (_component num_mod6 )
    (_port
      ((EN)(N5))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N6))
      ((Q)(MZ))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C5 0 47 (_component num_mod24 )
    (_port
      ((EN)(M3))
      ((MODE)(MODE))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(HU))
      ((QZ)(HZ))
    )
    (_use (_entity . num_mod24)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N5 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N6 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal N7 ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 0 30 (_architecture (_uni ))))
    (_signal (_internal M1 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M2 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal M3 ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(22))(_sensitivity(1)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(23))(_sensitivity(1)(11)))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_target(13))(_sensitivity(1)(11)(12)))))
      (line__44(_architecture 4 0 44 (_assignment (_simple)(_target(15))(_sensitivity(13)(14)))))
      (line__46(_architecture 5 0 46 (_assignment (_simple)(_target(24))(_sensitivity(1)(15)))))
      (line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((UMIN)(MU)))(_target(5))(_sensitivity(18)))))
      (line__48__1(_architecture 7 0 48 (_assignment (_simple)(_alias((ZMIN)(MZ)))(_target(6))(_sensitivity(19)))))
      (line__48__2(_architecture 8 0 48 (_assignment (_simple)(_alias((UHOUR)(HU)))(_target(7))(_sensitivity(20)))))
      (line__48__3(_architecture 9 0 48 (_assignment (_simple)(_alias((ZHOUR)(HZ)))(_target(8))(_sensitivity(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 10 -1
  )
)
V 000048 55 2841          1619608791924 arh_str
(_unit VHDL (modul_conversie 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1619608791924 2021.04.28 14:19:51)
  (_source (\./src/modul_conversie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618957320857)
    (_use )
  )
  (_component
    (decodificator_7seg
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 12 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{6~downto~0}~13 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 17 (_component decodificator_7seg )
    (_port
      ((A)(UMIN))
      ((Q)(UCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C4 0 18 (_component decodificator_7seg )
    (_port
      ((A)(ZMIN))
      ((Q)(ZCTDMIN))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C7 0 19 (_component decodificator_7seg )
    (_port
      ((A)(UHOUR))
      ((Q)(UCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_instantiation C10 0 20 (_component decodificator_7seg )
    (_port
      ((A)(ZHOUR))
      ((Q)(ZCTDHOUR))
    )
    (_use (_entity . decodificator_7seg)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1212 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1212 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000048 55 3209          1619608792050 arh_str
(_unit VHDL (modul_comparare 0 4 (arh_str 0 9 ))
  (_version v33)
  (_time 1619608792049 2021.04.28 14:19:52)
  (_source (\./src/modul_comparare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618760225046)
    (_use )
  )
  (_component
    (comp_4b
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1316 0 12 (_entity (_in ))))
        (_port (_internal F ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 19 (_component comp_4b )
    (_port
      ((A)(UTM))
      ((B)(UAM))
      ((F)(N1))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C2 0 20 (_component comp_4b )
    (_port
      ((A)(ZTM))
      ((B)(ZAM))
      ((F)(N2))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C3 0 21 (_component comp_4b )
    (_port
      ((A)(UTH))
      ((B)(UAH))
      ((F)(N3))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_instantiation C4 0 22 (_component comp_4b )
    (_port
      ((A)(ZTH))
      ((B)(ZAH))
      ((F)(N4))
    )
    (_use (_entity . comp_4b)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal UAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal N4 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 1 -1
  )
)
I 000048 55 15279         1619608792331 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619608792330 2021.04.28 14:19:52)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (devider
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (bistabil_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C9 0 60 (_component devider )
    (_port
      ((CLK)(CLK))
      ((RST)(RESET))
      ((Q)(CLK2))
    )
    (_use (_entity . devider)
    )
  )
  (_instantiation C1 0 61 (_component UC )
    (_port
      ((CLOCK)(CLK2))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C2 0 62 (_component ceas )
    (_port
      ((CLK)(CLK2))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C3 0 64 (_component bistabil_d )
    (_port
      ((D)(SETALARM))
      ((RST)(STOPALARM))
      ((CLK)(SETALARM))
      ((Q)(N2))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C4 0 65 (_component alarma )
    (_port
      ((CLK)(CLK2))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C5 0 66 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C6 0 67 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C7 0 68 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C8 0 69 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((START)(START))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal TEMP1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal TEMP2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_target(22))(_sensitivity(7)(5)))))
      (line__70(_architecture 1 0 70 (_assignment (_simple)(_target(14))(_sensitivity(3)(8)))))
      (line__71(_architecture 2 0 71 (_assignment (_simple)(_target(13))(_sensitivity(19)(23)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
V 000048 55 6379          1619608792478 arh_str
(_unit VHDL (alarma 1 4 (arh_str 1 9 ))
  (_version v33)
  (_time 1619608792477 2021.04.28 14:19:52)
  (_source (\./src/modul_alarma.vhd\(\./src/alarma.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618778996630)
    (_use )
  )
  (_component
    (num_mod10
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 12 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 13 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~13 1 14 (_entity (_out ))))
      )
    )
    (num_mod6
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 1 19 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~138 1 20 (_entity (_out ))))
      )
    )
    (num_mod24
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal INCREMENT ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 24 (_entity (_in ))))
        (_port (_internal QU ~std_logic_vector{3~downto~0}~1310 1 25 (_entity (_out ))))
        (_port (_internal QZ ~std_logic_vector{3~downto~0}~1312 1 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 1 33 (_component num_mod10 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(M))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N1))
      ((Q)(UMIN))
    )
    (_use (_entity . num_mod10)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C2 1 34 (_component num_mod6 )
    (_port
      ((EN)(N1))
      ((MODE)((i 2)))
      ((INCREMENT)((i 2)))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((CARRY)(N2))
      ((Q)(ZMIN))
    )
    (_use (_entity . num_mod6)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((CARRY)(CARRY))
        ((Q)(Q))
      )
    )
  )
  (_instantiation C3 1 35 (_component num_mod24 )
    (_port
      ((EN)(EN))
      ((MODE)((i 3)))
      ((INCREMENT)(H))
      ((RST)(RESET))
      ((CLK)(CLK))
      ((QU)(UHOUR))
      ((QZ)(ZHOUR))
    )
    (_use (_entity . num_mod24)
      (_port
        ((EN)(EN))
        ((MODE)(MODE))
        ((INCREMENT)(INCREMENT))
        ((RST)(RST))
        ((CLK)(CLK))
        ((QU)(QU))
        ((QZ)(QZ))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 1 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal SZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal MZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HU ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_signal (_internal HZ ~std_logic_vector{3~downto~0}~1314 1 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000048 55 3513          1619608792565 arh_str
(_unit VHDL (modul_afisare 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619608792565 2021.04.28 14:19:52)
  (_source (\./src/modul_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1619473449870)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1214 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1214 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1222 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp1 ~std_logic_vector{6~downto~0}~13 0 13 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp2 ~std_logic_vector{6~downto~0}~1324 0 14 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp3 ~std_logic_vector{6~downto~0}~1326 0 15 (_process 0 (_string \"1111110"\))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal temp4 ~std_logic_vector{6~downto~0}~1328 0 16 (_process 0 (_string \"1111110"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(11)(14)(13)(12))(_sensitivity(0)(2)(1))(_read(3)(8)(4)(6)(5)(7)(9)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (1 1 1 1 1 1 1 )
    (1 1 1 1 1 1 1 )
    (1 1 1 1 1 1 1 )
    (1 1 1 1 1 1 1 )
  )
  (_model . arh_str 1 -1
  )
)
V 000048 55 1051          1619608792697 arh_cmp
(_unit VHDL (bistabil_d 0 4 (arh_cmp 0 9 ))
  (_version v33)
  (_time 1619608792696 2021.04.28 14:19:52)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1619465214610)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_cmp 1 -1
  )
)
V 000048 55 1249          1619608792824 arh_cmp
(_unit VHDL (devider 0 4 (arh_cmp 0 9 ))
  (_version v33)
  (_time 1619608792824 2021.04.28 14:19:52)
  (_source (\./src/clock_devider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1619472934420)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal counter ~extSTD.STANDARD.INTEGER 0 10 (_architecture (_uni ((i 1))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_cmp 1 -1
  )
)
I 000048 55 15087         1619609335547 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619609335547 2021.04.28 14:28:55)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (devider
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (bistabil_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 60 (_component devider )
    (_port
      ((CLK)(CLK))
      ((RST)(RESET))
      ((Q)(CLK2))
    )
    (_use (_entity . devider)
    )
  )
  (_instantiation C2 0 61 (_component UC )
    (_port
      ((CLOCK)(CLK2))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C3 0 62 (_component ceas )
    (_port
      ((CLK)(CLK2))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C4 0 64 (_component bistabil_d )
    (_port
      ((D)(SETALARM))
      ((RST)(STOPALARM))
      ((CLK)(SETALARM))
      ((Q)(N2))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C5 0 65 (_component alarma )
    (_port
      ((CLK)(CLK2))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C6 0 66 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C7 0 67 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C8 0 68 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C9 0 69 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((START)(START))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_target(20))(_sensitivity(5)(7)))))
      (line__70(_architecture 1 0 70 (_assignment (_simple)(_target(14))(_sensitivity(3)(8)))))
      (line__71(_architecture 2 0 71 (_assignment (_simple)(_target(13))(_sensitivity(19)(21)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 14999         1619609728452 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619609728452 2021.04.28 14:35:28)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (devider
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (bistabil_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 61 (_component devider )
    (_port
      ((CLK)(CLK))
      ((RST)(RESET))
      ((Q)(CLK2))
    )
    (_use (_entity . devider)
    )
  )
  (_instantiation C2 0 62 (_component UC )
    (_port
      ((CLOCK)(CLK2))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C3 0 63 (_component ceas )
    (_port
      ((CLK)(CLK2))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C4 0 65 (_component bistabil_d )
    (_port
      ((D)(SETALARM))
      ((RST)(N1))
      ((CLK)(SETALARM))
      ((Q)(ALARM_ON))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C5 0 66 (_component alarma )
    (_port
      ((CLK)(CLK2))
      ((RESET)(N1))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C6 0 67 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C7 0 68 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C8 0 69 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C9 0 70 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((START)(START))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal ALARM_ON ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(20))(_sensitivity(7)(5)))))
      (line__71(_architecture 1 0 71 (_assignment (_simple)(_target(14))(_sensitivity(8)(3)))))
      (line__72(_architecture 2 0 72 (_assignment (_simple)(_target(13))(_sensitivity(19)(21)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000048 55 15005         1619609788483 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619609788482 2021.04.28 14:36:28)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (devider
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (bistabil_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 61 (_component devider )
    (_port
      ((CLK)(CLK))
      ((RST)(RESET))
      ((Q)(CLK2))
    )
    (_use (_entity . devider)
    )
  )
  (_instantiation C2 0 62 (_component UC )
    (_port
      ((CLOCK)(CLK2))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C3 0 63 (_component ceas )
    (_port
      ((CLK)(CLK2))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C4 0 65 (_component bistabil_d )
    (_port
      ((D)(SETALARM))
      ((RST)(TEMP))
      ((CLK)(SETALARM))
      ((Q)(ALARM_ON))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C5 0 66 (_component alarma )
    (_port
      ((CLK)(CLK2))
      ((RESET)(TEMP))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C6 0 67 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C7 0 68 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C8 0 69 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C9 0 70 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((START)(START))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal ALARM_ON ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal TEMP ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(22))(_sensitivity(7)(5)))))
      (line__71(_architecture 1 0 71 (_assignment (_simple)(_target(14))(_sensitivity(3)(8)))))
      (line__72(_architecture 2 0 72 (_assignment (_simple)(_target(13))(_sensitivity(19)(20)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000049 55 2360          1619609844966 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1619609844966 2021.04.28 14:37:24)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(7)(5)(6)(8)(10))(_sensitivity(4)(1)(2)(3)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000049 55 2348          1619610018191 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1619610018191 2021.04.28 14:40:18)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(5)(7)(8)(6)(10))(_sensitivity(2)(3)(4)(1)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 0 )
    (0 1 )
    (1 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 15005         1619610022287 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619610022286 2021.04.28 14:40:22)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (devider
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (bistabil_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 61 (_component devider )
    (_port
      ((CLK)(CLK))
      ((RST)(RESET))
      ((Q)(CLK2))
    )
    (_use (_entity . devider)
    )
  )
  (_instantiation C2 0 62 (_component UC )
    (_port
      ((CLOCK)(CLK2))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C3 0 63 (_component ceas )
    (_port
      ((CLK)(CLK2))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C4 0 65 (_component bistabil_d )
    (_port
      ((D)(SETALARM))
      ((RST)(TEMP))
      ((CLK)(SETALARM))
      ((Q)(ALARM_ON))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C5 0 66 (_component alarma )
    (_port
      ((CLK)(CLK2))
      ((RESET)(TEMP))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C6 0 67 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C7 0 68 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C8 0 69 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C9 0 70 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((START)(START))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal ALARM_ON ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal TEMP ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(22))(_sensitivity(5)(7)))))
      (line__71(_architecture 1 0 71 (_assignment (_simple)(_target(14))(_sensitivity(8)(3)))))
      (line__72(_architecture 2 0 72 (_assignment (_simple)(_target(13))(_sensitivity(19)(20)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000049 55 2348          1619610118066 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1619610118066 2021.04.28 14:41:58)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(5)(7)(8)(6)(10))(_sensitivity(3)(4)(2)(1)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 1 )
    (1 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
I 000048 55 15005         1619610121221 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619610121220 2021.04.28 14:42:01)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (devider
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (bistabil_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 61 (_component devider )
    (_port
      ((CLK)(CLK))
      ((RST)(RESET))
      ((Q)(CLK2))
    )
    (_use (_entity . devider)
    )
  )
  (_instantiation C2 0 62 (_component UC )
    (_port
      ((CLOCK)(CLK2))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C3 0 63 (_component ceas )
    (_port
      ((CLK)(CLK2))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C4 0 65 (_component bistabil_d )
    (_port
      ((D)(SETALARM))
      ((RST)(TEMP))
      ((CLK)(SETALARM))
      ((Q)(ALARM_ON))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C5 0 66 (_component alarma )
    (_port
      ((CLK)(CLK2))
      ((RESET)(TEMP))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C6 0 67 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C7 0 68 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C8 0 69 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C9 0 70 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((START)(START))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal ALARM_ON ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal TEMP ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(22))(_sensitivity(5)(7)))))
      (line__71(_architecture 1 0 71 (_assignment (_simple)(_target(14))(_sensitivity(8)(3)))))
      (line__72(_architecture 2 0 72 (_assignment (_simple)(_target(13))(_sensitivity(19)(20)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
I 000049 55 2348          1619610201732 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1619610201732 2021.04.28 14:43:21)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(5)(7)(8)(6)(10))(_sensitivity(2)(3)(4)(1)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 1 )
    (1 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
V 000048 55 15005         1619610204293 arh_str
(_unit VHDL (aparat 0 4 (arh_str 0 10 ))
  (_version v33)
  (_time 1619610204293 2021.04.28 14:43:24)
  (_source (\./src/Final.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618861904931)
    (_use )
  )
  (_component
    (devider
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (UC
      (_object
        (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (ceas
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1312 0 14 (_entity (_out ))))
      )
    )
    (bistabil_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
    (alarma
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal H ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1374 0 35 (_entity (_out ))))
      )
    )
    (modul_comparare
      (_object
        (_port (_internal UTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZTH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAM ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal UAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal ZAH ~std_logic_vector{3~downto~0}~1366 0 29 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (modul_conversie
      (_object
        (_port (_internal UMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZMIN ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal ZHOUR ~std_logic_vector{3~downto~0}~1320 0 18 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1326 0 19 (_entity (_out ))))
      )
    )
    (modul_afisare
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal UTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZTHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAMIN ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal ZAHOUR ~std_logic_vector{6~downto~0}~1342 0 24 (_entity (_in ))))
        (_port (_internal UCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDMIN ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal UCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
        (_port (_internal ZCTDHOUR ~std_logic_vector{6~downto~0}~1350 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 61 (_component devider )
    (_port
      ((CLK)(CLK))
      ((RST)(RESET))
      ((Q)(CLK2))
    )
    (_use (_entity . devider)
    )
  )
  (_instantiation C2 0 62 (_component UC )
    (_port
      ((CLOCK)(CLK2))
      ((SET)(SETTIME))
      ((ALARM)(SETALARM))
      ((STOPALARM)(STOPALARM))
      ((COMPARARE)(CMP))
      ((AFISARE)(AFIS))
      ((SETTIME)(STT))
      ((SETALARM)(STA))
      ((RINGALARM)(RNGALM))
    )
    (_use (_entity . uc)
    )
  )
  (_instantiation C3 0 63 (_component ceas )
    (_port
      ((CLK)(CLK2))
      ((MODE)(SETTIME))
      ((M)(M))
      ((H)(H))
      ((RESET)(RESET))
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
    )
    (_use (_entity . ceas)
    )
  )
  (_instantiation C4 0 65 (_component bistabil_d )
    (_port
      ((D)(SETALARM))
      ((RST)(TEMP))
      ((CLK)(SETALARM))
      ((Q)(ALARM_ON))
    )
    (_use (_entity . bistabil_d)
    )
  )
  (_instantiation C5 0 66 (_component alarma )
    (_port
      ((CLK)(CLK2))
      ((RESET)(TEMP))
      ((EN)(SETALARM))
      ((M)(M))
      ((H)(H))
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C6 0 67 (_component modul_comparare )
    (_port
      ((UTM)(T1))
      ((ZTM)(T2))
      ((UTH)(T3))
      ((ZTH)(T4))
      ((UAM)(A1))
      ((ZAM)(A2))
      ((UAH)(A3))
      ((ZAH)(A4))
      ((Y)(CMP))
    )
    (_use (_entity . modul_comparare)
    )
  )
  (_instantiation C7 0 68 (_component modul_conversie )
    (_port
      ((UMIN)(T1))
      ((ZMIN)(T2))
      ((UHOUR)(T3))
      ((ZHOUR)(T4))
      ((UCTDMIN)(TC1))
      ((ZCTDMIN)(TC2))
      ((UCTDHOUR)(TC3))
      ((ZCTDHOUR)(TC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C8 0 69 (_component modul_conversie )
    (_port
      ((UMIN)(A1))
      ((ZMIN)(A2))
      ((UHOUR)(A3))
      ((ZHOUR)(A4))
      ((UCTDMIN)(AC1))
      ((ZCTDMIN)(AC2))
      ((UCTDHOUR)(AC3))
      ((ZCTDHOUR)(AC4))
    )
    (_use (_entity . modul_conversie)
    )
  )
  (_instantiation C9 0 70 (_component modul_afisare )
    (_port
      ((CLK)(CLK))
      ((AFISARE)(AFIS))
      ((START)(START))
      ((UTMIN)(TC1))
      ((ZTMIN)(TC2))
      ((UTHOUR)(TC3))
      ((ZTHOUR)(TC4))
      ((UAMIN)(AC1))
      ((ZAMIN)(AC2))
      ((UAHOUR)(AC3))
      ((ZAHOUR)(AC4))
      ((UCTDMIN)(UMIN))
      ((ZCTDMIN)(ZMIN))
      ((UCTDHOUR)(UHOUR))
      ((ZCTDHOUR)(ZHOUR))
    )
    (_use (_entity . modul_afisare)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RDO ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal UMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZMIN ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal UHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal ZHOUR ~std_logic_vector{6~downto~0}~126 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RADIO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1350 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CMP ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal AFIS ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STT ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal STA ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal RNGALM ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal ALARM_ON ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal TEMP ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal T1 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T2 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T3 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal T4 ~std_logic_vector{3~downto~0}~1376 0 54 (_architecture (_uni ))))
    (_signal (_internal A1 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A2 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A3 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_signal (_internal A4 ~std_logic_vector{3~downto~0}~1376 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TC1 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC2 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC3 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal TC4 ~std_logic_vector{6~downto~0}~1378 0 56 (_architecture (_uni ))))
    (_signal (_internal AC1 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC2 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC3 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_signal (_internal AC4 ~std_logic_vector{6~downto~0}~1378 0 57 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(22))(_sensitivity(5)(7)))))
      (line__71(_architecture 1 0 71 (_assignment (_simple)(_target(14))(_sensitivity(8)(3)))))
      (line__72(_architecture 2 0 72 (_assignment (_simple)(_target(13))(_sensitivity(19)(20)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_str 3 -1
  )
)
V 000049 55 2348          1619611880158 str_comp
(_unit VHDL (uc 0 4 (str_comp 0 9 ))
  (_version v33)
  (_time 1619611880158 2021.04.28 15:11:20)
  (_source (\./src/Organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1618696565306)
    (_use )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal STOPALARM ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal COMPARARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal AFISARE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETTIME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal SETALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RINGALARM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{1~downto~0}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal STARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_signal (_internal NXSTARE ~BIT_VECTOR{1~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (ACTUALIZARE_STARE(_architecture 0 0 12 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)))))
      (TRANSITIONS(_architecture 1 0 18 (_process (_simple)(_target(5)(8)(6)(7)(10))(_sensitivity(2)(3)(4)(1)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 1 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 1 )
    (0 0 )
    (1 0 )
    (1 1 )
    (0 0 )
    (0 0 )
    (0 1 )
    (1 0 )
    (0 0 )
    (0 0 )
  )
  (_model . str_comp 2 -1
  )
)
