Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Dec 26 17:18:56 2022
| Host         : TX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ov5640_udp_pc_timing_summary_routed.rpt -pb ov5640_udp_pc_timing_summary_routed.pb -rpx ov5640_udp_pc_timing_summary_routed.rpx -warn_on_violation
| Design       : ov5640_udp_pc
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (91)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (229)
5. checking no_input_delay (16)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (91)
-------------------------
 There are 91 register/latch pins with no clock driven by root clock pin: u_i2c_dri/dri_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (229)
--------------------------------------------------
 There are 229 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.625        0.000                      0                 2225        0.007        0.000                      0                 2205        0.264        0.000                       0                  1187  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
cmos_pclk             {0.000 20.000}       40.000          25.000          
eth_rxc               {0.000 4.000}        8.000           125.000         
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cmos_pclk                  36.006        0.000                      0                  299        0.117        0.000                      0                  299       19.146        0.000                       0                   185  
eth_rxc                     1.625        0.000                      0                 1894        0.007        0.000                      0                 1894        3.146        0.000                       0                   982  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        7.601        0.000                      0                   11        0.176        0.000                      0                   11        4.500        0.000                       0                    13  
  clk_out2_clk_wiz_0                                                                                                                                                    0.264        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
eth_rxc       cmos_pclk           6.946        0.000                      0                   10                                                                        
cmos_pclk     eth_rxc             5.397        0.000                      0                   11        0.495        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cmos_pclk
  To Clock:  cmos_pclk

Setup :            0  Failing Endpoints,  Worst Slack       36.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.006ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.533ns (41.424%)  route 2.168ns (58.576%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 45.165 - 40.000 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.665     5.794    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X92Y119        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y119        FDRE (Prop_fdre_C_Q)         0.433     6.227 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           1.043     7.270    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[4].gms.ms[3]
    SLICE_X93Y118        LUT4 (Prop_lut4_I3_O)        0.105     7.375 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     7.375    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[1]
    SLICE_X93Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.832 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.832    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.048 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.836     8.884    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp1
    SLICE_X94Y119        LUT5 (Prop_lut5_I3_O)        0.322     9.206 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.289     9.494    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X94Y119        FDSE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    T15                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    41.388 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.206    43.594    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.671 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494    45.165    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X94Y119        FDSE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.568    45.734    
                         clock uncertainty           -0.035    45.698    
    SLICE_X94Y119        FDSE (Setup_fdse_C_D)       -0.198    45.500    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         45.500    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                 36.006    

Slack (MET) :             36.559ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 1.533ns (44.927%)  route 1.879ns (55.073%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 45.165 - 40.000 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.665     5.794    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X92Y119        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y119        FDRE (Prop_fdre_C_Q)         0.433     6.227 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           1.043     7.270    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[4].gms.ms[3]
    SLICE_X93Y118        LUT4 (Prop_lut4_I3_O)        0.105     7.375 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     7.375    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[1]
    SLICE_X93Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.832 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.832    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.048 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.836     8.884    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp1
    SLICE_X94Y119        LUT5 (Prop_lut5_I3_O)        0.322     9.206 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.000     9.206    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X94Y119        FDSE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    T15                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    41.388 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.206    43.594    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.671 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494    45.165    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X94Y119        FDSE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.568    45.734    
                         clock uncertainty           -0.035    45.698    
    SLICE_X94Y119        FDSE (Setup_fdse_C_D)        0.067    45.765    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         45.765    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                 36.559    

Slack (MET) :             37.130ns  (required time - arrival time)
  Source:                 u_img_data_pkt/wr_fifo_en_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.484ns (20.727%)  route 1.851ns (79.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 45.198 - 40.000 ) 
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.661     5.790    u_img_data_pkt/CLK
    SLICE_X93Y122        FDCE                                         r  u_img_data_pkt/wr_fifo_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDCE (Prop_fdce_C_Q)         0.379     6.169 r  u_img_data_pkt/wr_fifo_en_reg/Q
                         net (fo=2, routed)           0.838     7.006    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X94Y119        LUT2 (Prop_lut2_I0_O)        0.105     7.111 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=34, routed)          1.013     8.125    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X4Y24         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    T15                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    41.388 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.206    43.594    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.671 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.527    45.198    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y24         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.568    45.766    
                         clock uncertainty           -0.035    45.731    
    RAMB36_X4Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    45.255    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         45.255    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                 37.130    

Slack (MET) :             37.130ns  (required time - arrival time)
  Source:                 u_img_data_pkt/wr_fifo_en_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.484ns (20.727%)  route 1.851ns (79.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 45.198 - 40.000 ) 
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.661     5.790    u_img_data_pkt/CLK
    SLICE_X93Y122        FDCE                                         r  u_img_data_pkt/wr_fifo_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDCE (Prop_fdce_C_Q)         0.379     6.169 r  u_img_data_pkt/wr_fifo_en_reg/Q
                         net (fo=2, routed)           0.838     7.006    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X94Y119        LUT2 (Prop_lut2_I0_O)        0.105     7.111 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=34, routed)          1.013     8.125    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X4Y24         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    T15                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    41.388 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.206    43.594    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.671 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.527    45.198    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y24         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.568    45.766    
                         clock uncertainty           -0.035    45.731    
    RAMB36_X4Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.476    45.255    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         45.255    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                 37.130    

Slack (MET) :             37.302ns  (required time - arrival time)
  Source:                 u_img_data_pkt/wr_fifo_en_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.484ns (22.378%)  route 1.679ns (77.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 45.198 - 40.000 ) 
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.661     5.790    u_img_data_pkt/CLK
    SLICE_X93Y122        FDCE                                         r  u_img_data_pkt/wr_fifo_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDCE (Prop_fdce_C_Q)         0.379     6.169 r  u_img_data_pkt/wr_fifo_en_reg/Q
                         net (fo=2, routed)           0.838     7.006    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X94Y119        LUT2 (Prop_lut2_I0_O)        0.105     7.111 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=34, routed)          0.841     7.952    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X4Y24         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    T15                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    41.388 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.206    43.594    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.671 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.527    45.198    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y24         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.568    45.766    
                         clock uncertainty           -0.035    45.731    
    RAMB36_X4Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.476    45.255    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         45.255    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                 37.302    

Slack (MET) :             37.324ns  (required time - arrival time)
  Source:                 u_img_data_pkt/img_vsync_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/wr_fifo_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.589ns (22.992%)  route 1.973ns (77.008%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 45.110 - 40.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.659     5.788    u_img_data_pkt/CLK
    SLICE_X95Y124        FDCE                                         r  u_img_data_pkt/img_vsync_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDCE (Prop_fdce_C_Q)         0.379     6.167 r  u_img_data_pkt/img_vsync_d0_reg/Q
                         net (fo=6, routed)           0.692     6.859    u_img_data_pkt/img_vsync_d0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.105     6.964 f  u_img_data_pkt/neg_vsync_d0_i_1/O
                         net (fo=33, routed)          1.280     8.244    u_img_data_pkt/neg_vsync
    SLICE_X89Y121        LUT6 (Prop_lut6_I5_O)        0.105     8.349 r  u_img_data_pkt/wr_fifo_data[16]_i_1/O
                         net (fo=1, routed)           0.000     8.349    u_img_data_pkt/wr_fifo_data[16]_i_1_n_0
    SLICE_X89Y121        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    T15                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    41.388 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.206    43.594    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.671 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.439    45.110    u_img_data_pkt/CLK
    SLICE_X89Y121        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[16]/C
                         clock pessimism              0.568    45.679    
                         clock uncertainty           -0.035    45.643    
    SLICE_X89Y121        FDCE (Setup_fdce_C_D)        0.030    45.673    u_img_data_pkt/wr_fifo_data_reg[16]
  -------------------------------------------------------------------
                         required time                         45.673    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                 37.324    

Slack (MET) :             37.389ns  (required time - arrival time)
  Source:                 u_img_data_pkt/wr_fifo_en_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.484ns (22.354%)  route 1.681ns (77.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 45.198 - 40.000 ) 
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.661     5.790    u_img_data_pkt/CLK
    SLICE_X93Y122        FDCE                                         r  u_img_data_pkt/wr_fifo_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDCE (Prop_fdce_C_Q)         0.379     6.169 r  u_img_data_pkt/wr_fifo_en_reg/Q
                         net (fo=2, routed)           0.838     7.006    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X94Y119        LUT2 (Prop_lut2_I0_O)        0.105     7.111 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=34, routed)          0.843     7.955    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X4Y24         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    T15                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    41.388 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.206    43.594    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.671 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.527    45.198    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y24         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.568    45.766    
                         clock uncertainty           -0.035    45.731    
    RAMB36_X4Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    45.344    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         45.344    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                 37.389    

Slack (MET) :             37.531ns  (required time - arrival time)
  Source:                 u_cmos_capture_data/byte_flag_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/img_data_d0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.601ns (28.948%)  route 1.475ns (71.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 45.161 - 40.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.660     5.789    u_cmos_capture_data/CLK
    SLICE_X95Y123        FDCE                                         r  u_cmos_capture_data/byte_flag_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y123        FDCE (Prop_fdce_C_Q)         0.348     6.137 r  u_cmos_capture_data/byte_flag_d0_reg/Q
                         net (fo=35, routed)          0.689     6.825    u_cmos_capture_data/byte_flag_d0
    SLICE_X95Y124        LUT4 (Prop_lut4_I0_O)        0.253     7.078 r  u_cmos_capture_data/img_data_d0[15]_i_1/O
                         net (fo=16, routed)          0.786     7.865    u_img_data_pkt/E[0]
    SLICE_X90Y121        FDCE                                         r  u_img_data_pkt/img_data_d0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    T15                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    41.388 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.206    43.594    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.671 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.490    45.161    u_img_data_pkt/CLK
    SLICE_X90Y121        FDCE                                         r  u_img_data_pkt/img_data_d0_reg[0]/C
                         clock pessimism              0.568    45.730    
                         clock uncertainty           -0.035    45.694    
    SLICE_X90Y121        FDCE (Setup_fdce_C_CE)      -0.298    45.396    u_img_data_pkt/img_data_d0_reg[0]
  -------------------------------------------------------------------
                         required time                         45.396    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                 37.531    

Slack (MET) :             37.531ns  (required time - arrival time)
  Source:                 u_cmos_capture_data/byte_flag_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/img_data_d0_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.601ns (28.948%)  route 1.475ns (71.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 45.161 - 40.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.660     5.789    u_cmos_capture_data/CLK
    SLICE_X95Y123        FDCE                                         r  u_cmos_capture_data/byte_flag_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y123        FDCE (Prop_fdce_C_Q)         0.348     6.137 r  u_cmos_capture_data/byte_flag_d0_reg/Q
                         net (fo=35, routed)          0.689     6.825    u_cmos_capture_data/byte_flag_d0
    SLICE_X95Y124        LUT4 (Prop_lut4_I0_O)        0.253     7.078 r  u_cmos_capture_data/img_data_d0[15]_i_1/O
                         net (fo=16, routed)          0.786     7.865    u_img_data_pkt/E[0]
    SLICE_X90Y121        FDCE                                         r  u_img_data_pkt/img_data_d0_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    T15                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    41.388 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.206    43.594    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.671 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.490    45.161    u_img_data_pkt/CLK
    SLICE_X90Y121        FDCE                                         r  u_img_data_pkt/img_data_d0_reg[12]/C
                         clock pessimism              0.568    45.730    
                         clock uncertainty           -0.035    45.694    
    SLICE_X90Y121        FDCE (Setup_fdce_C_CE)      -0.298    45.396    u_img_data_pkt/img_data_d0_reg[12]
  -------------------------------------------------------------------
                         required time                         45.396    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                 37.531    

Slack (MET) :             37.531ns  (required time - arrival time)
  Source:                 u_cmos_capture_data/byte_flag_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/img_data_d0_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.601ns (28.948%)  route 1.475ns (71.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 45.161 - 40.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.660     5.789    u_cmos_capture_data/CLK
    SLICE_X95Y123        FDCE                                         r  u_cmos_capture_data/byte_flag_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y123        FDCE (Prop_fdce_C_Q)         0.348     6.137 r  u_cmos_capture_data/byte_flag_d0_reg/Q
                         net (fo=35, routed)          0.689     6.825    u_cmos_capture_data/byte_flag_d0
    SLICE_X95Y124        LUT4 (Prop_lut4_I0_O)        0.253     7.078 r  u_cmos_capture_data/img_data_d0[15]_i_1/O
                         net (fo=16, routed)          0.786     7.865    u_img_data_pkt/E[0]
    SLICE_X90Y121        FDCE                                         r  u_img_data_pkt/img_data_d0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    T15                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    41.388 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.206    43.594    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.671 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.490    45.161    u_img_data_pkt/CLK
    SLICE_X90Y121        FDCE                                         r  u_img_data_pkt/img_data_d0_reg[8]/C
                         clock pessimism              0.568    45.730    
                         clock uncertainty           -0.035    45.694    
    SLICE_X90Y121        FDCE (Setup_fdce_C_CE)      -0.298    45.396    u_img_data_pkt/img_data_d0_reg[8]
  -------------------------------------------------------------------
                         required time                         45.396    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                 37.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.228%)  route 0.228ns (61.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.681     2.290    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X93Y120        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y120        FDRE (Prop_fdre_C_Q)         0.141     2.431 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=3, routed)           0.228     2.659    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[5]
    RAMB36_X4Y24         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.501     1.980    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.009 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.988     2.997    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y24         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.638     2.359    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.542    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.681     2.290    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y120        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y120        FDRE (Prop_fdre_C_Q)         0.141     2.431 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     2.486    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X91Y120        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.501     1.980    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.009 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.953     2.962    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y120        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.672     2.290    
    SLICE_X91Y120        FDRE (Hold_fdre_C_D)         0.076     2.366    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.291ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.682     2.291    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y119        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_fdre_C_Q)         0.141     2.432 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     2.487    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X91Y119        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.501     1.980    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.009 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.954     2.963    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y119        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.672     2.291    
    SLICE_X91Y119        FDRE (Hold_fdre_C_D)         0.075     2.366    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.679     2.288    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X97Y123        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y123        FDRE (Prop_fdre_C_Q)         0.141     2.429 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.484    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X97Y123        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.501     1.980    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.009 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.950     2.959    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X97Y123        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.671     2.288    
    SLICE_X97Y123        FDRE (Hold_fdre_C_D)         0.075     2.363    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.681     2.290    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y120        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y120        FDRE (Prop_fdre_C_Q)         0.141     2.431 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     2.486    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X91Y120        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.501     1.980    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.009 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.953     2.962    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y120        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.672     2.290    
    SLICE_X91Y120        FDRE (Hold_fdre_C_D)         0.075     2.365    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.681     2.290    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y120        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y120        FDRE (Prop_fdre_C_Q)         0.141     2.431 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     2.486    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X91Y120        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.501     1.980    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.009 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.953     2.962    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y120        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.672     2.290    
    SLICE_X91Y120        FDRE (Hold_fdre_C_D)         0.071     2.361    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_img_data_pkt/img_data_d0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/wr_fifo_data_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.677     2.286    u_img_data_pkt/CLK
    SLICE_X93Y124        FDCE                                         r  u_img_data_pkt/img_data_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y124        FDCE (Prop_fdce_C_Q)         0.141     2.427 r  u_img_data_pkt/img_data_d0_reg[9]/Q
                         net (fo=1, routed)           0.088     2.516    u_img_data_pkt/img_data_d0[9]
    SLICE_X92Y124        LUT6 (Prop_lut6_I3_O)        0.045     2.561 r  u_img_data_pkt/wr_fifo_data[25]_i_1/O
                         net (fo=1, routed)           0.000     2.561    u_img_data_pkt/wr_fifo_data[25]_i_1_n_0
    SLICE_X92Y124        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.501     1.980    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.009 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.948     2.957    u_img_data_pkt/CLK
    SLICE_X92Y124        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[25]/C
                         clock pessimism             -0.658     2.299    
    SLICE_X92Y124        FDCE (Hold_fdce_C_D)         0.121     2.420    u_img_data_pkt/wr_fifo_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_img_data_pkt/img_data_d0_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/wr_fifo_data_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.209ns (81.182%)  route 0.048ns (18.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.680     2.289    u_img_data_pkt/CLK
    SLICE_X90Y121        FDCE                                         r  u_img_data_pkt/img_data_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y121        FDCE (Prop_fdce_C_Q)         0.164     2.453 r  u_img_data_pkt/img_data_d0_reg[12]/Q
                         net (fo=1, routed)           0.048     2.502    u_img_data_pkt/img_data_d0[12]
    SLICE_X91Y121        LUT6 (Prop_lut6_I5_O)        0.045     2.547 r  u_img_data_pkt/wr_fifo_data[28]_i_1/O
                         net (fo=1, routed)           0.000     2.547    u_img_data_pkt/wr_fifo_data[28]_i_1_n_0
    SLICE_X91Y121        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.501     1.980    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.009 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.952     2.961    u_img_data_pkt/CLK
    SLICE_X91Y121        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[28]/C
                         clock pessimism             -0.659     2.302    
    SLICE_X91Y121        FDCE (Hold_fdce_C_D)         0.092     2.394    u_img_data_pkt/wr_fifo_data_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_img_data_pkt/img_data_d0_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/wr_fifo_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.868%)  route 0.049ns (19.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.680     2.289    u_img_data_pkt/CLK
    SLICE_X90Y121        FDCE                                         r  u_img_data_pkt/img_data_d0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y121        FDCE (Prop_fdce_C_Q)         0.164     2.453 r  u_img_data_pkt/img_data_d0_reg[8]/Q
                         net (fo=1, routed)           0.049     2.503    u_img_data_pkt/img_data_d0[8]
    SLICE_X91Y121        LUT6 (Prop_lut6_I4_O)        0.045     2.548 r  u_img_data_pkt/wr_fifo_data[24]_i_1/O
                         net (fo=1, routed)           0.000     2.548    u_img_data_pkt/wr_fifo_data[24]_i_1_n_0
    SLICE_X91Y121        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.501     1.980    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.009 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.952     2.961    u_img_data_pkt/CLK
    SLICE_X91Y121        FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[24]/C
                         clock pessimism             -0.659     2.302    
    SLICE_X91Y121        FDCE (Hold_fdce_C_D)         0.092     2.394    u_img_data_pkt/wr_fifo_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.683     2.292    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X90Y118        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y118        FDRE (Prop_fdre_C_Q)         0.164     2.456 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     2.511    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X90Y118        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.501     1.980    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.009 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.955     2.964    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X90Y118        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.672     2.292    
    SLICE_X90Y118        FDRE (Hold_fdre_C_D)         0.064     2.356    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cmos_pclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cam_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB36_X4Y24   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y0  cam_pclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y118  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y118  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X97Y119  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X96Y122  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y122  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y122  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y122  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y122  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X90Y123  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X90Y123  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X97Y118  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X97Y118  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X93Y124  u_img_data_pkt/img_data_d0_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X93Y124  u_img_data_pkt/img_data_d0_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X93Y124  u_img_data_pkt/img_data_d0_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X96Y118  u_cmos_capture_data/cam_data_d0_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y117  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X90Y124  u_img_data_pkt/img_data_d0_reg[5]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X90Y123  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X90Y123  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X97Y118  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X97Y118  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X97Y119  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X96Y122  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X97Y122  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X97Y122  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X97Y122  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X97Y122  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_rxc
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 3.152ns (51.596%)  route 2.957ns (48.404%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 12.870 - 8.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.666     5.317    u_eth_top/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X96Y132        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDCE (Prop_fdce_C_Q)         0.433     5.750 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/Q
                         net (fo=20, routed)          0.394     6.144    u_eth_top/u_udp/u_udp_tx/tx_data_num[10]
    SLICE_X98Y132        LUT1 (Prop_lut1_I0_O)        0.105     6.249 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_67/O
                         net (fo=1, routed)           0.390     6.639    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_67_n_0
    SLICE_X97Y132        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.491     7.130 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_61/CO[2]
                         net (fo=4, routed)           0.160     7.290    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_61_n_1
    SLICE_X96Y132        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.659     7.949 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_54/CO[2]
                         net (fo=2, routed)           0.272     8.221    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_54_n_1
    SLICE_X96Y133        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.650     8.871 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_44/CO[2]
                         net (fo=5, routed)           0.475     9.346    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_44_n_1
    SLICE_X95Y134        LUT2 (Prop_lut2_I1_O)        0.252     9.598 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_23/O
                         net (fo=1, routed)           0.000     9.598    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_23_n_0
    SLICE_X95Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.055 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6/CO[3]
                         net (fo=9, routed)           0.757    10.811    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6_n_0
    SLICE_X91Y135        LUT5 (Prop_lut5_I3_O)        0.105    10.916 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1/O
                         net (fo=16, routed)          0.509    11.426    u_eth_top/u_udp/u_udp_tx/data_cnt0
    SLICE_X91Y131        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.492    12.870    u_eth_top/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X91Y131        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[0]/C
                         clock pessimism              0.384    13.254    
                         clock uncertainty           -0.035    13.218    
    SLICE_X91Y131        FDCE (Setup_fdce_C_CE)      -0.168    13.050    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.050    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 3.152ns (51.596%)  route 2.957ns (48.404%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 12.870 - 8.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.666     5.317    u_eth_top/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X96Y132        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDCE (Prop_fdce_C_Q)         0.433     5.750 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/Q
                         net (fo=20, routed)          0.394     6.144    u_eth_top/u_udp/u_udp_tx/tx_data_num[10]
    SLICE_X98Y132        LUT1 (Prop_lut1_I0_O)        0.105     6.249 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_67/O
                         net (fo=1, routed)           0.390     6.639    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_67_n_0
    SLICE_X97Y132        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.491     7.130 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_61/CO[2]
                         net (fo=4, routed)           0.160     7.290    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_61_n_1
    SLICE_X96Y132        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.659     7.949 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_54/CO[2]
                         net (fo=2, routed)           0.272     8.221    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_54_n_1
    SLICE_X96Y133        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.650     8.871 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_44/CO[2]
                         net (fo=5, routed)           0.475     9.346    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_44_n_1
    SLICE_X95Y134        LUT2 (Prop_lut2_I1_O)        0.252     9.598 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_23/O
                         net (fo=1, routed)           0.000     9.598    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_23_n_0
    SLICE_X95Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.055 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6/CO[3]
                         net (fo=9, routed)           0.757    10.811    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6_n_0
    SLICE_X91Y135        LUT5 (Prop_lut5_I3_O)        0.105    10.916 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1/O
                         net (fo=16, routed)          0.509    11.426    u_eth_top/u_udp/u_udp_tx/data_cnt0
    SLICE_X91Y131        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.492    12.870    u_eth_top/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X91Y131        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[1]/C
                         clock pessimism              0.384    13.254    
                         clock uncertainty           -0.035    13.218    
    SLICE_X91Y131        FDCE (Setup_fdce_C_CE)      -0.168    13.050    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.050    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 3.152ns (51.596%)  route 2.957ns (48.404%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 12.870 - 8.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.666     5.317    u_eth_top/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X96Y132        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDCE (Prop_fdce_C_Q)         0.433     5.750 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/Q
                         net (fo=20, routed)          0.394     6.144    u_eth_top/u_udp/u_udp_tx/tx_data_num[10]
    SLICE_X98Y132        LUT1 (Prop_lut1_I0_O)        0.105     6.249 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_67/O
                         net (fo=1, routed)           0.390     6.639    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_67_n_0
    SLICE_X97Y132        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.491     7.130 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_61/CO[2]
                         net (fo=4, routed)           0.160     7.290    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_61_n_1
    SLICE_X96Y132        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.659     7.949 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_54/CO[2]
                         net (fo=2, routed)           0.272     8.221    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_54_n_1
    SLICE_X96Y133        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.650     8.871 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_44/CO[2]
                         net (fo=5, routed)           0.475     9.346    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_44_n_1
    SLICE_X95Y134        LUT2 (Prop_lut2_I1_O)        0.252     9.598 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_23/O
                         net (fo=1, routed)           0.000     9.598    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_23_n_0
    SLICE_X95Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.055 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6/CO[3]
                         net (fo=9, routed)           0.757    10.811    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6_n_0
    SLICE_X91Y135        LUT5 (Prop_lut5_I3_O)        0.105    10.916 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1/O
                         net (fo=16, routed)          0.509    11.426    u_eth_top/u_udp/u_udp_tx/data_cnt0
    SLICE_X91Y131        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.492    12.870    u_eth_top/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X91Y131        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[2]/C
                         clock pessimism              0.384    13.254    
                         clock uncertainty           -0.035    13.218    
    SLICE_X91Y131        FDCE (Setup_fdce_C_CE)      -0.168    13.050    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.050    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 3.152ns (51.596%)  route 2.957ns (48.404%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 12.870 - 8.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.666     5.317    u_eth_top/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X96Y132        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDCE (Prop_fdce_C_Q)         0.433     5.750 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/Q
                         net (fo=20, routed)          0.394     6.144    u_eth_top/u_udp/u_udp_tx/tx_data_num[10]
    SLICE_X98Y132        LUT1 (Prop_lut1_I0_O)        0.105     6.249 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_67/O
                         net (fo=1, routed)           0.390     6.639    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_67_n_0
    SLICE_X97Y132        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.491     7.130 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_61/CO[2]
                         net (fo=4, routed)           0.160     7.290    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_61_n_1
    SLICE_X96Y132        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.659     7.949 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_54/CO[2]
                         net (fo=2, routed)           0.272     8.221    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_54_n_1
    SLICE_X96Y133        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.650     8.871 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_44/CO[2]
                         net (fo=5, routed)           0.475     9.346    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_44_n_1
    SLICE_X95Y134        LUT2 (Prop_lut2_I1_O)        0.252     9.598 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_23/O
                         net (fo=1, routed)           0.000     9.598    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_23_n_0
    SLICE_X95Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.055 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6/CO[3]
                         net (fo=9, routed)           0.757    10.811    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6_n_0
    SLICE_X91Y135        LUT5 (Prop_lut5_I3_O)        0.105    10.916 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1/O
                         net (fo=16, routed)          0.509    11.426    u_eth_top/u_udp/u_udp_tx/data_cnt0
    SLICE_X91Y131        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.492    12.870    u_eth_top/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X91Y131        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[3]/C
                         clock pessimism              0.384    13.254    
                         clock uncertainty           -0.035    13.218    
    SLICE_X91Y131        FDCE (Setup_fdce_C_CE)      -0.168    13.050    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.050    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 3.152ns (51.700%)  route 2.945ns (48.300%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 12.871 - 8.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.666     5.317    u_eth_top/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X96Y132        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDCE (Prop_fdce_C_Q)         0.433     5.750 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/Q
                         net (fo=20, routed)          0.394     6.144    u_eth_top/u_udp/u_udp_tx/tx_data_num[10]
    SLICE_X98Y132        LUT1 (Prop_lut1_I0_O)        0.105     6.249 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_67/O
                         net (fo=1, routed)           0.390     6.639    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_67_n_0
    SLICE_X97Y132        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.491     7.130 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_61/CO[2]
                         net (fo=4, routed)           0.160     7.290    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_61_n_1
    SLICE_X96Y132        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.659     7.949 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_54/CO[2]
                         net (fo=2, routed)           0.272     8.221    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_54_n_1
    SLICE_X96Y133        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.650     8.871 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_44/CO[2]
                         net (fo=5, routed)           0.475     9.346    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_44_n_1
    SLICE_X95Y134        LUT2 (Prop_lut2_I1_O)        0.252     9.598 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_23/O
                         net (fo=1, routed)           0.000     9.598    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_23_n_0
    SLICE_X95Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.055 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6/CO[3]
                         net (fo=9, routed)           0.757    10.811    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6_n_0
    SLICE_X91Y135        LUT5 (Prop_lut5_I3_O)        0.105    10.916 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1/O
                         net (fo=16, routed)          0.497    11.414    u_eth_top/u_udp/u_udp_tx/data_cnt0
    SLICE_X91Y132        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.493    12.871    u_eth_top/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X91Y132        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[4]/C
                         clock pessimism              0.384    13.255    
                         clock uncertainty           -0.035    13.219    
    SLICE_X91Y132        FDCE (Setup_fdce_C_CE)      -0.168    13.051    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.051    
                         arrival time                         -11.414    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 3.152ns (51.700%)  route 2.945ns (48.300%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 12.871 - 8.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.666     5.317    u_eth_top/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X96Y132        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDCE (Prop_fdce_C_Q)         0.433     5.750 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/Q
                         net (fo=20, routed)          0.394     6.144    u_eth_top/u_udp/u_udp_tx/tx_data_num[10]
    SLICE_X98Y132        LUT1 (Prop_lut1_I0_O)        0.105     6.249 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_67/O
                         net (fo=1, routed)           0.390     6.639    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_67_n_0
    SLICE_X97Y132        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.491     7.130 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_61/CO[2]
                         net (fo=4, routed)           0.160     7.290    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_61_n_1
    SLICE_X96Y132        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.659     7.949 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_54/CO[2]
                         net (fo=2, routed)           0.272     8.221    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_54_n_1
    SLICE_X96Y133        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.650     8.871 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_44/CO[2]
                         net (fo=5, routed)           0.475     9.346    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_44_n_1
    SLICE_X95Y134        LUT2 (Prop_lut2_I1_O)        0.252     9.598 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_23/O
                         net (fo=1, routed)           0.000     9.598    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_23_n_0
    SLICE_X95Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.055 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6/CO[3]
                         net (fo=9, routed)           0.757    10.811    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6_n_0
    SLICE_X91Y135        LUT5 (Prop_lut5_I3_O)        0.105    10.916 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1/O
                         net (fo=16, routed)          0.497    11.414    u_eth_top/u_udp/u_udp_tx/data_cnt0
    SLICE_X91Y132        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.493    12.871    u_eth_top/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X91Y132        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[5]/C
                         clock pessimism              0.384    13.255    
                         clock uncertainty           -0.035    13.219    
    SLICE_X91Y132        FDCE (Setup_fdce_C_CE)      -0.168    13.051    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.051    
                         arrival time                         -11.414    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 3.152ns (51.700%)  route 2.945ns (48.300%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 12.871 - 8.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.666     5.317    u_eth_top/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X96Y132        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDCE (Prop_fdce_C_Q)         0.433     5.750 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/Q
                         net (fo=20, routed)          0.394     6.144    u_eth_top/u_udp/u_udp_tx/tx_data_num[10]
    SLICE_X98Y132        LUT1 (Prop_lut1_I0_O)        0.105     6.249 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_67/O
                         net (fo=1, routed)           0.390     6.639    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_67_n_0
    SLICE_X97Y132        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.491     7.130 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_61/CO[2]
                         net (fo=4, routed)           0.160     7.290    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_61_n_1
    SLICE_X96Y132        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.659     7.949 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_54/CO[2]
                         net (fo=2, routed)           0.272     8.221    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_54_n_1
    SLICE_X96Y133        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.650     8.871 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_44/CO[2]
                         net (fo=5, routed)           0.475     9.346    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_44_n_1
    SLICE_X95Y134        LUT2 (Prop_lut2_I1_O)        0.252     9.598 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_23/O
                         net (fo=1, routed)           0.000     9.598    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_23_n_0
    SLICE_X95Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.055 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6/CO[3]
                         net (fo=9, routed)           0.757    10.811    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6_n_0
    SLICE_X91Y135        LUT5 (Prop_lut5_I3_O)        0.105    10.916 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1/O
                         net (fo=16, routed)          0.497    11.414    u_eth_top/u_udp/u_udp_tx/data_cnt0
    SLICE_X91Y132        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.493    12.871    u_eth_top/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X91Y132        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[6]/C
                         clock pessimism              0.384    13.255    
                         clock uncertainty           -0.035    13.219    
    SLICE_X91Y132        FDCE (Setup_fdce_C_CE)      -0.168    13.051    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.051    
                         arrival time                         -11.414    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 3.152ns (51.700%)  route 2.945ns (48.300%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 12.871 - 8.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.666     5.317    u_eth_top/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X96Y132        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDCE (Prop_fdce_C_Q)         0.433     5.750 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/Q
                         net (fo=20, routed)          0.394     6.144    u_eth_top/u_udp/u_udp_tx/tx_data_num[10]
    SLICE_X98Y132        LUT1 (Prop_lut1_I0_O)        0.105     6.249 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_67/O
                         net (fo=1, routed)           0.390     6.639    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_67_n_0
    SLICE_X97Y132        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.491     7.130 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_61/CO[2]
                         net (fo=4, routed)           0.160     7.290    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_61_n_1
    SLICE_X96Y132        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.659     7.949 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_54/CO[2]
                         net (fo=2, routed)           0.272     8.221    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_54_n_1
    SLICE_X96Y133        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.650     8.871 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_44/CO[2]
                         net (fo=5, routed)           0.475     9.346    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_44_n_1
    SLICE_X95Y134        LUT2 (Prop_lut2_I1_O)        0.252     9.598 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_23/O
                         net (fo=1, routed)           0.000     9.598    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_23_n_0
    SLICE_X95Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.055 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6/CO[3]
                         net (fo=9, routed)           0.757    10.811    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6_n_0
    SLICE_X91Y135        LUT5 (Prop_lut5_I3_O)        0.105    10.916 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1/O
                         net (fo=16, routed)          0.497    11.414    u_eth_top/u_udp/u_udp_tx/data_cnt0
    SLICE_X91Y132        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.493    12.871    u_eth_top/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X91Y132        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[7]/C
                         clock pessimism              0.384    13.255    
                         clock uncertainty           -0.035    13.219    
    SLICE_X91Y132        FDCE (Setup_fdce_C_CE)      -0.168    13.051    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.051    
                         arrival time                         -11.414    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 3.152ns (52.631%)  route 2.837ns (47.369%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 12.872 - 8.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.666     5.317    u_eth_top/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X96Y132        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDCE (Prop_fdce_C_Q)         0.433     5.750 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/Q
                         net (fo=20, routed)          0.394     6.144    u_eth_top/u_udp/u_udp_tx/tx_data_num[10]
    SLICE_X98Y132        LUT1 (Prop_lut1_I0_O)        0.105     6.249 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_67/O
                         net (fo=1, routed)           0.390     6.639    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_67_n_0
    SLICE_X97Y132        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.491     7.130 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_61/CO[2]
                         net (fo=4, routed)           0.160     7.290    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_61_n_1
    SLICE_X96Y132        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.659     7.949 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_54/CO[2]
                         net (fo=2, routed)           0.272     8.221    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_54_n_1
    SLICE_X96Y133        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.650     8.871 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_44/CO[2]
                         net (fo=5, routed)           0.475     9.346    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_44_n_1
    SLICE_X95Y134        LUT2 (Prop_lut2_I1_O)        0.252     9.598 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_23/O
                         net (fo=1, routed)           0.000     9.598    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_23_n_0
    SLICE_X95Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.055 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6/CO[3]
                         net (fo=9, routed)           0.757    10.811    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6_n_0
    SLICE_X91Y135        LUT5 (Prop_lut5_I3_O)        0.105    10.916 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1/O
                         net (fo=16, routed)          0.389    11.306    u_eth_top/u_udp/u_udp_tx/data_cnt0
    SLICE_X91Y133        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.494    12.872    u_eth_top/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X91Y133        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[10]/C
                         clock pessimism              0.384    13.256    
                         clock uncertainty           -0.035    13.220    
    SLICE_X91Y133        FDCE (Setup_fdce_C_CE)      -0.168    13.052    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.052    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 3.152ns (52.631%)  route 2.837ns (47.369%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 12.872 - 8.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.666     5.317    u_eth_top/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X96Y132        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDCE (Prop_fdce_C_Q)         0.433     5.750 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[10]/Q
                         net (fo=20, routed)          0.394     6.144    u_eth_top/u_udp/u_udp_tx/tx_data_num[10]
    SLICE_X98Y132        LUT1 (Prop_lut1_I0_O)        0.105     6.249 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_67/O
                         net (fo=1, routed)           0.390     6.639    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_67_n_0
    SLICE_X97Y132        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.491     7.130 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_61/CO[2]
                         net (fo=4, routed)           0.160     7.290    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_61_n_1
    SLICE_X96Y132        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.659     7.949 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_54/CO[2]
                         net (fo=2, routed)           0.272     8.221    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_54_n_1
    SLICE_X96Y133        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.650     8.871 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_44/CO[2]
                         net (fo=5, routed)           0.475     9.346    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_44_n_1
    SLICE_X95Y134        LUT2 (Prop_lut2_I1_O)        0.252     9.598 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_23/O
                         net (fo=1, routed)           0.000     9.598    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_23_n_0
    SLICE_X95Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.055 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6/CO[3]
                         net (fo=9, routed)           0.757    10.811    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_6_n_0
    SLICE_X91Y135        LUT5 (Prop_lut5_I3_O)        0.105    10.916 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1/O
                         net (fo=16, routed)          0.389    11.306    u_eth_top/u_udp/u_udp_tx/data_cnt0
    SLICE_X91Y133        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.494    12.872    u_eth_top/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X91Y133        FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[11]/C
                         clock pessimism              0.384    13.256    
                         clock uncertainty           -0.035    13.220    
    SLICE_X91Y133        FDCE (Setup_fdce_C_CE)      -0.168    13.052    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.052    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                  1.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_arp/u_arp_rx/op_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.516ns (21.001%)  route 1.941ns (78.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.237     3.141    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y119        IDDR                                         r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y119        IDDR (Prop_iddr_C_Q2)        0.389     3.530 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/Q2
                         net (fo=20, routed)          1.941     5.471    u_eth_top/u_arp/u_arp_rx/gmii_rxd[5]
    SLICE_X108Y130       LUT3 (Prop_lut3_I0_O)        0.127     5.598 r  u_eth_top/u_arp/u_arp_rx/op_data[5]_i_1/O
                         net (fo=1, routed)           0.000     5.598    u_eth_top/u_arp/u_arp_rx/op_data[5]_i_1_n_0
    SLICE_X108Y130       FDCE                                         r  u_eth_top/u_arp/u_arp_rx/op_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.731     5.382    u_eth_top/u_arp/u_arp_rx/clk
    SLICE_X108Y130       FDCE                                         r  u_eth_top/u_arp/u_arp_rx/op_data_reg[5]/C
                         clock pessimism             -0.066     5.316    
    SLICE_X108Y130       FDCE (Hold_fdce_C_D)         0.275     5.591    u_eth_top/u_arp/u_arp_rx/op_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.591    
                         arrival time                           5.598    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_arp/u_arp_rx/des_mac_t_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.516ns (20.905%)  route 1.952ns (79.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.237     3.141    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y120        IDDR                                         r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y120        IDDR (Prop_iddr_C_Q1)        0.389     3.530 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/Q1
                         net (fo=24, routed)          1.952     5.482    u_eth_top/u_arp/u_arp_rx/gmii_rxd[0]
    SLICE_X108Y127       LUT6 (Prop_lut6_I5_O)        0.127     5.609 r  u_eth_top/u_arp/u_arp_rx/des_mac_t[0]_i_1/O
                         net (fo=1, routed)           0.000     5.609    u_eth_top/u_arp/u_arp_rx/des_mac_t[0]_i_1_n_0
    SLICE_X108Y127       FDCE                                         r  u_eth_top/u_arp/u_arp_rx/des_mac_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.727     5.378    u_eth_top/u_arp/u_arp_rx/clk
    SLICE_X108Y127       FDCE                                         r  u_eth_top/u_arp/u_arp_rx/des_mac_t_reg[0]/C
                         clock pessimism             -0.066     5.312    
    SLICE_X108Y127       FDCE (Hold_fdce_C_D)         0.273     5.585    u_eth_top/u_arp/u_arp_rx/des_mac_t_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.585    
                         arrival time                           5.609    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_arp/u_arp_rx/eth_type_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.516ns (20.554%)  route 1.994ns (79.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.379ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.246     3.150    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y144        IDDR                                         r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y144        IDDR (Prop_iddr_C_Q2)        0.389     3.539 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/Q2
                         net (fo=23, routed)          1.994     5.533    u_eth_top/u_arp/u_arp_rx/gmii_rxd[6]
    SLICE_X108Y128       LUT3 (Prop_lut3_I2_O)        0.127     5.660 r  u_eth_top/u_arp/u_arp_rx/eth_type[6]_i_1/O
                         net (fo=1, routed)           0.000     5.660    u_eth_top/u_arp/u_arp_rx/eth_type[6]_i_1_n_0
    SLICE_X108Y128       FDCE                                         r  u_eth_top/u_arp/u_arp_rx/eth_type_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.728     5.379    u_eth_top/u_arp/u_arp_rx/clk
    SLICE_X108Y128       FDCE                                         r  u_eth_top/u_arp/u_arp_rx/eth_type_reg[6]/C
                         clock pessimism             -0.066     5.313    
    SLICE_X108Y128       FDCE (Hold_fdce_C_D)         0.273     5.586    u_eth_top/u_arp/u_arp_rx/eth_type_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.586    
                         arrival time                           5.660    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_arp/u_arp_rx/eth_type_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.516ns (20.854%)  route 1.958ns (79.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.379ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.237     3.141    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y120        IDDR                                         r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y120        IDDR (Prop_iddr_C_Q1)        0.389     3.530 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/Q1
                         net (fo=24, routed)          1.958     5.488    u_eth_top/u_arp/u_arp_rx/gmii_rxd[0]
    SLICE_X107Y128       LUT3 (Prop_lut3_I2_O)        0.127     5.615 r  u_eth_top/u_arp/u_arp_rx/eth_type[0]_i_1/O
                         net (fo=1, routed)           0.000     5.615    u_eth_top/u_arp/u_arp_rx/eth_type[0]_i_1_n_0
    SLICE_X107Y128       FDCE                                         r  u_eth_top/u_arp/u_arp_rx/eth_type_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.728     5.379    u_eth_top/u_arp/u_arp_rx/clk
    SLICE_X107Y128       FDCE                                         r  u_eth_top/u_arp/u_arp_rx/eth_type_reg[0]/C
                         clock pessimism             -0.066     5.313    
    SLICE_X107Y128       FDCE (Hold_fdce_C_D)         0.222     5.535    u_eth_top/u_arp/u_arp_rx/eth_type_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.535    
                         arrival time                           5.615    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_rx/udp_byte_num_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.389ns (16.452%)  route 1.976ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        2.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.381ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.237     3.141    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y120        IDDR                                         r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y120        IDDR (Prop_iddr_C_Q1)        0.389     3.530 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/Q1
                         net (fo=24, routed)          1.976     5.505    u_eth_top/u_udp/u_udp_rx/gmii_rxd[0]
    SLICE_X106Y120       FDCE                                         r  u_eth_top/u_udp/u_udp_rx/udp_byte_num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.730     5.381    u_eth_top/u_udp/u_udp_rx/clk
    SLICE_X106Y120       FDCE                                         r  u_eth_top/u_udp/u_udp_rx/udp_byte_num_reg[8]/C
                         clock pessimism             -0.066     5.315    
    SLICE_X106Y120       FDCE (Hold_fdce_C_D)         0.099     5.414    u_eth_top/u_udp/u_udp_rx/udp_byte_num_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.414    
                         arrival time                           5.505    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_rx/udp_byte_num_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.389ns (16.069%)  route 2.032ns (83.931%))
  Logic Levels:           0  
  Clock Path Skew:        2.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.237     3.141    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y119        IDDR                                         r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y119        IDDR (Prop_iddr_C_Q2)        0.389     3.530 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/Q2
                         net (fo=20, routed)          2.032     5.561    u_eth_top/u_udp/u_udp_rx/gmii_rxd[5]
    SLICE_X108Y119       FDCE                                         r  u_eth_top/u_udp/u_udp_rx/udp_byte_num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.731     5.382    u_eth_top/u_udp/u_udp_rx/clk
    SLICE_X108Y119       FDCE                                         r  u_eth_top/u_udp/u_udp_rx/udp_byte_num_reg[5]/C
                         clock pessimism             -0.066     5.316    
    SLICE_X108Y119       FDCE (Hold_fdce_C_D)         0.148     5.464    u_eth_top/u_udp/u_udp_rx/udp_byte_num_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.464    
                         arrival time                           5.561    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_rx/udp_byte_num_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.389ns (15.998%)  route 2.043ns (84.002%))
  Logic Levels:           0  
  Clock Path Skew:        2.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.237     3.141    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y120        IDDR                                         r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y120        IDDR (Prop_iddr_C_Q1)        0.389     3.530 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/Q1
                         net (fo=24, routed)          2.043     5.572    u_eth_top/u_udp/u_udp_rx/gmii_rxd[0]
    SLICE_X108Y119       FDCE                                         r  u_eth_top/u_udp/u_udp_rx/udp_byte_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.731     5.382    u_eth_top/u_udp/u_udp_rx/clk
    SLICE_X108Y119       FDCE                                         r  u_eth_top/u_udp/u_udp_rx/udp_byte_num_reg[0]/C
                         clock pessimism             -0.066     5.316    
    SLICE_X108Y119       FDCE (Hold_fdce_C_D)         0.158     5.474    u_eth_top/u_udp/u_udp_rx/udp_byte_num_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.474    
                         arrival time                           5.572    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_rx/rec_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.516ns (20.201%)  route 2.038ns (79.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.381ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.237     3.141    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y120        IDDR                                         r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y120        IDDR (Prop_iddr_C_Q1)        0.389     3.530 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/Q1
                         net (fo=24, routed)          2.038     5.568    u_eth_top/u_udp/u_udp_rx/gmii_rxd[0]
    SLICE_X108Y120       LUT5 (Prop_lut5_I0_O)        0.127     5.695 r  u_eth_top/u_udp/u_udp_rx/rec_data[8]_i_1/O
                         net (fo=1, routed)           0.000     5.695    u_eth_top/u_udp/u_udp_rx/rec_data[8]_i_1_n_0
    SLICE_X108Y120       FDCE                                         r  u_eth_top/u_udp/u_udp_rx/rec_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.730     5.381    u_eth_top/u_udp/u_udp_rx/clk
    SLICE_X108Y120       FDCE                                         r  u_eth_top/u_udp/u_udp_rx/rec_data_reg[8]/C
                         clock pessimism             -0.066     5.315    
    SLICE_X108Y120       FDCE (Hold_fdce_C_D)         0.273     5.588    u_eth_top/u_udp/u_udp_rx/rec_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.588    
                         arrival time                           5.695    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         0.681     1.791    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y119        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y119        FDRE (Prop_fdre_C_Q)         0.141     1.932 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     1.988    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X95Y119        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         0.953     2.320    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y119        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.528     1.791    
    SLICE_X95Y119        FDRE (Hold_fdre_C_D)         0.078     1.869    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         0.679     1.789    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y121        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y121        FDRE (Prop_fdre_C_Q)         0.141     1.930 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     1.986    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X95Y121        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         0.951     2.318    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y121        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.528     1.789    
    SLICE_X95Y121        FDRE (Hold_fdre_C_D)         0.076     1.865    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X4Y24    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y137   u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140   u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[3].ODDR_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y120   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y119   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y144   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y143   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[3].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y142   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_iddr_rx_ctl/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y139   u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X100Y124  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X100Y124  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X93Y140   u_eth_top/u_udp/u_udp_tx/check_buffer_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X93Y140   u_eth_top/u_udp/u_udp_tx/check_buffer_reg[19]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X101Y139  u_eth_top/u_udp/u_udp_tx/ip_head_reg[4][21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y139  u_eth_top/u_udp/u_udp_tx/ip_head_reg[4][22]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X102Y139  u_eth_top/u_udp/u_udp_tx/ip_head_reg[4][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y139  u_eth_top/u_udp/u_udp_tx/ip_head_reg[4][24]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X102Y139  u_eth_top/u_udp/u_udp_tx/ip_head_reg[4][30]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X101Y139  u_eth_top/u_udp/u_udp_tx/ip_head_reg[4][3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X100Y124  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X100Y124  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X108Y127  u_eth_top/u_arp/u_arp_rx/des_mac_t_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X108Y127  u_eth_top/u_arp/u_arp_rx/des_mac_t_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X108Y124  u_eth_top/u_arp/u_arp_rx/des_mac_t_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X108Y124  u_eth_top/u_arp/u_arp_rx/des_mac_t_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X109Y127  u_eth_top/u_arp/u_arp_rx/des_mac_t_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X109Y127  u_eth_top/u_arp/u_arp_rx/des_mac_t_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X108Y124  u_eth_top/u_arp/u_arp_rx/des_mac_t_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X108Y124  u_eth_top/u_arp/u_arp_rx/des_mac_t_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.815ns (35.181%)  route 1.502ns (64.819%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.672    -0.354    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDCE (Prop_fdce_C_Q)         0.433     0.079 f  u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.833     0.913    u_i2c_dri/clk_cnt[0]
    SLICE_X96Y111        LUT4 (Prop_lut4_I1_O)        0.118     1.031 r  u_i2c_dri/clk_cnt[8]_i_2/O
                         net (fo=3, routed)           0.668     1.699    u_i2c_dri/clk_cnt[8]_i_2_n_0
    SLICE_X95Y111        LUT4 (Prop_lut4_I2_O)        0.264     1.963 r  u_i2c_dri/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.963    u_i2c_dri/clk_cnt_0[6]
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.498     9.155    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C
                         clock pessimism              0.468     9.622    
                         clock uncertainty           -0.088     9.534    
    SLICE_X95Y111        FDCE (Setup_fdce_C_D)        0.030     9.564    u_i2c_dri/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.564    
                         arrival time                          -1.963    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.603ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.815ns (35.181%)  route 1.502ns (64.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.672    -0.354    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDCE (Prop_fdce_C_Q)         0.433     0.079 f  u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.833     0.913    u_i2c_dri/clk_cnt[0]
    SLICE_X96Y111        LUT4 (Prop_lut4_I1_O)        0.118     1.031 r  u_i2c_dri/clk_cnt[8]_i_2/O
                         net (fo=3, routed)           0.668     1.699    u_i2c_dri/clk_cnt[8]_i_2_n_0
    SLICE_X95Y111        LUT6 (Prop_lut6_I3_O)        0.264     1.963 r  u_i2c_dri/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.963    u_i2c_dri/clk_cnt_0[8]
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.498     9.155    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/C
                         clock pessimism              0.468     9.622    
                         clock uncertainty           -0.088     9.534    
    SLICE_X95Y111        FDCE (Setup_fdce_C_D)        0.032     9.566    u_i2c_dri/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.566    
                         arrival time                          -1.963    
  -------------------------------------------------------------------
                         slack                                  7.603    

Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.829ns (35.570%)  route 1.502ns (64.430%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.672    -0.354    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDCE (Prop_fdce_C_Q)         0.433     0.079 f  u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.833     0.913    u_i2c_dri/clk_cnt[0]
    SLICE_X96Y111        LUT4 (Prop_lut4_I1_O)        0.118     1.031 r  u_i2c_dri/clk_cnt[8]_i_2/O
                         net (fo=3, routed)           0.668     1.699    u_i2c_dri/clk_cnt[8]_i_2_n_0
    SLICE_X95Y111        LUT5 (Prop_lut5_I1_O)        0.278     1.977 r  u_i2c_dri/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.977    u_i2c_dri/clk_cnt_0[7]
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.498     9.155    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C
                         clock pessimism              0.468     9.622    
                         clock uncertainty           -0.088     9.534    
    SLICE_X95Y111        FDCE (Setup_fdce_C_D)        0.069     9.603    u_i2c_dri/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -1.977    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.656ns (30.615%)  route 1.487ns (69.385%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.672    -0.354    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X96Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y111        FDCE (Prop_fdce_C_Q)         0.433     0.079 r  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=6, routed)           0.655     0.734    u_i2c_dri/clk_cnt[2]
    SLICE_X96Y111        LUT6 (Prop_lut6_I5_O)        0.105     0.839 r  u_i2c_dri/clk_cnt[5]_i_2/O
                         net (fo=4, routed)           0.832     1.671    u_i2c_dri/clk_cnt[5]_i_2_n_0
    SLICE_X94Y111        LUT5 (Prop_lut5_I0_O)        0.118     1.789 r  u_i2c_dri/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.789    u_i2c_dri/clk_cnt_0[1]
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.498     9.155    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
                         clock pessimism              0.465     9.619    
                         clock uncertainty           -0.088     9.531    
    SLICE_X94Y111        FDCE (Setup_fdce_C_D)        0.106     9.637    u_i2c_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.637    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.881ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.643ns (30.923%)  route 1.436ns (69.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.672    -0.354    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X96Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y111        FDCE (Prop_fdce_C_Q)         0.433     0.079 r  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=6, routed)           0.655     0.734    u_i2c_dri/clk_cnt[2]
    SLICE_X96Y111        LUT6 (Prop_lut6_I5_O)        0.105     0.839 r  u_i2c_dri/clk_cnt[5]_i_2/O
                         net (fo=4, routed)           0.781     1.621    u_i2c_dri/clk_cnt[5]_i_2_n_0
    SLICE_X94Y111        LUT6 (Prop_lut6_I2_O)        0.105     1.726 r  u_i2c_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.726    u_i2c_dri/clk_cnt_0[5]
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.498     9.155    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
                         clock pessimism              0.465     9.619    
                         clock uncertainty           -0.088     9.531    
    SLICE_X94Y111        FDCE (Setup_fdce_C_D)        0.076     9.607    u_i2c_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -1.726    
  -------------------------------------------------------------------
                         slack                                  7.881    

Slack (MET) :             7.918ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.643ns (32.177%)  route 1.355ns (67.823%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.672    -0.354    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X96Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y111        FDCE (Prop_fdce_C_Q)         0.433     0.079 f  u_i2c_dri/clk_cnt_reg[3]/Q
                         net (fo=5, routed)           0.690     0.769    u_i2c_dri/clk_cnt[3]
    SLICE_X96Y111        LUT2 (Prop_lut2_I1_O)        0.105     0.874 r  u_i2c_dri/clk_cnt[5]_i_3/O
                         net (fo=2, routed)           0.666     1.540    u_i2c_dri/clk_cnt[5]_i_3_n_0
    SLICE_X95Y111        LUT6 (Prop_lut6_I4_O)        0.105     1.645 r  u_i2c_dri/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.645    u_i2c_dri/clk_cnt_0[4]
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.498     9.155    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/C
                         clock pessimism              0.465     9.619    
                         clock uncertainty           -0.088     9.531    
    SLICE_X95Y111        FDCE (Setup_fdce_C_D)        0.032     9.563    u_i2c_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.563    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  7.918    

Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.538ns (29.881%)  route 1.262ns (70.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.672    -0.354    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDCE (Prop_fdce_C_Q)         0.433     0.079 r  u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.833     0.913    u_i2c_dri/clk_cnt[0]
    SLICE_X96Y111        LUT4 (Prop_lut4_I1_O)        0.105     1.018 r  u_i2c_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.429     1.447    u_i2c_dri/clk_cnt_0[3]
    SLICE_X96Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.498     9.155    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X96Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
                         clock pessimism              0.465     9.619    
                         clock uncertainty           -0.088     9.531    
    SLICE_X96Y111        FDCE (Setup_fdce_C_D)       -0.027     9.504    u_i2c_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.504    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                  8.057    

Slack (MET) :             8.068ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.641ns (39.469%)  route 0.983ns (60.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.672    -0.354    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDCE (Prop_fdce_C_Q)         0.398     0.044 r  u_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.724     0.769    u_i2c_dri/clk_cnt[1]
    SLICE_X96Y111        LUT3 (Prop_lut3_I0_O)        0.243     1.012 r  u_i2c_dri/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.259     1.270    u_i2c_dri/clk_cnt_0[2]
    SLICE_X96Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.498     9.155    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X96Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
                         clock pessimism              0.465     9.619    
                         clock uncertainty           -0.088     9.531    
    SLICE_X96Y111        FDCE (Setup_fdce_C_D)       -0.193     9.338    u_i2c_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.338    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  8.068    

Slack (MET) :             8.069ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.589ns (31.171%)  route 1.301ns (68.829%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.672    -0.354    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y111        FDCE (Prop_fdce_C_Q)         0.379     0.025 f  u_i2c_dri/clk_cnt_reg[4]/Q
                         net (fo=8, routed)           0.833     0.859    u_i2c_dri/clk_cnt[4]
    SLICE_X95Y111        LUT6 (Prop_lut6_I5_O)        0.105     0.964 r  u_i2c_dri/clk_cnt[9]_i_2/O
                         net (fo=1, routed)           0.467     1.431    u_i2c_dri/clk_cnt[9]_i_2_n_0
    SLICE_X96Y111        LUT5 (Prop_lut5_I2_O)        0.105     1.536 r  u_i2c_dri/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.536    u_i2c_dri/clk_cnt_0[9]
    SLICE_X96Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.498     9.155    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X96Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/C
                         clock pessimism              0.465     9.619    
                         clock uncertainty           -0.088     9.531    
    SLICE_X96Y111        FDCE (Setup_fdce_C_D)        0.074     9.605    u_i2c_dri/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                  8.069    

Slack (MET) :             8.114ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.643ns (34.863%)  route 1.201ns (65.137%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.672    -0.354    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X96Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y111        FDCE (Prop_fdce_C_Q)         0.433     0.079 r  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=6, routed)           0.655     0.734    u_i2c_dri/clk_cnt[2]
    SLICE_X96Y111        LUT6 (Prop_lut6_I5_O)        0.105     0.839 r  u_i2c_dri/clk_cnt[5]_i_2/O
                         net (fo=4, routed)           0.546     1.386    u_i2c_dri/clk_cnt[5]_i_2_n_0
    SLICE_X94Y111        LUT6 (Prop_lut6_I0_O)        0.105     1.491 r  u_i2c_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000     1.491    u_i2c_dri/dri_clk_i_1_n_0
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.498     9.155    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/dri_clk_reg/C
                         clock pessimism              0.465     9.619    
                         clock uncertainty           -0.088     9.531    
    SLICE_X94Y111        FDCE (Setup_fdce_C_D)        0.074     9.605    u_i2c_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -1.491    
  -------------------------------------------------------------------
                         slack                                  8.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.341%)  route 0.127ns (40.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.687    -0.495    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  u_i2c_dri/clk_cnt_reg[6]/Q
                         net (fo=5, routed)           0.127    -0.227    u_i2c_dri/clk_cnt[6]
    SLICE_X96Y111        LUT5 (Prop_lut5_I1_O)        0.045    -0.182 r  u_i2c_dri/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    u_i2c_dri/clk_cnt_0[9]
    SLICE_X96Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.961    -0.731    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X96Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/C
                         clock pessimism              0.252    -0.479    
    SLICE_X96Y111        FDCE (Hold_fdce_C_D)         0.121    -0.358    u_i2c_dri/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.242%)  route 0.102ns (32.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.687    -0.495    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDCE (Prop_fdce_C_Q)         0.164    -0.331 f  u_i2c_dri/clk_cnt_reg[5]/Q
                         net (fo=8, routed)           0.102    -0.230    u_i2c_dri/clk_cnt[5]
    SLICE_X95Y111        LUT6 (Prop_lut6_I0_O)        0.045    -0.185 r  u_i2c_dri/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    u_i2c_dri/clk_cnt_0[4]
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.961    -0.731    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/C
                         clock pessimism              0.249    -0.482    
    SLICE_X95Y111        FDCE (Hold_fdce_C_D)         0.092    -0.390    u_i2c_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.573%)  route 0.077ns (25.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.687    -0.495    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y111        FDCE (Prop_fdce_C_Q)         0.128    -0.367 r  u_i2c_dri/clk_cnt_reg[7]/Q
                         net (fo=4, routed)           0.077    -0.290    u_i2c_dri/clk_cnt[7]
    SLICE_X95Y111        LUT6 (Prop_lut6_I0_O)        0.099    -0.191 r  u_i2c_dri/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    u_i2c_dri/clk_cnt_0[8]
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.961    -0.731    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/C
                         clock pessimism              0.236    -0.495    
    SLICE_X95Y111        FDCE (Hold_fdce_C_D)         0.092    -0.403    u_i2c_dri/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.459%)  route 0.169ns (47.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.687    -0.495    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  u_i2c_dri/clk_cnt_reg[4]/Q
                         net (fo=8, routed)           0.169    -0.186    u_i2c_dri/clk_cnt[4]
    SLICE_X94Y111        LUT6 (Prop_lut6_I0_O)        0.045    -0.141 r  u_i2c_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    u_i2c_dri/clk_cnt_0[5]
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.961    -0.731    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
                         clock pessimism              0.249    -0.482    
    SLICE_X94Y111        FDCE (Hold_fdce_C_D)         0.121    -0.361    u_i2c_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.766%)  route 0.177ns (49.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.687    -0.495    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  u_i2c_dri/clk_cnt_reg[6]/Q
                         net (fo=5, routed)           0.177    -0.177    u_i2c_dri/clk_cnt[6]
    SLICE_X95Y111        LUT5 (Prop_lut5_I0_O)        0.042    -0.135 r  u_i2c_dri/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    u_i2c_dri/clk_cnt_0[7]
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.961    -0.731    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C
                         clock pessimism              0.236    -0.495    
    SLICE_X95Y111        FDCE (Hold_fdce_C_D)         0.107    -0.388    u_i2c_dri/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.172%)  route 0.177ns (48.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.687    -0.495    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  u_i2c_dri/clk_cnt_reg[6]/Q
                         net (fo=5, routed)           0.177    -0.177    u_i2c_dri/clk_cnt[6]
    SLICE_X95Y111        LUT4 (Prop_lut4_I3_O)        0.045    -0.132 r  u_i2c_dri/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    u_i2c_dri/clk_cnt_0[6]
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.961    -0.731    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X95Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C
                         clock pessimism              0.236    -0.495    
    SLICE_X95Y111        FDCE (Hold_fdce_C_D)         0.091    -0.404    u_i2c_dri/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.207ns (50.060%)  route 0.207ns (49.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.687    -0.495    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDCE (Prop_fdce_C_Q)         0.164    -0.331 r  u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.207    -0.125    u_i2c_dri/clk_cnt[0]
    SLICE_X94Y111        LUT5 (Prop_lut5_I3_O)        0.043    -0.082 r  u_i2c_dri/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.082    u_i2c_dri/clk_cnt_0[1]
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.961    -0.731    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
                         clock pessimism              0.236    -0.495    
    SLICE_X94Y111        FDCE (Hold_fdce_C_D)         0.131    -0.364    u_i2c_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.878%)  route 0.202ns (49.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.687    -0.495    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDCE (Prop_fdce_C_Q)         0.164    -0.331 r  u_i2c_dri/clk_cnt_reg[5]/Q
                         net (fo=8, routed)           0.202    -0.130    u_i2c_dri/clk_cnt[5]
    SLICE_X94Y111        LUT6 (Prop_lut6_I1_O)        0.045    -0.085 r  u_i2c_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.085    u_i2c_dri/dri_clk_i_1_n_0
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.961    -0.731    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/dri_clk_reg/C
                         clock pessimism              0.236    -0.495    
    SLICE_X94Y111        FDCE (Hold_fdce_C_D)         0.121    -0.374    u_i2c_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.300%)  route 0.207ns (49.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.687    -0.495    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDCE (Prop_fdce_C_Q)         0.164    -0.331 f  u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.207    -0.125    u_i2c_dri/clk_cnt[0]
    SLICE_X94Y111        LUT1 (Prop_lut1_I0_O)        0.045    -0.080 r  u_i2c_dri/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    u_i2c_dri/clk_cnt_0[0]
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.961    -0.731    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X94Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
                         clock pessimism              0.236    -0.495    
    SLICE_X94Y111        FDCE (Hold_fdce_C_D)         0.120    -0.375    u_i2c_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.941%)  route 0.357ns (63.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.687    -0.495    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X96Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y111        FDCE (Prop_fdce_C_Q)         0.164    -0.331 r  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=6, routed)           0.184    -0.147    u_i2c_dri/clk_cnt[2]
    SLICE_X96Y111        LUT4 (Prop_lut4_I0_O)        0.045    -0.102 r  u_i2c_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.172     0.070    u_i2c_dri/clk_cnt_0[3]
    SLICE_X96Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.961    -0.731    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X96Y111        FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
                         clock pessimism              0.236    -0.495    
    SLICE_X96Y111        FDCE (Hold_fdce_C_D)         0.052    -0.443    u_i2c_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.514    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X94Y111    u_i2c_dri/dri_clk_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X94Y111    u_i2c_dri/clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X94Y111    u_i2c_dri/clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X96Y111    u_i2c_dri/clk_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X96Y111    u_i2c_dri/clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X95Y111    u_i2c_dri/clk_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X94Y111    u_i2c_dri/clk_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X95Y111    u_i2c_dri/clk_cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X94Y111    u_i2c_dri/dri_clk_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X94Y111    u_i2c_dri/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X94Y111    u_i2c_dri/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X96Y111    u_i2c_dri/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X96Y111    u_i2c_dri/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y111    u_i2c_dri/clk_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X94Y111    u_i2c_dri/clk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y111    u_i2c_dri/clk_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y111    u_i2c_dri/clk_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y111    u_i2c_dri/clk_cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X94Y111    u_i2c_dri/dri_clk_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X94Y111    u_i2c_dri/dri_clk_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X94Y111    u_i2c_dri/clk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X94Y111    u_i2c_dri/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X94Y111    u_i2c_dri/clk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X94Y111    u_i2c_dri/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X96Y111    u_i2c_dri/clk_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X96Y111    u_i2c_dri/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X96Y111    u_i2c_dri/clk_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X96Y111    u_i2c_dri/clk_cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/IDELAYCTRL_inst/REFCLK
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17   u_clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/IDELAYCTRL_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y19   u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_rxc
  To Clock:  cmos_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.946ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.946ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.854ns  (logic 0.398ns (46.580%)  route 0.456ns (53.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y120                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X90Y120        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.456     0.854    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X91Y120        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X91Y120        FDRE (Setup_fdre_C_D)       -0.200     7.800    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  6.946    

Slack (MET) :             7.027ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.771ns  (logic 0.398ns (51.617%)  route 0.373ns (48.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y120                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X90Y120        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.373     0.771    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X91Y119        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X91Y119        FDRE (Setup_fdre_C_D)       -0.202     7.798    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                  7.027    

Slack (MET) :             7.035ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.936ns  (logic 0.433ns (46.248%)  route 0.503ns (53.752%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y120                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X90Y120        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.503     0.936    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X92Y121        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X92Y121        FDRE (Setup_fdre_C_D)       -0.029     7.971    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.971    
                         arrival time                          -0.936    
  -------------------------------------------------------------------
                         slack                                  7.035    

Slack (MET) :             7.036ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.891ns  (logic 0.433ns (48.619%)  route 0.458ns (51.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y120                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X90Y120        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.458     0.891    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X91Y120        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X91Y120        FDRE (Setup_fdre_C_D)       -0.073     7.927    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                  7.036    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.880ns  (logic 0.433ns (49.189%)  route 0.447ns (50.811%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y120                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X90Y120        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.447     0.880    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X91Y120        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X91Y120        FDRE (Setup_fdre_C_D)       -0.075     7.925    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.057ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.787ns  (logic 0.398ns (50.568%)  route 0.389ns (49.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y119                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X90Y119        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.389     0.787    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X90Y118        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X90Y118        FDRE (Setup_fdre_C_D)       -0.156     7.844    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.844    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  7.057    

Slack (MET) :             7.075ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.762ns  (logic 0.398ns (52.205%)  route 0.364ns (47.795%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y120                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X90Y120        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.364     0.762    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X92Y121        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X92Y121        FDRE (Setup_fdre_C_D)       -0.163     7.837    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.837    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                  7.075    

Slack (MET) :             7.084ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.755ns  (logic 0.398ns (52.730%)  route 0.357ns (47.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y119                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X90Y119        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.357     0.755    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X90Y118        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X90Y118        FDRE (Setup_fdre_C_D)       -0.161     7.839    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.839    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                  7.084    

Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.792ns  (logic 0.433ns (54.689%)  route 0.359ns (45.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y119                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X90Y119        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.359     0.792    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X90Y118        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X90Y118        FDRE (Setup_fdre_C_D)       -0.033     7.967    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.792    
  -------------------------------------------------------------------
                         slack                                  7.175    

Slack (MET) :             7.180ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.789ns  (logic 0.433ns (54.897%)  route 0.356ns (45.103%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y119                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X90Y119        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.356     0.789    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X90Y118        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X90Y118        FDRE (Setup_fdre_C_D)       -0.031     7.969    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                  7.180    





---------------------------------------------------------------------------------------------------
From Clock:  cmos_pclk
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        5.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 u_cmos_capture_data/cam_vsync_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/img_vsync_txc_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.484ns (30.334%)  route 1.112ns (69.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 12.864 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.589     4.044    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.129 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.660     5.789    u_cmos_capture_data/CLK
    SLICE_X95Y123        FDCE                                         r  u_cmos_capture_data/cam_vsync_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y123        FDCE (Prop_fdce_C_Q)         0.379     6.168 r  u_cmos_capture_data/cam_vsync_d1_reg/Q
                         net (fo=3, routed)           0.661     6.829    u_cmos_capture_data/cam_vsync_d1
    SLICE_X95Y124        LUT2 (Prop_lut2_I1_O)        0.105     6.934 r  u_cmos_capture_data/img_vsync_txc_d0_i_1/O
                         net (fo=2, routed)           0.451     7.384    u_img_data_pkt/cmos_frame_vsync
    SLICE_X97Y124        FDCE                                         r  u_img_data_pkt/img_vsync_txc_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.378 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         1.486    12.864    u_img_data_pkt/rgmii_txc
    SLICE_X97Y124        FDCE                                         r  u_img_data_pkt/img_vsync_txc_d0_reg/C
                         clock pessimism              0.000    12.864    
                         clock uncertainty           -0.035    12.828    
    SLICE_X97Y124        FDCE (Setup_fdce_C_D)       -0.047    12.781    u_img_data_pkt/img_vsync_txc_d0_reg
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             38.875ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.923ns  (logic 0.398ns (43.140%)  route 0.525ns (56.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y120                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X92Y120        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.525     0.923    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X99Y119        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X99Y119        FDRE (Setup_fdre_C_D)       -0.202    39.798    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.798    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                 38.875    

Slack (MET) :             38.929ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.869ns  (logic 0.398ns (45.808%)  route 0.471ns (54.192%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y120                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X92Y120        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.471     0.869    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X95Y119        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X95Y119        FDRE (Setup_fdre_C_D)       -0.202    39.798    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.798    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 38.929    

Slack (MET) :             39.013ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.914ns  (logic 0.433ns (47.355%)  route 0.481ns (52.645%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y120                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X94Y120        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.481     0.914    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X95Y121        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X95Y121        FDRE (Setup_fdre_C_D)       -0.073    39.927    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         39.927    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                 39.013    

Slack (MET) :             39.044ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.754ns  (logic 0.398ns (52.813%)  route 0.356ns (47.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y120                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X94Y120        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.356     0.754    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X95Y121        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X95Y121        FDRE (Setup_fdre_C_D)       -0.202    39.798    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.798    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                 39.044    

Slack (MET) :             39.056ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.744ns  (logic 0.398ns (53.526%)  route 0.346ns (46.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y120                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X94Y120        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.346     0.744    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X95Y121        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X95Y121        FDRE (Setup_fdre_C_D)       -0.200    39.800    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.800    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                 39.056    

Slack (MET) :             39.060ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.738ns  (logic 0.398ns (53.945%)  route 0.340ns (46.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y120                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X94Y120        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.340     0.738    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X95Y119        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X95Y119        FDRE (Setup_fdre_C_D)       -0.202    39.798    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.798    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                 39.060    

Slack (MET) :             39.070ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.899ns  (logic 0.433ns (48.187%)  route 0.466ns (51.813%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y120                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X94Y120        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.466     0.899    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X100Y121       FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X100Y121       FDRE (Setup_fdre_C_D)       -0.031    39.969    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.969    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                 39.070    

Slack (MET) :             39.111ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.814ns  (logic 0.433ns (53.224%)  route 0.381ns (46.776%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y120                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X94Y120        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.381     0.814    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X95Y118        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X95Y118        FDRE (Setup_fdre_C_D)       -0.075    39.925    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                 39.111    

Slack (MET) :             39.126ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.801ns  (logic 0.433ns (54.031%)  route 0.368ns (45.969%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y120                                     0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X92Y120        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.368     0.801    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X95Y119        FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X95Y119        FDRE (Setup_fdre_C_D)       -0.073    39.927    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.927    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                 39.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 u_cmos_capture_data/frame_val_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/img_vsync_txc_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.705%)  route 0.440ns (70.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.583    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.609 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.679     2.288    u_cmos_capture_data/CLK
    SLICE_X95Y123        FDCE                                         r  u_cmos_capture_data/frame_val_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y123        FDCE (Prop_fdce_C_Q)         0.141     2.429 r  u_cmos_capture_data/frame_val_flag_reg/Q
                         net (fo=37, routed)          0.212     2.641    u_cmos_capture_data/frame_val_flag
    SLICE_X95Y124        LUT2 (Prop_lut2_I0_O)        0.045     2.686 r  u_cmos_capture_data/img_vsync_txc_d0_i_1/O
                         net (fo=2, routed)           0.229     2.914    u_img_data_pkt/cmos_frame_vsync
    SLICE_X97Y124        FDCE                                         r  u_img_data_pkt/img_vsync_txc_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=976, routed)         0.947     2.314    u_img_data_pkt/rgmii_txc
    SLICE_X97Y124        FDCE                                         r  u_img_data_pkt/img_vsync_txc_d0_reg/C
                         clock pessimism              0.000     2.314    
                         clock uncertainty            0.035     2.349    
    SLICE_X97Y124        FDCE (Hold_fdce_C_D)         0.070     2.419    u_img_data_pkt/img_vsync_txc_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.495    





