; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_convolution_relu_3(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !10
  %6 = shl i32 %5, 10, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = shl i32 %7, 2, !dbg !12
  %9 = and i32 %8, 508, !dbg !12
  %10 = and i32 %7, 127, !dbg !12
  %11 = or disjoint i32 %10, 128, !dbg !12
  %12 = or disjoint i32 %10, 256, !dbg !12
  %13 = or disjoint i32 %10, 384, !dbg !12
  %14 = or disjoint i32 %6, %9, !dbg !13
  %15 = or disjoint i32 %14, 1, !dbg !13
  %16 = or disjoint i32 %14, 2, !dbg !13
  %17 = or disjoint i32 %14, 3, !dbg !13
  %18 = or disjoint i32 %14, 512, !dbg !13
  %19 = or disjoint i32 %14, 513, !dbg !13
  %20 = or disjoint i32 %14, 514, !dbg !13
  %21 = or disjoint i32 %14, 515, !dbg !13
  %22 = or disjoint i32 %6, %10, !dbg !13
  %23 = or disjoint i32 %6, %11, !dbg !13
  %24 = or disjoint i32 %6, %12, !dbg !13
  %25 = or disjoint i32 %6, %13, !dbg !13
  %26 = or disjoint i32 %22, 512, !dbg !13
  %27 = or disjoint i32 %22, 640, !dbg !13
  %28 = or disjoint i32 %22, 768, !dbg !13
  %29 = or disjoint i32 %22, 896, !dbg !13
  %30 = icmp slt i32 %14, 107850176, !dbg !14
  %31 = icmp slt i32 %18, 107850176, !dbg !14
  %32 = icmp slt i32 %22, 107850176, !dbg !14
  %33 = icmp slt i32 %23, 107850176, !dbg !14
  %34 = icmp slt i32 %24, 107850176, !dbg !14
  %35 = icmp slt i32 %25, 107850176, !dbg !14
  %36 = icmp slt i32 %26, 107850176, !dbg !14
  %37 = icmp slt i32 %27, 107850176, !dbg !14
  %38 = icmp slt i32 %28, 107850176, !dbg !14
  %39 = icmp slt i32 %29, 107850176, !dbg !14
  %40 = sdiv i32 %14, 1685159, !dbg !15
  %41 = sdiv i32 %15, 1685159, !dbg !15
  %42 = sdiv i32 %16, 1685159, !dbg !15
  %43 = sdiv i32 %17, 1685159, !dbg !15
  %44 = sdiv i32 %18, 1685159, !dbg !15
  %45 = sdiv i32 %19, 1685159, !dbg !15
  %46 = sdiv i32 %20, 1685159, !dbg !15
  %47 = sdiv i32 %21, 1685159, !dbg !15
  %.lhs.trunc = trunc nsw i32 %40 to i16, !dbg !16
  %48 = srem i16 %.lhs.trunc, 16, !dbg !16
  %.lhs.trunc1 = trunc nsw i32 %41 to i16, !dbg !16
  %49 = srem i16 %.lhs.trunc1, 16, !dbg !16
  %.lhs.trunc3 = trunc nsw i32 %42 to i16, !dbg !16
  %50 = srem i16 %.lhs.trunc3, 16, !dbg !16
  %.lhs.trunc5 = trunc nsw i32 %43 to i16, !dbg !16
  %51 = srem i16 %.lhs.trunc5, 16, !dbg !16
  %.lhs.trunc7 = trunc nsw i32 %44 to i16, !dbg !16
  %52 = srem i16 %.lhs.trunc7, 16, !dbg !16
  %.lhs.trunc9 = trunc nsw i32 %45 to i16, !dbg !16
  %53 = srem i16 %.lhs.trunc9, 16, !dbg !16
  %.lhs.trunc11 = trunc nsw i32 %46 to i16, !dbg !16
  %54 = srem i16 %.lhs.trunc11, 16, !dbg !16
  %.lhs.trunc13 = trunc nsw i32 %47 to i16, !dbg !16
  %55 = srem i16 %.lhs.trunc13, 16, !dbg !16
  %.frozen = freeze i32 %22, !dbg !17
  %56 = sdiv i32 %.frozen, 14161, !dbg !17
  %57 = mul i32 %56, 14161, !dbg !18
  %.decomposed = sub i32 %.frozen, %57, !dbg !18
  %.frozen22 = freeze i32 %23, !dbg !17
  %58 = sdiv i32 %.frozen22, 14161, !dbg !17
  %59 = mul i32 %58, 14161, !dbg !18
  %.decomposed23 = sub i32 %.frozen22, %59, !dbg !18
  %.frozen24 = freeze i32 %24, !dbg !17
  %60 = sdiv i32 %.frozen24, 14161, !dbg !17
  %61 = mul i32 %60, 14161, !dbg !18
  %.decomposed25 = sub i32 %.frozen24, %61, !dbg !18
  %.frozen26 = freeze i32 %25, !dbg !17
  %62 = sdiv i32 %.frozen26, 14161, !dbg !17
  %63 = mul i32 %62, 14161, !dbg !18
  %.decomposed27 = sub i32 %.frozen26, %63, !dbg !18
  %.frozen28 = freeze i32 %26, !dbg !17
  %64 = sdiv i32 %.frozen28, 14161, !dbg !17
  %65 = mul i32 %64, 14161, !dbg !18
  %.decomposed29 = sub i32 %.frozen28, %65, !dbg !18
  %.frozen30 = freeze i32 %27, !dbg !17
  %66 = sdiv i32 %.frozen30, 14161, !dbg !17
  %67 = mul i32 %66, 14161, !dbg !18
  %.decomposed31 = sub i32 %.frozen30, %67, !dbg !18
  %.frozen32 = freeze i32 %28, !dbg !17
  %68 = sdiv i32 %.frozen32, 14161, !dbg !17
  %69 = mul i32 %68, 14161, !dbg !18
  %.decomposed33 = sub i32 %.frozen32, %69, !dbg !18
  %.frozen34 = freeze i32 %29, !dbg !17
  %70 = sdiv i32 %.frozen34, 14161, !dbg !17
  %71 = mul i32 %70, 14161, !dbg !18
  %.decomposed35 = sub i32 %.frozen34, %71, !dbg !18
  %72 = sext i32 %14 to i64, !dbg !19
  %73 = getelementptr float, ptr addrspace(1) %0, i64 %72, !dbg !19
  %74 = sext i32 %18 to i64, !dbg !19
  %75 = getelementptr float, ptr addrspace(1) %0, i64 %74, !dbg !19
  %76 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %73, i1 %30) #2, !dbg !20
  %77 = extractvalue { i32, i32, i32, i32 } %76, 0, !dbg !20
  %78 = extractvalue { i32, i32, i32, i32 } %76, 1, !dbg !20
  %79 = extractvalue { i32, i32, i32, i32 } %76, 2, !dbg !20
  %80 = extractvalue { i32, i32, i32, i32 } %76, 3, !dbg !20
  %81 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %75, i1 %31) #2, !dbg !20
  %82 = extractvalue { i32, i32, i32, i32 } %81, 0, !dbg !20
  %83 = extractvalue { i32, i32, i32, i32 } %81, 1, !dbg !20
  %84 = extractvalue { i32, i32, i32, i32 } %81, 2, !dbg !20
  %85 = extractvalue { i32, i32, i32, i32 } %81, 3, !dbg !20
  %86 = sext i16 %48 to i64, !dbg !21
  %87 = getelementptr float, ptr addrspace(1) %1, i64 %86, !dbg !21
  %88 = sext i16 %49 to i64, !dbg !21
  %89 = getelementptr float, ptr addrspace(1) %1, i64 %88, !dbg !21
  %90 = sext i16 %50 to i64, !dbg !21
  %91 = getelementptr float, ptr addrspace(1) %1, i64 %90, !dbg !21
  %92 = sext i16 %51 to i64, !dbg !21
  %93 = getelementptr float, ptr addrspace(1) %1, i64 %92, !dbg !21
  %94 = sext i16 %52 to i64, !dbg !21
  %95 = getelementptr float, ptr addrspace(1) %1, i64 %94, !dbg !21
  %96 = sext i16 %53 to i64, !dbg !21
  %97 = getelementptr float, ptr addrspace(1) %1, i64 %96, !dbg !21
  %98 = sext i16 %54 to i64, !dbg !21
  %99 = getelementptr float, ptr addrspace(1) %1, i64 %98, !dbg !21
  %100 = sext i16 %55 to i64, !dbg !21
  %101 = getelementptr float, ptr addrspace(1) %1, i64 %100, !dbg !21
  %102 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %87, i1 %30) #2, !dbg !22
  %103 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %89, i1 %30) #2, !dbg !22
  %104 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %91, i1 %30) #2, !dbg !22
  %105 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %93, i1 %30) #2, !dbg !22
  %106 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %95, i1 %31) #2, !dbg !22
  %107 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %97, i1 %31) #2, !dbg !22
  %108 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %99, i1 %31) #2, !dbg !22
  %109 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %101, i1 %31) #2, !dbg !22
  %110 = insertelement <8 x i32> poison, i32 %85, i64 0, !dbg !20
  %111 = insertelement <8 x i32> %110, i32 %84, i64 1, !dbg !20
  %112 = insertelement <8 x i32> %111, i32 %83, i64 2, !dbg !20
  %113 = insertelement <8 x i32> %112, i32 %82, i64 3, !dbg !20
  %114 = insertelement <8 x i32> %113, i32 %80, i64 4, !dbg !20
  %115 = insertelement <8 x i32> %114, i32 %79, i64 5, !dbg !20
  %116 = insertelement <8 x i32> %115, i32 %78, i64 6, !dbg !20
  %117 = insertelement <8 x i32> %116, i32 %77, i64 7, !dbg !20
  %118 = bitcast <8 x i32> %117 to <8 x float>, !dbg !20
  %119 = insertelement <8 x i32> poison, i32 %109, i64 0, !dbg !22
  %120 = insertelement <8 x i32> %119, i32 %108, i64 1, !dbg !22
  %121 = insertelement <8 x i32> %120, i32 %107, i64 2, !dbg !22
  %122 = insertelement <8 x i32> %121, i32 %106, i64 3, !dbg !22
  %123 = insertelement <8 x i32> %122, i32 %105, i64 4, !dbg !22
  %124 = insertelement <8 x i32> %123, i32 %104, i64 5, !dbg !22
  %125 = insertelement <8 x i32> %124, i32 %103, i64 6, !dbg !22
  %126 = insertelement <8 x i32> %125, i32 %102, i64 7, !dbg !22
  %127 = bitcast <8 x i32> %126 to <8 x float>, !dbg !22
  %128 = fadd <8 x float> %118, %127, !dbg !23
  %129 = fcmp olt <8 x float> %128, zeroinitializer, !dbg !24
  %130 = extractelement <8 x i1> %129, i64 7, !dbg !28
  %131 = extractelement <8 x i1> %129, i64 6, !dbg !28
  %132 = extractelement <8 x i1> %129, i64 5, !dbg !28
  %133 = extractelement <8 x i1> %129, i64 4, !dbg !28
  %134 = extractelement <8 x i1> %129, i64 3, !dbg !28
  %135 = extractelement <8 x i1> %129, i64 2, !dbg !28
  %136 = extractelement <8 x i1> %129, i64 1, !dbg !28
  %137 = extractelement <8 x i1> %129, i64 0, !dbg !28
  %138 = mul i32 %56, 14176, !dbg !29
  %139 = mul i32 %58, 14176, !dbg !29
  %140 = mul i32 %60, 14176, !dbg !29
  %141 = mul i32 %62, 14176, !dbg !29
  %142 = mul i32 %64, 14176, !dbg !29
  %143 = mul i32 %66, 14176, !dbg !29
  %144 = mul i32 %68, 14176, !dbg !29
  %145 = mul i32 %70, 14176, !dbg !29
  %146 = add i32 %138, %.decomposed, !dbg !30
  %147 = add i32 %139, %.decomposed23, !dbg !30
  %148 = add i32 %140, %.decomposed25, !dbg !30
  %149 = add i32 %141, %.decomposed27, !dbg !30
  %150 = add i32 %142, %.decomposed29, !dbg !30
  %151 = add i32 %143, %.decomposed31, !dbg !30
  %152 = add i32 %144, %.decomposed33, !dbg !30
  %153 = add i32 %145, %.decomposed35, !dbg !30
  %154 = sext i32 %146 to i64, !dbg !31
  %155 = getelementptr float, ptr addrspace(1) %2, i64 %154, !dbg !31
  %156 = sext i32 %147 to i64, !dbg !31
  %157 = getelementptr float, ptr addrspace(1) %2, i64 %156, !dbg !31
  %158 = sext i32 %148 to i64, !dbg !31
  %159 = getelementptr float, ptr addrspace(1) %2, i64 %158, !dbg !31
  %160 = sext i32 %149 to i64, !dbg !31
  %161 = getelementptr float, ptr addrspace(1) %2, i64 %160, !dbg !31
  %162 = sext i32 %150 to i64, !dbg !31
  %163 = getelementptr float, ptr addrspace(1) %2, i64 %162, !dbg !31
  %164 = sext i32 %151 to i64, !dbg !31
  %165 = getelementptr float, ptr addrspace(1) %2, i64 %164, !dbg !31
  %166 = sext i32 %152 to i64, !dbg !31
  %167 = getelementptr float, ptr addrspace(1) %2, i64 %166, !dbg !31
  %168 = sext i32 %153 to i64, !dbg !31
  %169 = getelementptr float, ptr addrspace(1) %2, i64 %168, !dbg !31
  %170 = zext nneg i32 %9 to i64, !dbg !32
  %171 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %170, !dbg !32
  %bc = bitcast <8 x float> %128 to <8 x i32>, !dbg !32
  %172 = extractelement <8 x i32> %bc, i64 7, !dbg !32
  %173 = select i1 %130, i32 0, i32 %172, !dbg !28
  %bc15 = bitcast <8 x float> %128 to <8 x i32>, !dbg !32
  %174 = extractelement <8 x i32> %bc15, i64 6, !dbg !32
  %175 = select i1 %131, i32 0, i32 %174, !dbg !28
  %bc16 = bitcast <8 x float> %128 to <8 x i32>, !dbg !32
  %176 = extractelement <8 x i32> %bc16, i64 5, !dbg !32
  %177 = select i1 %132, i32 0, i32 %176, !dbg !28
  %bc17 = bitcast <8 x float> %128 to <8 x i32>, !dbg !32
  %178 = extractelement <8 x i32> %bc17, i64 4, !dbg !32
  %179 = select i1 %133, i32 0, i32 %178, !dbg !28
  tail call void asm sideeffect "@$5 st.shared.v4.b32 [ $0 + 0 ], { $1, $2, $3, $4 };", "r,r,r,r,r,b"(ptr addrspace(3) %171, i32 %173, i32 %175, i32 %177, i32 %179, i1 true) #2, !dbg !32
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %180 = zext nneg i32 %10 to i64, !dbg !32
  %181 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %180, !dbg !32
  %182 = load i32, ptr addrspace(3) %181, align 4, !dbg !32
  %183 = zext nneg i32 %11 to i64, !dbg !32
  %184 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %183, !dbg !32
  %185 = load i32, ptr addrspace(3) %184, align 4, !dbg !32
  %186 = zext nneg i32 %12 to i64, !dbg !32
  %187 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %186, !dbg !32
  %188 = load i32, ptr addrspace(3) %187, align 4, !dbg !32
  %189 = zext nneg i32 %13 to i64, !dbg !32
  %190 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %189, !dbg !32
  %191 = load i32, ptr addrspace(3) %190, align 4, !dbg !32
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %bc18 = bitcast <8 x float> %128 to <8 x i32>, !dbg !32
  %192 = extractelement <8 x i32> %bc18, i64 3, !dbg !32
  %193 = select i1 %134, i32 0, i32 %192, !dbg !28
  %bc19 = bitcast <8 x float> %128 to <8 x i32>, !dbg !32
  %194 = extractelement <8 x i32> %bc19, i64 2, !dbg !32
  %195 = select i1 %135, i32 0, i32 %194, !dbg !28
  %bc20 = bitcast <8 x float> %128 to <8 x i32>, !dbg !32
  %196 = extractelement <8 x i32> %bc20, i64 1, !dbg !32
  %197 = select i1 %136, i32 0, i32 %196, !dbg !28
  %bc21 = bitcast <8 x float> %128 to <8 x i32>, !dbg !32
  %198 = extractelement <8 x i32> %bc21, i64 0, !dbg !32
  %199 = select i1 %137, i32 0, i32 %198, !dbg !28
  tail call void asm sideeffect "@$5 st.shared.v4.b32 [ $0 + 0 ], { $1, $2, $3, $4 };", "r,r,r,r,r,b"(ptr addrspace(3) %171, i32 %193, i32 %195, i32 %197, i32 %199, i1 true) #2, !dbg !32
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %200 = load i32, ptr addrspace(3) %181, align 4, !dbg !32
  %201 = load i32, ptr addrspace(3) %184, align 4, !dbg !32
  %202 = load i32, ptr addrspace(3) %187, align 4, !dbg !32
  %203 = load i32, ptr addrspace(3) %190, align 4, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %182, ptr addrspace(1) %155, i1 %32) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %185, ptr addrspace(1) %157, i1 %33) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %188, ptr addrspace(1) %159, i1 %34) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %191, ptr addrspace(1) %161, i1 %35) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %200, ptr addrspace(1) %163, i1 %36) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %201, ptr addrspace(1) %165, i1 %37) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %202, ptr addrspace(1) %167, i1 %38) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %203, ptr addrspace(1) %169, i1 %39) #2, !dbg !32
  ret void, !dbg !33
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cwbscqu4ssqzs5n2aoga34rr3kvdl5zuuioan2cuatyuln2wnm4y.py", directory: "inductor_cache/wb")
!4 = !{ptr @triton_poi_fused_convolution_relu_3, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_convolution_relu_3, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_convolution_relu_3", linkageName: "triton_poi_fused_convolution_relu_3", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 21, scope: !7)
!16 = !DILocation(line: 25, column: 32, scope: !7)
!17 = !DILocation(line: 27, column: 19, scope: !7)
!18 = !DILocation(line: 26, column: 19, scope: !7)
!19 = !DILocation(line: 28, column: 30, scope: !7)
!20 = !DILocation(line: 28, column: 35, scope: !7)
!21 = !DILocation(line: 29, column: 30, scope: !7)
!22 = !DILocation(line: 29, column: 35, scope: !7)
!23 = !DILocation(line: 30, column: 18, scope: !7)
!24 = !DILocation(line: 118, column: 15, scope: !25, inlinedAt: !27)
!25 = distinct !DILexicalBlockFile(scope: !7, file: !26, discriminator: 0)
!26 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!27 = !DILocation(line: 32, column: 40, scope: !7)
!28 = !DILocation(line: 121, column: 29, scope: !25, inlinedAt: !27)
!29 = !DILocation(line: 33, column: 36, scope: !7)
!30 = !DILocation(line: 33, column: 30, scope: !7)
!31 = !DILocation(line: 33, column: 25, scope: !7)
!32 = !DILocation(line: 33, column: 47, scope: !7)
!33 = !DILocation(line: 33, column: 4, scope: !7)
