// Seed: 2988863078
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wire id_4,
    input tri1 id_5,
    output wire id_6,
    output wand id_7,
    output uwire id_8,
    input wire id_9
);
  assign id_8 = id_4;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd56,
    parameter id_15 = 32'd1,
    parameter id_5  = 32'd80
) (
    input wor id_0,
    input wor id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wire id_4,
    input tri _id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output wire id_9,
    output supply0 id_10,
    output tri1 id_11,
    input wand id_12,
    input supply1 id_13,
    input supply0 _id_14,
    input tri1 _id_15,
    input supply1 id_16,
    output wor id_17,
    output tri id_18,
    output uwire id_19
);
  logic [id_15 : -1] id_21;
  ;
  logic id_22;
  ;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_6,
      id_4,
      id_1,
      id_6,
      id_3,
      id_9,
      id_17,
      id_8
  );
  wire [id_14 : id_5] id_23;
endmodule
