
<img width="250" align="right" src="https://media.giphy.com/media/jtXRDVzaCPXSynUz7h/giphy.gif">

<h3 align="center">
  Welcome to Kyrillos Magdi's profile!
  <img src="https://media.giphy.com/media/hvRJCLFzcasrR4ia7z/giphy.gif" width="28">
</h3>

<!-- Typing SVG by DenverCoder1 - https://github.com/DenverCoder1/readme-typing-svg -->
<p align="center">
  <a href="https://github.com/DenverCoder1/readme-typing-svg"><img src="https://readme-typing-svg.herokuapp.com/?lines=Design%20and%20Verification%20Engineer;Always%20learning%20new%20things&font=Fira%20Code&center=true&width=440&height=45&color=f75c7e&vCenter=true&size=22"></a>
</p> 

- 🏢 I'm a Junior Hardware Design and Verification Engineer.
- 👨‍💻 I'm constantly learning and exploring to improve my skills in digital hardware design & verification.
- ⚡ Fun Fact: I'm coffeholic and chocoholic.


### Connect with Me :

<a href="https://linkedin.com/in/kyrillos-magdi" target="_blank"><img src="https://img.shields.io/badge/-Kyrillos%20Magdi-0077B5?style=for-the-badge&logo=Linkedin&logoColor=white"/></a>
<a href="https://t.me/CyrilleLeGlorieux" target="_blank"><img src="https://img.shields.io/badge/-Kyrillos%20Magdi-0077B5?style=for-the-badge&logo=Telegram&logoColor=white"/></a>
### 🛠 &nbsp;HDVLs & Verification Methodologies
![Verilog](https://img.shields.io/badge/-Verilog-05122A?style=flat&logo=verilog)&nbsp;
![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-05122A?style=flat&logo=systemverilog)&nbsp;
![UVM](https://img.shields.io/badge/-UVM-05122A?style=flat&logo=uvm)&nbsp;
