<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::GenericSchedulerBase Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1GenericSchedulerBase.html">GenericSchedulerBase</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a>  </div>
  <div class="headertitle">
<div class="title">llvm::GenericSchedulerBase Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::GenericSchedulerBase" --><!-- doxytag: inherits="llvm::MachineSchedStrategy" -->
<p>Base class for <a class="el" href="classllvm_1_1GenericScheduler.html" title="GenericScheduler shrinks the unscheduled zone using heuristics to balance the schedule.">GenericScheduler</a>.  
 <a href="classllvm_1_1GenericSchedulerBase.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::GenericSchedulerBase:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1GenericSchedulerBase__inherit__graph.png" border="0" usemap="#llvm_1_1GenericSchedulerBase_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1GenericSchedulerBase_inherit__map" id="llvm_1_1GenericSchedulerBase_inherit__map">
<area shape="rect" id="node5" href="classllvm_1_1GenericScheduler.html" title="GenericScheduler shrinks the unscheduled zone using heuristics to balance the schedule." alt="" coords="5,160,173,189"/><area shape="rect" id="node7" href="classllvm_1_1PostGenericScheduler.html" title="PostGenericScheduler &#45; Interface to the scheduling algorithm used by ScheduleDAGMI." alt="" coords="197,160,395,189"/><area shape="rect" id="node2" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy &#45; Interface to the scheduling algorithm used by ScheduleDAGMI." alt="" coords="91,5,293,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::GenericSchedulerBase:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1GenericSchedulerBase__coll__graph.png" border="0" usemap="#llvm_1_1GenericSchedulerBase_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1GenericSchedulerBase_coll__map" id="llvm_1_1GenericSchedulerBase_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy &#45; Interface to the scheduling algorithm used by ScheduleDAGMI." alt="" coords="3737,443,3940,472"/><area shape="rect" id="node4" href="structllvm_1_1SchedRemainder.html" title="Summarize the unscheduled region." alt="" coords="2933,345,3096,375"/><area shape="rect" id="node6" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt; unsigned, 16 \&gt;" alt="" coords="2172,77,2417,107"/><area shape="rect" id="node8" href="classllvm_1_1SmallVectorImpl.html" title="llvm::SmallVectorImpl\&lt; unsigned \&gt;" alt="" coords="1333,45,1581,75"/><area shape="rect" id="node10" href="classllvm_1_1SmallVectorTemplateBase.html" title="llvm::SmallVectorTemplateBase\&lt; unsigned, isPodLike\&lt; unsigned \&gt;::value \&gt;" alt="" coords="684,32,1191,61"/><area shape="rect" id="node12" href="classllvm_1_1SmallVectorTemplateCommon.html" title="llvm::SmallVectorTemplateCommon\&lt; unsigned \&gt;" alt="" coords="5,5,344,35"/><area shape="rect" id="node14" href="classllvm_1_1SmallVectorTemplateBase.html" title="SmallVectorTemplateBase&lt;isPodLike = false&gt; &#45; This is where we put method implementations that are desig..." alt="" coords="12,59,337,88"/><area shape="rect" id="node16" href="classllvm_1_1SmallVectorImpl.html" title="This class consists of common code factored out of the SmallVector class to reduce code duplication b..." alt="" coords="839,99,1036,128"/><area shape="rect" id="node18" href="classllvm_1_1SmallVector.html" title="This is a &#39;vector&#39; (really, a variable&#45;sized array), optimized for the case when the array is small..." alt="" coords="1364,113,1551,143"/><area shape="rect" id="node68" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt; std::pair\&lt; AnalysisID, IdentifyingPassPtr \&gt;, 4 \&gt;" alt="" coords="2072,131,2517,160"/><area shape="rect" id="node21" href="classbool.html" title="bool" alt="" coords="1433,1125,1481,1155"/><area shape="rect" id="node27" href="classllvm_1_1TargetPassConfig.html" title="Target&#45;Independent Code Generator Pass Configuration Options." alt="" coords="3420,1051,3583,1080"/><area shape="rect" id="node54" href="classllvm_1_1MCAsmInfo.html" title="This class is intended to be used as a base class for asm properties and features specific to the tar..." alt="" coords="2231,924,2359,953"/><area shape="rect" id="node85" href="classllvm_1_1DominatorTreeBase.html" title="llvm::DominatorTreeBase\&lt; MachineBasicBlock \&gt;" alt="" coords="2848,1353,3181,1383"/><area shape="rect" id="node87" href="classllvm_1_1DominatorBase.html" title="llvm::DominatorBase\&lt; MachineBasicBlock \&gt;" alt="" coords="2141,1372,2448,1401"/><area shape="rect" id="node103" href="classllvm_1_1DominatorTreeBase.html" title="Core dominator tree base class." alt="" coords="2168,1096,2421,1125"/><area shape="rect" id="node23" href="classunsigned.html" title="unsigned" alt="" coords="1417,657,1497,687"/><area shape="rect" id="node33" href="classllvm_1_1TargetMachine.html" title="Primary interface to the complete machine description for the target machine." alt="" coords="2941,740,3088,769"/><area shape="rect" id="node35" href="classllvm_1_1TargetOptions.html" title="llvm::TargetOptions" alt="" coords="2223,367,2367,396"/><area shape="rect" id="node25" href="structllvm_1_1MachineSchedContext.html" title="MachineSchedContext provides enough context from the MachineScheduler pass for the target to instanti..." alt="" coords="3740,1691,3937,1720"/><area shape="rect" id="node29" href="classllvm_1_1ImmutablePass.html" title="ImmutablePass class &#45; This class is used to provide information that does not need to be run..." alt="" coords="2937,991,3092,1020"/><area shape="rect" id="node31" href="classllvm_1_1ModulePass.html" title="ModulePass class &#45; This class is used to implement unstructured interprocedural optimizations and ana..." alt="" coords="2229,977,2360,1007"/><area shape="rect" id="node40" href="classllvm_1_1Target.html" title="Target &#45; Wrapper for Target specific information." alt="" coords="2248,657,2341,687"/><area shape="rect" id="node42" href="classllvm_1_1MCCodeGenInfo.html" title="llvm::MCCodeGenInfo" alt="" coords="2216,711,2373,740"/><area shape="rect" id="node44" href="classllvm_1_1DataLayout.html" title="A parsed version of the target data layout string in and methods for querying it." alt="" coords="2229,1597,2360,1627"/><area shape="rect" id="node112" href="classllvm_1_1AliasAnalysis.html" title="llvm::AliasAnalysis" alt="" coords="2945,1907,3084,1936"/><area shape="rect" id="node47" href="classllvm_1_1MCInstrInfo.html" title="Interface to description of machine instruction set." alt="" coords="2232,764,2357,793"/><area shape="rect" id="node49" href="classllvm_1_1MCSubtargetInfo.html" title="MCSubtargetInfo &#45; Generic base class for all target subtargets." alt="" coords="2213,817,2376,847"/><area shape="rect" id="node51" href="classllvm_1_1Triple.html" title="Triple &#45; Helper class for working with autoconf configuration names." alt="" coords="2251,871,2339,900"/><area shape="rect" id="node71" href="classllvm_1_1MachineLoopInfo.html" title="llvm::MachineLoopInfo" alt="" coords="3420,1637,3583,1667"/><area shape="rect" id="node82" href="classllvm_1_1MachineDominatorTree.html" title="DominatorTree Class &#45; Concrete subclass of DominatorTreeBase that is used to compute a normal dominat..." alt="" coords="3400,1691,3603,1720"/><area shape="rect" id="node108" href="classllvm_1_1LiveIntervals.html" title="llvm::LiveIntervals" alt="" coords="3435,1851,3568,1880"/><area shape="rect" id="node60" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class &#45; We assume that the target defines a static array of MCRegisterDesc object..." alt="" coords="2220,485,2369,515"/><area shape="rect" id="node118" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class &#45; We assume that the target defines a static array of TargetRegisterDes..." alt="" coords="3207,537,3375,567"/><area shape="rect" id="node64" href="classllvm_1_1PassConfigImpl.html" title="llvm::PassConfigImpl" alt="" coords="2939,504,3091,533"/><area shape="rect" id="node66" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; AnalysisID, IdentifyingPassPtr \&gt;" alt="" coords="2125,539,2464,568"/><area shape="rect" id="node73" href="classllvm_1_1MachineFunctionPass.html" title="MachineFunctionPass &#45; This class adapts the FunctionPass interface to allow convenient creation of pa..." alt="" coords="2920,1752,3109,1781"/><area shape="rect" id="node75" href="classllvm_1_1FunctionPass.html" title="FunctionPass class &#45; This class is used to implement most global optimizations." alt="" coords="2225,1752,2364,1781"/><area shape="rect" id="node78" href="classllvm_1_1MachineFunction.html" title="llvm::MachineFunction" alt="" coords="3420,1744,3583,1773"/><area shape="rect" id="node80" href="classllvm_1_1RegisterClassInfo.html" title="llvm::RegisterClassInfo" alt="" coords="3420,1797,3583,1827"/><area shape="rect" id="node92" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; MachineBasicBlock *, MachineBasicBlock * \&gt;" alt="" coords="2081,1491,2508,1520"/><area shape="rect" id="node94" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; MachineBasicBlock *, std::unique_ptr\&lt; DomTreeNodeBase\&lt; MachineBasicBlock \&gt; \&gt; \&gt;" alt="" coords="1948,1544,2641,1573"/><area shape="rect" id="node96" href="classllvm_1_1DomTreeNodeBase.html" title="llvm::DomTreeNodeBase\&lt; MachineBasicBlock \&gt;" alt="" coords="2129,1200,2460,1229"/><area shape="rect" id="node100" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; MachineBasicBlock *, InfoRec \&gt;" alt="" coords="2125,1253,2464,1283"/><area shape="rect" id="node116" href="classllvm_1_1TargetLibraryInfo.html" title="Provides information about what library functions are available for the current target." alt="" coords="2215,1907,2375,1936"/><area shape="rect" id="node121" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes." alt="" coords="3752,1744,3925,1773"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1GenericSchedulerBase-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Policy for scheduling the next instruction in the candidate's zone.  <a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Store the state used by <a class="el" href="classllvm_1_1GenericScheduler.html" title="GenericScheduler shrinks the unscheduled zone using heuristics to balance the schedule.">GenericScheduler</a> heuristics, required for the lifetime of one invocation of <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aab4a16da4cdec2f4f4a3175834ccd4c1" title="Pick the next node to schedule, or return NULL.">pickNode()</a>.  <a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">SchedResourceDelta</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Status of an instruction's critical resource consumption.  <a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">CandReason</a> { <br/>
&#160;&#160;<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa810d389a7def234e94c2631683ab0ece">NoCand</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54faee4fcb08b686fc009297fbfcf21d6048">PhysRegCopy</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa01d264553167fb005aba23a6d2a6e9bb">RegExcess</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa974161ce84e375b6d40bd8855c29dd7f">RegCritical</a>, 
<br/>
&#160;&#160;<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fab6aae8902e724a36ed16d537784777a2">Stall</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa5a905614458af47ec4a5054a53d23e1b">Cluster</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54faed8b719fe1a669c2fed4bacc6f46e8df">Weak</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa01ef8d8423fe645e50ad5a179b4f4483">RegMax</a>, 
<br/>
&#160;&#160;<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa56637d3435d7e1953a615371cfe4d5ec">ResourceReduce</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa07409a8a5b9657af23f0a1c962f5c0c1">ResourceDemand</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa8ea4d71243c1b82d5e35065d580c1e49">BotHeightReduce</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fad3c3c8a47c777d0f591ca18eaf7000d4">BotPathReduce</a>, 
<br/>
&#160;&#160;<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fafb16e35278ff80f34d2ad9889213b406">TopDepthReduce</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa768a7f66e30d6b2d2d81ab1af56bf6c4">TopPathReduce</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54faf9d4eb6d4d0ca011ccbb24f139c9bf73">NextDefUse</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54faa00a8e5741a604eb07320e981473b4e7">NodeOrder</a>
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Represent the type of <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html" title="Store the state used by GenericScheduler heuristics, required for the lifetime of one invocation of p...">SchedCandidate</a> found within a single queue.  <a href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a9df77ae80f822b788cb2464992a05bc1">getReasonStr</a> (<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">GenericSchedulerBase::CandReason</a> Reason)</td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#abf7a31296b8d3ede091a25b7777c3a15">GenericSchedulerBase</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="namespacellvm.html#a0a0b5a87b02a31da6aa348f986ba1dada7f99889954c8c69be388fb1de5807aa4">C</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a8668556014566994c07b21391762551b">setPolicy</a> (<a class="el" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;Policy, <a class="el" href="classbool.html">bool</a> IsPostRA, <a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;CurrZone, <a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> *OtherZone)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html" title="Policy for scheduling the next instruction in the candidate&#39;s zone.">CandPolicy</a> given a scheduling zone given the current resources and latencies inside and outside the zone.  <a href="#a8668556014566994c07b21391762551b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a0fc28b204833d49b88dbeceb366b7439">traceCandidate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand)</td></tr>
<tr><td colspan="2"><h2><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#ad0f9f52bf2f7c54d9546cedd1c47ef45">Context</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a9730ea0068843718868a8667f52e3680">SchedModel</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae9476ffbc2f3f195a2116b13f3186194">TRI</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1SchedRemainder.html">SchedRemainder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a3cab76d375dbb626e5179b96f84fd3dc">Rem</a></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Base class for <a class="el" href="classllvm_1_1GenericScheduler.html" title="GenericScheduler shrinks the unscheduled zone using heuristics to balance the schedule.">GenericScheduler</a>. </p>
<p>This class maintains information about scheduling candidates based on <a class="el" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes.">TargetSchedModel</a> making it easy to implement heuristics for either preRA or postRA scheduling. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00742">742</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>
</div><hr/><h2>Member Enumeration Documentation</h2>
<a class="anchor" id="a401073e8c15613250bd3613b3ab1a54f"></a><!-- doxytag: member="llvm::GenericSchedulerBase::CandReason" ref="a401073e8c15613250bd3613b3ab1a54f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">llvm::GenericSchedulerBase::CandReason</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Represent the type of <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html" title="Store the state used by GenericScheduler heuristics, required for the lifetime of one invocation of p...">SchedCandidate</a> found within a single queue. </p>
<p>pickNodeBidirectional depends on these listed by decreasing priority. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a401073e8c15613250bd3613b3ab1a54fa810d389a7def234e94c2631683ab0ece"></a><!-- doxytag: member="NoCand" ref="a401073e8c15613250bd3613b3ab1a54fa810d389a7def234e94c2631683ab0ece" args="" -->NoCand</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a401073e8c15613250bd3613b3ab1a54faee4fcb08b686fc009297fbfcf21d6048"></a><!-- doxytag: member="PhysRegCopy" ref="a401073e8c15613250bd3613b3ab1a54faee4fcb08b686fc009297fbfcf21d6048" args="" -->PhysRegCopy</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a401073e8c15613250bd3613b3ab1a54fa01d264553167fb005aba23a6d2a6e9bb"></a><!-- doxytag: member="RegExcess" ref="a401073e8c15613250bd3613b3ab1a54fa01d264553167fb005aba23a6d2a6e9bb" args="" -->RegExcess</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a401073e8c15613250bd3613b3ab1a54fa974161ce84e375b6d40bd8855c29dd7f"></a><!-- doxytag: member="RegCritical" ref="a401073e8c15613250bd3613b3ab1a54fa974161ce84e375b6d40bd8855c29dd7f" args="" -->RegCritical</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a401073e8c15613250bd3613b3ab1a54fab6aae8902e724a36ed16d537784777a2"></a><!-- doxytag: member="Stall" ref="a401073e8c15613250bd3613b3ab1a54fab6aae8902e724a36ed16d537784777a2" args="" -->Stall</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a401073e8c15613250bd3613b3ab1a54fa5a905614458af47ec4a5054a53d23e1b"></a><!-- doxytag: member="Cluster" ref="a401073e8c15613250bd3613b3ab1a54fa5a905614458af47ec4a5054a53d23e1b" args="" -->Cluster</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a401073e8c15613250bd3613b3ab1a54faed8b719fe1a669c2fed4bacc6f46e8df"></a><!-- doxytag: member="Weak" ref="a401073e8c15613250bd3613b3ab1a54faed8b719fe1a669c2fed4bacc6f46e8df" args="" -->Weak</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a401073e8c15613250bd3613b3ab1a54fa01ef8d8423fe645e50ad5a179b4f4483"></a><!-- doxytag: member="RegMax" ref="a401073e8c15613250bd3613b3ab1a54fa01ef8d8423fe645e50ad5a179b4f4483" args="" -->RegMax</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a401073e8c15613250bd3613b3ab1a54fa56637d3435d7e1953a615371cfe4d5ec"></a><!-- doxytag: member="ResourceReduce" ref="a401073e8c15613250bd3613b3ab1a54fa56637d3435d7e1953a615371cfe4d5ec" args="" -->ResourceReduce</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a401073e8c15613250bd3613b3ab1a54fa07409a8a5b9657af23f0a1c962f5c0c1"></a><!-- doxytag: member="ResourceDemand" ref="a401073e8c15613250bd3613b3ab1a54fa07409a8a5b9657af23f0a1c962f5c0c1" args="" -->ResourceDemand</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a401073e8c15613250bd3613b3ab1a54fa8ea4d71243c1b82d5e35065d580c1e49"></a><!-- doxytag: member="BotHeightReduce" ref="a401073e8c15613250bd3613b3ab1a54fa8ea4d71243c1b82d5e35065d580c1e49" args="" -->BotHeightReduce</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a401073e8c15613250bd3613b3ab1a54fad3c3c8a47c777d0f591ca18eaf7000d4"></a><!-- doxytag: member="BotPathReduce" ref="a401073e8c15613250bd3613b3ab1a54fad3c3c8a47c777d0f591ca18eaf7000d4" args="" -->BotPathReduce</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a401073e8c15613250bd3613b3ab1a54fafb16e35278ff80f34d2ad9889213b406"></a><!-- doxytag: member="TopDepthReduce" ref="a401073e8c15613250bd3613b3ab1a54fafb16e35278ff80f34d2ad9889213b406" args="" -->TopDepthReduce</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a401073e8c15613250bd3613b3ab1a54fa768a7f66e30d6b2d2d81ab1af56bf6c4"></a><!-- doxytag: member="TopPathReduce" ref="a401073e8c15613250bd3613b3ab1a54fa768a7f66e30d6b2d2d81ab1af56bf6c4" args="" -->TopPathReduce</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a401073e8c15613250bd3613b3ab1a54faf9d4eb6d4d0ca011ccbb24f139c9bf73"></a><!-- doxytag: member="NextDefUse" ref="a401073e8c15613250bd3613b3ab1a54faf9d4eb6d4d0ca011ccbb24f139c9bf73" args="" -->NextDefUse</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a401073e8c15613250bd3613b3ab1a54faa00a8e5741a604eb07320e981473b4e7"></a><!-- doxytag: member="NodeOrder" ref="a401073e8c15613250bd3613b3ab1a54faa00a8e5741a604eb07320e981473b4e7" args="" -->NodeOrder</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00746">746</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="abf7a31296b8d3ede091a25b7777c3a15"></a><!-- doxytag: member="llvm::GenericSchedulerBase::GenericSchedulerBase" ref="abf7a31296b8d3ede091a25b7777c3a15" args="(const MachineSchedContext *C)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#abf7a31296b8d3ede091a25b7777c3a15">llvm::GenericSchedulerBase::GenericSchedulerBase</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td><code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00831">831</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a9df77ae80f822b788cb2464992a05bc1"></a><!-- doxytag: member="llvm::GenericSchedulerBase::getReasonStr" ref="a9df77ae80f822b788cb2464992a05bc1" args="(GenericSchedulerBase::CandReason Reason)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * <a class="el" href="classllvm_1_1GenericSchedulerBase.html#a9df77ae80f822b788cb2464992a05bc1">GenericSchedulerBase::getReasonStr</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">GenericSchedulerBase::CandReason</a>&#160;</td>
          <td class="paramname"><em>Reason</em></td><td>)</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02222">2222</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00748">BotHeightReduce</a>, <a class="el" href="MachineScheduler_8h_source.html#l00748">BotPathReduce</a>, <a class="el" href="MachineScheduler_8h_source.html#l00747">Cluster</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="MachineScheduler_8h_source.html#l00749">NextDefUse</a>, <a class="el" href="MachineScheduler_8h_source.html#l00747">NoCand</a>, <a class="el" href="MachineScheduler_8h_source.html#l00749">NodeOrder</a>, <a class="el" href="MachineScheduler_8h_source.html#l00747">PhysRegCopy</a>, <a class="el" href="MachineScheduler_8h_source.html#l00747">RegCritical</a>, <a class="el" href="MachineScheduler_8h_source.html#l00747">RegExcess</a>, <a class="el" href="MachineScheduler_8h_source.html#l00747">RegMax</a>, <a class="el" href="MachineScheduler_8h_source.html#l00748">ResourceDemand</a>, <a class="el" href="MachineScheduler_8h_source.html#l00748">ResourceReduce</a>, <a class="el" href="MachineScheduler_8h_source.html#l00747">Stall</a>, <a class="el" href="MachineScheduler_8h_source.html#l00749">TopDepthReduce</a>, <a class="el" href="MachineScheduler_8h_source.html#l00749">TopPathReduce</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00747">Weak</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02245">traceCandidate()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02359">tracePick()</a>.</p>

</div>
</div>
<a class="anchor" id="a8668556014566994c07b21391762551b"></a><!-- doxytag: member="llvm::GenericSchedulerBase::setPolicy" ref="a8668556014566994c07b21391762551b" args="(CandPolicy &amp;Policy, bool IsPostRA, SchedBoundary &amp;CurrZone, SchedBoundary *OtherZone)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1GenericSchedulerBase.html#a8668556014566994c07b21391762551b">GenericSchedulerBase::setPolicy</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;&#160;</td>
          <td class="paramname"><em>Policy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsPostRA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;&#160;</td>
          <td class="paramname"><em>CurrZone</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> *&#160;</td>
          <td class="paramname"><em>OtherZone</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Set the <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html" title="Policy for scheduling the next instruction in the candidate&#39;s zone.">CandPolicy</a> given a scheduling zone given the current resources and latencies inside and outside the zone. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02149">2149</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00566">llvm::SchedBoundary::Available</a>, <a class="el" href="MachineScheduler_8h_source.html#l00526">llvm::SchedRemainder::CriticalPath</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="MachineScheduler_8h_source.html#l00759">llvm::GenericSchedulerBase::CandPolicy::DemandResIdx</a>, <a class="el" href="MachineScheduler_8h_source.html#l00501">llvm::ReadyQueue::elements()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01729">llvm::SchedBoundary::findMaxLatency()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00651">llvm::SchedBoundary::getCurrCycle()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00661">llvm::SchedBoundary::getDependentLatency()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00138">llvm::TargetSchedModel::getLatencyFactor()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00484">llvm::ReadyQueue::getName()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01751">llvm::SchedBoundary::getOtherResourceCount()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00105">llvm::TargetSchedModel::getResourceName()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00694">llvm::SchedBoundary::getZoneCritResIdx()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00030">llvm::TargetSchedModel::hasInstrSchedModel()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00697">llvm::SchedBoundary::isResourceLimited()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00567">llvm::SchedBoundary::Pending</a>, <a class="el" href="MachineScheduler_8h_source.html#l00757">llvm::GenericSchedulerBase::CandPolicy::ReduceLatency</a>, <a class="el" href="MachineScheduler_8h_source.html#l00758">llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx</a>, <a class="el" href="MachineScheduler_8h_source.html#l00829">Rem</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00826">SchedModel</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02992">llvm::PostGenericScheduler::pickNode()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02725">llvm::GenericScheduler::pickNodeBidirectional()</a>.</p>

</div>
</div>
<a class="anchor" id="a0fc28b204833d49b88dbeceb366b7439"></a><!-- doxytag: member="llvm::GenericSchedulerBase::traceCandidate" ref="a0fc28b204833d49b88dbeceb366b7439" args="(const SchedCandidate &amp;Cand)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1GenericSchedulerBase.html#a0fc28b204833d49b88dbeceb366b7439">GenericSchedulerBase::traceCandidate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Cand</em></td><td>)</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02245">2245</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00748">BotHeightReduce</a>, <a class="el" href="MachineScheduler_8h_source.html#l00748">BotPathReduce</a>, <a class="el" href="RegisterPressure_8h_source.html#l00178">llvm::RegPressureDelta::CriticalMax</a>, <a class="el" href="RegisterPressure_8h_source.html#l00179">llvm::RegPressureDelta::CurrentMax</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00759">llvm::GenericSchedulerBase::CandPolicy::DemandResIdx</a>, <a class="el" href="RegisterPressure_8h_source.html#l00177">llvm::RegPressureDelta::Excess</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00423">llvm::SUnit::getDepth()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00431">llvm::SUnit::getHeight()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00100">llvm::TargetSchedModel::getProcResource()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00096">llvm::PressureChange::getPSet()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02222">getReasonStr()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3c2bb9e82e28af11ea7a7deaef40aea4">llvm::TargetRegisterInfo::getRegPressureSetName()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00103">llvm::PressureChange::getUnitInc()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00094">llvm::PressureChange::isValid()</a>, <a class="el" href="MCSchedule_8h_source.html#l00028">llvm::MCProcResourceDesc::Name</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00283">llvm::SUnit::NodeNum</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="MachineScheduler_8h_source.html#l00786">llvm::GenericSchedulerBase::SchedCandidate::Policy</a>, <a class="el" href="MachineScheduler_8h_source.html#l00792">llvm::GenericSchedulerBase::SchedCandidate::Reason</a>, <a class="el" href="MachineScheduler_8h_source.html#l00758">llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx</a>, <a class="el" href="MachineScheduler_8h_source.html#l00747">RegCritical</a>, <a class="el" href="MachineScheduler_8h_source.html#l00747">RegExcess</a>, <a class="el" href="MachineScheduler_8h_source.html#l00747">RegMax</a>, <a class="el" href="MachineScheduler_8h_source.html#l00748">ResourceDemand</a>, <a class="el" href="MachineScheduler_8h_source.html#l00748">ResourceReduce</a>, <a class="el" href="MachineScheduler_8h_source.html#l00798">llvm::GenericSchedulerBase::SchedCandidate::RPDelta</a>, <a class="el" href="MachineScheduler_8h_source.html#l00826">SchedModel</a>, <a class="el" href="MachineScheduler_8h_source.html#l00789">llvm::GenericSchedulerBase::SchedCandidate::SU</a>, <a class="el" href="MachineScheduler_8h_source.html#l00749">TopDepthReduce</a>, <a class="el" href="MachineScheduler_8h_source.html#l00749">TopPathReduce</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00827">TRI</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02699">llvm::GenericScheduler::pickNodeFromQueue()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02974">llvm::PostGenericScheduler::pickNodeFromQueue()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="ad0f9f52bf2f7c54d9546cedd1c47ef45"></a><!-- doxytag: member="llvm::GenericSchedulerBase::Context" ref="ad0f9f52bf2f7c54d9546cedd1c47ef45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a>* <a class="el" href="classllvm_1_1GenericSchedulerBase.html#ad0f9f52bf2f7c54d9546cedd1c47ef45">llvm::GenericSchedulerBase::Context</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00825">825</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02394">llvm::GenericScheduler::initPolicy()</a>.</p>

</div>
</div>
<a class="anchor" id="a3cab76d375dbb626e5179b96f84fd3dc"></a><!-- doxytag: member="llvm::GenericSchedulerBase::Rem" ref="a3cab76d375dbb626e5179b96f84fd3dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1SchedRemainder.html">SchedRemainder</a> <a class="el" href="classllvm_1_1GenericSchedulerBase.html#a3cab76d375dbb626e5179b96f84fd3dc">llvm::GenericSchedulerBase::Rem</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00829">829</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02450">llvm::GenericScheduler::checkAcyclicLatency()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02365">llvm::GenericScheduler::initialize()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02902">llvm::PostGenericScheduler::initialize()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02478">llvm::GenericScheduler::registerRoots()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02922">llvm::PostGenericScheduler::registerRoots()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02149">setPolicy()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02565">llvm::GenericScheduler::tryCandidate()</a>.</p>

</div>
</div>
<a class="anchor" id="a9730ea0068843718868a8667f52e3680"></a><!-- doxytag: member="llvm::GenericSchedulerBase::SchedModel" ref="a9730ea0068843718868a8667f52e3680" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a>* <a class="el" href="classllvm_1_1GenericSchedulerBase.html#a9730ea0068843718868a8667f52e3680">llvm::GenericSchedulerBase::SchedModel</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00826">826</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02450">llvm::GenericScheduler::checkAcyclicLatency()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02365">llvm::GenericScheduler::initialize()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02902">llvm::PostGenericScheduler::initialize()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02699">llvm::GenericScheduler::pickNodeFromQueue()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02974">llvm::PostGenericScheduler::pickNodeFromQueue()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02149">setPolicy()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02245">traceCandidate()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02565">llvm::GenericScheduler::tryCandidate()</a>.</p>

</div>
</div>
<a class="anchor" id="ae9476ffbc2f3f195a2116b13f3186194"></a><!-- doxytag: member="llvm::GenericSchedulerBase::TRI" ref="ae9476ffbc2f3f195a2116b13f3186194" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>* <a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae9476ffbc2f3f195a2116b13f3186194">llvm::GenericSchedulerBase::TRI</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00827">827</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02365">llvm::GenericScheduler::initialize()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02902">llvm::PostGenericScheduler::initialize()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02830">llvm::GenericScheduler::reschedulePhysRegCopies()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02245">traceCandidate()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02565">llvm::GenericScheduler::tryCandidate()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a></li>
<li><a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:34:29 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
