--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx92i\bin\nt\trce.exe -ise D:/temp/two_dig_display2/two_dig_display2.ise
-intstyle ise -e 3 -s 4 -xml two_digit_dis two_digit_dis.ncd -o
two_digit_dis.twr two_digit_dis.pcf -ucf two_digit_dis.ucf

Design file:              two_digit_dis.ncd
Physical constraint file: two_digit_dis.pcf
Device,package,speed:     xc3s1000,fg676,-4 (PRODUCTION 1.39 2007-04-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |    5.613(R)|   -2.132(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
seg_com<6>  |   12.823(R)|clk_BUFGP         |   0.000|
seg_com<7>  |    7.284(R)|clk_BUFGP         |   0.000|
seg_data<0> |    7.288(R)|clk_BUFGP         |   0.000|
seg_data<1> |    7.288(R)|clk_BUFGP         |   0.000|
seg_data<2> |    7.296(R)|clk_BUFGP         |   0.000|
seg_data<3> |    7.296(R)|clk_BUFGP         |   0.000|
seg_data<4> |    7.384(R)|clk_BUFGP         |   0.000|
seg_data<5> |    7.384(R)|clk_BUFGP         |   0.000|
seg_data<6> |    7.289(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.639|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 21 23:12:23 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 87 MB



