// Seed: 3991686479
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input id_2
);
  assign id_0 = 1;
  type_6 id_3 (
      .id_0(1'd0),
      .id_1(id_1),
      .id_2(id_4),
      .id_3(id_0)
  );
endmodule
module module_1 (
    output logic id_0,
    input id_1,
    output logic id_2,
    input id_3,
    input logic id_4,
    input id_5,
    output logic id_6,
    output logic id_7,
    output id_8,
    output wor id_9
);
  assign id_9[1] = ('b0);
  assign id_6 = 1;
  assign id_0 = 1;
endmodule
