
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Wed Jul 09 04:24:11 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:374:159)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:374:163)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:349:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.6 seconds. CPU system time: 1.41 seconds. Elapsed time: 10.39 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,621 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37,750 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,291 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,868 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 40, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 40, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 40, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 15>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel3<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 15>(int, int, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 1>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:199:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_380_1' (firmware/hls_dummy.cpp:380:23) in function 'hls_dummy' completely with a factor of 40 (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-188] Unrolling loop 'FillFlatArr' (firmware/hls_dummy.cpp:319:5) in function 'sparse_flatten<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 15>' partially with a factor of 4 (firmware/hls_dummy.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_dummy.cpp:327:9) in function 'sparse_flatten<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 15>' completely with a factor of 1 (firmware/hls_dummy.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'InitFlatArr' (firmware/hls_dummy.cpp:313:5) in function 'sparse_flatten<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 15>' completely with a factor of 40 (firmware/hls_dummy.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:174:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 1>' completely with a factor of 15 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:179:9) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 1>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:192:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 1>' completely with a factor of 15 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:131:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 1>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_dummy.cpp:185:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 1>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 15>' completely with a factor of 40 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:366:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:367:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:372:14)
INFO: [HLS 214-248] Applying array_partition to 'flatten_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:376:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.98 seconds. CPU system time: 1.21 seconds. Elapsed time: 17.58 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.495 GB.
INFO: [XFORM 203-510] Pipelining loop 'FillFlatArr' (firmware/hls_dummy.cpp:319) in function 'sparse_flatten<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 15>' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:366:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 15>4'
	 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 1>'
	 'sparse_flatten<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 15>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:207:1) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 1>'... converting 1471 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 1>' (firmware/hls_dummy.cpp:141:34)...405 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.77 seconds; current allocated memory: 1.537 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<10, 2, 5, 3, 0>, ap_uint<10>, 8, 5, 1, 15>4' to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,15,1,1>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_flatten<ap_fixed<10, 2, 5, 3, 0>, ap_uint<10>, 8, 5, 1, 15>' to 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.635 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 36.49 seconds. CPU system time: 0.07 seconds. Elapsed time: 37.24 seconds; current allocated memory: 1.744 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.39 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.59 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FillFlatArr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'FillFlatArr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21.83 seconds. CPU system time: 0.19 seconds. Elapsed time: 22.52 seconds; current allocated memory: 1.785 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.785 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.983 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'hls_dummy' consists of the following:
	'call' operation ('call_ret40', firmware/hls_dummy.cpp:378) to 'sparse_flatten<ap_fixed<10, 2, 5, 3, 0>, ap_uint<10>, 8, 5, 1, 15>' [278]  (3.983 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.785 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.58 seconds; current allocated memory: 1.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_40_6_3_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_18_1_1': 210 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.9 seconds; current allocated memory: 1.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s' pipeline 'FillFlatArr' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'FillFlatArr' in module 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s', because the estimated Stream Port Number is 82, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1553.html
INFO: [RTGEN 206-100] Generating core module 'mux_13_4_10_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_13_4_3_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_9_4_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_9_4_3_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 24.94 seconds. CPU system time: 0.65 seconds. Elapsed time: 26.18 seconds; current allocated memory: 2.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 2.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c32_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c33_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c34_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c35_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c36_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c37_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c38_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c39_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c40_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c41_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_25_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_26_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_27_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_28_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_29_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_30_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_31_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_32_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_33_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_34_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_35_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_36_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_37_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_38_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_39_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.07 seconds. Elapsed time: 32.31 seconds; current allocated memory: 2.127 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 18.45 seconds. CPU system time: 0.11 seconds. Elapsed time: 18.69 seconds; current allocated memory: 2.136 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.78 seconds; current allocated memory: 2.136 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 251.06 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 140.95 seconds. CPU system time: 4.28 seconds. Elapsed time: 194.4 seconds; current allocated memory: 703.383 MB.
***** C/RTL SYNTHESIS COMPLETED IN 0h3m14s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.180 ; gain = 114.992 ; free physical = 330242 ; free virtual = 434245
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 126162
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2831.605 ; gain = 399.574 ; free physical = 324849 ; free virtual = 431548
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_40_6_3_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_40_6_3_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 3 - type: integer 
	Parameter din3_WIDTH bound to: 3 - type: integer 
	Parameter din4_WIDTH bound to: 3 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter din7_WIDTH bound to: 3 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter din10_WIDTH bound to: 3 - type: integer 
	Parameter din11_WIDTH bound to: 3 - type: integer 
	Parameter din12_WIDTH bound to: 3 - type: integer 
	Parameter din13_WIDTH bound to: 3 - type: integer 
	Parameter din14_WIDTH bound to: 3 - type: integer 
	Parameter din15_WIDTH bound to: 3 - type: integer 
	Parameter din16_WIDTH bound to: 3 - type: integer 
	Parameter din17_WIDTH bound to: 3 - type: integer 
	Parameter din18_WIDTH bound to: 3 - type: integer 
	Parameter din19_WIDTH bound to: 3 - type: integer 
	Parameter din20_WIDTH bound to: 3 - type: integer 
	Parameter din21_WIDTH bound to: 3 - type: integer 
	Parameter din22_WIDTH bound to: 3 - type: integer 
	Parameter din23_WIDTH bound to: 3 - type: integer 
	Parameter din24_WIDTH bound to: 3 - type: integer 
	Parameter din25_WIDTH bound to: 3 - type: integer 
	Parameter din26_WIDTH bound to: 3 - type: integer 
	Parameter din27_WIDTH bound to: 3 - type: integer 
	Parameter din28_WIDTH bound to: 3 - type: integer 
	Parameter din29_WIDTH bound to: 3 - type: integer 
	Parameter din30_WIDTH bound to: 3 - type: integer 
	Parameter din31_WIDTH bound to: 3 - type: integer 
	Parameter din32_WIDTH bound to: 3 - type: integer 
	Parameter din33_WIDTH bound to: 3 - type: integer 
	Parameter din34_WIDTH bound to: 3 - type: integer 
	Parameter din35_WIDTH bound to: 3 - type: integer 
	Parameter din36_WIDTH bound to: 3 - type: integer 
	Parameter din37_WIDTH bound to: 3 - type: integer 
	Parameter din38_WIDTH bound to: 3 - type: integer 
	Parameter din39_WIDTH bound to: 3 - type: integer 
	Parameter din40_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_40_6_3_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_40_6_3_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_13_4_3_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_13_4_3_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 3 - type: integer 
	Parameter din3_WIDTH bound to: 3 - type: integer 
	Parameter din4_WIDTH bound to: 3 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter din7_WIDTH bound to: 3 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter din10_WIDTH bound to: 3 - type: integer 
	Parameter din11_WIDTH bound to: 3 - type: integer 
	Parameter din12_WIDTH bound to: 3 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_13_4_3_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_13_4_3_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_13_4_10_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_13_4_10_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter din3_WIDTH bound to: 10 - type: integer 
	Parameter din4_WIDTH bound to: 10 - type: integer 
	Parameter din5_WIDTH bound to: 10 - type: integer 
	Parameter din6_WIDTH bound to: 10 - type: integer 
	Parameter din7_WIDTH bound to: 10 - type: integer 
	Parameter din8_WIDTH bound to: 10 - type: integer 
	Parameter din9_WIDTH bound to: 10 - type: integer 
	Parameter din10_WIDTH bound to: 10 - type: integer 
	Parameter din11_WIDTH bound to: 10 - type: integer 
	Parameter din12_WIDTH bound to: 10 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_13_4_10_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_13_4_10_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_9_4_3_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_9_4_3_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 3 - type: integer 
	Parameter din3_WIDTH bound to: 3 - type: integer 
	Parameter din4_WIDTH bound to: 3 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter din7_WIDTH bound to: 3 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_9_4_3_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_9_4_3_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_9_4_10_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_9_4_10_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter din3_WIDTH bound to: 10 - type: integer 
	Parameter din4_WIDTH bound to: 10 - type: integer 
	Parameter din5_WIDTH bound to: 10 - type: integer 
	Parameter din6_WIDTH bound to: 10 - type: integer 
	Parameter din7_WIDTH bound to: 10 - type: integer 
	Parameter din8_WIDTH bound to: 10 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_9_4_10_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_9_4_10_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_flow_control_loop_pipe' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_flow_control_loop_pipe' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w3_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w3_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w3_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w3_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w3_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module hls_dummy_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_29_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_29_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_29_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_29_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_28_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_28_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_28_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_28_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_27_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_27_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_27_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_27_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_26_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_26_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_26_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_26_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_25_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_25_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_25_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_25_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3147.957 ; gain = 715.926 ; free physical = 326063 ; free virtual = 429696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3147.957 ; gain = 715.926 ; free physical = 323929 ; free virtual = 427805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 4074.762 ; gain = 1642.730 ; free physical = 321248 ; free virtual = 421445
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 15    
	   3 Input   10 Bit       Adders := 15    
	   2 Input   10 Bit       Adders := 68    
	   9 Input   10 Bit       Adders := 8     
	   4 Input   10 Bit       Adders := 7     
	   7 Input   10 Bit       Adders := 7     
	   3 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 420   
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 260   
+---XORs : 
	   2 Input      1 Bit         XORs := 1251  
+---Registers : 
	               12 Bit    Registers := 10    
	               10 Bit    Registers := 562   
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 181   
	                2 Bit    Registers := 130   
	                1 Bit    Registers := 1432  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 70    
	   2 Input   10 Bit        Muxes := 1673  
	   3 Input   10 Bit        Muxes := 203   
	   4 Input   10 Bit        Muxes := 7     
	   2 Input    9 Bit        Muxes := 260   
	   5 Input    9 Bit        Muxes := 210   
	   2 Input    6 Bit        Muxes := 4     
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 242   
	   2 Input    2 Bit        Muxes := 132   
	   2 Input    1 Bit        Muxes := 797   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:02:33 . Memory (MB): peak = 4487.922 ; gain = 2055.891 ; free physical = 312740 ; free virtual = 405863
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:52 ; elapsed = 00:03:12 . Memory (MB): peak = 4487.922 ; gain = 2055.891 ; free physical = 313484 ; free virtual = 407903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:05 ; elapsed = 00:03:26 . Memory (MB): peak = 4993.922 ; gain = 2561.891 ; free physical = 313032 ; free virtual = 407438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:12 ; elapsed = 00:03:32 . Memory (MB): peak = 4993.922 ; gain = 2561.891 ; free physical = 316440 ; free virtual = 409370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:12 ; elapsed = 00:03:32 . Memory (MB): peak = 4993.922 ; gain = 2561.891 ; free physical = 316439 ; free virtual = 409370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:16 ; elapsed = 00:03:36 . Memory (MB): peak = 4993.922 ; gain = 2561.891 ; free physical = 314982 ; free virtual = 407937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:17 ; elapsed = 00:03:38 . Memory (MB): peak = 4993.922 ; gain = 2561.891 ; free physical = 312798 ; free virtual = 407273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:18 ; elapsed = 00:03:39 . Memory (MB): peak = 4993.922 ; gain = 2561.891 ; free physical = 313465 ; free virtual = 407261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:19 ; elapsed = 00:03:39 . Memory (MB): peak = 4993.922 ; gain = 2561.891 ; free physical = 313041 ; free virtual = 407237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2190|
|3     |LUT1   |   602|
|4     |LUT2   |  7460|
|5     |LUT3   |  4278|
|6     |LUT4   |  7732|
|7     |LUT5   |  2118|
|8     |LUT6   | 15535|
|9     |MUXF7  |    12|
|10    |FDRE   |  7267|
|11    |FDSE   |   392|
|12    |IBUF   |   404|
|13    |OBUF   |   443|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|      |Instance                                                            |Module                                                                     |Cells |
+------+--------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|1     |top                                                                 |                                                                           | 48434|
|2     |  Block_entry28_proc_U0                                             |hls_dummy_Block_entry28_proc                                               |   400|
|3     |  flatten_out_10_U                                                  |hls_dummy_fifo_w10_d2_S                                                    |    50|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_471                                       |    41|
|5     |  flatten_out_11_U                                                  |hls_dummy_fifo_w10_d2_S_0                                                  |    53|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_470                                       |    41|
|7     |  flatten_out_12_U                                                  |hls_dummy_fifo_w10_d2_S_1                                                  |    50|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_469                                       |    41|
|9     |  flatten_out_13_U                                                  |hls_dummy_fifo_w10_d2_S_2                                                  |    51|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_468                                       |    41|
|11    |  flatten_out_14_U                                                  |hls_dummy_fifo_w10_d2_S_3                                                  |    51|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_467                                       |    41|
|13    |  flatten_out_15_U                                                  |hls_dummy_fifo_w10_d2_S_4                                                  |    53|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_466                                       |    41|
|15    |  flatten_out_16_U                                                  |hls_dummy_fifo_w10_d2_S_5                                                  |    50|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_465                                       |    41|
|17    |  flatten_out_17_U                                                  |hls_dummy_fifo_w10_d2_S_6                                                  |    52|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_464                                       |    41|
|19    |  flatten_out_18_U                                                  |hls_dummy_fifo_w10_d2_S_7                                                  |    50|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_463                                       |    41|
|21    |  flatten_out_19_U                                                  |hls_dummy_fifo_w10_d2_S_8                                                  |    53|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_462                                       |    41|
|23    |  flatten_out_1_U                                                   |hls_dummy_fifo_w10_d2_S_9                                                  |    51|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_461                                       |    41|
|25    |  flatten_out_20_U                                                  |hls_dummy_fifo_w10_d2_S_10                                                 |    51|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_460                                       |    41|
|27    |  flatten_out_21_U                                                  |hls_dummy_fifo_w10_d2_S_11                                                 |    51|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_459                                       |    41|
|29    |  flatten_out_22_U                                                  |hls_dummy_fifo_w10_d2_S_12                                                 |    51|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_458                                       |    41|
|31    |  flatten_out_23_U                                                  |hls_dummy_fifo_w10_d2_S_13                                                 |    51|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_457                                       |    41|
|33    |  flatten_out_24_U                                                  |hls_dummy_fifo_w10_d2_S_14                                                 |    52|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_456                                       |    41|
|35    |  flatten_out_25_U                                                  |hls_dummy_fifo_w10_d2_S_15                                                 |    50|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_455                                       |    41|
|37    |  flatten_out_26_U                                                  |hls_dummy_fifo_w10_d2_S_16                                                 |    52|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_454                                       |    41|
|39    |  flatten_out_27_U                                                  |hls_dummy_fifo_w10_d2_S_17                                                 |    51|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_453                                       |    41|
|41    |  flatten_out_28_U                                                  |hls_dummy_fifo_w10_d2_S_18                                                 |    51|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_452                                       |    41|
|43    |  flatten_out_29_U                                                  |hls_dummy_fifo_w10_d2_S_19                                                 |    51|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_451                                       |    41|
|45    |  flatten_out_2_U                                                   |hls_dummy_fifo_w10_d2_S_20                                                 |    50|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_450                                       |    41|
|47    |  flatten_out_30_U                                                  |hls_dummy_fifo_w10_d2_S_21                                                 |    50|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_449                                       |    41|
|49    |  flatten_out_31_U                                                  |hls_dummy_fifo_w10_d2_S_22                                                 |    54|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_448                                       |    41|
|51    |  flatten_out_32_U                                                  |hls_dummy_fifo_w10_d2_S_23                                                 |    50|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_447                                       |    41|
|53    |  flatten_out_33_U                                                  |hls_dummy_fifo_w10_d2_S_24                                                 |    52|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_446                                       |    41|
|55    |  flatten_out_34_U                                                  |hls_dummy_fifo_w10_d2_S_25                                                 |    50|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_445                                       |    41|
|57    |  flatten_out_35_U                                                  |hls_dummy_fifo_w10_d2_S_26                                                 |    52|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_444                                       |    41|
|59    |  flatten_out_36_U                                                  |hls_dummy_fifo_w10_d2_S_27                                                 |    51|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_443                                       |    41|
|61    |  flatten_out_37_U                                                  |hls_dummy_fifo_w10_d2_S_28                                                 |    51|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_442                                       |    41|
|63    |  flatten_out_38_U                                                  |hls_dummy_fifo_w10_d2_S_29                                                 |    50|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_441                                       |    41|
|65    |  flatten_out_39_U                                                  |hls_dummy_fifo_w10_d2_S_30                                                 |    52|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_440                                       |    41|
|67    |  flatten_out_3_U                                                   |hls_dummy_fifo_w10_d2_S_31                                                 |    51|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_439                                       |    41|
|69    |  flatten_out_4_U                                                   |hls_dummy_fifo_w10_d2_S_32                                                 |    52|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_438                                       |    41|
|71    |  flatten_out_5_U                                                   |hls_dummy_fifo_w10_d2_S_33                                                 |    51|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_437                                       |    41|
|73    |  flatten_out_6_U                                                   |hls_dummy_fifo_w10_d2_S_34                                                 |    50|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_436                                       |    41|
|75    |  flatten_out_7_U                                                   |hls_dummy_fifo_w10_d2_S_35                                                 |    53|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_435                                       |    41|
|77    |  flatten_out_8_U                                                   |hls_dummy_fifo_w10_d2_S_36                                                 |    50|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_434                                       |    41|
|79    |  flatten_out_9_U                                                   |hls_dummy_fifo_w10_d2_S_37                                                 |    50|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_433                                       |    41|
|81    |  flatten_out_U                                                     |hls_dummy_fifo_w10_d2_S_38                                                 |    50|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_432                                       |    41|
|83    |  sparse_arr_feat_conv1_out_10_U                                    |hls_dummy_fifo_w10_d2_S_39                                                 |    40|
|84    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_431                                       |    31|
|85    |  sparse_arr_feat_conv1_out_11_U                                    |hls_dummy_fifo_w10_d2_S_40                                                 |    42|
|86    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_430                                       |    31|
|87    |  sparse_arr_feat_conv1_out_12_U                                    |hls_dummy_fifo_w10_d2_S_41                                                 |    41|
|88    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_429                                       |    31|
|89    |  sparse_arr_feat_conv1_out_13_U                                    |hls_dummy_fifo_w10_d2_S_42                                                 |    42|
|90    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_428                                       |    31|
|91    |  sparse_arr_feat_conv1_out_14_U                                    |hls_dummy_fifo_w10_d2_S_43                                                 |    41|
|92    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_427                                       |    31|
|93    |  sparse_arr_feat_conv1_out_1_U                                     |hls_dummy_fifo_w10_d2_S_44                                                 |    40|
|94    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_426                                       |    31|
|95    |  sparse_arr_feat_conv1_out_2_U                                     |hls_dummy_fifo_w10_d2_S_45                                                 |    40|
|96    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_425                                       |    31|
|97    |  sparse_arr_feat_conv1_out_3_U                                     |hls_dummy_fifo_w10_d2_S_46                                                 |    43|
|98    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_424                                       |    31|
|99    |  sparse_arr_feat_conv1_out_4_U                                     |hls_dummy_fifo_w10_d2_S_47                                                 |    40|
|100   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_423                                       |    31|
|101   |  sparse_arr_feat_conv1_out_5_U                                     |hls_dummy_fifo_w10_d2_S_48                                                 |    40|
|102   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_422                                       |    31|
|103   |  sparse_arr_feat_conv1_out_6_U                                     |hls_dummy_fifo_w10_d2_S_49                                                 |    41|
|104   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_421                                       |    31|
|105   |  sparse_arr_feat_conv1_out_7_U                                     |hls_dummy_fifo_w10_d2_S_50                                                 |    42|
|106   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_420                                       |    31|
|107   |  sparse_arr_feat_conv1_out_8_U                                     |hls_dummy_fifo_w10_d2_S_51                                                 |    40|
|108   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_419                                       |    31|
|109   |  sparse_arr_feat_conv1_out_9_U                                     |hls_dummy_fifo_w10_d2_S_52                                                 |    40|
|110   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_418                                       |    31|
|111   |  sparse_arr_feat_conv1_out_U                                       |hls_dummy_fifo_w10_d2_S_53                                                 |    40|
|112   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_417                                       |    31|
|113   |  sparse_arr_feat_reduce_out_10_U                                   |hls_dummy_fifo_w10_d2_S_54                                                 |  1081|
|114   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_416                                       |  1073|
|115   |  sparse_arr_feat_reduce_out_11_U                                   |hls_dummy_fifo_w10_d2_S_55                                                 |  1145|
|116   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_415                                       |  1136|
|117   |  sparse_arr_feat_reduce_out_12_U                                   |hls_dummy_fifo_w10_d2_S_56                                                 |  1052|
|118   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_414                                       |  1044|
|119   |  sparse_arr_feat_reduce_out_13_U                                   |hls_dummy_fifo_w10_d2_S_57                                                 |  1038|
|120   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_413                                       |  1030|
|121   |  sparse_arr_feat_reduce_out_14_U                                   |hls_dummy_fifo_w10_d2_S_58                                                 |  1058|
|122   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_412                                       |  1050|
|123   |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w10_d2_S_59                                                 |  1043|
|124   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_411                                       |  1035|
|125   |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w10_d2_S_60                                                 |  1139|
|126   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_410                                       |  1131|
|127   |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w10_d2_S_61                                                 |  1060|
|128   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_409                                       |  1051|
|129   |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w10_d2_S_62                                                 |  1123|
|130   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_408                                       |  1115|
|131   |  sparse_arr_feat_reduce_out_5_U                                    |hls_dummy_fifo_w10_d2_S_63                                                 |  1174|
|132   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_407                                       |  1165|
|133   |  sparse_arr_feat_reduce_out_6_U                                    |hls_dummy_fifo_w10_d2_S_64                                                 |  1085|
|134   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_406                                       |  1077|
|135   |  sparse_arr_feat_reduce_out_7_U                                    |hls_dummy_fifo_w10_d2_S_65                                                 |  1043|
|136   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_405                                       |  1035|
|137   |  sparse_arr_feat_reduce_out_8_U                                    |hls_dummy_fifo_w10_d2_S_66                                                 |  1090|
|138   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_404                                       |  1081|
|139   |  sparse_arr_feat_reduce_out_9_U                                    |hls_dummy_fifo_w10_d2_S_67                                                 |  1105|
|140   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_403                                       |  1097|
|141   |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w10_d2_S_68                                                 |  1082|
|142   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg                                           |  1072|
|143   |  sparse_arr_hash_reduce_out_10_c22_channel_U                       |hls_dummy_fifo_w3_d2_S                                                     |    41|
|144   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_402                                        |    33|
|145   |  sparse_arr_hash_reduce_out_10_c_U                                 |hls_dummy_fifo_w3_d2_S_69                                                  |    20|
|146   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_401                                        |    10|
|147   |  sparse_arr_hash_reduce_out_11_c23_channel_U                       |hls_dummy_fifo_w3_d2_S_70                                                  |    36|
|148   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_400                                        |    28|
|149   |  sparse_arr_hash_reduce_out_11_c_U                                 |hls_dummy_fifo_w3_d2_S_71                                                  |    19|
|150   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_399                                        |    10|
|151   |  sparse_arr_hash_reduce_out_12_c24_channel_U                       |hls_dummy_fifo_w3_d2_S_72                                                  |    48|
|152   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_398                                        |    38|
|153   |  sparse_arr_hash_reduce_out_12_c_U                                 |hls_dummy_fifo_w3_d2_S_73                                                  |    19|
|154   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_397                                        |    10|
|155   |  sparse_arr_hash_reduce_out_13_c25_channel_U                       |hls_dummy_fifo_w3_d2_S_74                                                  |    37|
|156   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_396                                        |    29|
|157   |  sparse_arr_hash_reduce_out_13_c_U                                 |hls_dummy_fifo_w3_d2_S_75                                                  |    19|
|158   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_395                                        |    10|
|159   |  sparse_arr_hash_reduce_out_14_c26_channel_U                       |hls_dummy_fifo_w3_d2_S_76                                                  |    41|
|160   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_394                                        |    33|
|161   |  sparse_arr_hash_reduce_out_14_c_U                                 |hls_dummy_fifo_w3_d2_S_77                                                  |    19|
|162   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_393                                        |    10|
|163   |  sparse_arr_hash_reduce_out_15_c27_channel_U                       |hls_dummy_fifo_w3_d2_S_78                                                  |    40|
|164   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_392                                        |    32|
|165   |  sparse_arr_hash_reduce_out_15_c_U                                 |hls_dummy_fifo_w3_d2_S_79                                                  |    21|
|166   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_391                                        |    10|
|167   |  sparse_arr_hash_reduce_out_16_c28_channel_U                       |hls_dummy_fifo_w3_d2_S_80                                                  |    27|
|168   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_390                                        |    19|
|169   |  sparse_arr_hash_reduce_out_16_c_U                                 |hls_dummy_fifo_w3_d2_S_81                                                  |    19|
|170   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_389                                        |    10|
|171   |  sparse_arr_hash_reduce_out_17_c29_channel_U                       |hls_dummy_fifo_w3_d2_S_82                                                  |    41|
|172   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_388                                        |    31|
|173   |  sparse_arr_hash_reduce_out_17_c_U                                 |hls_dummy_fifo_w3_d2_S_83                                                  |    19|
|174   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_387                                        |    10|
|175   |  sparse_arr_hash_reduce_out_18_c30_channel_U                       |hls_dummy_fifo_w3_d2_S_84                                                  |    50|
|176   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_386                                        |    42|
|177   |  sparse_arr_hash_reduce_out_18_c_U                                 |hls_dummy_fifo_w3_d2_S_85                                                  |    20|
|178   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_385                                        |    10|
|179   |  sparse_arr_hash_reduce_out_19_c31_channel_U                       |hls_dummy_fifo_w3_d2_S_86                                                  |    48|
|180   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_384                                        |    40|
|181   |  sparse_arr_hash_reduce_out_19_c_U                                 |hls_dummy_fifo_w3_d2_S_87                                                  |    19|
|182   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_383                                        |    10|
|183   |  sparse_arr_hash_reduce_out_1_c13_channel_U                        |hls_dummy_fifo_w3_d2_S_88                                                  |    29|
|184   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_382                                        |    17|
|185   |  sparse_arr_hash_reduce_out_1_c_U                                  |hls_dummy_fifo_w3_d2_S_89                                                  |    19|
|186   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_381                                        |    10|
|187   |  sparse_arr_hash_reduce_out_20_c32_channel_U                       |hls_dummy_fifo_w3_d2_S_90                                                  |    27|
|188   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_380                                        |    18|
|189   |  sparse_arr_hash_reduce_out_20_c_U                                 |hls_dummy_fifo_w3_d2_S_91                                                  |    19|
|190   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_379                                        |    10|
|191   |  sparse_arr_hash_reduce_out_21_c33_channel_U                       |hls_dummy_fifo_w3_d2_S_92                                                  |    40|
|192   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_378                                        |    32|
|193   |  sparse_arr_hash_reduce_out_21_c_U                                 |hls_dummy_fifo_w3_d2_S_93                                                  |    19|
|194   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_377                                        |    10|
|195   |  sparse_arr_hash_reduce_out_22_c34_channel_U                       |hls_dummy_fifo_w3_d2_S_94                                                  |    31|
|196   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_376                                        |    23|
|197   |  sparse_arr_hash_reduce_out_22_c_U                                 |hls_dummy_fifo_w3_d2_S_95                                                  |    19|
|198   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_375                                        |    10|
|199   |  sparse_arr_hash_reduce_out_23_c35_channel_U                       |hls_dummy_fifo_w3_d2_S_96                                                  |    42|
|200   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_374                                        |    34|
|201   |  sparse_arr_hash_reduce_out_23_c_U                                 |hls_dummy_fifo_w3_d2_S_97                                                  |    19|
|202   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_373                                        |    10|
|203   |  sparse_arr_hash_reduce_out_24_c36_channel_U                       |hls_dummy_fifo_w3_d2_S_98                                                  |    35|
|204   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_372                                        |    26|
|205   |  sparse_arr_hash_reduce_out_24_c_U                                 |hls_dummy_fifo_w3_d2_S_99                                                  |    20|
|206   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_371                                        |    10|
|207   |  sparse_arr_hash_reduce_out_25_c37_channel_U                       |hls_dummy_fifo_w3_d2_S_100                                                 |    47|
|208   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_370                                        |    38|
|209   |  sparse_arr_hash_reduce_out_25_c_U                                 |hls_dummy_fifo_w3_d2_S_101                                                 |    20|
|210   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_369                                        |    10|
|211   |  sparse_arr_hash_reduce_out_26_c38_channel_U                       |hls_dummy_fifo_w3_d2_S_102                                                 |    34|
|212   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_368                                        |    26|
|213   |  sparse_arr_hash_reduce_out_26_c_U                                 |hls_dummy_fifo_w3_d2_S_103                                                 |    19|
|214   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_367                                        |    10|
|215   |  sparse_arr_hash_reduce_out_27_c39_channel_U                       |hls_dummy_fifo_w3_d2_S_104                                                 |    64|
|216   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_366                                        |    55|
|217   |  sparse_arr_hash_reduce_out_27_c_U                                 |hls_dummy_fifo_w3_d2_S_105                                                 |    21|
|218   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_365                                        |    10|
|219   |  sparse_arr_hash_reduce_out_28_c40_channel_U                       |hls_dummy_fifo_w3_d2_S_106                                                 |    81|
|220   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_364                                        |    72|
|221   |  sparse_arr_hash_reduce_out_28_c_U                                 |hls_dummy_fifo_w3_d2_S_107                                                 |    20|
|222   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_363                                        |    10|
|223   |  sparse_arr_hash_reduce_out_29_c41_channel_U                       |hls_dummy_fifo_w3_d2_S_108                                                 |    86|
|224   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_362                                        |    78|
|225   |  sparse_arr_hash_reduce_out_29_c_U                                 |hls_dummy_fifo_w3_d2_S_109                                                 |    19|
|226   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_361                                        |    10|
|227   |  sparse_arr_hash_reduce_out_2_c14_channel_U                        |hls_dummy_fifo_w3_d2_S_110                                                 |    48|
|228   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_360                                        |    40|
|229   |  sparse_arr_hash_reduce_out_2_c_U                                  |hls_dummy_fifo_w3_d2_S_111                                                 |    21|
|230   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_359                                        |    10|
|231   |  sparse_arr_hash_reduce_out_3_c15_channel_U                        |hls_dummy_fifo_w3_d2_S_112                                                 |    35|
|232   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_358                                        |    27|
|233   |  sparse_arr_hash_reduce_out_3_c_U                                  |hls_dummy_fifo_w3_d2_S_113                                                 |    20|
|234   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_357                                        |    10|
|235   |  sparse_arr_hash_reduce_out_4_c16_channel_U                        |hls_dummy_fifo_w3_d2_S_114                                                 |    38|
|236   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_356                                        |    28|
|237   |  sparse_arr_hash_reduce_out_4_c_U                                  |hls_dummy_fifo_w3_d2_S_115                                                 |    19|
|238   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_355                                        |    10|
|239   |  sparse_arr_hash_reduce_out_5_c17_channel_U                        |hls_dummy_fifo_w3_d2_S_116                                                 |    33|
|240   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_354                                        |    25|
|241   |  sparse_arr_hash_reduce_out_5_c_U                                  |hls_dummy_fifo_w3_d2_S_117                                                 |    20|
|242   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_353                                        |    10|
|243   |  sparse_arr_hash_reduce_out_6_c18_channel_U                        |hls_dummy_fifo_w3_d2_S_118                                                 |    34|
|244   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_352                                        |    26|
|245   |  sparse_arr_hash_reduce_out_6_c_U                                  |hls_dummy_fifo_w3_d2_S_119                                                 |    19|
|246   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_351                                        |    10|
|247   |  sparse_arr_hash_reduce_out_7_c19_channel_U                        |hls_dummy_fifo_w3_d2_S_120                                                 |    34|
|248   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_350                                        |    25|
|249   |  sparse_arr_hash_reduce_out_7_c_U                                  |hls_dummy_fifo_w3_d2_S_121                                                 |    20|
|250   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_349                                        |    10|
|251   |  sparse_arr_hash_reduce_out_8_c20_channel_U                        |hls_dummy_fifo_w3_d2_S_122                                                 |    45|
|252   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_348                                        |    37|
|253   |  sparse_arr_hash_reduce_out_8_c_U                                  |hls_dummy_fifo_w3_d2_S_123                                                 |    20|
|254   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_347                                        |    10|
|255   |  sparse_arr_hash_reduce_out_9_c21_channel_U                        |hls_dummy_fifo_w3_d2_S_124                                                 |    36|
|256   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_346                                        |    27|
|257   |  sparse_arr_hash_reduce_out_9_c_U                                  |hls_dummy_fifo_w3_d2_S_125                                                 |    19|
|258   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_345                                        |    10|
|259   |  sparse_arr_hash_reduce_out_c12_channel_U                          |hls_dummy_fifo_w3_d2_S_126                                                 |    28|
|260   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_344                                        |    17|
|261   |  sparse_arr_hash_reduce_out_c_U                                    |hls_dummy_fifo_w3_d2_S_127                                                 |    19|
|262   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg                                            |    10|
|263   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_s | 18854|
|264   |    mul_10s_10s_18_1_1_U10                                          |hls_dummy_mul_10s_10s_18_1_1                                               |   104|
|265   |    mul_10s_10s_18_1_1_U100                                         |hls_dummy_mul_10s_10s_18_1_1_135                                           |    64|
|266   |    mul_10s_10s_18_1_1_U101                                         |hls_dummy_mul_10s_10s_18_1_1_136                                           |    64|
|267   |    mul_10s_10s_18_1_1_U102                                         |hls_dummy_mul_10s_10s_18_1_1_137                                           |    68|
|268   |    mul_10s_10s_18_1_1_U103                                         |hls_dummy_mul_10s_10s_18_1_1_138                                           |    64|
|269   |    mul_10s_10s_18_1_1_U104                                         |hls_dummy_mul_10s_10s_18_1_1_139                                           |    73|
|270   |    mul_10s_10s_18_1_1_U105                                         |hls_dummy_mul_10s_10s_18_1_1_140                                           |    64|
|271   |    mul_10s_10s_18_1_1_U106                                         |hls_dummy_mul_10s_10s_18_1_1_141                                           |    64|
|272   |    mul_10s_10s_18_1_1_U107                                         |hls_dummy_mul_10s_10s_18_1_1_142                                           |    69|
|273   |    mul_10s_10s_18_1_1_U108                                         |hls_dummy_mul_10s_10s_18_1_1_143                                           |    64|
|274   |    mul_10s_10s_18_1_1_U109                                         |hls_dummy_mul_10s_10s_18_1_1_144                                           |    64|
|275   |    mul_10s_10s_18_1_1_U11                                          |hls_dummy_mul_10s_10s_18_1_1_145                                           |   104|
|276   |    mul_10s_10s_18_1_1_U110                                         |hls_dummy_mul_10s_10s_18_1_1_146                                           |    68|
|277   |    mul_10s_10s_18_1_1_U111                                         |hls_dummy_mul_10s_10s_18_1_1_147                                           |    64|
|278   |    mul_10s_10s_18_1_1_U112                                         |hls_dummy_mul_10s_10s_18_1_1_148                                           |    68|
|279   |    mul_10s_10s_18_1_1_U113                                         |hls_dummy_mul_10s_10s_18_1_1_149                                           |    64|
|280   |    mul_10s_10s_18_1_1_U114                                         |hls_dummy_mul_10s_10s_18_1_1_150                                           |    64|
|281   |    mul_10s_10s_18_1_1_U115                                         |hls_dummy_mul_10s_10s_18_1_1_151                                           |    64|
|282   |    mul_10s_10s_18_1_1_U116                                         |hls_dummy_mul_10s_10s_18_1_1_152                                           |    68|
|283   |    mul_10s_10s_18_1_1_U117                                         |hls_dummy_mul_10s_10s_18_1_1_153                                           |    64|
|284   |    mul_10s_10s_18_1_1_U118                                         |hls_dummy_mul_10s_10s_18_1_1_154                                           |    73|
|285   |    mul_10s_10s_18_1_1_U119                                         |hls_dummy_mul_10s_10s_18_1_1_155                                           |    64|
|286   |    mul_10s_10s_18_1_1_U12                                          |hls_dummy_mul_10s_10s_18_1_1_156                                           |   116|
|287   |    mul_10s_10s_18_1_1_U120                                         |hls_dummy_mul_10s_10s_18_1_1_157                                           |    64|
|288   |    mul_10s_10s_18_1_1_U121                                         |hls_dummy_mul_10s_10s_18_1_1_158                                           |    69|
|289   |    mul_10s_10s_18_1_1_U122                                         |hls_dummy_mul_10s_10s_18_1_1_159                                           |    64|
|290   |    mul_10s_10s_18_1_1_U123                                         |hls_dummy_mul_10s_10s_18_1_1_160                                           |    64|
|291   |    mul_10s_10s_18_1_1_U124                                         |hls_dummy_mul_10s_10s_18_1_1_161                                           |    68|
|292   |    mul_10s_10s_18_1_1_U125                                         |hls_dummy_mul_10s_10s_18_1_1_162                                           |    64|
|293   |    mul_10s_10s_18_1_1_U126                                         |hls_dummy_mul_10s_10s_18_1_1_163                                           |    68|
|294   |    mul_10s_10s_18_1_1_U127                                         |hls_dummy_mul_10s_10s_18_1_1_164                                           |    67|
|295   |    mul_10s_10s_18_1_1_U128                                         |hls_dummy_mul_10s_10s_18_1_1_165                                           |    74|
|296   |    mul_10s_10s_18_1_1_U129                                         |hls_dummy_mul_10s_10s_18_1_1_166                                           |    64|
|297   |    mul_10s_10s_18_1_1_U13                                          |hls_dummy_mul_10s_10s_18_1_1_167                                           |   104|
|298   |    mul_10s_10s_18_1_1_U130                                         |hls_dummy_mul_10s_10s_18_1_1_168                                           |    68|
|299   |    mul_10s_10s_18_1_1_U131                                         |hls_dummy_mul_10s_10s_18_1_1_169                                           |    64|
|300   |    mul_10s_10s_18_1_1_U132                                         |hls_dummy_mul_10s_10s_18_1_1_170                                           |    73|
|301   |    mul_10s_10s_18_1_1_U133                                         |hls_dummy_mul_10s_10s_18_1_1_171                                           |    64|
|302   |    mul_10s_10s_18_1_1_U134                                         |hls_dummy_mul_10s_10s_18_1_1_172                                           |    64|
|303   |    mul_10s_10s_18_1_1_U135                                         |hls_dummy_mul_10s_10s_18_1_1_173                                           |    68|
|304   |    mul_10s_10s_18_1_1_U136                                         |hls_dummy_mul_10s_10s_18_1_1_174                                           |    64|
|305   |    mul_10s_10s_18_1_1_U137                                         |hls_dummy_mul_10s_10s_18_1_1_175                                           |    64|
|306   |    mul_10s_10s_18_1_1_U138                                         |hls_dummy_mul_10s_10s_18_1_1_176                                           |    68|
|307   |    mul_10s_10s_18_1_1_U139                                         |hls_dummy_mul_10s_10s_18_1_1_177                                           |    64|
|308   |    mul_10s_10s_18_1_1_U14                                          |hls_dummy_mul_10s_10s_18_1_1_178                                           |   116|
|309   |    mul_10s_10s_18_1_1_U140                                         |hls_dummy_mul_10s_10s_18_1_1_179                                           |    68|
|310   |    mul_10s_10s_18_1_1_U141                                         |hls_dummy_mul_10s_10s_18_1_1_180                                           |    67|
|311   |    mul_10s_10s_18_1_1_U142                                         |hls_dummy_mul_10s_10s_18_1_1_181                                           |    74|
|312   |    mul_10s_10s_18_1_1_U143                                         |hls_dummy_mul_10s_10s_18_1_1_182                                           |    64|
|313   |    mul_10s_10s_18_1_1_U144                                         |hls_dummy_mul_10s_10s_18_1_1_183                                           |    68|
|314   |    mul_10s_10s_18_1_1_U145                                         |hls_dummy_mul_10s_10s_18_1_1_184                                           |    64|
|315   |    mul_10s_10s_18_1_1_U146                                         |hls_dummy_mul_10s_10s_18_1_1_185                                           |    73|
|316   |    mul_10s_10s_18_1_1_U147                                         |hls_dummy_mul_10s_10s_18_1_1_186                                           |    64|
|317   |    mul_10s_10s_18_1_1_U148                                         |hls_dummy_mul_10s_10s_18_1_1_187                                           |    64|
|318   |    mul_10s_10s_18_1_1_U149                                         |hls_dummy_mul_10s_10s_18_1_1_188                                           |    68|
|319   |    mul_10s_10s_18_1_1_U15                                          |hls_dummy_mul_10s_10s_18_1_1_189                                           |   104|
|320   |    mul_10s_10s_18_1_1_U150                                         |hls_dummy_mul_10s_10s_18_1_1_190                                           |    64|
|321   |    mul_10s_10s_18_1_1_U151                                         |hls_dummy_mul_10s_10s_18_1_1_191                                           |    64|
|322   |    mul_10s_10s_18_1_1_U152                                         |hls_dummy_mul_10s_10s_18_1_1_192                                           |    68|
|323   |    mul_10s_10s_18_1_1_U153                                         |hls_dummy_mul_10s_10s_18_1_1_193                                           |    64|
|324   |    mul_10s_10s_18_1_1_U154                                         |hls_dummy_mul_10s_10s_18_1_1_194                                           |    68|
|325   |    mul_10s_10s_18_1_1_U155                                         |hls_dummy_mul_10s_10s_18_1_1_195                                           |    67|
|326   |    mul_10s_10s_18_1_1_U156                                         |hls_dummy_mul_10s_10s_18_1_1_196                                           |    74|
|327   |    mul_10s_10s_18_1_1_U157                                         |hls_dummy_mul_10s_10s_18_1_1_197                                           |    64|
|328   |    mul_10s_10s_18_1_1_U158                                         |hls_dummy_mul_10s_10s_18_1_1_198                                           |    68|
|329   |    mul_10s_10s_18_1_1_U159                                         |hls_dummy_mul_10s_10s_18_1_1_199                                           |    64|
|330   |    mul_10s_10s_18_1_1_U16                                          |hls_dummy_mul_10s_10s_18_1_1_200                                           |   104|
|331   |    mul_10s_10s_18_1_1_U160                                         |hls_dummy_mul_10s_10s_18_1_1_201                                           |    73|
|332   |    mul_10s_10s_18_1_1_U161                                         |hls_dummy_mul_10s_10s_18_1_1_202                                           |    64|
|333   |    mul_10s_10s_18_1_1_U162                                         |hls_dummy_mul_10s_10s_18_1_1_203                                           |    64|
|334   |    mul_10s_10s_18_1_1_U163                                         |hls_dummy_mul_10s_10s_18_1_1_204                                           |    68|
|335   |    mul_10s_10s_18_1_1_U164                                         |hls_dummy_mul_10s_10s_18_1_1_205                                           |    64|
|336   |    mul_10s_10s_18_1_1_U165                                         |hls_dummy_mul_10s_10s_18_1_1_206                                           |    64|
|337   |    mul_10s_10s_18_1_1_U166                                         |hls_dummy_mul_10s_10s_18_1_1_207                                           |    68|
|338   |    mul_10s_10s_18_1_1_U167                                         |hls_dummy_mul_10s_10s_18_1_1_208                                           |    64|
|339   |    mul_10s_10s_18_1_1_U168                                         |hls_dummy_mul_10s_10s_18_1_1_209                                           |    68|
|340   |    mul_10s_10s_18_1_1_U169                                         |hls_dummy_mul_10s_10s_18_1_1_210                                           |    67|
|341   |    mul_10s_10s_18_1_1_U17                                          |hls_dummy_mul_10s_10s_18_1_1_211                                           |   104|
|342   |    mul_10s_10s_18_1_1_U170                                         |hls_dummy_mul_10s_10s_18_1_1_212                                           |    74|
|343   |    mul_10s_10s_18_1_1_U171                                         |hls_dummy_mul_10s_10s_18_1_1_213                                           |    64|
|344   |    mul_10s_10s_18_1_1_U172                                         |hls_dummy_mul_10s_10s_18_1_1_214                                           |    68|
|345   |    mul_10s_10s_18_1_1_U173                                         |hls_dummy_mul_10s_10s_18_1_1_215                                           |    64|
|346   |    mul_10s_10s_18_1_1_U174                                         |hls_dummy_mul_10s_10s_18_1_1_216                                           |    73|
|347   |    mul_10s_10s_18_1_1_U175                                         |hls_dummy_mul_10s_10s_18_1_1_217                                           |    64|
|348   |    mul_10s_10s_18_1_1_U176                                         |hls_dummy_mul_10s_10s_18_1_1_218                                           |    64|
|349   |    mul_10s_10s_18_1_1_U177                                         |hls_dummy_mul_10s_10s_18_1_1_219                                           |    68|
|350   |    mul_10s_10s_18_1_1_U178                                         |hls_dummy_mul_10s_10s_18_1_1_220                                           |    64|
|351   |    mul_10s_10s_18_1_1_U179                                         |hls_dummy_mul_10s_10s_18_1_1_221                                           |    64|
|352   |    mul_10s_10s_18_1_1_U18                                          |hls_dummy_mul_10s_10s_18_1_1_222                                           |   116|
|353   |    mul_10s_10s_18_1_1_U180                                         |hls_dummy_mul_10s_10s_18_1_1_223                                           |    68|
|354   |    mul_10s_10s_18_1_1_U181                                         |hls_dummy_mul_10s_10s_18_1_1_224                                           |    64|
|355   |    mul_10s_10s_18_1_1_U182                                         |hls_dummy_mul_10s_10s_18_1_1_225                                           |    68|
|356   |    mul_10s_10s_18_1_1_U183                                         |hls_dummy_mul_10s_10s_18_1_1_226                                           |    67|
|357   |    mul_10s_10s_18_1_1_U184                                         |hls_dummy_mul_10s_10s_18_1_1_227                                           |    74|
|358   |    mul_10s_10s_18_1_1_U185                                         |hls_dummy_mul_10s_10s_18_1_1_228                                           |    64|
|359   |    mul_10s_10s_18_1_1_U186                                         |hls_dummy_mul_10s_10s_18_1_1_229                                           |    68|
|360   |    mul_10s_10s_18_1_1_U187                                         |hls_dummy_mul_10s_10s_18_1_1_230                                           |    64|
|361   |    mul_10s_10s_18_1_1_U188                                         |hls_dummy_mul_10s_10s_18_1_1_231                                           |    73|
|362   |    mul_10s_10s_18_1_1_U189                                         |hls_dummy_mul_10s_10s_18_1_1_232                                           |    64|
|363   |    mul_10s_10s_18_1_1_U19                                          |hls_dummy_mul_10s_10s_18_1_1_233                                           |   104|
|364   |    mul_10s_10s_18_1_1_U190                                         |hls_dummy_mul_10s_10s_18_1_1_234                                           |    64|
|365   |    mul_10s_10s_18_1_1_U191                                         |hls_dummy_mul_10s_10s_18_1_1_235                                           |    68|
|366   |    mul_10s_10s_18_1_1_U192                                         |hls_dummy_mul_10s_10s_18_1_1_236                                           |    64|
|367   |    mul_10s_10s_18_1_1_U193                                         |hls_dummy_mul_10s_10s_18_1_1_237                                           |    64|
|368   |    mul_10s_10s_18_1_1_U194                                         |hls_dummy_mul_10s_10s_18_1_1_238                                           |    68|
|369   |    mul_10s_10s_18_1_1_U195                                         |hls_dummy_mul_10s_10s_18_1_1_239                                           |    64|
|370   |    mul_10s_10s_18_1_1_U196                                         |hls_dummy_mul_10s_10s_18_1_1_240                                           |    68|
|371   |    mul_10s_10s_18_1_1_U197                                         |hls_dummy_mul_10s_10s_18_1_1_241                                           |    67|
|372   |    mul_10s_10s_18_1_1_U198                                         |hls_dummy_mul_10s_10s_18_1_1_242                                           |    74|
|373   |    mul_10s_10s_18_1_1_U199                                         |hls_dummy_mul_10s_10s_18_1_1_243                                           |    64|
|374   |    mul_10s_10s_18_1_1_U20                                          |hls_dummy_mul_10s_10s_18_1_1_244                                           |   123|
|375   |    mul_10s_10s_18_1_1_U200                                         |hls_dummy_mul_10s_10s_18_1_1_245                                           |    68|
|376   |    mul_10s_10s_18_1_1_U201                                         |hls_dummy_mul_10s_10s_18_1_1_246                                           |    64|
|377   |    mul_10s_10s_18_1_1_U202                                         |hls_dummy_mul_10s_10s_18_1_1_247                                           |    73|
|378   |    mul_10s_10s_18_1_1_U203                                         |hls_dummy_mul_10s_10s_18_1_1_248                                           |    64|
|379   |    mul_10s_10s_18_1_1_U204                                         |hls_dummy_mul_10s_10s_18_1_1_249                                           |    64|
|380   |    mul_10s_10s_18_1_1_U205                                         |hls_dummy_mul_10s_10s_18_1_1_250                                           |    68|
|381   |    mul_10s_10s_18_1_1_U206                                         |hls_dummy_mul_10s_10s_18_1_1_251                                           |    64|
|382   |    mul_10s_10s_18_1_1_U207                                         |hls_dummy_mul_10s_10s_18_1_1_252                                           |    64|
|383   |    mul_10s_10s_18_1_1_U208                                         |hls_dummy_mul_10s_10s_18_1_1_253                                           |    68|
|384   |    mul_10s_10s_18_1_1_U209                                         |hls_dummy_mul_10s_10s_18_1_1_254                                           |    64|
|385   |    mul_10s_10s_18_1_1_U21                                          |hls_dummy_mul_10s_10s_18_1_1_255                                           |   105|
|386   |    mul_10s_10s_18_1_1_U210                                         |hls_dummy_mul_10s_10s_18_1_1_256                                           |    68|
|387   |    mul_10s_10s_18_1_1_U211                                         |hls_dummy_mul_10s_10s_18_1_1_257                                           |    67|
|388   |    mul_10s_10s_18_1_1_U212                                         |hls_dummy_mul_10s_10s_18_1_1_258                                           |    74|
|389   |    mul_10s_10s_18_1_1_U213                                         |hls_dummy_mul_10s_10s_18_1_1_259                                           |    64|
|390   |    mul_10s_10s_18_1_1_U214                                         |hls_dummy_mul_10s_10s_18_1_1_260                                           |    78|
|391   |    mul_10s_10s_18_1_1_U215                                         |hls_dummy_mul_10s_10s_18_1_1_261                                           |    74|
|392   |    mul_10s_10s_18_1_1_U216                                         |hls_dummy_mul_10s_10s_18_1_1_262                                           |    83|
|393   |    mul_10s_10s_18_1_1_U217                                         |hls_dummy_mul_10s_10s_18_1_1_263                                           |    74|
|394   |    mul_10s_10s_18_1_1_U218                                         |hls_dummy_mul_10s_10s_18_1_1_264                                           |    74|
|395   |    mul_10s_10s_18_1_1_U219                                         |hls_dummy_mul_10s_10s_18_1_1_265                                           |    68|
|396   |    mul_10s_10s_18_1_1_U22                                          |hls_dummy_mul_10s_10s_18_1_1_266                                           |   104|
|397   |    mul_10s_10s_18_1_1_U23                                          |hls_dummy_mul_10s_10s_18_1_1_267                                           |   114|
|398   |    mul_10s_10s_18_1_1_U24                                          |hls_dummy_mul_10s_10s_18_1_1_268                                           |    64|
|399   |    mul_10s_10s_18_1_1_U25                                          |hls_dummy_mul_10s_10s_18_1_1_269                                           |    64|
|400   |    mul_10s_10s_18_1_1_U26                                          |hls_dummy_mul_10s_10s_18_1_1_270                                           |    68|
|401   |    mul_10s_10s_18_1_1_U27                                          |hls_dummy_mul_10s_10s_18_1_1_271                                           |    64|
|402   |    mul_10s_10s_18_1_1_U28                                          |hls_dummy_mul_10s_10s_18_1_1_272                                           |    68|
|403   |    mul_10s_10s_18_1_1_U29                                          |hls_dummy_mul_10s_10s_18_1_1_273                                           |    64|
|404   |    mul_10s_10s_18_1_1_U30                                          |hls_dummy_mul_10s_10s_18_1_1_274                                           |    64|
|405   |    mul_10s_10s_18_1_1_U31                                          |hls_dummy_mul_10s_10s_18_1_1_275                                           |    64|
|406   |    mul_10s_10s_18_1_1_U32                                          |hls_dummy_mul_10s_10s_18_1_1_276                                           |    68|
|407   |    mul_10s_10s_18_1_1_U33                                          |hls_dummy_mul_10s_10s_18_1_1_277                                           |    64|
|408   |    mul_10s_10s_18_1_1_U34                                          |hls_dummy_mul_10s_10s_18_1_1_278                                           |    73|
|409   |    mul_10s_10s_18_1_1_U35                                          |hls_dummy_mul_10s_10s_18_1_1_279                                           |    64|
|410   |    mul_10s_10s_18_1_1_U36                                          |hls_dummy_mul_10s_10s_18_1_1_280                                           |    64|
|411   |    mul_10s_10s_18_1_1_U37                                          |hls_dummy_mul_10s_10s_18_1_1_281                                           |    69|
|412   |    mul_10s_10s_18_1_1_U38                                          |hls_dummy_mul_10s_10s_18_1_1_282                                           |    64|
|413   |    mul_10s_10s_18_1_1_U39                                          |hls_dummy_mul_10s_10s_18_1_1_283                                           |    64|
|414   |    mul_10s_10s_18_1_1_U40                                          |hls_dummy_mul_10s_10s_18_1_1_284                                           |    68|
|415   |    mul_10s_10s_18_1_1_U41                                          |hls_dummy_mul_10s_10s_18_1_1_285                                           |    64|
|416   |    mul_10s_10s_18_1_1_U42                                          |hls_dummy_mul_10s_10s_18_1_1_286                                           |    68|
|417   |    mul_10s_10s_18_1_1_U43                                          |hls_dummy_mul_10s_10s_18_1_1_287                                           |    64|
|418   |    mul_10s_10s_18_1_1_U44                                          |hls_dummy_mul_10s_10s_18_1_1_288                                           |    64|
|419   |    mul_10s_10s_18_1_1_U45                                          |hls_dummy_mul_10s_10s_18_1_1_289                                           |    64|
|420   |    mul_10s_10s_18_1_1_U46                                          |hls_dummy_mul_10s_10s_18_1_1_290                                           |    68|
|421   |    mul_10s_10s_18_1_1_U47                                          |hls_dummy_mul_10s_10s_18_1_1_291                                           |    64|
|422   |    mul_10s_10s_18_1_1_U48                                          |hls_dummy_mul_10s_10s_18_1_1_292                                           |    73|
|423   |    mul_10s_10s_18_1_1_U49                                          |hls_dummy_mul_10s_10s_18_1_1_293                                           |    64|
|424   |    mul_10s_10s_18_1_1_U50                                          |hls_dummy_mul_10s_10s_18_1_1_294                                           |    64|
|425   |    mul_10s_10s_18_1_1_U51                                          |hls_dummy_mul_10s_10s_18_1_1_295                                           |    69|
|426   |    mul_10s_10s_18_1_1_U52                                          |hls_dummy_mul_10s_10s_18_1_1_296                                           |    64|
|427   |    mul_10s_10s_18_1_1_U53                                          |hls_dummy_mul_10s_10s_18_1_1_297                                           |    64|
|428   |    mul_10s_10s_18_1_1_U54                                          |hls_dummy_mul_10s_10s_18_1_1_298                                           |    68|
|429   |    mul_10s_10s_18_1_1_U55                                          |hls_dummy_mul_10s_10s_18_1_1_299                                           |    64|
|430   |    mul_10s_10s_18_1_1_U56                                          |hls_dummy_mul_10s_10s_18_1_1_300                                           |    68|
|431   |    mul_10s_10s_18_1_1_U57                                          |hls_dummy_mul_10s_10s_18_1_1_301                                           |    64|
|432   |    mul_10s_10s_18_1_1_U58                                          |hls_dummy_mul_10s_10s_18_1_1_302                                           |    64|
|433   |    mul_10s_10s_18_1_1_U59                                          |hls_dummy_mul_10s_10s_18_1_1_303                                           |    64|
|434   |    mul_10s_10s_18_1_1_U60                                          |hls_dummy_mul_10s_10s_18_1_1_304                                           |    68|
|435   |    mul_10s_10s_18_1_1_U61                                          |hls_dummy_mul_10s_10s_18_1_1_305                                           |    64|
|436   |    mul_10s_10s_18_1_1_U62                                          |hls_dummy_mul_10s_10s_18_1_1_306                                           |    73|
|437   |    mul_10s_10s_18_1_1_U63                                          |hls_dummy_mul_10s_10s_18_1_1_307                                           |    64|
|438   |    mul_10s_10s_18_1_1_U64                                          |hls_dummy_mul_10s_10s_18_1_1_308                                           |    64|
|439   |    mul_10s_10s_18_1_1_U65                                          |hls_dummy_mul_10s_10s_18_1_1_309                                           |    69|
|440   |    mul_10s_10s_18_1_1_U66                                          |hls_dummy_mul_10s_10s_18_1_1_310                                           |    64|
|441   |    mul_10s_10s_18_1_1_U67                                          |hls_dummy_mul_10s_10s_18_1_1_311                                           |    64|
|442   |    mul_10s_10s_18_1_1_U68                                          |hls_dummy_mul_10s_10s_18_1_1_312                                           |    68|
|443   |    mul_10s_10s_18_1_1_U69                                          |hls_dummy_mul_10s_10s_18_1_1_313                                           |    64|
|444   |    mul_10s_10s_18_1_1_U70                                          |hls_dummy_mul_10s_10s_18_1_1_314                                           |    68|
|445   |    mul_10s_10s_18_1_1_U71                                          |hls_dummy_mul_10s_10s_18_1_1_315                                           |    64|
|446   |    mul_10s_10s_18_1_1_U72                                          |hls_dummy_mul_10s_10s_18_1_1_316                                           |    64|
|447   |    mul_10s_10s_18_1_1_U73                                          |hls_dummy_mul_10s_10s_18_1_1_317                                           |    64|
|448   |    mul_10s_10s_18_1_1_U74                                          |hls_dummy_mul_10s_10s_18_1_1_318                                           |    68|
|449   |    mul_10s_10s_18_1_1_U75                                          |hls_dummy_mul_10s_10s_18_1_1_319                                           |    64|
|450   |    mul_10s_10s_18_1_1_U76                                          |hls_dummy_mul_10s_10s_18_1_1_320                                           |    73|
|451   |    mul_10s_10s_18_1_1_U77                                          |hls_dummy_mul_10s_10s_18_1_1_321                                           |    64|
|452   |    mul_10s_10s_18_1_1_U78                                          |hls_dummy_mul_10s_10s_18_1_1_322                                           |    64|
|453   |    mul_10s_10s_18_1_1_U79                                          |hls_dummy_mul_10s_10s_18_1_1_323                                           |    69|
|454   |    mul_10s_10s_18_1_1_U80                                          |hls_dummy_mul_10s_10s_18_1_1_324                                           |    64|
|455   |    mul_10s_10s_18_1_1_U81                                          |hls_dummy_mul_10s_10s_18_1_1_325                                           |    64|
|456   |    mul_10s_10s_18_1_1_U82                                          |hls_dummy_mul_10s_10s_18_1_1_326                                           |    68|
|457   |    mul_10s_10s_18_1_1_U83                                          |hls_dummy_mul_10s_10s_18_1_1_327                                           |    64|
|458   |    mul_10s_10s_18_1_1_U84                                          |hls_dummy_mul_10s_10s_18_1_1_328                                           |    68|
|459   |    mul_10s_10s_18_1_1_U85                                          |hls_dummy_mul_10s_10s_18_1_1_329                                           |    64|
|460   |    mul_10s_10s_18_1_1_U86                                          |hls_dummy_mul_10s_10s_18_1_1_330                                           |    64|
|461   |    mul_10s_10s_18_1_1_U87                                          |hls_dummy_mul_10s_10s_18_1_1_331                                           |    64|
|462   |    mul_10s_10s_18_1_1_U88                                          |hls_dummy_mul_10s_10s_18_1_1_332                                           |    68|
|463   |    mul_10s_10s_18_1_1_U89                                          |hls_dummy_mul_10s_10s_18_1_1_333                                           |    64|
|464   |    mul_10s_10s_18_1_1_U90                                          |hls_dummy_mul_10s_10s_18_1_1_334                                           |    73|
|465   |    mul_10s_10s_18_1_1_U91                                          |hls_dummy_mul_10s_10s_18_1_1_335                                           |    64|
|466   |    mul_10s_10s_18_1_1_U92                                          |hls_dummy_mul_10s_10s_18_1_1_336                                           |    64|
|467   |    mul_10s_10s_18_1_1_U93                                          |hls_dummy_mul_10s_10s_18_1_1_337                                           |    69|
|468   |    mul_10s_10s_18_1_1_U94                                          |hls_dummy_mul_10s_10s_18_1_1_338                                           |    64|
|469   |    mul_10s_10s_18_1_1_U95                                          |hls_dummy_mul_10s_10s_18_1_1_339                                           |    64|
|470   |    mul_10s_10s_18_1_1_U96                                          |hls_dummy_mul_10s_10s_18_1_1_340                                           |    68|
|471   |    mul_10s_10s_18_1_1_U97                                          |hls_dummy_mul_10s_10s_18_1_1_341                                           |    64|
|472   |    mul_10s_10s_18_1_1_U98                                          |hls_dummy_mul_10s_10s_18_1_1_342                                           |    68|
|473   |    mul_10s_10s_18_1_1_U99                                          |hls_dummy_mul_10s_10s_18_1_1_343                                           |    64|
|474   |  sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_U0         |hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_s         |  5357|
|475   |    flow_control_loop_pipe_U                                        |hls_dummy_flow_control_loop_pipe                                           |    15|
|476   |    mux_13_4_10_1_1_U298                                            |hls_dummy_mux_13_4_10_1_1                                                  |    10|
|477   |    mux_13_4_10_1_1_U301                                            |hls_dummy_mux_13_4_10_1_1_128                                              |    10|
|478   |    mux_13_4_10_1_1_U304                                            |hls_dummy_mux_13_4_10_1_1_129                                              |    10|
|479   |    mux_13_4_3_1_1_U296                                             |hls_dummy_mux_13_4_3_1_1                                                   |     9|
|480   |    mux_13_4_3_1_1_U297                                             |hls_dummy_mux_13_4_3_1_1_130                                               |     9|
|481   |    mux_13_4_3_1_1_U299                                             |hls_dummy_mux_13_4_3_1_1_131                                               |     9|
|482   |    mux_13_4_3_1_1_U300                                             |hls_dummy_mux_13_4_3_1_1_132                                               |     9|
|483   |    mux_13_4_3_1_1_U302                                             |hls_dummy_mux_13_4_3_1_1_133                                               |     3|
|484   |    mux_13_4_3_1_1_U303                                             |hls_dummy_mux_13_4_3_1_1_134                                               |     3|
|485   |    mux_9_4_10_1_1_U307                                             |hls_dummy_mux_9_4_10_1_1                                                   |    10|
|486   |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_4_U0  |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_15_4    |  2060|
+------+--------------------------------------------------------------------+---------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:19 ; elapsed = 00:03:39 . Memory (MB): peak = 4993.922 ; gain = 2561.891 ; free physical = 313045 ; free virtual = 407271
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 244 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:22 ; elapsed = 00:03:44 . Memory (MB): peak = 4997.832 ; gain = 2565.801 ; free physical = 326228 ; free virtual = 420718
Synthesis Optimization Complete : Time (s): cpu = 00:03:22 ; elapsed = 00:03:44 . Memory (MB): peak = 4997.832 ; gain = 2565.801 ; free physical = 326228 ; free virtual = 420718
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.76 . Memory (MB): peak = 4997.832 ; gain = 0.000 ; free physical = 329568 ; free virtual = 422552
INFO: [Netlist 29-17] Analyzing 2607 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5041.945 ; gain = 0.000 ; free physical = 327604 ; free virtual = 420606
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 405 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 404 instances

Synth Design complete | Checksum: afa5d481
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:39 ; elapsed = 00:04:00 . Memory (MB): peak = 5041.945 ; gain = 2633.766 ; free physical = 327077 ; free virtual = 420561
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16925.370; main = 4349.536; forked = 12801.518
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21998.516; main = 5041.949; forked = 17004.590
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5105.977 ; gain = 64.031 ; free physical = 326046 ; free virtual = 420566

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17de8721a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 5145.555 ; gain = 39.578 ; free physical = 329448 ; free virtual = 422448

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 35 inverters resulting in an inversion of 559 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c8b6bf59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5145.555 ; gain = 0.000 ; free physical = 329374 ; free virtual = 422380
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 37 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 39f4b245

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5145.555 ; gain = 0.000 ; free physical = 329289 ; free virtual = 422295
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a014a7ad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 5145.555 ; gain = 0.000 ; free physical = 329341 ; free virtual = 422346
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 14dc216ee

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 5145.555 ; gain = 0.000 ; free physical = 328868 ; free virtual = 421872
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1ce15bffe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 5145.555 ; gain = 0.000 ; free physical = 328453 ; free virtual = 421456
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              37  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 116b31466

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 5145.555 ; gain = 0.000 ; free physical = 328400 ; free virtual = 421403

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 116b31466

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5145.555 ; gain = 0.000 ; free physical = 327854 ; free virtual = 420857

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 116b31466

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5145.555 ; gain = 0.000 ; free physical = 327846 ; free virtual = 420848

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5145.555 ; gain = 0.000 ; free physical = 327844 ; free virtual = 420847
Ending Netlist Obfuscation Task | Checksum: 116b31466

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5145.555 ; gain = 0.000 ; free physical = 327844 ; free virtual = 420847
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 5145.555 ; gain = 103.609 ; free physical = 327844 ; free virtual = 420847
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 04:32:01 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h4m41s *****
INFO: [HLS 200-112] Total CPU user time: 400.22 seconds. Total CPU system time: 24.15 seconds. Total elapsed time: 482.13 seconds; peak allocated memory: 2.136 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Jul  9 04:32:13 2025...
