Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Dec 10 18:39:11 2022
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -file SPECTRE_MK0_timing_summary_routed.rpt -pb SPECTRE_MK0_timing_summary_routed.pb -rpx SPECTRE_MK0_timing_summary_routed.rpx -warn_on_violation
| Design       : SPECTRE_MK0
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.205        0.000                      0                  442        0.150        0.000                      0                  442        4.020        0.000                       0                   231  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.205        0.000                      0                  442        0.150        0.000                      0                  442        4.020        0.000                       0                   231  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 SPECTRE_SERVO/position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPECTRE_SERVO/SERVO_1_PIN_reg_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 2.333ns (52.060%)  route 2.148ns (47.940%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.724     5.327    SPECTRE_SERVO/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  SPECTRE_SERVO/position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  SPECTRE_SERVO/position_reg[2]/Q
                         net (fo=2, routed)           0.674     6.479    SPECTRE_SERVO/position[2]
    SLICE_X2Y93          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.697     7.176 r  SPECTRE_SERVO/SERVO_1_PIN2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.176    SPECTRE_SERVO/SERVO_1_PIN2_carry_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.491 r  SPECTRE_SERVO/SERVO_1_PIN2_carry__0/O[3]
                         net (fo=2, routed)           0.766     8.257    SPECTRE_SERVO/SERVO_1_PIN2[8]
    SLICE_X3Y95          LUT4 (Prop_lut4_I0_O)        0.307     8.564 r  SPECTRE_SERVO/SERVO_1_PIN0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.564    SPECTRE_SERVO/SERVO_1_PIN0_carry__0_i_5_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.100 r  SPECTRE_SERVO/SERVO_1_PIN0_carry__0/CO[2]
                         net (fo=5, routed)           0.708     9.808    SPECTRE_SERVO/SERVO_1_PIN0_carry__0_n_1
    SLICE_X2Y95          FDRE                                         r  SPECTRE_SERVO/SERVO_1_PIN_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.605    15.028    SPECTRE_SERVO/CLK_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  SPECTRE_SERVO/SERVO_1_PIN_reg_lopt_replica_4/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)       -0.254    15.013    SPECTRE_SERVO/SERVO_1_PIN_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 SPECTRE_SERVO/position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPECTRE_SERVO/SERVO_1_PIN_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 2.333ns (52.165%)  route 2.139ns (47.835%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.724     5.327    SPECTRE_SERVO/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  SPECTRE_SERVO/position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  SPECTRE_SERVO/position_reg[2]/Q
                         net (fo=2, routed)           0.674     6.479    SPECTRE_SERVO/position[2]
    SLICE_X2Y93          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.697     7.176 r  SPECTRE_SERVO/SERVO_1_PIN2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.176    SPECTRE_SERVO/SERVO_1_PIN2_carry_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.491 r  SPECTRE_SERVO/SERVO_1_PIN2_carry__0/O[3]
                         net (fo=2, routed)           0.766     8.257    SPECTRE_SERVO/SERVO_1_PIN2[8]
    SLICE_X3Y95          LUT4 (Prop_lut4_I0_O)        0.307     8.564 r  SPECTRE_SERVO/SERVO_1_PIN0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.564    SPECTRE_SERVO/SERVO_1_PIN0_carry__0_i_5_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.100 r  SPECTRE_SERVO/SERVO_1_PIN0_carry__0/CO[2]
                         net (fo=5, routed)           0.699     9.799    SPECTRE_SERVO/SERVO_1_PIN0_carry__0_n_1
    SLICE_X2Y95          FDRE                                         r  SPECTRE_SERVO/SERVO_1_PIN_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.605    15.028    SPECTRE_SERVO/CLK_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  SPECTRE_SERVO/SERVO_1_PIN_reg_lopt_replica_3/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)       -0.252    15.015    SPECTRE_SERVO/SERVO_1_PIN_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 SPECTRE_SERVO/position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPECTRE_SERVO/SERVO_1_PIN_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 2.333ns (53.939%)  route 1.992ns (46.061%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.724     5.327    SPECTRE_SERVO/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  SPECTRE_SERVO/position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  SPECTRE_SERVO/position_reg[2]/Q
                         net (fo=2, routed)           0.674     6.479    SPECTRE_SERVO/position[2]
    SLICE_X2Y93          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.697     7.176 r  SPECTRE_SERVO/SERVO_1_PIN2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.176    SPECTRE_SERVO/SERVO_1_PIN2_carry_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.491 r  SPECTRE_SERVO/SERVO_1_PIN2_carry__0/O[3]
                         net (fo=2, routed)           0.766     8.257    SPECTRE_SERVO/SERVO_1_PIN2[8]
    SLICE_X3Y95          LUT4 (Prop_lut4_I0_O)        0.307     8.564 r  SPECTRE_SERVO/SERVO_1_PIN0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.564    SPECTRE_SERVO/SERVO_1_PIN0_carry__0_i_5_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.100 r  SPECTRE_SERVO/SERVO_1_PIN0_carry__0/CO[2]
                         net (fo=5, routed)           0.552     9.652    SPECTRE_SERVO/SERVO_1_PIN0_carry__0_n_1
    SLICE_X2Y95          FDRE                                         r  SPECTRE_SERVO/SERVO_1_PIN_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.605    15.028    SPECTRE_SERVO/CLK_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  SPECTRE_SERVO/SERVO_1_PIN_reg_lopt_replica_2/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)       -0.248    15.019    SPECTRE_SERVO/SERVO_1_PIN_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 SPECTRE_SERVO/position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPECTRE_SERVO/SERVO_1_PIN_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 2.333ns (53.914%)  route 1.994ns (46.086%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.724     5.327    SPECTRE_SERVO/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  SPECTRE_SERVO/position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  SPECTRE_SERVO/position_reg[2]/Q
                         net (fo=2, routed)           0.674     6.479    SPECTRE_SERVO/position[2]
    SLICE_X2Y93          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.697     7.176 r  SPECTRE_SERVO/SERVO_1_PIN2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.176    SPECTRE_SERVO/SERVO_1_PIN2_carry_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.491 r  SPECTRE_SERVO/SERVO_1_PIN2_carry__0/O[3]
                         net (fo=2, routed)           0.766     8.257    SPECTRE_SERVO/SERVO_1_PIN2[8]
    SLICE_X3Y95          LUT4 (Prop_lut4_I0_O)        0.307     8.564 r  SPECTRE_SERVO/SERVO_1_PIN0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.564    SPECTRE_SERVO/SERVO_1_PIN0_carry__0_i_5_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.100 r  SPECTRE_SERVO/SERVO_1_PIN0_carry__0/CO[2]
                         net (fo=5, routed)           0.554     9.654    SPECTRE_SERVO/SERVO_1_PIN0_carry__0_n_1
    SLICE_X2Y95          FDRE                                         r  SPECTRE_SERVO/SERVO_1_PIN_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.605    15.028    SPECTRE_SERVO/CLK_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  SPECTRE_SERVO/SERVO_1_PIN_reg_lopt_replica/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)       -0.245    15.022    SPECTRE_SERVO/SERVO_1_PIN_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.058ns (24.694%)  route 3.226ns (75.306%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.721     5.324    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[0]/Q
                         net (fo=26, routed)          1.355     7.135    nolabel_line40/accel/StC_Adxl_Ctrl[0]
    SLICE_X4Y91          LUT4 (Prop_lut4_I0_O)        0.152     7.287 r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.802     8.089    nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.326     8.415 r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=1, routed)           0.444     8.859    nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124     8.983 r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.625     9.608    nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.600    15.023    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[0]/C
                         clock pessimism              0.301    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X5Y88          FDRE (Setup_fdre_C_CE)      -0.205    15.083    nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.058ns (24.694%)  route 3.226ns (75.306%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.721     5.324    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[0]/Q
                         net (fo=26, routed)          1.355     7.135    nolabel_line40/accel/StC_Adxl_Ctrl[0]
    SLICE_X4Y91          LUT4 (Prop_lut4_I0_O)        0.152     7.287 r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.802     8.089    nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.326     8.415 r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=1, routed)           0.444     8.859    nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124     8.983 r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.625     9.608    nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.600    15.023    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[3]/C
                         clock pessimism              0.301    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X5Y88          FDRE (Setup_fdre_C_CE)      -0.205    15.083    nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[3]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.058ns (26.447%)  route 2.942ns (73.553%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.721     5.324    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[0]/Q
                         net (fo=26, routed)          1.355     7.135    nolabel_line40/accel/StC_Adxl_Ctrl[0]
    SLICE_X4Y91          LUT4 (Prop_lut4_I0_O)        0.152     7.287 r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.802     8.089    nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.326     8.415 r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=1, routed)           0.444     8.859    nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124     8.983 r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.341     9.324    nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.602    15.025    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[1]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y91          FDRE (Setup_fdre_C_CE)      -0.205    15.060    nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.058ns (26.447%)  route 2.942ns (73.553%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.721     5.324    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[0]/Q
                         net (fo=26, routed)          1.355     7.135    nolabel_line40/accel/StC_Adxl_Ctrl[0]
    SLICE_X4Y91          LUT4 (Prop_lut4_I0_O)        0.152     7.287 r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.802     8.089    nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.326     8.415 r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=1, routed)           0.444     8.859    nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124     8.983 r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.341     9.324    nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.602    15.025    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[2]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y91          FDRE (Setup_fdre_C_CE)      -0.205    15.060    nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl_reg[2]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 nolabel_line40/accel/FSM_sequential_StC_Spi_Trans_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/accel/Cmd_Reg_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 1.162ns (28.083%)  route 2.976ns (71.917%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.645     5.248    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X9Y91          FDRE                                         r  nolabel_line40/accel/FSM_sequential_StC_Spi_Trans_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.419     5.667 r  nolabel_line40/accel/FSM_sequential_StC_Spi_Trans_reg[2]/Q
                         net (fo=20, routed)          1.360     7.027    nolabel_line40/accel/StC_Spi_Trans[2]
    SLICE_X7Y92          LUT3 (Prop_lut3_I0_O)        0.299     7.326 r  nolabel_line40/accel/FSM_sequential_StC_Spi_SendRec[0]_i_2/O
                         net (fo=18, routed)          0.488     7.814    nolabel_line40/accel/FSM_sequential_StC_Spi_SendRec[0]_i_2_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I4_O)        0.118     7.932 f  nolabel_line40/accel/Cmd_Reg[1][2]_i_2/O
                         net (fo=4, routed)           1.128     9.059    nolabel_line40/accel/Cmd_Reg[1][2]_i_2_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I1_O)        0.326     9.385 r  nolabel_line40/accel/Cmd_Reg[1][0]_i_1/O
                         net (fo=1, routed)           0.000     9.385    nolabel_line40/accel/Cmd_Reg[1][0]_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  nolabel_line40/accel/Cmd_Reg_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.523    14.946    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  nolabel_line40/accel/Cmd_Reg_reg[1][0]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X8Y92          FDRE (Setup_fdre_C_D)        0.077    15.264    nolabel_line40/accel/Cmd_Reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 nolabel_line40/accel/FSM_sequential_StC_Spi_Trans_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/accel/Cmd_Reg_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 1.162ns (28.151%)  route 2.966ns (71.849%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.645     5.248    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X9Y91          FDRE                                         r  nolabel_line40/accel/FSM_sequential_StC_Spi_Trans_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.419     5.667 f  nolabel_line40/accel/FSM_sequential_StC_Spi_Trans_reg[2]/Q
                         net (fo=20, routed)          1.360     7.027    nolabel_line40/accel/StC_Spi_Trans[2]
    SLICE_X7Y92          LUT3 (Prop_lut3_I0_O)        0.299     7.326 f  nolabel_line40/accel/FSM_sequential_StC_Spi_SendRec[0]_i_2/O
                         net (fo=18, routed)          0.488     7.814    nolabel_line40/accel/FSM_sequential_StC_Spi_SendRec[0]_i_2_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I4_O)        0.118     7.932 r  nolabel_line40/accel/Cmd_Reg[1][2]_i_2/O
                         net (fo=4, routed)           1.118     9.049    nolabel_line40/accel/Cmd_Reg[1][2]_i_2_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I1_O)        0.326     9.375 r  nolabel_line40/accel/Cmd_Reg[1][2]_i_1/O
                         net (fo=1, routed)           0.000     9.375    nolabel_line40/accel/Cmd_Reg[1][2]_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  nolabel_line40/accel/Cmd_Reg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.523    14.946    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  nolabel_line40/accel/Cmd_Reg_reg[1][2]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X8Y92          FDRE (Setup_fdre_C_D)        0.081    15.268    nolabel_line40/accel/Cmd_Reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nolabel_line40/accel/SPI_Interface/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/accel/Data_Reg_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.601     1.520    nolabel_line40/accel/SPI_Interface/CLK_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  nolabel_line40/accel/SPI_Interface/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  nolabel_line40/accel/SPI_Interface/Dout_reg[3]/Q
                         net (fo=1, routed)           0.116     1.777    nolabel_line40/accel/Dout[3]
    SLICE_X6Y89          SRL16E                                       r  nolabel_line40/accel/Data_Reg_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.872     2.037    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X6Y89          SRL16E                                       r  nolabel_line40/accel/Data_Reg_reg[3][3]_srl4/CLK
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y89          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.627    nolabel_line40/accel/Data_Reg_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 nolabel_line40/accel/D_Send_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/accel/SPI_Interface/MOSI_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.734%)  route 0.144ns (43.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.574     1.493    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  nolabel_line40/accel/D_Send_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  nolabel_line40/accel/D_Send_reg[1]/Q
                         net (fo=1, routed)           0.144     1.778    nolabel_line40/accel/SPI_Interface/Q[1]
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.048     1.826 r  nolabel_line40/accel/SPI_Interface/MOSI_REG[1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    nolabel_line40/accel/SPI_Interface/p_1_in[1]
    SLICE_X10Y92         FDRE                                         r  nolabel_line40/accel/SPI_Interface/MOSI_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.845     2.010    nolabel_line40/accel/SPI_Interface/CLK_IBUF_BUFG
    SLICE_X10Y92         FDRE                                         r  nolabel_line40/accel/SPI_Interface/MOSI_REG_reg[1]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.131     1.661    nolabel_line40/accel/SPI_Interface/MOSI_REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 nolabel_line40/accel/Cmd_Reg_reg[2][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/accel/D_Send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.575     1.494    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X9Y93          FDSE                                         r  nolabel_line40/accel/Cmd_Reg_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDSE (Prop_fdse_C_Q)         0.141     1.635 r  nolabel_line40/accel/Cmd_Reg_reg[2][3]/Q
                         net (fo=1, routed)           0.113     1.748    nolabel_line40/accel/Cmd_Reg_reg[2][3]
    SLICE_X9Y92          FDRE                                         r  nolabel_line40/accel/D_Send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.845     2.010    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  nolabel_line40/accel/D_Send_reg[3]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.072     1.581    nolabel_line40/accel/D_Send_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 nolabel_line40/accel/Cmd_Reg_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/accel/D_Send_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.500%)  route 0.062ns (27.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.574     1.493    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  nolabel_line40/accel/Cmd_Reg_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  nolabel_line40/accel/Cmd_Reg_reg[2][0]/Q
                         net (fo=2, routed)           0.062     1.720    nolabel_line40/accel/Cmd_Reg_reg[2][0]
    SLICE_X9Y92          FDRE                                         r  nolabel_line40/accel/D_Send_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.845     2.010    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  nolabel_line40/accel/D_Send_reg[0]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.046     1.552    nolabel_line40/accel/D_Send_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 nolabel_line40/accel/SPI_Interface/CntBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/accel/SPI_Interface/CntBits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.573     1.492    nolabel_line40/accel/SPI_Interface/CLK_IBUF_BUFG
    SLICE_X11Y89         FDRE                                         r  nolabel_line40/accel/SPI_Interface/CntBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  nolabel_line40/accel/SPI_Interface/CntBits_reg[0]/Q
                         net (fo=4, routed)           0.120     1.754    nolabel_line40/accel/SPI_Interface/CntBits[0]
    SLICE_X10Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  nolabel_line40/accel/SPI_Interface/CntBits[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    nolabel_line40/accel/SPI_Interface/CntBits[2]_i_1_n_0
    SLICE_X10Y89         FDRE                                         r  nolabel_line40/accel/SPI_Interface/CntBits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.844     2.009    nolabel_line40/accel/SPI_Interface/CLK_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  nolabel_line40/accel/SPI_Interface/CntBits_reg[2]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.120     1.625    nolabel_line40/accel/SPI_Interface/CntBits_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 nolabel_line40/accel/ACCEL_Y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/scaled_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.092%)  route 0.130ns (47.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.601     1.520    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  nolabel_line40/accel/ACCEL_Y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  nolabel_line40/accel/ACCEL_Y_reg[11]/Q
                         net (fo=2, routed)           0.130     1.791    nolabel_line40/ACCEL_Y[11]
    SLICE_X2Y87          FDRE                                         r  nolabel_line40/scaled_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.873     2.038    nolabel_line40/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  nolabel_line40/scaled_y_reg[9]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.059     1.617    nolabel_line40/scaled_y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nolabel_line40/accel/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/accel/Data_Reg_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.497%)  route 0.169ns (54.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.602     1.521    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  nolabel_line40/accel/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  nolabel_line40/accel/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.169     1.831    nolabel_line40/accel/Adxl_Data_Ready
    SLICE_X6Y90          SRL16E                                       r  nolabel_line40/accel/Data_Reg_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.873     2.038    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X6Y90          SRL16E                                       r  nolabel_line40/accel/Data_Reg_reg[3][0]_srl3/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.654    nolabel_line40/accel/Data_Reg_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nolabel_line40/accel/Data_Reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/accel/Data_Reg_reg[3][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.764%)  route 0.167ns (54.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.602     1.521    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  nolabel_line40/accel/Data_Reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  nolabel_line40/accel/Data_Reg_reg[0][7]/Q
                         net (fo=4, routed)           0.167     1.829    nolabel_line40/accel/Adxl_Conf_Err
    SLICE_X6Y90          SRL16E                                       r  nolabel_line40/accel/Data_Reg_reg[3][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.873     2.038    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X6Y90          SRL16E                                       r  nolabel_line40/accel/Data_Reg_reg[3][7]_srl3/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.652    nolabel_line40/accel/Data_Reg_reg[3][7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 nolabel_line40/accel/Cmd_Reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/accel/D_Send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.746%)  route 0.103ns (42.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.575     1.494    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  nolabel_line40/accel/Cmd_Reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  nolabel_line40/accel/Cmd_Reg_reg[2][2]/Q
                         net (fo=1, routed)           0.103     1.739    nolabel_line40/accel/Cmd_Reg_reg[2][2]
    SLICE_X9Y92          FDRE                                         r  nolabel_line40/accel/D_Send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.845     2.010    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  nolabel_line40/accel/D_Send_reg[2]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.047     1.556    nolabel_line40/accel/D_Send_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 nolabel_line40/accel/ACCEL_Y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/scaled_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.539%)  route 0.127ns (47.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.603     1.522    nolabel_line40/accel/CLK_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  nolabel_line40/accel/ACCEL_Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  nolabel_line40/accel/ACCEL_Y_reg[4]/Q
                         net (fo=2, routed)           0.127     1.791    nolabel_line40/ACCEL_Y[4]
    SLICE_X0Y90          FDRE                                         r  nolabel_line40/scaled_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.876     2.041    nolabel_line40/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  nolabel_line40/scaled_y_reg[2]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.070     1.608    nolabel_line40/scaled_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y95     SPECTRE_SERVO/SERVO_1_PIN_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y95     SPECTRE_SERVO/SERVO_1_PIN_reg_lopt_replica/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y95     SPECTRE_SERVO/SERVO_1_PIN_reg_lopt_replica_2/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y95     SPECTRE_SERVO/SERVO_1_PIN_reg_lopt_replica_3/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y95     SPECTRE_SERVO/SERVO_1_PIN_reg_lopt_replica_4/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y95     SPECTRE_SERVO/counter_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y95     SPECTRE_SERVO/counter_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y95     SPECTRE_SERVO/counter_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y95     SPECTRE_SERVO/counter_reg[16]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y89     nolabel_line40/accel/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y89     nolabel_line40/accel/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y89     nolabel_line40/accel/Data_Reg_reg[3][5]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y89     nolabel_line40/accel/Data_Reg_reg[3][6]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y90     nolabel_line40/accel/Data_Reg_reg[3][7]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y90     nolabel_line40/accel/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y89     nolabel_line40/accel/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y89     nolabel_line40/accel/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y89     nolabel_line40/accel/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y89     nolabel_line40/accel/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y89     nolabel_line40/accel/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y89     nolabel_line40/accel/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y89     nolabel_line40/accel/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y89     nolabel_line40/accel/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y89     nolabel_line40/accel/Data_Reg_reg[3][5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y89     nolabel_line40/accel/Data_Reg_reg[3][5]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y89     nolabel_line40/accel/Data_Reg_reg[3][6]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y89     nolabel_line40/accel/Data_Reg_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y90     nolabel_line40/accel/Data_Reg_reg[3][7]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y90     nolabel_line40/accel/Data_Reg_reg[3][7]_srl3/CLK



