// Seed: 4284004073
module module_0 (
    id_1,
    module_0,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_16 = -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd97
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  logic id_5;
  ;
  wire id_6;
  parameter id_7 = -1;
  _id_8 :
  assert property (@(negedge -1'b0) -1)
  else $unsigned(83);
  ;
  logic id_9;
  logic id_10;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_10,
      id_9,
      id_5,
      id_5,
      id_6,
      id_10,
      id_6,
      id_1,
      id_9,
      id_1,
      id_5,
      id_10,
      id_10
  );
endmodule
