<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::GPIOD::OSPEEDR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d.html">GPIOD</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html">OSPEEDR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::GPIOD::OSPEEDR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output speed register.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a5fdc00f8dc290ec7d2875d8decc6eebf"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a5fdc00f8dc290ec7d2875d8decc6eebf">OSPEEDR15</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 30, 2 &gt;</td></tr>
<tr class="memdesc:a5fdc00f8dc290ec7d2875d8decc6eebf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a5fdc00f8dc290ec7d2875d8decc6eebf">More...</a><br /></td></tr>
<tr class="separator:a5fdc00f8dc290ec7d2875d8decc6eebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c39274bcf2e0557e1de4563353f1d67"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a5c39274bcf2e0557e1de4563353f1d67">OSPEEDR14</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 28, 2 &gt;</td></tr>
<tr class="memdesc:a5c39274bcf2e0557e1de4563353f1d67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a5c39274bcf2e0557e1de4563353f1d67">More...</a><br /></td></tr>
<tr class="separator:a5c39274bcf2e0557e1de4563353f1d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a927450a232f7c4415317550441678e1b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a927450a232f7c4415317550441678e1b">OSPEEDR13</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 26, 2 &gt;</td></tr>
<tr class="memdesc:a927450a232f7c4415317550441678e1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a927450a232f7c4415317550441678e1b">More...</a><br /></td></tr>
<tr class="separator:a927450a232f7c4415317550441678e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b2ddfdec8f087e94f8a536ea9fade0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#ad9b2ddfdec8f087e94f8a536ea9fade0">OSPEEDR12</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 24, 2 &gt;</td></tr>
<tr class="memdesc:ad9b2ddfdec8f087e94f8a536ea9fade0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#ad9b2ddfdec8f087e94f8a536ea9fade0">More...</a><br /></td></tr>
<tr class="separator:ad9b2ddfdec8f087e94f8a536ea9fade0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8431616415cdcbfdb6d0d08768219bf5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a8431616415cdcbfdb6d0d08768219bf5">OSPEEDR11</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 22, 2 &gt;</td></tr>
<tr class="memdesc:a8431616415cdcbfdb6d0d08768219bf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a8431616415cdcbfdb6d0d08768219bf5">More...</a><br /></td></tr>
<tr class="separator:a8431616415cdcbfdb6d0d08768219bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac637f27c8898aef5e5d636c20f04f0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#aaac637f27c8898aef5e5d636c20f04f0">OSPEEDR10</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 20, 2 &gt;</td></tr>
<tr class="memdesc:aaac637f27c8898aef5e5d636c20f04f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#aaac637f27c8898aef5e5d636c20f04f0">More...</a><br /></td></tr>
<tr class="separator:aaac637f27c8898aef5e5d636c20f04f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc877a3a391108ef85debcf3eadd063"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a5cc877a3a391108ef85debcf3eadd063">OSPEEDR9</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 18, 2 &gt;</td></tr>
<tr class="memdesc:a5cc877a3a391108ef85debcf3eadd063"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a5cc877a3a391108ef85debcf3eadd063">More...</a><br /></td></tr>
<tr class="separator:a5cc877a3a391108ef85debcf3eadd063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ac76f7d0420aa4c85457c5a6a4988af"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a8ac76f7d0420aa4c85457c5a6a4988af">OSPEEDR8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 16, 2 &gt;</td></tr>
<tr class="memdesc:a8ac76f7d0420aa4c85457c5a6a4988af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a8ac76f7d0420aa4c85457c5a6a4988af">More...</a><br /></td></tr>
<tr class="separator:a8ac76f7d0420aa4c85457c5a6a4988af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d9415f37ecee83650a606146631cecb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a5d9415f37ecee83650a606146631cecb">OSPEEDR7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 14, 2 &gt;</td></tr>
<tr class="memdesc:a5d9415f37ecee83650a606146631cecb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a5d9415f37ecee83650a606146631cecb">More...</a><br /></td></tr>
<tr class="separator:a5d9415f37ecee83650a606146631cecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1e13526e95d04d23d981b69e1a4760d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#aa1e13526e95d04d23d981b69e1a4760d">OSPEEDR6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 12, 2 &gt;</td></tr>
<tr class="memdesc:aa1e13526e95d04d23d981b69e1a4760d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#aa1e13526e95d04d23d981b69e1a4760d">More...</a><br /></td></tr>
<tr class="separator:aa1e13526e95d04d23d981b69e1a4760d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af816a0fc39114ccc3a9db6995652e360"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#af816a0fc39114ccc3a9db6995652e360">OSPEEDR5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 10, 2 &gt;</td></tr>
<tr class="memdesc:af816a0fc39114ccc3a9db6995652e360"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#af816a0fc39114ccc3a9db6995652e360">More...</a><br /></td></tr>
<tr class="separator:af816a0fc39114ccc3a9db6995652e360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11640a1cd56ed463ba279e43a2a32e04"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a11640a1cd56ed463ba279e43a2a32e04">OSPEEDR4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 8, 2 &gt;</td></tr>
<tr class="memdesc:a11640a1cd56ed463ba279e43a2a32e04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a11640a1cd56ed463ba279e43a2a32e04">More...</a><br /></td></tr>
<tr class="separator:a11640a1cd56ed463ba279e43a2a32e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d3723b850f7515eb7e2fe73fd4fcbcd"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a4d3723b850f7515eb7e2fe73fd4fcbcd">OSPEEDR3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 6, 2 &gt;</td></tr>
<tr class="memdesc:a4d3723b850f7515eb7e2fe73fd4fcbcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a4d3723b850f7515eb7e2fe73fd4fcbcd">More...</a><br /></td></tr>
<tr class="separator:a4d3723b850f7515eb7e2fe73fd4fcbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c01119af2031d63cb7d4a58bdbbf8c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#ae9c01119af2031d63cb7d4a58bdbbf8c">OSPEEDR2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 4, 2 &gt;</td></tr>
<tr class="memdesc:ae9c01119af2031d63cb7d4a58bdbbf8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#ae9c01119af2031d63cb7d4a58bdbbf8c">More...</a><br /></td></tr>
<tr class="separator:ae9c01119af2031d63cb7d4a58bdbbf8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32978a9967f6675c7f6d4b9632f2e8fd"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a32978a9967f6675c7f6d4b9632f2e8fd">OSPEEDR1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 2, 2 &gt;</td></tr>
<tr class="memdesc:a32978a9967f6675c7f6d4b9632f2e8fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a32978a9967f6675c7f6d4b9632f2e8fd">More...</a><br /></td></tr>
<tr class="separator:a32978a9967f6675c7f6d4b9632f2e8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77779165fe662482a2abb9916ced9173"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a77779165fe662482a2abb9916ced9173">OSPEEDR0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 0, 2 &gt;</td></tr>
<tr class="memdesc:a77779165fe662482a2abb9916ced9173"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x configuration bits (y = 0..15)  <a href="#a77779165fe662482a2abb9916ced9173">More...</a><br /></td></tr>
<tr class="separator:a77779165fe662482a2abb9916ced9173"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output speed register. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a5fdc00f8dc290ec7d2875d8decc6eebf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a5fdc00f8dc290ec7d2875d8decc6eebf">STM32LIB::reg::GPIOD::OSPEEDR::OSPEEDR15</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 30, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a5c39274bcf2e0557e1de4563353f1d67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a5c39274bcf2e0557e1de4563353f1d67">STM32LIB::reg::GPIOD::OSPEEDR::OSPEEDR14</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 28, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a927450a232f7c4415317550441678e1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a927450a232f7c4415317550441678e1b">STM32LIB::reg::GPIOD::OSPEEDR::OSPEEDR13</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 26, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="ad9b2ddfdec8f087e94f8a536ea9fade0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#ad9b2ddfdec8f087e94f8a536ea9fade0">STM32LIB::reg::GPIOD::OSPEEDR::OSPEEDR12</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 24, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a8431616415cdcbfdb6d0d08768219bf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a8431616415cdcbfdb6d0d08768219bf5">STM32LIB::reg::GPIOD::OSPEEDR::OSPEEDR11</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 22, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="aaac637f27c8898aef5e5d636c20f04f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#aaac637f27c8898aef5e5d636c20f04f0">STM32LIB::reg::GPIOD::OSPEEDR::OSPEEDR10</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 20, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a5cc877a3a391108ef85debcf3eadd063"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a5cc877a3a391108ef85debcf3eadd063">STM32LIB::reg::GPIOD::OSPEEDR::OSPEEDR9</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 18, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a8ac76f7d0420aa4c85457c5a6a4988af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a8ac76f7d0420aa4c85457c5a6a4988af">STM32LIB::reg::GPIOD::OSPEEDR::OSPEEDR8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 16, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a5d9415f37ecee83650a606146631cecb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a5d9415f37ecee83650a606146631cecb">STM32LIB::reg::GPIOD::OSPEEDR::OSPEEDR7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 14, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="aa1e13526e95d04d23d981b69e1a4760d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#aa1e13526e95d04d23d981b69e1a4760d">STM32LIB::reg::GPIOD::OSPEEDR::OSPEEDR6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 12, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="af816a0fc39114ccc3a9db6995652e360"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#af816a0fc39114ccc3a9db6995652e360">STM32LIB::reg::GPIOD::OSPEEDR::OSPEEDR5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 10, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a11640a1cd56ed463ba279e43a2a32e04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a11640a1cd56ed463ba279e43a2a32e04">STM32LIB::reg::GPIOD::OSPEEDR::OSPEEDR4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 8, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a4d3723b850f7515eb7e2fe73fd4fcbcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a4d3723b850f7515eb7e2fe73fd4fcbcd">STM32LIB::reg::GPIOD::OSPEEDR::OSPEEDR3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 6, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="ae9c01119af2031d63cb7d4a58bdbbf8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#ae9c01119af2031d63cb7d4a58bdbbf8c">STM32LIB::reg::GPIOD::OSPEEDR::OSPEEDR2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 4, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a32978a9967f6675c7f6d4b9632f2e8fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a32978a9967f6675c7f6d4b9632f2e8fd">STM32LIB::reg::GPIOD::OSPEEDR::OSPEEDR1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 2, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a77779165fe662482a2abb9916ced9173"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a77779165fe662482a2abb9916ced9173">STM32LIB::reg::GPIOD::OSPEEDR::OSPEEDR0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C08, 0, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x configuration bits (y = 0..15) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:15 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
