<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>fpga_soc_CoreAHBLite_Interface_CoreAHBLite</name><vendor/><library/><version/><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.v</name><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/><requireUniquify/></vendorExtensions></file><file fileid="1"><name>..\..\..\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_main.v</name><logicalName>COREAHBLITE_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="2"><name>..\..\..\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbl.v</name><logicalName>COREAHBLITE_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="3"><name>..\..\..\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbslaveext.v</name><logicalName>COREAHBLITE_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="4"><name>..\..\..\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbslave.v</name><logicalName>COREAHBLITE_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="5"><name>rtl\vlog\test\user\testbench.v</name><logicalName>COREAHBLITE_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><ModuleUnderTest>testbench</ModuleUnderTest><SimulationTime>-all</SimulationTime><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="6"><name>rtl\vlog\core\coreahblite.v</name><logicalName>COREAHBLITE_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>