1) build qdr_tb.bit
2) download bit to fpga.
3) using chipscope 
  import build/mig_7series_v1_9/example_design/par/example_top.cdc
  check vio2 AsyncIn if all zero, test passed.
