# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../alu_8.srcs/sources_1/new/logic_8.vhd" \
"../../../../alu_8.srcs/tests/new/logic_8_test.vhd" \

# Do not sort compile order
nosort
