INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'pmem' already exists in the project. Output products
   for this core may be overwritten.
Resolving generics for 'pmem'...
WARNING:sim - A core named 'pmem' already exists in the project. Output products
   for this core may be overwritten.
Applying external generics to 'pmem'...
Delivering associated files for 'pmem'...
WARNING:sim - Component blk_mem_gen_v7_1 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'pmem'...
Generating implementation netlist for 'pmem'...
INFO:sim - Pre-processing HDL files for 'pmem'...
Running synthesis for 'pmem'
Running ngcbuild...
Writing VEO instantiation template for 'pmem'...
Writing Verilog behavioral simulation model for 'pmem'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'pmem'...
Generating metadata file...
Generating ISE project...
XCO file found: pmem.xco
XMDF file found: pmem_xmdf.tcl
Adding D:/Estudio/facu/arquitectura de computadoras/final/workspace -
trunk/PracticoFinal_MIPS/MIPS/ipcore_dir/tmp/_cg/pmem.asy -view all -origin_type
imported
Adding D:/Estudio/facu/arquitectura de computadoras/final/workspace -
trunk/PracticoFinal_MIPS/MIPS/ipcore_dir/tmp/_cg/pmem.ngc -view all -origin_type
created
Checking file "D:/Estudio/facu/arquitectura de computadoras/final/workspace -
trunk/PracticoFinal_MIPS/MIPS/ipcore_dir/tmp/_cg/pmem.ngc" for project device
match ...
File "D:/Estudio/facu/arquitectura de computadoras/final/workspace -
trunk/PracticoFinal_MIPS/MIPS/ipcore_dir/tmp/_cg/pmem.ngc" device information
matches project device.
Adding D:/Estudio/facu/arquitectura de computadoras/final/workspace -
trunk/PracticoFinal_MIPS/MIPS/ipcore_dir/tmp/_cg/pmem.sym -view all -origin_type
imported
Adding D:/Estudio/facu/arquitectura de computadoras/final/workspace -
trunk/PracticoFinal_MIPS/MIPS/ipcore_dir/tmp/_cg/pmem.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file "D:/Estudio/facu/arquitectura de
   computadoras/final/workspace -
   trunk/PracticoFinal_MIPS/MIPS/ipcore_dir/tmp/_cg/pmem.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/Estudio/facu/arquitectura de computadoras/final/workspace -
trunk/PracticoFinal_MIPS/MIPS/ipcore_dir/tmp/_cg/pmem.veo -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/pmem"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'pmem'.
