{
  "design": {
    "design_info": {
      "boundary_crc": "0x7EFB671A9034AAD5",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../project_2.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "xlconstant_0": "",
      "clk_wiz_0": "",
      "ZmodAWGController_0": "",
      "prbs_axis_master_32_0": ""
    },
    "ports": {
      "sys_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "sZmodDAC_SetFS1_0": {
        "direction": "O"
      },
      "ZmodDAC_ClkIO_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_ZmodAWGController_0_0_ZmodDAC_ClkIO",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ZmodDAC_ClkIn_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_ZmodAWGController_0_0_ZmodDAC_ClkIn",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "dZmodDAC_Data_0": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "sZmodDAC_SDIO_0": {
        "direction": "IO"
      },
      "sZmodDAC_Reset_0": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "sZmodDAC_CS_0": {
        "direction": "O"
      },
      "sZmodDAC_SCLK_0": {
        "direction": "O"
      },
      "sZmodDAC_SetFS2_0": {
        "direction": "O"
      },
      "sZmodDAC_EnOut_0": {
        "direction": "O"
      }
    },
    "components": {
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip\\design_1_xlconstant_0_0\\design_1_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "124.615"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_JITTER": {
            "value": "124.615"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_REQUESTED_PHASE": {
            "value": "90"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "ENABLE_CLOCK_MONITOR": {
            "value": "false"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "10"
          },
          "MMCM_CLKOUT1_PHASE": {
            "value": "90.000"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "PRIM_IN_FREQ": {
            "value": "125"
          },
          "RESET_PORT": {
            "value": "reset"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_HIGH"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "ZmodAWGController_0": {
        "vlnv": "digilent.com:user:ZmodAWGController:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_ZmodAWGController_0_0",
        "xci_path": "ip\\design_1_ZmodAWGController_0_0\\design_1_ZmodAWGController_0_0.xci",
        "inst_hier_path": "ZmodAWGController_0"
      },
      "prbs_axis_master_32_0": {
        "vlnv": "xilinx.com:module_ref:prbs_axis_master_32:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_prbs_axis_master_32_0_0",
        "xci_path": "ip\\design_1_prbs_axis_master_32_0_0\\design_1_prbs_axis_master_32_0_0.xci",
        "inst_hier_path": "prbs_axis_master_32_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "prbs_axis_master_32",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "prbs_bit": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "prbs_axis_master_32_0_m_axis": {
        "interface_ports": [
          "prbs_axis_master_32_0/m_axis",
          "ZmodAWGController_0/InputDataStream"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "sZmodDAC_SDIO_0",
          "ZmodAWGController_0/sZmodDAC_SDIO"
        ]
      },
      "ZmodAWGController_0_ZmodDAC_ClkIO": {
        "ports": [
          "ZmodAWGController_0/ZmodDAC_ClkIO",
          "ZmodDAC_ClkIO_0"
        ]
      },
      "ZmodAWGController_0_ZmodDAC_ClkIn": {
        "ports": [
          "ZmodAWGController_0/ZmodDAC_ClkIn",
          "ZmodDAC_ClkIn_0"
        ]
      },
      "ZmodAWGController_0_dZmodDAC_Data": {
        "ports": [
          "ZmodAWGController_0/dZmodDAC_Data",
          "dZmodDAC_Data_0"
        ]
      },
      "ZmodAWGController_0_sZmodDAC_CS": {
        "ports": [
          "ZmodAWGController_0/sZmodDAC_CS",
          "sZmodDAC_CS_0"
        ]
      },
      "ZmodAWGController_0_sZmodDAC_EnOut": {
        "ports": [
          "ZmodAWGController_0/sZmodDAC_EnOut",
          "sZmodDAC_EnOut_0"
        ]
      },
      "ZmodAWGController_0_sZmodDAC_Reset": {
        "ports": [
          "ZmodAWGController_0/sZmodDAC_Reset",
          "sZmodDAC_Reset_0"
        ]
      },
      "ZmodAWGController_0_sZmodDAC_SCLK": {
        "ports": [
          "ZmodAWGController_0/sZmodDAC_SCLK",
          "sZmodDAC_SCLK_0"
        ]
      },
      "ZmodAWGController_0_sZmodDAC_SetFS1": {
        "ports": [
          "ZmodAWGController_0/sZmodDAC_SetFS1",
          "sZmodDAC_SetFS1_0"
        ]
      },
      "ZmodAWGController_0_sZmodDAC_SetFS2": {
        "ports": [
          "ZmodAWGController_0/sZmodDAC_SetFS2",
          "sZmodDAC_SetFS2_0"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "ZmodAWGController_0/SysClk100",
          "ZmodAWGController_0/DAC_InIO_Clk",
          "prbs_axis_master_32_0/clk"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "ZmodAWGController_0/DAC_Clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "ZmodAWGController_0/aRst_n",
          "ZmodAWGController_0/sDAC_EnIn",
          "prbs_axis_master_32_0/rst"
        ]
      },
      "sys_clk_1": {
        "ports": [
          "sys_clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "ZmodAWGController_0/sTestMode"
        ]
      }
    }
  }
}