# CPU-Cache-System

A successful implementation of a simplified
CPU cache system in SWI Prolog that works by retrieving data (from cache if possible, otherwise
from memory) given the memory addresses of the data and successfully updating
the cache upon the data retrieval.

# Contributors

1. [Abdulaziz Hassan](https://github.com/Abdulaziz-Hassan)
2. [Omar Sherif](https://github.com/omar-sherif9992)
3. [Omar ElMeteny](https://github.com/omar-elmeteny)
