

================================================================
== Vivado HLS Report for 'FBTA64_theta'
================================================================
* Date:           Sun Jul 29 16:37:57 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FBTA64_0
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.357|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          2|          1|     ?|    yes   |
        |- Loop 2  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- Loop 3  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-1 : II = 1, D = 2, States = { 12 13 }
  Pipeline-2 : II = 2, D = 2, States = { 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp)
	15  / (tmp)
4 --> 
	5  / (tmp_6)
	14  / (!tmp_6)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	11  / (!icmp1)
	9  / (icmp1)
9 --> 
	10  / true
10 --> 
	8  / true
11 --> 
	12  / true
12 --> 
	14  / (tmp_29)
	13  / (!tmp_29)
13 --> 
	12  / true
14 --> 
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	14  / (tmp_46)
	20  / (!tmp_46)
20 --> 
	22  / (!tmp_25)
	21  / (tmp_25)
21 --> 
	20  / true
22 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cmd = alloca i8, align 1"   --->   Operation 23 'alloca' 'cmd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "store volatile i8 0, i8* %cmd, align 1" [FBTA64_0/top.cc:102]   --->   Operation 24 'store' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_size), !map !187"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_free_target), !map !191"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_addr), !map !195"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %alloc_cmd), !map !199"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @FBTA64_theta_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i64]* @buddy_tree_V_0, [4 x i64]* @buddy_tree_V_1, [1 x i8]* @p_str, [13 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [FBTA64_0/top.cc:83]   --->   Operation 30 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %alloc_size, i32* %alloc_free_target, i32* %alloc_addr, i8* %alloc_cmd, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [FBTA64_0/top.cc:88]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [FBTA64_0/top.cc:96]   --->   Operation 32 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [FBTA64_0/top.cc:97]   --->   Operation 33 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [FBTA64_0/top.cc:103]   --->   Operation 34 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [FBTA64_0/top.cc:104]   --->   Operation 35 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%alloc_cmd_read = call i8 @_ssdm_op_Read.ap_hs.volatile.i8P(i8* %alloc_cmd)" [FBTA64_0/top.cc:105]   --->   Operation 36 'read' 'alloc_cmd_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "store volatile i8 %alloc_cmd_read, i8* %cmd, align 1" [FBTA64_0/top.cc:105]   --->   Operation 37 'store' <Predicate = true> <Delay = 1.76>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%alloc_size_read = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %alloc_size)" [FBTA64_0/top.cc:106]   --->   Operation 38 'read' 'alloc_size_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%size_V = trunc i32 %alloc_size_read to i8" [FBTA64_0/top.cc:106]   --->   Operation 39 'trunc' 'size_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%alloc_free_target_re = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %alloc_free_target)" [FBTA64_0/top.cc:107]   --->   Operation 40 'read' 'alloc_free_target_re' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%free_target_V = trunc i32 %alloc_free_target_re to i8" [FBTA64_0/top.cc:107]   --->   Operation 41 'trunc' 'free_target_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.91ns)   --->   "%tmp_size_V = add i8 -1, %size_V" [FBTA64_0/top.cc:113]   --->   Operation 42 'add' 'tmp_size_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_1 = call i8 @llvm.part.select.i8(i8 %tmp_size_V, i32 7, i32 0) nounwind" [FBTA64_0/top.cc:114]   --->   Operation 43 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_2)" [FBTA64_0/top.cc:116]   --->   Operation 44 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.14>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%cmd_load = load volatile i8* %cmd, align 1"   --->   Operation 45 'load' 'cmd_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.55ns)   --->   "%tmp = icmp eq i8 %cmd_load, 2" [FBTA64_0/top.cc:127]   --->   Operation 46 'icmp' 'tmp' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv1, label %3" [FBTA64_0/top.cc:127]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.55ns)   --->   "%tmp_s = icmp eq i8 %size_V, 1" [FBTA64_0/top.cc:132]   --->   Operation 48 'icmp' 'tmp_s' <Predicate = (tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.91ns)   --->   "%p_not = sub i8 0, %p_Result_1" [FBTA64_0/top.cc:136]   --->   Operation 49 'sub' 'p_not' <Predicate = (tmp)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.99ns)   --->   "%tmp_7 = and i8 %p_Result_1, %p_not" [FBTA64_0/top.cc:136]   --->   Operation 50 'and' 'tmp_7' <Predicate = (tmp)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.55ns)   --->   "%sel_tmp = icmp eq i8 %tmp_7, -128" [FBTA64_0/top.cc:136]   --->   Operation 51 'icmp' 'sel_tmp' <Predicate = (tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node newSel3)   --->   "%sel_tmp2 = select i1 %sel_tmp, i3 -1, i3 0" [FBTA64_0/top.cc:136]   --->   Operation 52 'select' 'sel_tmp2' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.55ns)   --->   "%sel_tmp3 = icmp eq i8 %tmp_7, 64" [FBTA64_0/top.cc:136]   --->   Operation 53 'icmp' 'sel_tmp3' <Predicate = (tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.55ns)   --->   "%sel_tmp5 = icmp eq i8 %tmp_7, 32" [FBTA64_0/top.cc:136]   --->   Operation 54 'icmp' 'sel_tmp5' <Predicate = (tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.55ns)   --->   "%sel_tmp7 = icmp eq i8 %tmp_7, 16" [FBTA64_0/top.cc:136]   --->   Operation 55 'icmp' 'sel_tmp7' <Predicate = (tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.55ns)   --->   "%sel_tmp9 = icmp eq i8 %tmp_7, 8" [FBTA64_0/top.cc:136]   --->   Operation 56 'icmp' 'sel_tmp9' <Predicate = (tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.55ns)   --->   "%sel_tmp1 = icmp eq i8 %tmp_7, 4" [FBTA64_0/top.cc:136]   --->   Operation 57 'icmp' 'sel_tmp1' <Predicate = (tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.55ns)   --->   "%sel_tmp4 = icmp eq i8 %tmp_7, 2" [FBTA64_0/top.cc:136]   --->   Operation 58 'icmp' 'sel_tmp4' <Predicate = (tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%newSel_cast_cast = select i1 %sel_tmp4, i3 1, i3 2" [FBTA64_0/top.cc:136]   --->   Operation 59 'select' 'newSel_cast_cast' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.97ns)   --->   "%or_cond = or i1 %sel_tmp4, %sel_tmp1" [FBTA64_0/top.cc:136]   --->   Operation 60 'or' 'or_cond' <Predicate = (tmp)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%newSel = select i1 %sel_tmp9, i3 3, i3 -4" [FBTA64_0/top.cc:136]   --->   Operation 61 'select' 'newSel' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node ans_V)   --->   "%or_cond1 = or i1 %sel_tmp9, %sel_tmp7" [FBTA64_0/top.cc:136]   --->   Operation 62 'or' 'or_cond1' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node newSel3)   --->   "%newSel1 = select i1 %sel_tmp5, i3 -3, i3 -2" [FBTA64_0/top.cc:136]   --->   Operation 63 'select' 'newSel1' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node newSel3)   --->   "%or_cond2 = or i1 %sel_tmp5, %sel_tmp3" [FBTA64_0/top.cc:136]   --->   Operation 64 'or' 'or_cond2' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.98ns) (out node of the LUT)   --->   "%newSel2 = select i1 %or_cond, i3 %newSel_cast_cast, i3 %newSel" [FBTA64_0/top.cc:136]   --->   Operation 65 'select' 'newSel2' <Predicate = (tmp)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node ans_V)   --->   "%or_cond3 = or i1 %or_cond, %or_cond1" [FBTA64_0/top.cc:136]   --->   Operation 66 'or' 'or_cond3' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel3 = select i1 %or_cond2, i3 %newSel1, i3 %sel_tmp2" [FBTA64_0/top.cc:136]   --->   Operation 67 'select' 'newSel3' <Predicate = (tmp)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node ans_V)   --->   "%newSel4 = select i1 %or_cond3, i3 %newSel2, i3 %newSel3" [FBTA64_0/top.cc:136]   --->   Operation 68 'select' 'newSel4' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node ans_V)   --->   "%tmp_15_cast = zext i3 %newSel4 to i4" [FBTA64_0/top.cc:136]   --->   Operation 69 'zext' 'tmp_15_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.73ns) (out node of the LUT)   --->   "%ans_V = sub i4 -7, %tmp_15_cast" [FBTA64_0/top.cc:136]   --->   Operation 70 'sub' 'ans_V' <Predicate = (tmp)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.54>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%cmd_load_1 = load volatile i8* %cmd, align 1"   --->   Operation 71 'load' 'cmd_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.55ns)   --->   "%tmp_6 = icmp eq i8 %cmd_load_1, 3" [FBTA64_0/top.cc:226]   --->   Operation 72 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %_ifconv17, label %._crit_edge2475" [FBTA64_0/top.cc:226]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_8 = zext i8 %free_target_V to i64" [FBTA64_0/top.cc:230]   --->   Operation 74 'zext' 'tmp_8' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%addr_layer_map_V_add_1 = getelementptr [128 x i4]* @addr_layer_map_V, i64 0, i64 %tmp_8" [FBTA64_0/top.cc:230]   --->   Operation 75 'getelementptr' 'addr_layer_map_V_add_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (2.28ns)   --->   "%addr_layer_map_V_loa = load i4* %addr_layer_map_V_add_1, align 1" [FBTA64_0/top.cc:230]   --->   Operation 76 'load' 'addr_layer_map_V_loa' <Predicate = (tmp_6)> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 128> <RAM>

State 5 <SV = 4> <Delay = 5.54>
ST_5 : Operation 77 [1/2] (2.28ns)   --->   "%addr_layer_map_V_loa = load i4* %addr_layer_map_V_add_1, align 1" [FBTA64_0/top.cc:230]   --->   Operation 77 'load' 'addr_layer_map_V_loa' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 128> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i4 %addr_layer_map_V_loa to i1" [FBTA64_0/top.cc:230]   --->   Operation 78 'trunc' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_30 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %addr_layer_map_V_loa, i32 1, i32 3)" [FBTA64_0/top.cc:230]   --->   Operation 79 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%newIndex2 = zext i3 %tmp_30 to i64" [FBTA64_0/top.cc:230]   --->   Operation 80 'zext' 'newIndex2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_2 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex2" [FBTA64_0/top.cc:238]   --->   Operation 81 'getelementptr' 'buddy_tree_V_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load = load i64* %buddy_tree_V_1_addr_2, align 8" [FBTA64_0/top.cc:238]   --->   Operation 82 'load' 'buddy_tree_V_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_2 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex2" [FBTA64_0/top.cc:238]   --->   Operation 83 'getelementptr' 'buddy_tree_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load = load i64* %buddy_tree_V_0_addr_2, align 8" [FBTA64_0/top.cc:238]   --->   Operation 84 'load' 'buddy_tree_V_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 8.03>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str17)" [FBTA64_0/top.cc:228]   --->   Operation 85 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [FBTA64_0/top.cc:229]   --->   Operation 86 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%ans_V_2 = zext i4 %addr_layer_map_V_loa to i8" [FBTA64_0/top.cc:230]   --->   Operation 87 'zext' 'ans_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%lhs_V_cast_cast = zext i4 %addr_layer_map_V_loa to i5" [FBTA64_0/top.cc:235]   --->   Operation 88 'zext' 'lhs_V_cast_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.73ns)   --->   "%r_V_11 = add i5 -1, %lhs_V_cast_cast" [FBTA64_0/top.cc:235]   --->   Operation 89 'add' 'r_V_11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node r_V_12)   --->   "%r_V_11_cast5 = sext i5 %r_V_11 to i8" [FBTA64_0/top.cc:235]   --->   Operation 90 'sext' 'r_V_11_cast5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node r_V_12)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %r_V_11, i32 4)" [FBTA64_0/top.cc:235]   --->   Operation 91 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node r_V_12)   --->   "%tmp_9 = zext i8 %free_target_V to i32" [FBTA64_0/top.cc:235]   --->   Operation 92 'zext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.73ns)   --->   "%tmp_10 = sub i5 1, %lhs_V_cast_cast" [FBTA64_0/top.cc:235]   --->   Operation 93 'sub' 'tmp_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node r_V_12)   --->   "%tmp_10_cast = sext i5 %tmp_10 to i32" [FBTA64_0/top.cc:235]   --->   Operation 94 'sext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node r_V_12)   --->   "%tmp_11 = shl i32 %tmp_9, %tmp_10_cast" [FBTA64_0/top.cc:235]   --->   Operation 95 'shl' 'tmp_11' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node r_V_12)   --->   "%tmp_14 = lshr i8 %free_target_V, %r_V_11_cast5" [FBTA64_0/top.cc:235]   --->   Operation 96 'lshr' 'tmp_14' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node r_V_12)   --->   "%tmp_24 = trunc i32 %tmp_11 to i8" [FBTA64_0/top.cc:235]   --->   Operation 97 'trunc' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (3.14ns) (out node of the LUT)   --->   "%r_V_12 = select i1 %tmp_23, i8 %tmp_24, i8 %tmp_14" [FBTA64_0/top.cc:235]   --->   Operation 98 'select' 'r_V_12' <Predicate = true> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_17)   --->   "%tmp_15 = zext i8 %r_V_12 to i32" [FBTA64_0/top.cc:238]   --->   Operation 99 'zext' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_17)   --->   "%op2_assign_3 = shl i32 1, %tmp_15" [FBTA64_0/top.cc:238]   --->   Operation 100 'shl' 'op2_assign_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_17)   --->   "%tmp_16 = sext i32 %op2_assign_3 to i64" [FBTA64_0/top.cc:238]   --->   Operation 101 'sext' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load = load i64* %buddy_tree_V_1_addr_2, align 8" [FBTA64_0/top.cc:238]   --->   Operation 102 'load' 'buddy_tree_V_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_6 : Operation 103 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load = load i64* %buddy_tree_V_0_addr_2, align 8" [FBTA64_0/top.cc:238]   --->   Operation 103 'load' 'buddy_tree_V_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_17)   --->   "%buddy_tree_V_load_ph = select i1 %tmp_27, i64 %buddy_tree_V_1_load, i64 %buddy_tree_V_0_load" [FBTA64_0/top.cc:238]   --->   Operation 104 'select' 'buddy_tree_V_load_ph' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (3.14ns) (out node of the LUT)   --->   "%tmp_17 = or i64 %buddy_tree_V_load_ph, %tmp_16" [FBTA64_0/top.cc:238]   --->   Operation 105 'or' 'tmp_17' <Predicate = true> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %tmp_27, label %branch19, label %branch18" [FBTA64_0/top.cc:238]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.59>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_3 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex2" [FBTA64_0/top.cc:238]   --->   Operation 107 'getelementptr' 'buddy_tree_V_0_addr_3' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (3.25ns)   --->   "store i64 %tmp_17, i64* %buddy_tree_V_0_addr_3, align 8" [FBTA64_0/top.cc:238]   --->   Operation 108 'store' <Predicate = (!tmp_27)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "br label %_ZNK11ap_int_baseILi8ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit5861" [FBTA64_0/top.cc:238]   --->   Operation 109 'br' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_3 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex2" [FBTA64_0/top.cc:238]   --->   Operation 110 'getelementptr' 'buddy_tree_V_1_addr_3' <Predicate = (tmp_27)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (3.25ns)   --->   "store i64 %tmp_17, i64* %buddy_tree_V_1_addr_3, align 8" [FBTA64_0/top.cc:238]   --->   Operation 111 'store' <Predicate = (tmp_27)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "br label %_ZNK11ap_int_baseILi8ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit5861" [FBTA64_0/top.cc:238]   --->   Operation 112 'br' <Predicate = (tmp_27)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_2 = call i8 @_ssdm_op_BitSet.i8.i8.i32.i1(i8 %r_V_12, i32 0, i1 false)" [FBTA64_0/top.cc:240]   --->   Operation 113 'bitset' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_22 = zext i8 %p_Result_2 to i64" [FBTA64_0/top.cc:241]   --->   Operation 114 'zext' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (4.59ns)   --->   "%r_V = lshr i64 %tmp_17, %tmp_22" [FBTA64_0/top.cc:241]   --->   Operation 115 'lshr' 'r_V' <Predicate = true> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (1.76ns)   --->   "br label %4" [FBTA64_0/top.cc:242]   --->   Operation 116 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 5.16>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%p_01606_0_in = phi i64 [ %r_V, %_ZNK11ap_int_baseILi8ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit5861 ], [ %r_V_3, %_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit7073 ]"   --->   Operation 117 'phi' 'p_01606_0_in' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%p_01598_1_in = phi i8 [ %ans_V_2, %_ZNK11ap_int_baseILi8ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit5861 ], [ %now1_V_4, %_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit7073 ]"   --->   Operation 118 'phi' 'p_01598_1_in' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%p_01590_5_in = phi i8 [ %p_Result_2, %_ZNK11ap_int_baseILi8ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit5861 ], [ %p_Result_3, %_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit7073 ]"   --->   Operation 119 'phi' 'p_01590_5_in' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (1.91ns)   --->   "%now1_V_4 = add i8 %p_01598_1_in, 1" [FBTA64_0/top.cc:242]   --->   Operation 120 'add' 'now1_V_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_54 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %now1_V_4, i32 3, i32 7)" [FBTA64_0/top.cc:242]   --->   Operation 121 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (1.36ns)   --->   "%icmp1 = icmp eq i5 %tmp_54, 0" [FBTA64_0/top.cc:242]   --->   Operation 122 'icmp' 'icmp1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp1, label %_ifconv, label %_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.preheader" [FBTA64_0/top.cc:242]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i8 %p_01598_1_in to i1" [FBTA64_0/top.cc:230]   --->   Operation 124 'trunc' 'tmp_58' <Predicate = (icmp1)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%newIndex5 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %now1_V_4, i32 1, i32 7)" [FBTA64_0/top.cc:242]   --->   Operation 125 'partselect' 'newIndex5' <Predicate = (icmp1)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%newIndex6 = zext i7 %newIndex5 to i64" [FBTA64_0/top.cc:242]   --->   Operation 126 'zext' 'newIndex6' <Predicate = (icmp1)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_4 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex6" [FBTA64_0/top.cc:246]   --->   Operation 127 'getelementptr' 'buddy_tree_V_0_addr_4' <Predicate = (icmp1)> <Delay = 0.00>
ST_8 : Operation 128 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_2 = load i64* %buddy_tree_V_0_addr_4, align 8" [FBTA64_0/top.cc:246]   --->   Operation 128 'load' 'buddy_tree_V_0_load_2' <Predicate = (icmp1)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_4 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex6" [FBTA64_0/top.cc:246]   --->   Operation 129 'getelementptr' 'buddy_tree_V_1_addr_4' <Predicate = (icmp1)> <Delay = 0.00>
ST_8 : Operation 130 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_2 = load i64* %buddy_tree_V_1_addr_4, align 8" [FBTA64_0/top.cc:246]   --->   Operation 130 'load' 'buddy_tree_V_1_load_2' <Predicate = (icmp1)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%loc1_V = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %p_01590_5_in, i32 1, i32 7)" [FBTA64_0/top.cc:242]   --->   Operation 131 'partselect' 'loc1_V' <Predicate = (icmp1)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%loc1_V_12 = zext i7 %loc1_V to i8" [FBTA64_0/top.cc:242]   --->   Operation 132 'zext' 'loc1_V_12' <Predicate = (icmp1)> <Delay = 0.00>
ST_9 : Operation 133 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_2 = load i64* %buddy_tree_V_0_addr_4, align 8" [FBTA64_0/top.cc:246]   --->   Operation 133 'load' 'buddy_tree_V_0_load_2' <Predicate = (icmp1)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_9 : Operation 134 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_2 = load i64* %buddy_tree_V_1_addr_4, align 8" [FBTA64_0/top.cc:246]   --->   Operation 134 'load' 'buddy_tree_V_1_load_2' <Predicate = (icmp1)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_3 = call i8 @_ssdm_op_BitSet.i8.i8.i32.i1(i8 %loc1_V_12, i32 0, i1 false)" [FBTA64_0/top.cc:247]   --->   Operation 135 'bitset' 'p_Result_3' <Predicate = (icmp1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.63>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [FBTA64_0/top.cc:243]   --->   Operation 136 'specregionbegin' 'tmp_26' <Predicate = (icmp1)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [FBTA64_0/top.cc:244]   --->   Operation 137 'specpipeline' <Predicate = (icmp1)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_01606_0_in, i32 1)" [FBTA64_0/top.cc:246]   --->   Operation 138 'bitselect' 'tmp_56' <Predicate = (icmp1)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_57 = trunc i64 %p_01606_0_in to i1" [FBTA64_0/top.cc:246]   --->   Operation 139 'trunc' 'tmp_57' <Predicate = (icmp1)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_31 = and i1 %tmp_56, %tmp_57" [FBTA64_0/top.cc:246]   --->   Operation 140 'and' 'tmp_31' <Predicate = (icmp1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_32 = zext i1 %tmp_31 to i32" [FBTA64_0/top.cc:246]   --->   Operation 141 'zext' 'tmp_32' <Predicate = (icmp1)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_33 = zext i7 %loc1_V to i32" [FBTA64_0/top.cc:246]   --->   Operation 142 'zext' 'tmp_33' <Predicate = (icmp1)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%op2_assign_4 = shl i32 %tmp_32, %tmp_33" [FBTA64_0/top.cc:246]   --->   Operation 143 'shl' 'op2_assign_4' <Predicate = (icmp1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_34 = sext i32 %op2_assign_4 to i64" [FBTA64_0/top.cc:246]   --->   Operation 144 'sext' 'tmp_34' <Predicate = (icmp1)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%buddy_tree_V_load_2_s = select i1 %tmp_58, i64 %buddy_tree_V_0_load_2, i64 %buddy_tree_V_1_load_2" [FBTA64_0/top.cc:246]   --->   Operation 145 'select' 'buddy_tree_V_load_2_s' <Predicate = (icmp1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (3.04ns) (out node of the LUT)   --->   "%tmp_35 = or i64 %buddy_tree_V_load_2_s, %tmp_34" [FBTA64_0/top.cc:246]   --->   Operation 146 'or' 'tmp_35' <Predicate = (icmp1)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %tmp_58, label %branch23, label %branch22" [FBTA64_0/top.cc:246]   --->   Operation 147 'br' <Predicate = (icmp1)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_6 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex6" [FBTA64_0/top.cc:246]   --->   Operation 148 'getelementptr' 'buddy_tree_V_1_addr_6' <Predicate = (!tmp_58)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (3.25ns)   --->   "store i64 %tmp_35, i64* %buddy_tree_V_1_addr_6, align 8" [FBTA64_0/top.cc:246]   --->   Operation 149 'store' <Predicate = (!tmp_58)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "br label %_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit7073" [FBTA64_0/top.cc:246]   --->   Operation 150 'br' <Predicate = (!tmp_58)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_6 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex6" [FBTA64_0/top.cc:246]   --->   Operation 151 'getelementptr' 'buddy_tree_V_0_addr_6' <Predicate = (tmp_58)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (3.25ns)   --->   "store i64 %tmp_35, i64* %buddy_tree_V_0_addr_6, align 8" [FBTA64_0/top.cc:246]   --->   Operation 152 'store' <Predicate = (tmp_58)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "br label %_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit7073" [FBTA64_0/top.cc:246]   --->   Operation 153 'br' <Predicate = (tmp_58)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_40 = zext i8 %p_Result_3 to i64" [FBTA64_0/top.cc:248]   --->   Operation 154 'zext' 'tmp_40' <Predicate = (icmp1)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (4.59ns)   --->   "%r_V_3 = lshr i64 %tmp_35, %tmp_40" [FBTA64_0/top.cc:248]   --->   Operation 155 'lshr' 'r_V_3' <Predicate = (icmp1)> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_26)" [FBTA64_0/top.cc:249]   --->   Operation 156 'specregionend' 'empty_44' <Predicate = (icmp1)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "br label %4" [FBTA64_0/top.cc:242]   --->   Operation 157 'br' <Predicate = (icmp1)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 1.76>
ST_11 : Operation 158 [1/1] (1.76ns)   --->   "br label %_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit" [FBTA64_0/top.cc:250]   --->   Operation 158 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 9> <Delay = 5.16>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%p_01594_1_in = phi i8 [ %p_Repl2_2, %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit158285 ], [ %ans_V_2, %_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.preheader ]"   --->   Operation 159 'phi' 'p_01594_1_in' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%p_01586_3_in = phi i8 [ %p_Repl2_s, %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit158285 ], [ %r_V_12, %_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.preheader ]"   --->   Operation 160 'phi' 'p_01586_3_in' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%op2_assign_5 = phi i9 [ %cnt, %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit158285 ], [ 1, %_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.preheader ]"   --->   Operation 161 'phi' 'op2_assign_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (1.91ns)   --->   "%p_Repl2_2 = add i8 %p_01594_1_in, -1" [FBTA64_0/top.cc:250]   --->   Operation 162 'add' 'p_Repl2_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (1.55ns)   --->   "%tmp_29 = icmp eq i8 %p_Repl2_2, 0" [FBTA64_0/top.cc:250]   --->   Operation 163 'icmp' 'tmp_29' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %tmp_29, label %5, label %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv" [FBTA64_0/top.cc:250]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%p_Repl2_s = shl i8 %p_01586_3_in, 1" [FBTA64_0/top.cc:250]   --->   Operation 165 'shl' 'p_Repl2_s' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i8 %p_01594_1_in to i1" [FBTA64_0/top.cc:250]   --->   Operation 166 'trunc' 'tmp_63' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)" [FBTA64_0/top.cc:251]   --->   Operation 167 'specregionbegin' 'tmp_39' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_64 = trunc i9 %op2_assign_5 to i1" [FBTA64_0/top.cc:250]   --->   Operation 168 'trunc' 'tmp_64' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%newIndex11_t = call i2 @_ssdm_op_PartSelect.i2.i9.i32.i32(i9 %op2_assign_5, i32 1, i32 2)" [FBTA64_0/top.cc:250]   --->   Operation 169 'partselect' 'newIndex11_t' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_41 = call i64 @_ssdm_op_Mux.ap_auto.4i64.i2(i64 3, i64 255, i64 4294967295, i64 -1, i2 %newIndex11_t)" [FBTA64_0/top.cc:250]   --->   Operation 170 'mux' 'tmp_41' <Predicate = (!tmp_29)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_42 = call i64 @_ssdm_op_Mux.ap_auto.4i64.i2(i64 0, i64 15, i64 65535, i64 -1, i2 %newIndex11_t)" [FBTA64_0/top.cc:250]   --->   Operation 171 'mux' 'tmp_42' <Predicate = (!tmp_29)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%mask_V_load_phi = select i1 %tmp_64, i64 %tmp_41, i64 %tmp_42" [FBTA64_0/top.cc:254]   --->   Operation 172 'select' 'mask_V_load_phi' <Predicate = (!tmp_29)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_43 = zext i8 %p_Repl2_s to i64" [FBTA64_0/top.cc:254]   --->   Operation 173 'zext' 'tmp_43' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (4.59ns) (out node of the LUT)   --->   "%r_V_13 = shl i64 %mask_V_load_phi, %tmp_43" [FBTA64_0/top.cc:254]   --->   Operation 174 'shl' 'r_V_13' <Predicate = (!tmp_29)> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%newIndex8 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %p_Repl2_2, i32 1, i32 7)" [FBTA64_0/top.cc:250]   --->   Operation 175 'partselect' 'newIndex8' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%newIndex9 = zext i7 %newIndex8 to i64" [FBTA64_0/top.cc:250]   --->   Operation 176 'zext' 'newIndex9' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_8 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex9" [FBTA64_0/top.cc:254]   --->   Operation 177 'getelementptr' 'buddy_tree_V_0_addr_8' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_12 : Operation 178 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_3 = load i64* %buddy_tree_V_0_addr_8, align 8" [FBTA64_0/top.cc:254]   --->   Operation 178 'load' 'buddy_tree_V_0_load_3' <Predicate = (!tmp_29)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_8 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex9" [FBTA64_0/top.cc:254]   --->   Operation 179 'getelementptr' 'buddy_tree_V_1_addr_8' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_12 : Operation 180 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_3 = load i64* %buddy_tree_V_1_addr_8, align 8" [FBTA64_0/top.cc:254]   --->   Operation 180 'load' 'buddy_tree_V_1_load_3' <Predicate = (!tmp_29)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_39)" [FBTA64_0/top.cc:255]   --->   Operation 181 'specregionend' 'empty_45' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (1.82ns)   --->   "%cnt = add i9 %op2_assign_5, 1" [FBTA64_0/top.cc:250]   --->   Operation 182 'add' 'cnt' <Predicate = (!tmp_29)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "br label %_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit" [FBTA64_0/top.cc:250]   --->   Operation 183 'br' <Predicate = (!tmp_29)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 7.98>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [FBTA64_0/top.cc:252]   --->   Operation 184 'specpipeline' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_13 : Operation 185 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_3 = load i64* %buddy_tree_V_0_addr_8, align 8" [FBTA64_0/top.cc:254]   --->   Operation 185 'load' 'buddy_tree_V_0_load_3' <Predicate = (!tmp_29)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 186 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_3 = load i64* %buddy_tree_V_1_addr_8, align 8" [FBTA64_0/top.cc:254]   --->   Operation 186 'load' 'buddy_tree_V_1_load_3' <Predicate = (!tmp_29)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%lhs_V_1 = select i1 %tmp_63, i64 %buddy_tree_V_0_load_3, i64 %buddy_tree_V_1_load_3" [FBTA64_0/top.cc:254]   --->   Operation 187 'select' 'lhs_V_1' <Predicate = (!tmp_29)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (1.48ns) (out node of the LUT)   --->   "%r_V_5 = or i64 %lhs_V_1, %r_V_13" [FBTA64_0/top.cc:254]   --->   Operation 188 'or' 'r_V_5' <Predicate = (!tmp_29)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %tmp_63, label %branch26, label %branch27" [FBTA64_0/top.cc:254]   --->   Operation 189 'br' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_9 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex9" [FBTA64_0/top.cc:254]   --->   Operation 190 'getelementptr' 'buddy_tree_V_1_addr_9' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (3.25ns)   --->   "store i64 %r_V_5, i64* %buddy_tree_V_1_addr_9, align 8" [FBTA64_0/top.cc:254]   --->   Operation 191 'store' <Predicate = (!tmp_63)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "br label %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit158285" [FBTA64_0/top.cc:254]   --->   Operation 192 'br' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_9 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex9" [FBTA64_0/top.cc:254]   --->   Operation 193 'getelementptr' 'buddy_tree_V_0_addr_9' <Predicate = (tmp_63)> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (3.25ns)   --->   "store i64 %r_V_5, i64* %buddy_tree_V_0_addr_9, align 8" [FBTA64_0/top.cc:254]   --->   Operation 194 'store' <Predicate = (tmp_63)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "br label %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit158285" [FBTA64_0/top.cc:254]   --->   Operation 195 'br' <Predicate = (tmp_63)> <Delay = 0.00>

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str17, i32 %tmp_4)" [FBTA64_0/top.cc:257]   --->   Operation 196 'specregionend' 'empty_46' <Predicate = (!tmp & tmp_6)> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "br label %._crit_edge2475" [FBTA64_0/top.cc:272]   --->   Operation 197 'br' <Predicate = (!tmp & tmp_6)> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 198 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_1)" [FBTA64_0/top.cc:273]   --->   Operation 199 'specregionend' 'empty_47' <Predicate = (!tmp) | (!tmp_46)> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "br label %_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit97._crit_edge" [FBTA64_0/top.cc:275]   --->   Operation 200 'br' <Predicate = (!tmp) | (!tmp_46)> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_1)" [FBTA64_0/top.cc:96]   --->   Operation 201 'specregionend' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "ret void" [FBTA64_0/top.cc:275]   --->   Operation 202 'ret' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 4.27>
ST_15 : Operation 203 [1/1] (1.02ns)   --->   "%p_s = select i1 %tmp_s, i4 1, i4 %ans_V" [FBTA64_0/top.cc:132]   --->   Operation 203 'select' 'p_s' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i4 %p_s to i1" [FBTA64_0/top.cc:132]   --->   Operation 204 'trunc' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%newIndex3 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_s, i32 1, i32 3)" [FBTA64_0/top.cc:132]   --->   Operation 205 'partselect' 'newIndex3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%newIndex4 = zext i3 %newIndex3 to i64" [FBTA64_0/top.cc:132]   --->   Operation 206 'zext' 'newIndex4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex4" [FBTA64_0/top.cc:141]   --->   Operation 207 'getelementptr' 'buddy_tree_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_1 = load i64* %buddy_tree_V_1_addr, align 8" [FBTA64_0/top.cc:141]   --->   Operation 208 'load' 'buddy_tree_V_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex4" [FBTA64_0/top.cc:141]   --->   Operation 209 'getelementptr' 'buddy_tree_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_1 = load i64* %buddy_tree_V_0_addr, align 8" [FBTA64_0/top.cc:141]   --->   Operation 210 'load' 'buddy_tree_V_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 16 <SV = 4> <Delay = 8.25>
ST_16 : Operation 211 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_1 = load i64* %buddy_tree_V_1_addr, align 8" [FBTA64_0/top.cc:141]   --->   Operation 211 'load' 'buddy_tree_V_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_16 : Operation 212 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_1 = load i64* %buddy_tree_V_0_addr, align 8" [FBTA64_0/top.cc:141]   --->   Operation 212 'load' 'buddy_tree_V_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_16 : Operation 213 [1/1] (1.48ns)   --->   "%buddy_tree_V_load_1_s = select i1 %tmp_20, i64 %buddy_tree_V_1_load_1, i64 %buddy_tree_V_0_load_1" [FBTA64_0/top.cc:141]   --->   Operation 213 'select' 'buddy_tree_V_load_1_s' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 214 [1/1] (3.52ns)   --->   "%tmp_5 = add i64 -1, %buddy_tree_V_load_1_s" [FBTA64_0/top.cc:141]   --->   Operation 214 'add' 'tmp_5' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 5> <Delay = 5.50>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)" [FBTA64_0/top.cc:129]   --->   Operation 215 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [FBTA64_0/top.cc:130]   --->   Operation 216 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.99ns)   --->   "%tmp_12 = and i64 %tmp_5, %buddy_tree_V_load_1_s" [FBTA64_0/top.cc:141]   --->   Operation 217 'and' 'tmp_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [1/1] (3.52ns)   --->   "%tmp_V = sub i64 %buddy_tree_V_load_1_s, %tmp_12" [FBTA64_0/top.cc:141]   --->   Operation 218 'sub' 'tmp_V' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [1/1] (1.73ns)   --->   "%now1_V = add i4 1, %p_s" [FBTA64_0/top.cc:142]   --->   Operation 219 'add' 'now1_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%now1_V_cast = zext i4 %now1_V to i8" [FBTA64_0/top.cc:142]   --->   Operation 220 'zext' 'now1_V_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (1.73ns)   --->   "%now2_V = add i4 -1, %p_s" [FBTA64_0/top.cc:143]   --->   Operation 221 'add' 'now2_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%now2_V_1_cast = zext i4 %now2_V to i8" [FBTA64_0/top.cc:143]   --->   Operation 222 'zext' 'now2_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%op2_assign = xor i64 %tmp_V, -1" [FBTA64_0/top.cc:144]   --->   Operation 223 'xor' 'op2_assign' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 224 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_13 = and i64 %buddy_tree_V_load_1_s, %op2_assign" [FBTA64_0/top.cc:144]   --->   Operation 224 'and' 'tmp_13' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %branch7, label %branch6" [FBTA64_0/top.cc:144]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 6> <Delay = 8.35>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_1 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex4" [FBTA64_0/top.cc:141]   --->   Operation 226 'getelementptr' 'buddy_tree_V_0_addr_1' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (3.25ns)   --->   "store i64 %tmp_13, i64* %buddy_tree_V_0_addr_1, align 8" [FBTA64_0/top.cc:144]   --->   Operation 227 'store' <Predicate = (!tmp_20)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "br label %._crit_edge2427_ifconv" [FBTA64_0/top.cc:144]   --->   Operation 228 'br' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_1 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex4" [FBTA64_0/top.cc:141]   --->   Operation 229 'getelementptr' 'buddy_tree_V_1_addr_1' <Predicate = (tmp_20)> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (3.25ns)   --->   "store i64 %tmp_13, i64* %buddy_tree_V_1_addr_1, align 8" [FBTA64_0/top.cc:144]   --->   Operation 230 'store' <Predicate = (tmp_20)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "br label %._crit_edge2427_ifconv" [FBTA64_0/top.cc:144]   --->   Operation 231 'br' <Predicate = (tmp_20)> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (8.35ns)   --->   "%loc1_V_11 = call fastcc i8 @log_2_64bit(i64 %tmp_V)" [FBTA64_0/top.cc:152]   --->   Operation 232 'call' 'loc1_V_11' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 233 [1/1] (2.77ns)   --->   "%tmp_18 = icmp eq i64 %buddy_tree_V_load_1_s, %tmp_12" [FBTA64_0/top.cc:159]   --->   Operation 233 'icmp' 'tmp_18' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%loc1_V_2 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %loc1_V_11, i32 1, i32 7)" [FBTA64_0/top.cc:166]   --->   Operation 234 'partselect' 'loc1_V_2' <Predicate = true> <Delay = 0.00>

State 19 <SV = 7> <Delay = 5.43>
ST_19 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_28_cast = zext i8 %loc1_V_11 to i16" [FBTA64_0/top.cc:160]   --->   Operation 235 'zext' 'tmp_28_cast' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_33_cast = zext i4 %now2_V to i16" [FBTA64_0/top.cc:160]   --->   Operation 236 'zext' 'tmp_33_cast' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_19 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_19 = shl i16 %tmp_28_cast, %tmp_33_cast" [FBTA64_0/top.cc:160]   --->   Operation 237 'shl' 'tmp_19' <Predicate = (!tmp_18)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%r_V_4 = trunc i16 %tmp_19 to i8" [FBTA64_0/top.cc:160]   --->   Operation 238 'trunc' 'r_V_4' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_19 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%output_addr_V_cast = zext i8 %r_V_4 to i9" [FBTA64_0/top.cc:160]   --->   Operation 239 'zext' 'output_addr_V_cast' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (3.14ns) (out node of the LUT)   --->   "%p_Val2_2 = select i1 %tmp_18, i9 -1, i9 %output_addr_V_cast" [FBTA64_0/top.cc:171]   --->   Operation 240 'select' 'p_Val2_2' <Predicate = true> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 241 [1/1] (0.00ns)   --->   "%p_Val2_4_cast = sext i9 %p_Val2_2 to i32" [FBTA64_0/top.cc:171]   --->   Operation 241 'sext' 'p_Val2_4_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_21 = zext i32 %p_Val2_4_cast to i64" [FBTA64_0/top.cc:162]   --->   Operation 242 'zext' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "%addr_layer_map_V_add = getelementptr [128 x i4]* @addr_layer_map_V, i64 0, i64 %tmp_21" [FBTA64_0/top.cc:162]   --->   Operation 243 'getelementptr' 'addr_layer_map_V_add' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 244 [1/1] (2.28ns)   --->   "store i4 %p_s, i4* %addr_layer_map_V_add, align 1" [FBTA64_0/top.cc:162]   --->   Operation 244 'store' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 128> <RAM>
ST_19 : Operation 245 [1/1] (0.00ns)   --->   "%loc1_V_4 = zext i7 %loc1_V_2 to i8" [FBTA64_0/top.cc:166]   --->   Operation 245 'zext' 'loc1_V_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%r_V_10 = shl i8 %loc1_V_11, 1" [FBTA64_0/top.cc:167]   --->   Operation 246 'shl' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 %p_Val2_4_cast)" [FBTA64_0/top.cc:169]   --->   Operation 247 'write' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_2, i32 8)" [FBTA64_0/top.cc:171]   --->   Operation 248 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "br i1 %tmp_46, label %_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit97._crit_edge, label %.preheader.preheader" [FBTA64_0/top.cc:171]   --->   Operation 249 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 250 [1/1] (0.00ns)   --->   "%cnt_1 = alloca i32"   --->   Operation 250 'alloca' 'cnt_1' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_19 : Operation 251 [1/1] (0.00ns)   --->   "%loc2_V_2 = alloca i8"   --->   Operation 251 'alloca' 'loc2_V_2' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_19 : Operation 252 [1/1] (0.00ns)   --->   "%loc1_V_6 = alloca i8"   --->   Operation 252 'alloca' 'loc1_V_6' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_19 : Operation 253 [1/1] (1.76ns)   --->   "store i8 %loc1_V_4, i8* %loc1_V_6" [FBTA64_0/top.cc:166]   --->   Operation 253 'store' <Predicate = (!tmp_46)> <Delay = 1.76>
ST_19 : Operation 254 [1/1] (1.76ns)   --->   "store i8 %r_V_10, i8* %loc2_V_2" [FBTA64_0/top.cc:167]   --->   Operation 254 'store' <Predicate = (!tmp_46)> <Delay = 1.76>
ST_19 : Operation 255 [1/1] (1.76ns)   --->   "store i32 1, i32* %cnt_1"   --->   Operation 255 'store' <Predicate = (!tmp_46)> <Delay = 1.76>
ST_19 : Operation 256 [1/1] (1.76ns)   --->   "br label %.preheader" [FBTA64_0/top.cc:191]   --->   Operation 256 'br' <Predicate = (!tmp_46)> <Delay = 1.76>

State 20 <SV = 8> <Delay = 4.59>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%p_4 = phi i8 [ %now1_V_2, %._crit_edge2474 ], [ %now1_V_cast, %.preheader.preheader ]"   --->   Operation 257 'phi' 'p_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%p_5 = phi i8 [ %now2_V_2, %._crit_edge2474 ], [ %now2_V_1_cast, %.preheader.preheader ]"   --->   Operation 258 'phi' 'p_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_53 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %p_4, i32 3, i32 7)" [FBTA64_0/top.cc:191]   --->   Operation 259 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (1.36ns)   --->   "%icmp = icmp eq i5 %tmp_53, 0" [FBTA64_0/top.cc:191]   --->   Operation 260 'icmp' 'icmp' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 261 [1/1] (1.55ns)   --->   "%op2_assign_2 = icmp ne i8 %p_5, 0" [FBTA64_0/top.cc:191]   --->   Operation 261 'icmp' 'op2_assign_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 262 [1/1] (0.97ns)   --->   "%tmp_25 = or i1 %icmp, %op2_assign_2" [FBTA64_0/top.cc:191]   --->   Operation 262 'or' 'tmp_25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 263 [1/1] (0.00ns)   --->   "br i1 %tmp_25, label %1, label %2" [FBTA64_0/top.cc:191]   --->   Operation 263 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16)" [FBTA64_0/top.cc:192]   --->   Operation 264 'specregionbegin' 'tmp_28' <Predicate = (tmp_25)> <Delay = 0.00>
ST_20 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [FBTA64_0/top.cc:195]   --->   Operation 265 'specpipeline' <Predicate = (tmp_25)> <Delay = 0.00>
ST_20 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_55 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %p_5, i32 3, i32 7)" [FBTA64_0/top.cc:196]   --->   Operation 266 'partselect' 'tmp_55' <Predicate = (tmp_25)> <Delay = 0.00>
ST_20 : Operation 267 [1/1] (1.36ns)   --->   "%icmp2 = icmp eq i5 %tmp_55, 0" [FBTA64_0/top.cc:196]   --->   Operation 267 'icmp' 'icmp2' <Predicate = (tmp_25)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 268 [1/1] (0.00ns)   --->   "br i1 %icmp2, label %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv, label %._crit_edge2473" [FBTA64_0/top.cc:196]   --->   Operation 268 'br' <Predicate = (tmp_25)> <Delay = 0.00>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%cnt_1_load = load i32* %cnt_1"   --->   Operation 269 'load' 'cnt_1_load' <Predicate = (tmp_25 & icmp2)> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "%loc2_V_2_load = load i8* %loc2_V_2" [FBTA64_0/top.cc:198]   --->   Operation 270 'load' 'loc2_V_2_load' <Predicate = (tmp_25 & icmp2)> <Delay = 0.00>
ST_20 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node rhs_V)   --->   "%tmp_59 = trunc i32 %cnt_1_load to i1"   --->   Operation 271 'trunc' 'tmp_59' <Predicate = (tmp_25 & icmp2)> <Delay = 0.00>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%newIndex_t = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %cnt_1_load, i32 1, i32 2)"   --->   Operation 272 'partselect' 'newIndex_t' <Predicate = (tmp_25 & icmp2)> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node rhs_V)   --->   "%tmp_36 = call i64 @_ssdm_op_Mux.ap_auto.4i64.i2(i64 3, i64 255, i64 4294967295, i64 -1, i2 %newIndex_t)"   --->   Operation 273 'mux' 'tmp_36' <Predicate = (tmp_25 & icmp2)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node rhs_V)   --->   "%tmp_37 = call i64 @_ssdm_op_Mux.ap_auto.4i64.i2(i64 0, i64 15, i64 65535, i64 -1, i2 %newIndex_t)"   --->   Operation 274 'mux' 'tmp_37' <Predicate = (tmp_25 & icmp2)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node rhs_V)   --->   "%mask_V_load_1_phi = select i1 %tmp_59, i64 %tmp_36, i64 %tmp_37" [FBTA64_0/top.cc:198]   --->   Operation 275 'select' 'mask_V_load_1_phi' <Predicate = (tmp_25 & icmp2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node rhs_V)   --->   "%tmp_38 = zext i8 %loc2_V_2_load to i64" [FBTA64_0/top.cc:198]   --->   Operation 276 'zext' 'tmp_38' <Predicate = (tmp_25 & icmp2)> <Delay = 0.00>
ST_20 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node rhs_V)   --->   "%r_V_7 = shl i64 %mask_V_load_1_phi, %tmp_38" [FBTA64_0/top.cc:198]   --->   Operation 277 'shl' 'r_V_7' <Predicate = (tmp_25 & icmp2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 278 [1/1] (4.59ns) (out node of the LUT)   --->   "%rhs_V = xor i64 %r_V_7, -1" [FBTA64_0/top.cc:198]   --->   Operation 278 'xor' 'rhs_V' <Predicate = (tmp_25 & icmp2)> <Delay = 4.59> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i8 %p_5 to i1" [FBTA64_0/top.cc:191]   --->   Operation 279 'trunc' 'tmp_60' <Predicate = (tmp_25 & icmp2)> <Delay = 0.00>
ST_20 : Operation 280 [1/1] (0.00ns)   --->   "%newIndex1 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %p_5, i32 1, i32 7)" [FBTA64_0/top.cc:191]   --->   Operation 280 'partselect' 'newIndex1' <Predicate = (tmp_25 & icmp2)> <Delay = 0.00>
ST_20 : Operation 281 [1/1] (0.00ns)   --->   "%newIndex = zext i7 %newIndex1 to i64" [FBTA64_0/top.cc:191]   --->   Operation 281 'zext' 'newIndex' <Predicate = (tmp_25 & icmp2)> <Delay = 0.00>
ST_20 : Operation 282 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_5 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex" [FBTA64_0/top.cc:198]   --->   Operation 282 'getelementptr' 'buddy_tree_V_1_addr_5' <Predicate = (tmp_25 & icmp2)> <Delay = 0.00>
ST_20 : Operation 283 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_4 = load i64* %buddy_tree_V_1_addr_5, align 8" [FBTA64_0/top.cc:198]   --->   Operation 283 'load' 'buddy_tree_V_1_load_4' <Predicate = (tmp_25 & icmp2)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_20 : Operation 284 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_5 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex" [FBTA64_0/top.cc:198]   --->   Operation 284 'getelementptr' 'buddy_tree_V_0_addr_5' <Predicate = (tmp_25 & icmp2)> <Delay = 0.00>
ST_20 : Operation 285 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_4 = load i64* %buddy_tree_V_0_addr_5, align 8" [FBTA64_0/top.cc:198]   --->   Operation 285 'load' 'buddy_tree_V_0_load_4' <Predicate = (tmp_25 & icmp2)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_20 : Operation 286 [1/1] (1.55ns)   --->   "%tmp_44 = icmp eq i8 %p_4, 0" [FBTA64_0/top.cc:202]   --->   Operation 286 'icmp' 'tmp_44' <Predicate = (tmp_25)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 287 [1/1] (0.00ns)   --->   "br i1 %tmp_44, label %._crit_edge2474, label %_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74_ifconv" [FBTA64_0/top.cc:202]   --->   Operation 287 'br' <Predicate = (tmp_25)> <Delay = 0.00>
ST_20 : Operation 288 [1/1] (0.00ns)   --->   "%newIndex7 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %p_4, i32 1, i32 7)" [FBTA64_0/top.cc:191]   --->   Operation 288 'partselect' 'newIndex7' <Predicate = (tmp_25 & !tmp_44)> <Delay = 0.00>
ST_20 : Operation 289 [1/1] (0.00ns)   --->   "%newIndex10 = zext i7 %newIndex7 to i64" [FBTA64_0/top.cc:191]   --->   Operation 289 'zext' 'newIndex10' <Predicate = (tmp_25 & !tmp_44)> <Delay = 0.00>
ST_20 : Operation 290 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_10 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex10" [FBTA64_0/top.cc:204]   --->   Operation 290 'getelementptr' 'buddy_tree_V_1_addr_10' <Predicate = (tmp_25 & !tmp_44)> <Delay = 0.00>
ST_20 : Operation 291 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_5 = load i64* %buddy_tree_V_1_addr_10, align 8" [FBTA64_0/top.cc:204]   --->   Operation 291 'load' 'buddy_tree_V_1_load_5' <Predicate = (tmp_25 & !tmp_44)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_20 : Operation 292 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_10 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex10" [FBTA64_0/top.cc:204]   --->   Operation 292 'getelementptr' 'buddy_tree_V_0_addr_10' <Predicate = (tmp_25 & !tmp_44)> <Delay = 0.00>
ST_20 : Operation 293 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_5 = load i64* %buddy_tree_V_0_addr_10, align 8" [FBTA64_0/top.cc:204]   --->   Operation 293 'load' 'buddy_tree_V_0_load_5' <Predicate = (tmp_25 & !tmp_44)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 21 <SV = 9> <Delay = 7.98>
ST_21 : Operation 294 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_4 = load i64* %buddy_tree_V_1_addr_5, align 8" [FBTA64_0/top.cc:198]   --->   Operation 294 'load' 'buddy_tree_V_1_load_4' <Predicate = (tmp_25 & icmp2)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_21 : Operation 295 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_4 = load i64* %buddy_tree_V_0_addr_5, align 8" [FBTA64_0/top.cc:198]   --->   Operation 295 'load' 'buddy_tree_V_0_load_4' <Predicate = (tmp_25 & icmp2)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_21 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%lhs_V = select i1 %tmp_60, i64 %buddy_tree_V_1_load_4, i64 %buddy_tree_V_0_load_4" [FBTA64_0/top.cc:198]   --->   Operation 296 'select' 'lhs_V' <Predicate = (tmp_25 & icmp2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 297 [1/1] (1.48ns) (out node of the LUT)   --->   "%r_V_8 = and i64 %lhs_V, %rhs_V" [FBTA64_0/top.cc:198]   --->   Operation 297 'and' 'r_V_8' <Predicate = (tmp_25 & icmp2)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 298 [1/1] (0.00ns)   --->   "br i1 %tmp_60, label %branch11, label %branch10" [FBTA64_0/top.cc:198]   --->   Operation 298 'br' <Predicate = (tmp_25 & icmp2)> <Delay = 0.00>
ST_21 : Operation 299 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_7 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex" [FBTA64_0/top.cc:198]   --->   Operation 299 'getelementptr' 'buddy_tree_V_0_addr_7' <Predicate = (tmp_25 & icmp2 & !tmp_60)> <Delay = 0.00>
ST_21 : Operation 300 [1/1] (3.25ns)   --->   "store i64 %r_V_8, i64* %buddy_tree_V_0_addr_7, align 8" [FBTA64_0/top.cc:198]   --->   Operation 300 'store' <Predicate = (tmp_25 & icmp2 & !tmp_60)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_21 : Operation 301 [1/1] (0.00ns)   --->   "br label %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit8563841" [FBTA64_0/top.cc:198]   --->   Operation 301 'br' <Predicate = (tmp_25 & icmp2 & !tmp_60)> <Delay = 0.00>
ST_21 : Operation 302 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_7 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex" [FBTA64_0/top.cc:198]   --->   Operation 302 'getelementptr' 'buddy_tree_V_1_addr_7' <Predicate = (tmp_25 & icmp2 & tmp_60)> <Delay = 0.00>
ST_21 : Operation 303 [1/1] (3.25ns)   --->   "store i64 %r_V_8, i64* %buddy_tree_V_1_addr_7, align 8" [FBTA64_0/top.cc:198]   --->   Operation 303 'store' <Predicate = (tmp_25 & icmp2 & tmp_60)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_21 : Operation 304 [1/1] (0.00ns)   --->   "br label %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit8563841" [FBTA64_0/top.cc:198]   --->   Operation 304 'br' <Predicate = (tmp_25 & icmp2 & tmp_60)> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%cnt_1_load_1 = load i32* %cnt_1" [FBTA64_0/top.cc:200]   --->   Operation 305 'load' 'cnt_1_load_1' <Predicate = (tmp_25 & icmp2)> <Delay = 0.00>
ST_21 : Operation 306 [1/1] (0.00ns)   --->   "%loc2_V_2_load_1 = load i8* %loc2_V_2" [FBTA64_0/top.cc:199]   --->   Operation 306 'load' 'loc2_V_2_load_1' <Predicate = (tmp_25 & icmp2)> <Delay = 0.00>
ST_21 : Operation 307 [1/1] (0.00ns)   --->   "%loc2_V_3 = shl i8 %loc2_V_2_load_1, 1" [FBTA64_0/top.cc:199]   --->   Operation 307 'shl' 'loc2_V_3' <Predicate = (tmp_25 & icmp2)> <Delay = 0.00>
ST_21 : Operation 308 [1/1] (2.55ns)   --->   "%cnt_2 = add nsw i32 1, %cnt_1_load_1" [FBTA64_0/top.cc:200]   --->   Operation 308 'add' 'cnt_2' <Predicate = (tmp_25 & icmp2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 309 [1/1] (1.76ns)   --->   "store i8 %loc2_V_3, i8* %loc2_V_2" [FBTA64_0/top.cc:199]   --->   Operation 309 'store' <Predicate = (tmp_25 & icmp2)> <Delay = 1.76>
ST_21 : Operation 310 [1/1] (1.76ns)   --->   "store i32 %cnt_2, i32* %cnt_1" [FBTA64_0/top.cc:200]   --->   Operation 310 'store' <Predicate = (tmp_25 & icmp2)> <Delay = 1.76>
ST_21 : Operation 311 [1/1] (0.00ns)   --->   "br label %._crit_edge2473" [FBTA64_0/top.cc:201]   --->   Operation 311 'br' <Predicate = (tmp_25 & icmp2)> <Delay = 0.00>
ST_21 : Operation 312 [1/1] (0.00ns)   --->   "%loc1_V_6_load = load i8* %loc1_V_6" [FBTA64_0/top.cc:204]   --->   Operation 312 'load' 'loc1_V_6_load' <Predicate = (tmp_25 & !tmp_44)> <Delay = 0.00>
ST_21 : Operation 313 [1/1] (0.00ns)   --->   "%i_assign = zext i8 %loc1_V_6_load to i32" [FBTA64_0/top.cc:204]   --->   Operation 313 'zext' 'i_assign' <Predicate = (tmp_25 & !tmp_44)> <Delay = 0.00>
ST_21 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i8 %p_4 to i1" [FBTA64_0/top.cc:191]   --->   Operation 314 'trunc' 'tmp_66' <Predicate = (tmp_25 & !tmp_44)> <Delay = 0.00>
ST_21 : Operation 315 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_5 = load i64* %buddy_tree_V_1_addr_10, align 8" [FBTA64_0/top.cc:204]   --->   Operation 315 'load' 'buddy_tree_V_1_load_5' <Predicate = (tmp_25 & !tmp_44)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_21 : Operation 316 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_5 = load i64* %buddy_tree_V_0_addr_10, align 8" [FBTA64_0/top.cc:204]   --->   Operation 316 'load' 'buddy_tree_V_0_load_5' <Predicate = (tmp_25 & !tmp_44)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_21 : Operation 317 [1/1] (1.48ns)   --->   "%p_Val2_5 = select i1 %tmp_66, i64 %buddy_tree_V_1_load_5, i64 %buddy_tree_V_0_load_5" [FBTA64_0/top.cc:204]   --->   Operation 317 'select' 'p_Val2_5' <Predicate = (tmp_25 & !tmp_44)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 318 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitSet.i64.i64.i32.i32(i64 %p_Val2_5, i32 %i_assign, i32 0)" [FBTA64_0/top.cc:204]   --->   Operation 318 'bitset' 'p_Result_s' <Predicate = (tmp_25 & !tmp_44)> <Delay = 0.00>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "br i1 %tmp_66, label %branch15, label %branch14" [FBTA64_0/top.cc:204]   --->   Operation 319 'br' <Predicate = (tmp_25 & !tmp_44)> <Delay = 0.00>
ST_21 : Operation 320 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_11 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex10" [FBTA64_0/top.cc:204]   --->   Operation 320 'getelementptr' 'buddy_tree_V_0_addr_11' <Predicate = (tmp_25 & !tmp_44 & !tmp_66)> <Delay = 0.00>
ST_21 : Operation 321 [1/1] (3.25ns)   --->   "store i64 %p_Result_s, i64* %buddy_tree_V_0_addr_11, align 8" [FBTA64_0/top.cc:204]   --->   Operation 321 'store' <Predicate = (tmp_25 & !tmp_44 & !tmp_66)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "br label %_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit744851" [FBTA64_0/top.cc:204]   --->   Operation 322 'br' <Predicate = (tmp_25 & !tmp_44 & !tmp_66)> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_11 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex10" [FBTA64_0/top.cc:204]   --->   Operation 323 'getelementptr' 'buddy_tree_V_1_addr_11' <Predicate = (tmp_25 & !tmp_44 & tmp_66)> <Delay = 0.00>
ST_21 : Operation 324 [1/1] (3.25ns)   --->   "store i64 %p_Result_s, i64* %buddy_tree_V_1_addr_11, align 8" [FBTA64_0/top.cc:204]   --->   Operation 324 'store' <Predicate = (tmp_25 & !tmp_44 & tmp_66)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "br label %_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit744851" [FBTA64_0/top.cc:204]   --->   Operation 325 'br' <Predicate = (tmp_25 & !tmp_44 & tmp_66)> <Delay = 0.00>
ST_21 : Operation 326 [1/1] (0.00ns)   --->   "%loc1_V_6_load_1 = load i8* %loc1_V_6" [FBTA64_0/top.cc:205]   --->   Operation 326 'load' 'loc1_V_6_load_1' <Predicate = (tmp_25 & !tmp_44)> <Delay = 0.00>
ST_21 : Operation 327 [1/1] (0.00ns)   --->   "%loc1_V_5 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %loc1_V_6_load_1, i32 1, i32 7)" [FBTA64_0/top.cc:205]   --->   Operation 327 'partselect' 'loc1_V_5' <Predicate = (tmp_25 & !tmp_44)> <Delay = 0.00>
ST_21 : Operation 328 [1/1] (0.00ns)   --->   "%loc1_V_9 = zext i7 %loc1_V_5 to i8" [FBTA64_0/top.cc:205]   --->   Operation 328 'zext' 'loc1_V_9' <Predicate = (tmp_25 & !tmp_44)> <Delay = 0.00>
ST_21 : Operation 329 [1/1] (1.76ns)   --->   "store i8 %loc1_V_9, i8* %loc1_V_6" [FBTA64_0/top.cc:205]   --->   Operation 329 'store' <Predicate = (tmp_25 & !tmp_44)> <Delay = 1.76>
ST_21 : Operation 330 [1/1] (0.00ns)   --->   "br label %._crit_edge2474" [FBTA64_0/top.cc:206]   --->   Operation 330 'br' <Predicate = (tmp_25 & !tmp_44)> <Delay = 0.00>
ST_21 : Operation 331 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_28)" [FBTA64_0/top.cc:207]   --->   Operation 331 'specregionend' 'empty_42' <Predicate = (tmp_25)> <Delay = 0.00>
ST_21 : Operation 332 [1/1] (1.55ns)   --->   "%op2_assign_1 = icmp ne i8 %p_4, 8" [FBTA64_0/top.cc:191]   --->   Operation 332 'icmp' 'op2_assign_1' <Predicate = (tmp_25)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_45 = zext i1 %op2_assign_1 to i8" [FBTA64_0/top.cc:191]   --->   Operation 333 'zext' 'tmp_45' <Predicate = (tmp_25)> <Delay = 0.00>
ST_21 : Operation 334 [1/1] (1.91ns)   --->   "%now1_V_2 = add i8 %tmp_45, %p_4" [FBTA64_0/top.cc:191]   --->   Operation 334 'add' 'now1_V_2' <Predicate = (tmp_25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_47 = zext i1 %op2_assign_2 to i8" [FBTA64_0/top.cc:191]   --->   Operation 335 'zext' 'tmp_47' <Predicate = (tmp_25)> <Delay = 0.00>
ST_21 : Operation 336 [1/1] (1.91ns)   --->   "%now2_V_2 = sub i8 %p_5, %tmp_47" [FBTA64_0/top.cc:191]   --->   Operation 336 'sub' 'now2_V_2' <Predicate = (tmp_25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 337 [1/1] (0.00ns)   --->   "br label %.preheader" [FBTA64_0/top.cc:191]   --->   Operation 337 'br' <Predicate = (tmp_25)> <Delay = 0.00>

State 22 <SV = 9> <Delay = 0.00>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_3)" [FBTA64_0/top.cc:223]   --->   Operation 338 'specregionend' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 339 [1/1] (0.00ns)   --->   "br label %6" [FBTA64_0/top.cc:225]   --->   Operation 339 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('cmd') [13]  (0 ns)
	'store' operation (FBTA64_0/top.cc:102) of constant 0 on local variable 'cmd' [18]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	wire read on port 'alloc_size' (FBTA64_0/top.cc:106) [23]  (0 ns)
	'add' operation ('tmp_size.V', FBTA64_0/top.cc:113) [27]  (1.92 ns)

 <State 3>: 8.15ns
The critical path consists of the following:
	'sub' operation ('p_not', FBTA64_0/top.cc:136) [176]  (1.92 ns)
	'and' operation ('tmp_7', FBTA64_0/top.cc:136) [177]  (0.99 ns)
	'icmp' operation ('sel_tmp1', FBTA64_0/top.cc:136) [184]  (1.55 ns)
	'or' operation ('or_cond', FBTA64_0/top.cc:136) [187]  (0.978 ns)
	'select' operation ('newSel2', FBTA64_0/top.cc:136) [192]  (0.98 ns)
	'select' operation ('newSel4', FBTA64_0/top.cc:136) [195]  (0 ns)
	'sub' operation ('ans.V', FBTA64_0/top.cc:136) [197]  (1.74 ns)

 <State 4>: 2.54ns
The critical path consists of the following:
	'icmp' operation ('tmp_6', FBTA64_0/top.cc:226) [35]  (1.55 ns)
	blocking operation 0.99 ns on control path)

 <State 5>: 5.54ns
The critical path consists of the following:
	'load' operation ('addr_layer_map_V_loa', FBTA64_0/top.cc:230) on array 'addr_layer_map_V' [42]  (2.29 ns)
	'getelementptr' operation ('buddy_tree_V_1_addr_2', FBTA64_0/top.cc:238) [61]  (0 ns)
	'load' operation ('buddy_tree_V_1_load', FBTA64_0/top.cc:238) on array 'buddy_tree_V_1' [62]  (3.25 ns)

 <State 6>: 8.03ns
The critical path consists of the following:
	'add' operation ('r.V', FBTA64_0/top.cc:235) [45]  (1.74 ns)
	'lshr' operation ('tmp_14', FBTA64_0/top.cc:235) [52]  (0 ns)
	'select' operation ('r.V', FBTA64_0/top.cc:235) [54]  (3.15 ns)
	'shl' operation ('op2', FBTA64_0/top.cc:238) [56]  (0 ns)
	'or' operation ('tmp_17', FBTA64_0/top.cc:238) [66]  (3.15 ns)

 <State 7>: 4.59ns
The critical path consists of the following:
	'lshr' operation ('r.V', FBTA64_0/top.cc:241) [79]  (4.59 ns)

 <State 8>: 5.17ns
The critical path consists of the following:
	'phi' operation ('t.V') with incoming values : ('ans.V', FBTA64_0/top.cc:230) ('now1.V', FBTA64_0/top.cc:242) [83]  (0 ns)
	'add' operation ('now1.V', FBTA64_0/top.cc:242) [85]  (1.92 ns)
	'getelementptr' operation ('buddy_tree_V_0_addr_4', FBTA64_0/top.cc:246) [104]  (0 ns)
	'load' operation ('buddy_tree_V_0_load_2', FBTA64_0/top.cc:246) on array 'buddy_tree_V_0' [105]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_0_load_2', FBTA64_0/top.cc:246) on array 'buddy_tree_V_0' [105]  (3.25 ns)

 <State 10>: 7.64ns
The critical path consists of the following:
	'and' operation ('tmp_31', FBTA64_0/top.cc:246) [96]  (0 ns)
	'shl' operation ('op2', FBTA64_0/top.cc:246) [99]  (0 ns)
	'or' operation ('tmp_35', FBTA64_0/top.cc:246) [109]  (3.04 ns)
	'lshr' operation ('r.V', FBTA64_0/top.cc:248) [122]  (4.59 ns)

 <State 11>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('t.V') with incoming values : ('ans.V', FBTA64_0/top.cc:230) ('__Repl2__', FBTA64_0/top.cc:250) [128]  (1.77 ns)

 <State 12>: 5.17ns
The critical path consists of the following:
	'phi' operation ('t.V') with incoming values : ('ans.V', FBTA64_0/top.cc:230) ('__Repl2__', FBTA64_0/top.cc:250) [128]  (0 ns)
	'add' operation ('__Repl2__', FBTA64_0/top.cc:250) [131]  (1.92 ns)
	'getelementptr' operation ('buddy_tree_V_0_addr_8', FBTA64_0/top.cc:254) [148]  (0 ns)
	'load' operation ('buddy_tree_V_0_load_3', FBTA64_0/top.cc:254) on array 'buddy_tree_V_0' [149]  (3.25 ns)

 <State 13>: 7.99ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_0_load_3', FBTA64_0/top.cc:254) on array 'buddy_tree_V_0' [149]  (3.25 ns)
	'select' operation ('lhs.V', FBTA64_0/top.cc:254) [152]  (0 ns)
	'or' operation ('r.V', FBTA64_0/top.cc:254) [153]  (1.48 ns)
	'store' operation (FBTA64_0/top.cc:254) of variable 'r.V', FBTA64_0/top.cc:254 on array 'buddy_tree_V_1' [157]  (3.25 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 4.28ns
The critical path consists of the following:
	'select' operation ('p_s', FBTA64_0/top.cc:132) [198]  (1.02 ns)
	'getelementptr' operation ('buddy_tree_V_1_addr', FBTA64_0/top.cc:141) [202]  (0 ns)
	'load' operation ('buddy_tree_V_1_load_1', FBTA64_0/top.cc:141) on array 'buddy_tree_V_1' [203]  (3.25 ns)

 <State 16>: 8.26ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_1', FBTA64_0/top.cc:141) on array 'buddy_tree_V_1' [203]  (3.25 ns)
	'select' operation ('buddy_tree_V_load_1_s', FBTA64_0/top.cc:141) [206]  (1.48 ns)
	'add' operation ('tmp_5', FBTA64_0/top.cc:141) [207]  (3.52 ns)

 <State 17>: 5.5ns
The critical path consists of the following:
	'and' operation ('tmp_12', FBTA64_0/top.cc:141) [208]  (0.99 ns)
	'sub' operation ('tmp.V', FBTA64_0/top.cc:141) [209]  (3.52 ns)
	'xor' operation ('op2', FBTA64_0/top.cc:144) [214]  (0 ns)
	'and' operation ('tmp_13', FBTA64_0/top.cc:144) [215]  (0.99 ns)

 <State 18>: 8.36ns
The critical path consists of the following:
	'call' operation ('loc1.V', FBTA64_0/top.cc:152) to 'log_2_64bit' [226]  (8.36 ns)

 <State 19>: 5.44ns
The critical path consists of the following:
	'shl' operation ('tmp_19', FBTA64_0/top.cc:160) [230]  (0 ns)
	'select' operation ('__Val2__', FBTA64_0/top.cc:171) [233]  (3.15 ns)
	'getelementptr' operation ('addr_layer_map_V_add', FBTA64_0/top.cc:162) [236]  (0 ns)
	'store' operation (FBTA64_0/top.cc:162) of variable 'p_s', FBTA64_0/top.cc:132 on array 'addr_layer_map_V' [237]  (2.29 ns)

 <State 20>: 4.59ns
The critical path consists of the following:
	'load' operation ('cnt_1_load') on local variable 'cnt' [267]  (0 ns)
	'select' operation ('mask_V_load_1_phi', FBTA64_0/top.cc:198) [273]  (0 ns)
	'shl' operation ('r.V', FBTA64_0/top.cc:198) [275]  (0 ns)
	'xor' operation ('i_op', FBTA64_0/top.cc:198) [276]  (4.59 ns)

 <State 21>: 7.99ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_4', FBTA64_0/top.cc:198) on array 'buddy_tree_V_1' [281]  (3.25 ns)
	'select' operation ('lhs.V', FBTA64_0/top.cc:198) [284]  (0 ns)
	'and' operation ('r.V', FBTA64_0/top.cc:198) [285]  (1.48 ns)
	'store' operation (FBTA64_0/top.cc:198) of variable 'r.V', FBTA64_0/top.cc:198 on array 'buddy_tree_V_0' [289]  (3.25 ns)

 <State 22>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
