-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity spmm_hls_load_dense_accoding_A is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (30 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_read15 : IN STD_LOGIC_VECTOR (30 downto 0);
    dense_ptr_0_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    dense_ptr_0_ce0 : OUT STD_LOGIC;
    dense_ptr_0_we0 : OUT STD_LOGIC;
    dense_ptr_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_ptr_1_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    dense_ptr_1_ce0 : OUT STD_LOGIC;
    dense_ptr_1_we0 : OUT STD_LOGIC;
    dense_ptr_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_ptr_2_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    dense_ptr_2_ce0 : OUT STD_LOGIC;
    dense_ptr_2_we0 : OUT STD_LOGIC;
    dense_ptr_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_ptr_3_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    dense_ptr_3_ce0 : OUT STD_LOGIC;
    dense_ptr_3_we0 : OUT STD_LOGIC;
    dense_ptr_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_ptr_4_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    dense_ptr_4_ce0 : OUT STD_LOGIC;
    dense_ptr_4_we0 : OUT STD_LOGIC;
    dense_ptr_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_ptr_5_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    dense_ptr_5_ce0 : OUT STD_LOGIC;
    dense_ptr_5_we0 : OUT STD_LOGIC;
    dense_ptr_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_ptr_6_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    dense_ptr_6_ce0 : OUT STD_LOGIC;
    dense_ptr_6_we0 : OUT STD_LOGIC;
    dense_ptr_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_ptr_7_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    dense_ptr_7_ce0 : OUT STD_LOGIC;
    dense_ptr_7_we0 : OUT STD_LOGIC;
    dense_ptr_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    map_buf_0_i : IN STD_LOGIC_VECTOR (31 downto 0);
    map_buf_0_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    map_buf_0_o_ap_vld : OUT STD_LOGIC;
    map_buf_1_i : IN STD_LOGIC_VECTOR (0 downto 0);
    map_buf_1_o : OUT STD_LOGIC_VECTOR (0 downto 0);
    map_buf_1_o_ap_vld : OUT STD_LOGIC;
    map_buf_2_i : IN STD_LOGIC_VECTOR (1 downto 0);
    map_buf_2_o : OUT STD_LOGIC_VECTOR (1 downto 0);
    map_buf_2_o_ap_vld : OUT STD_LOGIC;
    map_buf_3_i : IN STD_LOGIC_VECTOR (0 downto 0);
    map_buf_3_o : OUT STD_LOGIC_VECTOR (0 downto 0);
    map_buf_3_o_ap_vld : OUT STD_LOGIC;
    map_buf_4_i : IN STD_LOGIC_VECTOR (2 downto 0);
    map_buf_4_o : OUT STD_LOGIC_VECTOR (2 downto 0);
    map_buf_4_o_ap_vld : OUT STD_LOGIC;
    map_buf_5_i : IN STD_LOGIC_VECTOR (2 downto 0);
    map_buf_5_o : OUT STD_LOGIC_VECTOR (2 downto 0);
    map_buf_5_o_ap_vld : OUT STD_LOGIC;
    map_buf_6_i : IN STD_LOGIC_VECTOR (1 downto 0);
    map_buf_6_o : OUT STD_LOGIC_VECTOR (1 downto 0);
    map_buf_6_o_ap_vld : OUT STD_LOGIC;
    map_buf_7_i : IN STD_LOGIC_VECTOR (0 downto 0);
    map_buf_7_o : OUT STD_LOGIC_VECTOR (0 downto 0);
    map_buf_7_o_ap_vld : OUT STD_LOGIC;
    map_buf_8_i : IN STD_LOGIC_VECTOR (3 downto 0);
    map_buf_8_o : OUT STD_LOGIC_VECTOR (3 downto 0);
    map_buf_8_o_ap_vld : OUT STD_LOGIC;
    map_buf_9_i : IN STD_LOGIC_VECTOR (3 downto 0);
    map_buf_9_o : OUT STD_LOGIC_VECTOR (3 downto 0);
    map_buf_9_o_ap_vld : OUT STD_LOGIC;
    map_buf_10_i : IN STD_LOGIC_VECTOR (3 downto 0);
    map_buf_10_o : OUT STD_LOGIC_VECTOR (3 downto 0);
    map_buf_10_o_ap_vld : OUT STD_LOGIC;
    map_buf_11_i : IN STD_LOGIC_VECTOR (3 downto 0);
    map_buf_11_o : OUT STD_LOGIC_VECTOR (3 downto 0);
    map_buf_11_o_ap_vld : OUT STD_LOGIC;
    map_buf_12_i : IN STD_LOGIC_VECTOR (2 downto 0);
    map_buf_12_o : OUT STD_LOGIC_VECTOR (2 downto 0);
    map_buf_12_o_ap_vld : OUT STD_LOGIC;
    map_buf_13_i : IN STD_LOGIC_VECTOR (2 downto 0);
    map_buf_13_o : OUT STD_LOGIC_VECTOR (2 downto 0);
    map_buf_13_o_ap_vld : OUT STD_LOGIC;
    map_buf_14_i : IN STD_LOGIC_VECTOR (1 downto 0);
    map_buf_14_o : OUT STD_LOGIC_VECTOR (1 downto 0);
    map_buf_14_o_ap_vld : OUT STD_LOGIC;
    map_buf_15_i : IN STD_LOGIC_VECTOR (3 downto 0);
    map_buf_15_o : OUT STD_LOGIC_VECTOR (3 downto 0);
    map_buf_15_o_ap_vld : OUT STD_LOGIC;
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    B : IN STD_LOGIC_VECTOR (63 downto 0);
    K : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of spmm_hls_load_dense_accoding_A is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (18 downto 0) := "0000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (18 downto 0) := "0000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (18 downto 0) := "0000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (18 downto 0) := "0000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (18 downto 0) := "0000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (18 downto 0) := "0001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (18 downto 0) := "0010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (18 downto 0) := "0100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv28_1 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal gmem1_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal map_buf_0_read_reg_778 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal zext_ln62_fu_482_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln62_reg_875 : STD_LOGIC_VECTOR (61 downto 0);
    signal map_buf_1_load_cast_fu_486_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_1_load_cast_reg_880 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_2_load_cast_fu_490_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_2_load_cast_reg_886 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_3_load_cast_cast_fu_494_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_3_load_cast_cast_reg_892 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_4_load_cast_fu_502_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_4_load_cast_reg_898 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_5_load_cast_fu_506_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_5_load_cast_reg_904 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_6_load_cast_cast_fu_514_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_6_load_cast_cast_reg_910 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_7_load_cast_cast_fu_518_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_7_load_cast_cast_reg_916 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_8_load_cast_fu_526_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_8_load_cast_reg_922 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_9_load_cast_fu_530_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_9_load_cast_reg_928 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_10_load_cast_fu_534_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_10_load_cast_reg_934 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_11_load_cast_fu_538_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_11_load_cast_reg_940 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_12_load_cast_cast_cast_fu_546_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_12_load_cast_cast_cast_reg_946 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_13_load_cast_cast_cast_fu_554_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_13_load_cast_cast_cast_reg_952 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_14_load_cast_cast_cast_fu_562_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_14_load_cast_cast_cast_reg_958 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln51_fu_566_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln51_reg_964 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln51_1_fu_578_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln51_1_reg_970 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln51_fu_582_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln51_reg_975 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal x_col_V_fu_602_p18 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_reg_984 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln51_fu_596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_fu_624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_reg_989 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_fu_630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_reg_993 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal targetBlock_reg_998 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_load_fu_461_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_3_load_reg_1002 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal icmp_ln61_fu_695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_reg_1008 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_704_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal mul_ln62_reg_1017 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal trunc_ln7_reg_1022 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal trunc_ln62_fu_745_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln62_reg_1033 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal trunc_ln64_fu_749_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln64_reg_1038 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_ap_start : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_ap_done : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_ap_idle : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_ap_ready : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_0_ap_vld : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_15 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_15_ap_vld : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_14 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_14_ap_vld : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_13 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_13_ap_vld : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_12 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_12_ap_vld : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_11 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_11_ap_vld : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_10 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_10_ap_vld : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_9 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_9_ap_vld : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_8 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_8_ap_vld : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_7 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_7_ap_vld : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_6 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_6_ap_vld : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_5 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_5_ap_vld : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_4 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_4_ap_vld : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_3_ap_vld : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_2 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_2_ap_vld : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_1_ap_vld : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_0_loc_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_0_loc_0_out_ap_vld : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_start : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_done : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_idle : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_ready : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_ap_start : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_ap_done : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_ap_idle : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_ap_ready : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_WVALID : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_WLAST : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_RREADY : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_BREADY : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_7_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_7_ce0 : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_7_we0 : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_6_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_6_ce0 : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_6_we0 : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_5_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_5_ce0 : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_5_we0 : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_4_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_4_ce0 : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_4_we0 : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_3_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_3_ce0 : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_3_we0 : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_2_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_2_ce0 : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_2_we0 : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_1_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_1_ce0 : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_1_we0 : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_0_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_0_ce0 : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_0_we0 : STD_LOGIC;
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal map_buf_0_loc_2_fu_170 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal sext_ln62_fu_731_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_3_fu_166 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_6_fu_753_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state19_on_subcall_done : BOOLEAN;
    signal ap_sig_allocacmp_i_3_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_635_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_fu_472_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmp285_fu_476_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln62_fu_482_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal map_buf_6_load_cast_fu_510_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal map_buf_12_load_cast_cast_fu_542_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal map_buf_13_load_cast_cast_fu_550_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal map_buf_14_load_cast_cast_fu_558_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal cmp285_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_472_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_35_fu_570_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_3_fu_586_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal x_col_V_fu_602_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln61_fu_668_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_672_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_672_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln61_fu_695_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_704_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_704_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal shl_ln_fu_709_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln62_fu_716_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_fu_741_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal grp_fu_704_p10 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component spmm_hls_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        map_buf_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        map_buf_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        map_buf_0_ap_vld : OUT STD_LOGIC;
        map_buf_15 : OUT STD_LOGIC_VECTOR (3 downto 0);
        map_buf_15_ap_vld : OUT STD_LOGIC;
        map_buf_14 : OUT STD_LOGIC_VECTOR (1 downto 0);
        map_buf_14_ap_vld : OUT STD_LOGIC;
        map_buf_13 : OUT STD_LOGIC_VECTOR (2 downto 0);
        map_buf_13_ap_vld : OUT STD_LOGIC;
        map_buf_12 : OUT STD_LOGIC_VECTOR (2 downto 0);
        map_buf_12_ap_vld : OUT STD_LOGIC;
        map_buf_11 : OUT STD_LOGIC_VECTOR (3 downto 0);
        map_buf_11_ap_vld : OUT STD_LOGIC;
        map_buf_10 : OUT STD_LOGIC_VECTOR (3 downto 0);
        map_buf_10_ap_vld : OUT STD_LOGIC;
        map_buf_9 : OUT STD_LOGIC_VECTOR (3 downto 0);
        map_buf_9_ap_vld : OUT STD_LOGIC;
        map_buf_8 : OUT STD_LOGIC_VECTOR (3 downto 0);
        map_buf_8_ap_vld : OUT STD_LOGIC;
        map_buf_7 : OUT STD_LOGIC_VECTOR (0 downto 0);
        map_buf_7_ap_vld : OUT STD_LOGIC;
        map_buf_6 : OUT STD_LOGIC_VECTOR (1 downto 0);
        map_buf_6_ap_vld : OUT STD_LOGIC;
        map_buf_5 : OUT STD_LOGIC_VECTOR (2 downto 0);
        map_buf_5_ap_vld : OUT STD_LOGIC;
        map_buf_4 : OUT STD_LOGIC_VECTOR (2 downto 0);
        map_buf_4_ap_vld : OUT STD_LOGIC;
        map_buf_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
        map_buf_3_ap_vld : OUT STD_LOGIC;
        map_buf_2 : OUT STD_LOGIC_VECTOR (1 downto 0);
        map_buf_2_ap_vld : OUT STD_LOGIC;
        map_buf_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        map_buf_1_ap_vld : OUT STD_LOGIC;
        map_buf_0_loc_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        map_buf_0_loc_0_out_ap_vld : OUT STD_LOGIC );
    end component;


    component spmm_hls_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        i_3 : IN STD_LOGIC_VECTOR (3 downto 0);
        cmp_i : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component spmm_hls_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln62 : IN STD_LOGIC_VECTOR (61 downto 0);
        K : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_ptr_7_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_ptr_7_ce0 : OUT STD_LOGIC;
        dense_ptr_7_we0 : OUT STD_LOGIC;
        dense_ptr_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_ptr_6_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_ptr_6_ce0 : OUT STD_LOGIC;
        dense_ptr_6_we0 : OUT STD_LOGIC;
        dense_ptr_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_ptr_5_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_ptr_5_ce0 : OUT STD_LOGIC;
        dense_ptr_5_we0 : OUT STD_LOGIC;
        dense_ptr_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_ptr_4_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_ptr_4_ce0 : OUT STD_LOGIC;
        dense_ptr_4_we0 : OUT STD_LOGIC;
        dense_ptr_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_ptr_3_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_ptr_3_ce0 : OUT STD_LOGIC;
        dense_ptr_3_we0 : OUT STD_LOGIC;
        dense_ptr_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_ptr_2_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_ptr_2_ce0 : OUT STD_LOGIC;
        dense_ptr_2_we0 : OUT STD_LOGIC;
        dense_ptr_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_ptr_1_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_ptr_1_ce0 : OUT STD_LOGIC;
        dense_ptr_1_we0 : OUT STD_LOGIC;
        dense_ptr_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_ptr_0_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_ptr_0_ce0 : OUT STD_LOGIC;
        dense_ptr_0_we0 : OUT STD_LOGIC;
        dense_ptr_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln62_1 : IN STD_LOGIC_VECTOR (19 downto 0);
        trunc_ln8 : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component spmm_hls_mux_164_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (30 downto 0);
        din2 : IN STD_LOGIC_VECTOR (30 downto 0);
        din3 : IN STD_LOGIC_VECTOR (30 downto 0);
        din4 : IN STD_LOGIC_VECTOR (30 downto 0);
        din5 : IN STD_LOGIC_VECTOR (30 downto 0);
        din6 : IN STD_LOGIC_VECTOR (30 downto 0);
        din7 : IN STD_LOGIC_VECTOR (30 downto 0);
        din8 : IN STD_LOGIC_VECTOR (30 downto 0);
        din9 : IN STD_LOGIC_VECTOR (30 downto 0);
        din10 : IN STD_LOGIC_VECTOR (30 downto 0);
        din11 : IN STD_LOGIC_VECTOR (30 downto 0);
        din12 : IN STD_LOGIC_VECTOR (30 downto 0);
        din13 : IN STD_LOGIC_VECTOR (30 downto 0);
        din14 : IN STD_LOGIC_VECTOR (30 downto 0);
        din15 : IN STD_LOGIC_VECTOR (30 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component spmm_hls_mux_164_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component spmm_hls_mul_32ns_31ns_62_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (30 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (61 downto 0) );
    end component;


    component spmm_hls_mul_32s_32s_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391 : component spmm_hls_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_ap_start,
        ap_done => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_ap_done,
        ap_idle => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_ap_idle,
        ap_ready => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_ap_ready,
        map_buf_0_load => map_buf_0_read_reg_778,
        map_buf_0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_0,
        map_buf_0_ap_vld => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_0_ap_vld,
        map_buf_15 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_15,
        map_buf_15_ap_vld => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_15_ap_vld,
        map_buf_14 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_14,
        map_buf_14_ap_vld => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_14_ap_vld,
        map_buf_13 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_13,
        map_buf_13_ap_vld => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_13_ap_vld,
        map_buf_12 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_12,
        map_buf_12_ap_vld => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_12_ap_vld,
        map_buf_11 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_11,
        map_buf_11_ap_vld => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_11_ap_vld,
        map_buf_10 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_10,
        map_buf_10_ap_vld => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_10_ap_vld,
        map_buf_9 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_9,
        map_buf_9_ap_vld => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_9_ap_vld,
        map_buf_8 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_8,
        map_buf_8_ap_vld => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_8_ap_vld,
        map_buf_7 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_7,
        map_buf_7_ap_vld => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_7_ap_vld,
        map_buf_6 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_6,
        map_buf_6_ap_vld => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_6_ap_vld,
        map_buf_5 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_5,
        map_buf_5_ap_vld => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_5_ap_vld,
        map_buf_4 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_4,
        map_buf_4_ap_vld => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_4_ap_vld,
        map_buf_3 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_3,
        map_buf_3_ap_vld => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_3_ap_vld,
        map_buf_2 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_2,
        map_buf_2_ap_vld => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_2_ap_vld,
        map_buf_1 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_1,
        map_buf_1_ap_vld => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_1_ap_vld,
        map_buf_0_loc_0_out => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_0_loc_0_out,
        map_buf_0_loc_0_out_ap_vld => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_0_loc_0_out_ap_vld);

    grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429 : component spmm_hls_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_start,
        ap_done => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_done,
        ap_idle => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_idle,
        ap_ready => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_ready,
        i_3 => trunc_ln51_reg_975,
        cmp_i => cmp_i_reg_993,
        ap_return => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_return);

    grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435 : component spmm_hls_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_ap_start,
        ap_done => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_ap_done,
        ap_idle => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_ap_idle,
        ap_ready => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_ap_ready,
        m_axi_gmem1_AWVALID => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => ap_const_logic_0,
        m_axi_gmem1_AWADDR => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => ap_const_logic_0,
        m_axi_gmem1_WDATA => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
        m_axi_gmem1_RID => m_axi_gmem1_RID,
        m_axi_gmem1_RFIFONUM => m_axi_gmem1_RFIFONUM,
        m_axi_gmem1_RUSER => m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP => m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID => ap_const_logic_0,
        m_axi_gmem1_BREADY => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => ap_const_lv2_0,
        m_axi_gmem1_BID => ap_const_lv1_0,
        m_axi_gmem1_BUSER => ap_const_lv1_0,
        sext_ln62 => trunc_ln7_reg_1022,
        K => K,
        dense_ptr_7_address0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_7_address0,
        dense_ptr_7_ce0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_7_ce0,
        dense_ptr_7_we0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_7_we0,
        dense_ptr_7_d0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_7_d0,
        dense_ptr_6_address0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_6_address0,
        dense_ptr_6_ce0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_6_ce0,
        dense_ptr_6_we0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_6_we0,
        dense_ptr_6_d0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_6_d0,
        dense_ptr_5_address0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_5_address0,
        dense_ptr_5_ce0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_5_ce0,
        dense_ptr_5_we0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_5_we0,
        dense_ptr_5_d0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_5_d0,
        dense_ptr_4_address0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_4_address0,
        dense_ptr_4_ce0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_4_ce0,
        dense_ptr_4_we0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_4_we0,
        dense_ptr_4_d0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_4_d0,
        dense_ptr_3_address0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_3_address0,
        dense_ptr_3_ce0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_3_ce0,
        dense_ptr_3_we0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_3_we0,
        dense_ptr_3_d0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_3_d0,
        dense_ptr_2_address0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_2_address0,
        dense_ptr_2_ce0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_2_ce0,
        dense_ptr_2_we0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_2_we0,
        dense_ptr_2_d0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_2_d0,
        dense_ptr_1_address0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_1_address0,
        dense_ptr_1_ce0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_1_ce0,
        dense_ptr_1_we0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_1_we0,
        dense_ptr_1_d0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_1_d0,
        dense_ptr_0_address0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_0_address0,
        dense_ptr_0_ce0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_0_ce0,
        dense_ptr_0_we0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_0_we0,
        dense_ptr_0_d0 => grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_0_d0,
        trunc_ln62_1 => trunc_ln62_reg_1033,
        trunc_ln8 => trunc_ln64_reg_1038);

    mux_164_31_1_1_U91 : component spmm_hls_mux_164_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 31,
        din2_WIDTH => 31,
        din3_WIDTH => 31,
        din4_WIDTH => 31,
        din5_WIDTH => 31,
        din6_WIDTH => 31,
        din7_WIDTH => 31,
        din8_WIDTH => 31,
        din9_WIDTH => 31,
        din10_WIDTH => 31,
        din11_WIDTH => 31,
        din12_WIDTH => 31,
        din13_WIDTH => 31,
        din14_WIDTH => 31,
        din15_WIDTH => 31,
        din16_WIDTH => 4,
        dout_WIDTH => 31)
    port map (
        din0 => p_read,
        din1 => p_read1,
        din2 => p_read2,
        din3 => p_read3,
        din4 => p_read4,
        din5 => p_read5,
        din6 => p_read6,
        din7 => p_read7,
        din8 => p_read8,
        din9 => p_read9,
        din10 => p_read10,
        din11 => p_read11,
        din12 => p_read12,
        din13 => p_read13,
        din14 => p_read14,
        din15 => p_read15,
        din16 => x_col_V_fu_602_p17,
        dout => x_col_V_fu_602_p18);

    mux_164_32_1_1_U92 : component spmm_hls_mux_164_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => map_buf_0_loc_2_fu_170,
        din1 => map_buf_1_load_cast_reg_880,
        din2 => map_buf_2_load_cast_reg_886,
        din3 => map_buf_3_load_cast_cast_reg_892,
        din4 => map_buf_4_load_cast_reg_898,
        din5 => map_buf_5_load_cast_reg_904,
        din6 => map_buf_6_load_cast_cast_reg_910,
        din7 => map_buf_7_load_cast_cast_reg_916,
        din8 => map_buf_8_load_cast_reg_922,
        din9 => map_buf_9_load_cast_reg_928,
        din10 => map_buf_10_load_cast_reg_934,
        din11 => map_buf_11_load_cast_reg_940,
        din12 => map_buf_12_load_cast_cast_cast_reg_946,
        din13 => map_buf_13_load_cast_cast_cast_reg_952,
        din14 => map_buf_14_load_cast_cast_cast_reg_958,
        din15 => zext_ln51_reg_964,
        din16 => trunc_ln51_reg_975,
        dout => tmp_fu_635_p18);

    mux_164_32_1_1_U93 : component spmm_hls_mux_164_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => map_buf_0_loc_2_fu_170,
        din1 => map_buf_1_load_cast_reg_880,
        din2 => map_buf_2_load_cast_reg_886,
        din3 => map_buf_3_load_cast_cast_reg_892,
        din4 => map_buf_4_load_cast_reg_898,
        din5 => map_buf_5_load_cast_reg_904,
        din6 => map_buf_6_load_cast_cast_reg_910,
        din7 => map_buf_7_load_cast_cast_reg_916,
        din8 => map_buf_8_load_cast_reg_922,
        din9 => map_buf_9_load_cast_reg_928,
        din10 => map_buf_10_load_cast_reg_934,
        din11 => map_buf_11_load_cast_reg_940,
        din12 => map_buf_12_load_cast_cast_cast_reg_946,
        din13 => map_buf_13_load_cast_cast_cast_reg_952,
        din14 => map_buf_14_load_cast_cast_cast_reg_958,
        din15 => zext_ln51_reg_964,
        din16 => tmp_5_fu_672_p17,
        dout => tmp_5_fu_672_p18);

    mul_32ns_31ns_62_2_1_U94 : component spmm_hls_mul_32ns_31ns_62_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 31,
        dout_WIDTH => 62)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_704_p0,
        din1 => grp_fu_704_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_704_p2);

    mul_32s_32s_32_2_1_U95 : component spmm_hls_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => i_3_load_reg_1002,
        din1 => K,
        ce => ap_const_logic_1,
        dout => grp_fu_741_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_ap_ready = ap_const_logic_1)) then 
                    grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_ready = ap_const_logic_1)) then 
                    grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_ap_ready = ap_const_logic_1)) then 
                    grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_3_fu_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_3_fu_166 <= ap_const_lv32_0;
            elsif (((targetBlock_reg_998 = ap_const_lv1_0) and (icmp_ln54_reg_989 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                i_3_fu_166 <= ap_const_lv32_80000000;
            elsif (((ap_const_boolean_0 = ap_block_state19_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                i_3_fu_166 <= i_6_fu_753_p2;
            end if; 
        end if;
    end process;

    map_buf_0_loc_2_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_done = ap_const_logic_1) and (grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_return = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                map_buf_0_loc_2_fu_170 <= tmp_fu_635_p18;
            elsif (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_0_loc_0_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                map_buf_0_loc_2_fu_170 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_0_loc_0_out;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln54_fu_624_p2 = ap_const_lv1_1) and (icmp_ln51_fu_596_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                cmp_i_reg_993 <= cmp_i_fu_630_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                i_3_load_reg_1002 <= grp_load_fu_461_p1;
                icmp_ln61_reg_1008 <= icmp_ln61_fu_695_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln51_fu_596_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                icmp_ln54_reg_989 <= icmp_ln54_fu_624_p2;
                x_col_V_reg_984 <= x_col_V_fu_602_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                map_buf_0_read_reg_778 <= map_buf_0_i;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                    map_buf_10_load_cast_reg_934(3 downto 0) <= map_buf_10_load_cast_fu_534_p1(3 downto 0);
                    map_buf_11_load_cast_reg_940(3 downto 0) <= map_buf_11_load_cast_fu_538_p1(3 downto 0);
                    map_buf_12_load_cast_cast_cast_reg_946(3 downto 0) <= map_buf_12_load_cast_cast_cast_fu_546_p1(3 downto 0);
                    map_buf_13_load_cast_cast_cast_reg_952(3 downto 0) <= map_buf_13_load_cast_cast_cast_fu_554_p1(3 downto 0);
                    map_buf_14_load_cast_cast_cast_reg_958(3 downto 0) <= map_buf_14_load_cast_cast_cast_fu_562_p1(3 downto 0);
                    map_buf_1_load_cast_reg_880(0) <= map_buf_1_load_cast_fu_486_p1(0);
                    map_buf_2_load_cast_reg_886(1 downto 0) <= map_buf_2_load_cast_fu_490_p1(1 downto 0);
                    map_buf_3_load_cast_cast_reg_892(1 downto 0) <= map_buf_3_load_cast_cast_fu_494_p3(1 downto 0);
                    map_buf_4_load_cast_reg_898(2 downto 0) <= map_buf_4_load_cast_fu_502_p1(2 downto 0);
                    map_buf_5_load_cast_reg_904(2 downto 0) <= map_buf_5_load_cast_fu_506_p1(2 downto 0);
                    map_buf_6_load_cast_cast_reg_910(2 downto 0) <= map_buf_6_load_cast_cast_fu_514_p1(2 downto 0);
                    map_buf_7_load_cast_cast_reg_916(2 downto 0) <= map_buf_7_load_cast_cast_fu_518_p3(2 downto 0);
                    map_buf_8_load_cast_reg_922(3 downto 0) <= map_buf_8_load_cast_fu_526_p1(3 downto 0);
                    map_buf_9_load_cast_reg_928(3 downto 0) <= map_buf_9_load_cast_fu_530_p1(3 downto 0);
                    zext_ln51_1_reg_970(30 downto 0) <= zext_ln51_1_fu_578_p1(30 downto 0);
                    zext_ln51_reg_964(3 downto 0) <= zext_ln51_fu_566_p1(3 downto 0);
                    zext_ln62_reg_875(31 downto 0) <= zext_ln62_fu_482_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                mul_ln62_reg_1017 <= grp_fu_704_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                targetBlock_reg_998 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                trunc_ln51_reg_975 <= trunc_ln51_fu_582_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                trunc_ln62_reg_1033 <= trunc_ln62_fu_745_p1;
                trunc_ln64_reg_1038 <= trunc_ln64_fu_749_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                trunc_ln7_reg_1022 <= add_ln62_fu_716_p2(63 downto 2);
            end if;
        end if;
    end process;
    zext_ln62_reg_875(61 downto 32) <= "000000000000000000000000000000";
    map_buf_1_load_cast_reg_880(31 downto 1) <= "0000000000000000000000000000000";
    map_buf_2_load_cast_reg_886(31 downto 2) <= "000000000000000000000000000000";
    map_buf_3_load_cast_cast_reg_892(31 downto 2) <= "000000000000000000000000000000";
    map_buf_4_load_cast_reg_898(31 downto 3) <= "00000000000000000000000000000";
    map_buf_5_load_cast_reg_904(31 downto 3) <= "00000000000000000000000000000";
    map_buf_6_load_cast_cast_reg_910(31 downto 3) <= "00000000000000000000000000000";
    map_buf_7_load_cast_cast_reg_916(31 downto 3) <= "00000000000000000000000000000";
    map_buf_8_load_cast_reg_922(31 downto 4) <= "0000000000000000000000000000";
    map_buf_9_load_cast_reg_928(31 downto 4) <= "0000000000000000000000000000";
    map_buf_10_load_cast_reg_934(31 downto 4) <= "0000000000000000000000000000";
    map_buf_11_load_cast_reg_940(31 downto 4) <= "0000000000000000000000000000";
    map_buf_12_load_cast_cast_cast_reg_946(31 downto 4) <= "0000000000000000000000000000";
    map_buf_13_load_cast_cast_cast_reg_952(31 downto 4) <= "0000000000000000000000000000";
    map_buf_14_load_cast_cast_cast_reg_958(31 downto 4) <= "0000000000000000000000000000";
    zext_ln51_reg_964(31 downto 4) <= "0000000000000000000000000000";
    zext_ln51_1_reg_970(31) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem1_ARREADY, ap_CS_fsm_state11, ap_CS_fsm_state5, icmp_ln51_fu_596_p2, icmp_ln54_fu_624_p2, ap_CS_fsm_state7, ap_CS_fsm_state8, icmp_ln61_fu_695_p2, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_ap_done, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state19, ap_block_state19_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln51_fu_596_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((icmp_ln54_fu_624_p2 = ap_const_lv1_0) and (icmp_ln51_fu_596_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((icmp_ln61_fu_695_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (m_axi_gmem1_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((ap_const_boolean_0 = ap_block_state19_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln62_fu_716_p2 <= std_logic_vector(unsigned(shl_ln_fu_709_p3) + unsigned(B));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(m_axi_gmem1_ARREADY)
    begin
        if ((m_axi_gmem1_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(ap_block_state19_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state19_on_subcall_done)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_ap_done)
    begin
        if ((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_done)
    begin
        if ((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state19_on_subcall_done_assign_proc : process(icmp_ln61_reg_1008, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_ap_done)
    begin
                ap_block_state19_on_subcall_done <= ((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_ap_done = ap_const_logic_0) and (icmp_ln61_reg_1008 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state5, icmp_ln51_fu_596_p2)
    begin
        if ((((icmp_ln51_fu_596_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln51_fu_596_p2)
    begin
        if (((icmp_ln51_fu_596_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_3_load_assign_proc : process(icmp_ln54_reg_989, targetBlock_reg_998, ap_CS_fsm_state8, i_3_fu_166)
    begin
        if (((targetBlock_reg_998 = ap_const_lv1_0) and (icmp_ln54_reg_989 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_sig_allocacmp_i_3_load <= ap_const_lv32_80000000;
        else 
            ap_sig_allocacmp_i_3_load <= i_3_fu_166;
        end if; 
    end process;

    cmp285_fu_476_p0 <= K;
    cmp285_fu_476_p2 <= "1" when (signed(cmp285_fu_476_p0) > signed(ap_const_lv32_0)) else "0";
    cmp_i_fu_630_p2 <= "1" when (x_col_V_fu_602_p18 = p_read) else "0";
    dense_ptr_0_address0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_0_address0;
    dense_ptr_0_ce0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_0_ce0;
    dense_ptr_0_d0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_0_d0;
    dense_ptr_0_we0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_0_we0;
    dense_ptr_1_address0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_1_address0;
    dense_ptr_1_ce0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_1_ce0;
    dense_ptr_1_d0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_1_d0;
    dense_ptr_1_we0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_1_we0;
    dense_ptr_2_address0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_2_address0;
    dense_ptr_2_ce0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_2_ce0;
    dense_ptr_2_d0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_2_d0;
    dense_ptr_2_we0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_2_we0;
    dense_ptr_3_address0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_3_address0;
    dense_ptr_3_ce0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_3_ce0;
    dense_ptr_3_d0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_3_d0;
    dense_ptr_3_we0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_3_we0;
    dense_ptr_4_address0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_4_address0;
    dense_ptr_4_ce0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_4_ce0;
    dense_ptr_4_d0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_4_d0;
    dense_ptr_4_we0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_4_we0;
    dense_ptr_5_address0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_5_address0;
    dense_ptr_5_ce0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_5_ce0;
    dense_ptr_5_d0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_5_d0;
    dense_ptr_5_we0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_5_we0;
    dense_ptr_6_address0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_6_address0;
    dense_ptr_6_ce0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_6_ce0;
    dense_ptr_6_d0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_6_d0;
    dense_ptr_6_we0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_6_we0;
    dense_ptr_7_address0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_7_address0;
    dense_ptr_7_ce0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_7_ce0;
    dense_ptr_7_d0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_7_d0;
    dense_ptr_7_we0 <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_dense_ptr_7_we0;
    empty_35_fu_570_p3 <= 
        empty_fu_472_p1 when (cmp285_fu_476_p2(0) = '1') else 
        ap_const_lv31_0;
    empty_fu_472_p0 <= K;
    empty_fu_472_p1 <= empty_fu_472_p0(31 - 1 downto 0);

    gmem1_blk_n_AR_assign_proc : process(m_axi_gmem1_ARREADY, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            gmem1_blk_n_AR <= m_axi_gmem1_ARREADY;
        else 
            gmem1_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_704_p0 <= zext_ln62_reg_875(32 - 1 downto 0);
    grp_fu_704_p1 <= grp_fu_704_p10(31 - 1 downto 0);
    grp_fu_704_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_col_V_reg_984),62));
    grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_ap_start <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_ap_start_reg;
    grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_start <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_start_reg;
    grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_ap_start <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_ap_start_reg;

    grp_load_fu_461_p1_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, i_3_fu_166, ap_sig_allocacmp_i_3_load)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_load_fu_461_p1 <= ap_sig_allocacmp_i_3_load;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_load_fu_461_p1 <= i_3_fu_166;
        else 
            grp_load_fu_461_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_6_fu_753_p2 <= std_logic_vector(signed(i_3_load_reg_1002) + signed(ap_const_lv32_1));
    icmp_ln51_fu_596_p2 <= "1" when (signed(tmp_3_fu_586_p4) < signed(ap_const_lv28_1)) else "0";
    icmp_ln54_fu_624_p2 <= "1" when (signed(grp_load_fu_461_p1) > signed(ap_const_lv32_0)) else "0";
    icmp_ln61_fu_695_p1 <= grp_load_fu_461_p1;
    icmp_ln61_fu_695_p2 <= "1" when (tmp_5_fu_672_p18 = icmp_ln61_fu_695_p1) else "0";

    m_axi_gmem1_ARADDR_assign_proc : process(m_axi_gmem1_ARREADY, ap_CS_fsm_state11, icmp_ln61_reg_1008, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARADDR, ap_CS_fsm_state18, ap_CS_fsm_state19, sext_ln62_fu_731_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (m_axi_gmem1_ARREADY = ap_const_logic_1))) then 
            m_axi_gmem1_ARADDR <= sext_ln62_fu_731_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((icmp_ln61_reg_1008 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            m_axi_gmem1_ARADDR <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARADDR;
        else 
            m_axi_gmem1_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem1_ARBURST_assign_proc : process(icmp_ln61_reg_1008, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARBURST, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((icmp_ln61_reg_1008 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            m_axi_gmem1_ARBURST <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARBURST;
        else 
            m_axi_gmem1_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem1_ARCACHE_assign_proc : process(icmp_ln61_reg_1008, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARCACHE, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((icmp_ln61_reg_1008 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            m_axi_gmem1_ARCACHE <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARCACHE;
        else 
            m_axi_gmem1_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem1_ARID_assign_proc : process(icmp_ln61_reg_1008, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARID, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((icmp_ln61_reg_1008 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            m_axi_gmem1_ARID <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARID;
        else 
            m_axi_gmem1_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem1_ARLEN_assign_proc : process(m_axi_gmem1_ARREADY, ap_CS_fsm_state11, zext_ln51_1_reg_970, icmp_ln61_reg_1008, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARLEN, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (m_axi_gmem1_ARREADY = ap_const_logic_1))) then 
            m_axi_gmem1_ARLEN <= zext_ln51_1_reg_970;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((icmp_ln61_reg_1008 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            m_axi_gmem1_ARLEN <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARLEN;
        else 
            m_axi_gmem1_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem1_ARLOCK_assign_proc : process(icmp_ln61_reg_1008, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARLOCK, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((icmp_ln61_reg_1008 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            m_axi_gmem1_ARLOCK <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARLOCK;
        else 
            m_axi_gmem1_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem1_ARPROT_assign_proc : process(icmp_ln61_reg_1008, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARPROT, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((icmp_ln61_reg_1008 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            m_axi_gmem1_ARPROT <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARPROT;
        else 
            m_axi_gmem1_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem1_ARQOS_assign_proc : process(icmp_ln61_reg_1008, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARQOS, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((icmp_ln61_reg_1008 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            m_axi_gmem1_ARQOS <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARQOS;
        else 
            m_axi_gmem1_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem1_ARREGION_assign_proc : process(icmp_ln61_reg_1008, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARREGION, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((icmp_ln61_reg_1008 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            m_axi_gmem1_ARREGION <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARREGION;
        else 
            m_axi_gmem1_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem1_ARSIZE_assign_proc : process(icmp_ln61_reg_1008, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARSIZE, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((icmp_ln61_reg_1008 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            m_axi_gmem1_ARSIZE <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARSIZE;
        else 
            m_axi_gmem1_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem1_ARUSER_assign_proc : process(icmp_ln61_reg_1008, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARUSER, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((icmp_ln61_reg_1008 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            m_axi_gmem1_ARUSER <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARUSER;
        else 
            m_axi_gmem1_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem1_ARVALID_assign_proc : process(m_axi_gmem1_ARREADY, ap_CS_fsm_state11, icmp_ln61_reg_1008, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARVALID, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (m_axi_gmem1_ARREADY = ap_const_logic_1))) then 
            m_axi_gmem1_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((icmp_ln61_reg_1008 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            m_axi_gmem1_ARVALID <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_ARVALID;
        else 
            m_axi_gmem1_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem1_AWADDR <= ap_const_lv64_0;
    m_axi_gmem1_AWBURST <= ap_const_lv2_0;
    m_axi_gmem1_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem1_AWID <= ap_const_lv1_0;
    m_axi_gmem1_AWLEN <= ap_const_lv32_0;
    m_axi_gmem1_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem1_AWPROT <= ap_const_lv3_0;
    m_axi_gmem1_AWQOS <= ap_const_lv4_0;
    m_axi_gmem1_AWREGION <= ap_const_lv4_0;
    m_axi_gmem1_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem1_AWUSER <= ap_const_lv1_0;
    m_axi_gmem1_AWVALID <= ap_const_logic_0;
    m_axi_gmem1_BREADY <= ap_const_logic_0;

    m_axi_gmem1_RREADY_assign_proc : process(icmp_ln61_reg_1008, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_RREADY, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((icmp_ln61_reg_1008 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            m_axi_gmem1_RREADY <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435_m_axi_gmem1_RREADY;
        else 
            m_axi_gmem1_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem1_WDATA <= ap_const_lv32_0;
    m_axi_gmem1_WID <= ap_const_lv1_0;
    m_axi_gmem1_WLAST <= ap_const_logic_0;
    m_axi_gmem1_WSTRB <= ap_const_lv4_0;
    m_axi_gmem1_WUSER <= ap_const_lv1_0;
    m_axi_gmem1_WVALID <= ap_const_logic_0;

    map_buf_0_o_assign_proc : process(map_buf_0_i, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_return, ap_CS_fsm_state7, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_0, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_0_ap_vld, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_done, ap_CS_fsm_state3, tmp_fu_635_p18)
    begin
        if (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_done = ap_const_logic_1) and (grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_return = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            map_buf_0_o <= tmp_fu_635_p18;
        elsif (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            map_buf_0_o <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_0;
        else 
            map_buf_0_o <= map_buf_0_i;
        end if; 
    end process;


    map_buf_0_o_ap_vld_assign_proc : process(grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_return, ap_CS_fsm_state7, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_0_ap_vld, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_done, ap_CS_fsm_state3)
    begin
        if (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_done = ap_const_logic_1) and (grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429_ap_return = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            map_buf_0_o_ap_vld <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            map_buf_0_o_ap_vld <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_0_ap_vld;
        else 
            map_buf_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    map_buf_10_load_cast_fu_534_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(map_buf_10_i),32));

    map_buf_10_o_assign_proc : process(map_buf_10_i, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_10, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_10_ap_vld, ap_CS_fsm_state3)
    begin
        if (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_10_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            map_buf_10_o <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_10;
        else 
            map_buf_10_o <= map_buf_10_i;
        end if; 
    end process;


    map_buf_10_o_ap_vld_assign_proc : process(grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_10_ap_vld, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            map_buf_10_o_ap_vld <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_10_ap_vld;
        else 
            map_buf_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    map_buf_11_load_cast_fu_538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(map_buf_11_i),32));

    map_buf_11_o_assign_proc : process(map_buf_11_i, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_11, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_11_ap_vld, ap_CS_fsm_state3)
    begin
        if (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_11_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            map_buf_11_o <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_11;
        else 
            map_buf_11_o <= map_buf_11_i;
        end if; 
    end process;


    map_buf_11_o_ap_vld_assign_proc : process(grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_11_ap_vld, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            map_buf_11_o_ap_vld <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_11_ap_vld;
        else 
            map_buf_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    map_buf_12_load_cast_cast_cast_fu_546_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(map_buf_12_load_cast_cast_fu_542_p1),32));
        map_buf_12_load_cast_cast_fu_542_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(map_buf_12_i),4));


    map_buf_12_o_assign_proc : process(map_buf_12_i, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_12, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_12_ap_vld, ap_CS_fsm_state3)
    begin
        if (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_12_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            map_buf_12_o <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_12;
        else 
            map_buf_12_o <= map_buf_12_i;
        end if; 
    end process;


    map_buf_12_o_ap_vld_assign_proc : process(grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_12_ap_vld, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            map_buf_12_o_ap_vld <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_12_ap_vld;
        else 
            map_buf_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    map_buf_13_load_cast_cast_cast_fu_554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(map_buf_13_load_cast_cast_fu_550_p1),32));
        map_buf_13_load_cast_cast_fu_550_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(map_buf_13_i),4));


    map_buf_13_o_assign_proc : process(map_buf_13_i, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_13, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_13_ap_vld, ap_CS_fsm_state3)
    begin
        if (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_13_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            map_buf_13_o <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_13;
        else 
            map_buf_13_o <= map_buf_13_i;
        end if; 
    end process;


    map_buf_13_o_ap_vld_assign_proc : process(grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_13_ap_vld, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            map_buf_13_o_ap_vld <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_13_ap_vld;
        else 
            map_buf_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    map_buf_14_load_cast_cast_cast_fu_562_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(map_buf_14_load_cast_cast_fu_558_p1),32));
        map_buf_14_load_cast_cast_fu_558_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(map_buf_14_i),4));


    map_buf_14_o_assign_proc : process(map_buf_14_i, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_14, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_14_ap_vld, ap_CS_fsm_state3)
    begin
        if (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_14_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            map_buf_14_o <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_14;
        else 
            map_buf_14_o <= map_buf_14_i;
        end if; 
    end process;


    map_buf_14_o_ap_vld_assign_proc : process(grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_14_ap_vld, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            map_buf_14_o_ap_vld <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_14_ap_vld;
        else 
            map_buf_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    map_buf_15_o_assign_proc : process(map_buf_15_i, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_15, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_15_ap_vld, ap_CS_fsm_state3)
    begin
        if (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_15_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            map_buf_15_o <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_15;
        else 
            map_buf_15_o <= map_buf_15_i;
        end if; 
    end process;


    map_buf_15_o_ap_vld_assign_proc : process(grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_15_ap_vld, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            map_buf_15_o_ap_vld <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_15_ap_vld;
        else 
            map_buf_15_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    map_buf_1_load_cast_fu_486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(map_buf_1_i),32));

    map_buf_1_o_assign_proc : process(map_buf_1_i, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_1, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_1_ap_vld, ap_CS_fsm_state3)
    begin
        if (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            map_buf_1_o <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_1;
        else 
            map_buf_1_o <= map_buf_1_i;
        end if; 
    end process;


    map_buf_1_o_ap_vld_assign_proc : process(grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_1_ap_vld, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            map_buf_1_o_ap_vld <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_1_ap_vld;
        else 
            map_buf_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    map_buf_2_load_cast_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(map_buf_2_i),32));

    map_buf_2_o_assign_proc : process(map_buf_2_i, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_2, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_2_ap_vld, ap_CS_fsm_state3)
    begin
        if (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            map_buf_2_o <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_2;
        else 
            map_buf_2_o <= map_buf_2_i;
        end if; 
    end process;


    map_buf_2_o_ap_vld_assign_proc : process(grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_2_ap_vld, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            map_buf_2_o_ap_vld <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_2_ap_vld;
        else 
            map_buf_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    map_buf_3_load_cast_cast_fu_494_p3 <= 
        ap_const_lv32_3 when (map_buf_3_i(0) = '1') else 
        ap_const_lv32_0;

    map_buf_3_o_assign_proc : process(map_buf_3_i, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_3, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_3_ap_vld, ap_CS_fsm_state3)
    begin
        if (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_3_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            map_buf_3_o <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_3;
        else 
            map_buf_3_o <= map_buf_3_i;
        end if; 
    end process;


    map_buf_3_o_ap_vld_assign_proc : process(grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_3_ap_vld, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            map_buf_3_o_ap_vld <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_3_ap_vld;
        else 
            map_buf_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    map_buf_4_load_cast_fu_502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(map_buf_4_i),32));

    map_buf_4_o_assign_proc : process(map_buf_4_i, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_4, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_4_ap_vld, ap_CS_fsm_state3)
    begin
        if (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_4_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            map_buf_4_o <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_4;
        else 
            map_buf_4_o <= map_buf_4_i;
        end if; 
    end process;


    map_buf_4_o_ap_vld_assign_proc : process(grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_4_ap_vld, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            map_buf_4_o_ap_vld <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_4_ap_vld;
        else 
            map_buf_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    map_buf_5_load_cast_fu_506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(map_buf_5_i),32));

    map_buf_5_o_assign_proc : process(map_buf_5_i, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_5, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_5_ap_vld, ap_CS_fsm_state3)
    begin
        if (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_5_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            map_buf_5_o <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_5;
        else 
            map_buf_5_o <= map_buf_5_i;
        end if; 
    end process;


    map_buf_5_o_ap_vld_assign_proc : process(grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_5_ap_vld, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            map_buf_5_o_ap_vld <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_5_ap_vld;
        else 
            map_buf_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    map_buf_6_load_cast_cast_fu_514_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(map_buf_6_load_cast_fu_510_p1),32));
        map_buf_6_load_cast_fu_510_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(map_buf_6_i),3));


    map_buf_6_o_assign_proc : process(map_buf_6_i, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_6, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_6_ap_vld, ap_CS_fsm_state3)
    begin
        if (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_6_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            map_buf_6_o <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_6;
        else 
            map_buf_6_o <= map_buf_6_i;
        end if; 
    end process;


    map_buf_6_o_ap_vld_assign_proc : process(grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_6_ap_vld, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            map_buf_6_o_ap_vld <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_6_ap_vld;
        else 
            map_buf_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    map_buf_7_load_cast_cast_fu_518_p3 <= 
        ap_const_lv32_7 when (map_buf_7_i(0) = '1') else 
        ap_const_lv32_0;

    map_buf_7_o_assign_proc : process(map_buf_7_i, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_7, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_7_ap_vld, ap_CS_fsm_state3)
    begin
        if (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_7_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            map_buf_7_o <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_7;
        else 
            map_buf_7_o <= map_buf_7_i;
        end if; 
    end process;


    map_buf_7_o_ap_vld_assign_proc : process(grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_7_ap_vld, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            map_buf_7_o_ap_vld <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_7_ap_vld;
        else 
            map_buf_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    map_buf_8_load_cast_fu_526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(map_buf_8_i),32));

    map_buf_8_o_assign_proc : process(map_buf_8_i, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_8, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_8_ap_vld, ap_CS_fsm_state3)
    begin
        if (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_8_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            map_buf_8_o <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_8;
        else 
            map_buf_8_o <= map_buf_8_i;
        end if; 
    end process;


    map_buf_8_o_ap_vld_assign_proc : process(grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_8_ap_vld, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            map_buf_8_o_ap_vld <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_8_ap_vld;
        else 
            map_buf_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    map_buf_9_load_cast_fu_530_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(map_buf_9_i),32));

    map_buf_9_o_assign_proc : process(map_buf_9_i, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_9, grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_9_ap_vld, ap_CS_fsm_state3)
    begin
        if (((grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_9_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            map_buf_9_o <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_9;
        else 
            map_buf_9_o <= map_buf_9_i;
        end if; 
    end process;


    map_buf_9_o_ap_vld_assign_proc : process(grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_9_ap_vld, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            map_buf_9_o_ap_vld <= grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391_map_buf_9_ap_vld;
        else 
            map_buf_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln62_fu_731_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln7_reg_1022),64));

    shl_ln_fu_709_p3 <= (mul_ln62_reg_1017 & ap_const_lv2_0);
    tmp_3_fu_586_p4 <= grp_load_fu_461_p1(31 downto 4);
    tmp_5_fu_672_p17 <= trunc_ln61_fu_668_p0(4 - 1 downto 0);
    trunc_ln51_fu_582_p1 <= grp_load_fu_461_p1(4 - 1 downto 0);
    trunc_ln61_fu_668_p0 <= grp_load_fu_461_p1;
    trunc_ln62_fu_745_p1 <= grp_fu_741_p2(20 - 1 downto 0);
    trunc_ln64_fu_749_p1 <= grp_fu_741_p2(3 - 1 downto 0);
    x_col_V_fu_602_p17 <= grp_load_fu_461_p1(4 - 1 downto 0);
    zext_ln51_1_fu_578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_35_fu_570_p3),32));
    zext_ln51_fu_566_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(map_buf_15_i),32));
    zext_ln62_fu_482_p0 <= K;
    zext_ln62_fu_482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln62_fu_482_p0),62));
end behav;
