{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-63-g2dc71213)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\constraints.cst",
        "packer.partno": "GW2AR-LV18QN88C8/I7",
        "packer.chipdb": "GW2A-18C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:4.1-53.10"
      },
      "ports": {
        "uart_tx": {
          "direction": "output",
          "bits": [ 9272 ]
        },
        "uart_rx": {
          "direction": "input",
          "bits": [ 9271 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 9342, 9339, 9336, 9333, 9330, 9327 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 9269 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 9268 ]
        },
        "adcIn": {
          "direction": "input",
          "bits": [ 9297, 9294, 9291, 9288, 9285, 9282, 9279, 9275 ]
        }
      },
      "cells": {
        "txIntervalCounter_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10240 ],
            "COUT": [ 10249 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y32/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10240 ],
            "COUT": [ 10248 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y31/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10240 ],
            "COUT": [ 10247 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10240 ],
            "COUT": [ 10246 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10240 ],
            "COUT": [ 10245 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50Y27/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 10240 ]
          }
        },
        "uart_tx_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X49Y0/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:13.12-13.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9272 ],
            "I": [ 10201 ]
          }
        },
        "u.uart_rx_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y32/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9623 ],
            "I1": [ 9631 ],
            "I0": [ 9630 ],
            "F": [ 9838 ]
          }
        },
        "u.uart_rx_LUT4_I0_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y33/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9644 ],
            "I1": [ 9642 ],
            "I0": [ 9626 ],
            "F": [ 9647 ]
          }
        },
        "u.uart_rx_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y33/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9644 ],
            "I2": [ 9642 ],
            "I1": [ 9626 ],
            "I0": [ 9648 ],
            "F": [ 9617 ]
          }
        },
        "u.uart_rx_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y33/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9644 ],
            "I2": [ 9642 ],
            "I1": [ 9626 ],
            "I0": [ 9648 ],
            "F": [ 9702 ]
          }
        },
        "u.uart_rx_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X43Y0/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:12.11-12.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9648 ],
            "I": [ 9271 ]
          }
        },
        "u.txState_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9431 ]
          }
        },
        "u.txState_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9417 ]
          }
        },
        "u.txState_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 10208 ]
          }
        },
        "u.txState_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9427 ],
            "I2": [ 9868 ],
            "I1": [ 9865 ],
            "I0": [ 9417 ],
            "F": [ 10207 ]
          }
        },
        "u.txState_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9863 ],
            "I1": [ 9431 ],
            "I0": [ 9417 ],
            "F": [ 10211 ]
          }
        },
        "u.txState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9424 ],
            "D": [ 10211 ],
            "CLK": [ 9344 ],
            "CE": [ 10207 ]
          }
        },
        "u.txState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9421 ],
            "D": [ 9862 ],
            "CLK": [ 9344 ],
            "CE": [ 10207 ]
          }
        },
        "u.txState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9414 ],
            "D": [ 10208 ],
            "CLK": [ 9344 ],
            "CE": [ 10207 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I3_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9862 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I3_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9873 ],
            "I2": [ 9856 ],
            "I1": [ 9850 ],
            "I0": [ 9845 ],
            "F": [ 9863 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9424 ],
            "I0": [ 9414 ],
            "F": [ 9873 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9873 ],
            "I2": [ 9862 ],
            "I1": [ 9856 ],
            "I0": [ 9850 ],
            "F": [ 10199 ]
          }
        },
        "u.txPinRegister_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10241 ],
            "Q": [ 10201 ],
            "D": [ 10199 ],
            "CLK": [ 9344 ],
            "CE": [ 9412 ]
          }
        },
        "u.txCounter_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10071 ],
            "I1": [ 9431 ],
            "I0": [ 9417 ],
            "F": [ 9875 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10194 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10193 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9906 ],
            "O": [ 10186 ],
            "I1": [ 10194 ],
            "I0": [ 10193 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10189 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9916 ],
            "I2": [ 9933 ],
            "I1": [ 9963 ],
            "I0": [ 9983 ],
            "F": [ 10188 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9906 ],
            "O": [ 10185 ],
            "I1": [ 10189 ],
            "I0": [ 10188 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9902 ],
            "O": [ 10098 ],
            "I1": [ 10186 ],
            "I0": [ 10185 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10032 ],
            "I0": [ 9881 ],
            "F": [ 10094 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10180 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10179 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9898 ],
            "O": [ 10172 ],
            "I1": [ 10180 ],
            "I0": [ 10179 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10175 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10174 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9898 ],
            "O": [ 10171 ],
            "I1": [ 10175 ],
            "I0": [ 10174 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9894 ],
            "O": [ 10156 ],
            "I1": [ 10172 ],
            "I0": [ 10171 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10167 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10166 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9898 ],
            "O": [ 10159 ],
            "I1": [ 10167 ],
            "I0": [ 10166 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10162 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10161 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9898 ],
            "O": [ 10158 ],
            "I1": [ 10162 ],
            "I0": [ 10161 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/MUX5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9894 ],
            "O": [ 10155 ],
            "I1": [ 10159 ],
            "I0": [ 10158 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/MUX3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9890 ],
            "O": [ 10124 ],
            "I1": [ 10156 ],
            "I0": [ 10155 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10151 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10150 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9898 ],
            "O": [ 10143 ],
            "I1": [ 10151 ],
            "I0": [ 10150 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10146 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10145 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9898 ],
            "O": [ 10142 ],
            "I1": [ 10146 ],
            "I0": [ 10145 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9894 ],
            "O": [ 10127 ],
            "I1": [ 10143 ],
            "I0": [ 10142 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10138 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10137 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9898 ],
            "O": [ 10130 ],
            "I1": [ 10138 ],
            "I0": [ 10137 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10133 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9949 ],
            "I2": [ 9973 ],
            "I1": [ 9993 ],
            "I0": [ 9465 ],
            "F": [ 10132 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9898 ],
            "O": [ 10129 ],
            "I1": [ 10133 ],
            "I0": [ 10132 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/MUX5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9894 ],
            "O": [ 10126 ],
            "I1": [ 10130 ],
            "I0": [ 10129 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/MUX3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9890 ],
            "O": [ 10123 ],
            "I1": [ 10127 ],
            "I0": [ 10126 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/MUX7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9885 ],
            "O": [ 10089 ],
            "I1": [ 10124 ],
            "I0": [ 10123 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10119 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9957 ],
            "I2": [ 10004 ],
            "I1": [ 10024 ],
            "I0": [ 10028 ],
            "F": [ 10118 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10071 ],
            "O": [ 10111 ],
            "I1": [ 10119 ],
            "I0": [ 10118 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10114 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10113 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10071 ],
            "O": [ 10110 ],
            "I1": [ 10114 ],
            "I0": [ 10113 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10098 ],
            "O": [ 10093 ],
            "I1": [ 10111 ],
            "I0": [ 10110 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10106 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10105 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10071 ],
            "O": [ 10097 ],
            "I1": [ 10106 ],
            "I0": [ 10105 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10101 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10100 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10071 ],
            "O": [ 10096 ],
            "I1": [ 10101 ],
            "I0": [ 10100 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/MUX5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10098 ],
            "O": [ 10092 ],
            "I1": [ 10097 ],
            "I0": [ 10096 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/MUX3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10094 ],
            "O": [ 9868 ],
            "I1": [ 10093 ],
            "I0": [ 10092 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10088 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10089 ],
            "O": [ 9865 ],
            "I1": [ 10086 ],
            "I0": [ 10088 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10008 ],
            "I2": [ 10012 ],
            "I1": [ 10016 ],
            "I0": [ 10020 ],
            "F": [ 10086 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 10016 ],
            "I3": [ 10240 ],
            "I1": [ 9449 ],
            "I0": [ 10241 ],
            "COUT": [ 10083 ],
            "CIN": [ 10081 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 10012 ],
            "I3": [ 10240 ],
            "I1": [ 9448 ],
            "I0": [ 10241 ],
            "COUT": [ 10077 ],
            "CIN": [ 10083 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 10020 ],
            "I3": [ 10240 ],
            "I1": [ 9450 ],
            "I0": [ 10241 ],
            "COUT": [ 10081 ],
            "CIN": [ 10079 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 10024 ],
            "I3": [ 10240 ],
            "I1": [ 9472 ],
            "I0": [ 10241 ],
            "COUT": [ 10079 ],
            "CIN": [ 10067 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 10008 ],
            "I3": [ 10240 ],
            "I1": [ 9447 ],
            "I0": [ 10241 ],
            "COUT": [ 10075 ],
            "CIN": [ 10077 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 10004 ],
            "I3": [ 10240 ],
            "I1": [ 9459 ],
            "I0": [ 10241 ],
            "COUT": [ 10073 ],
            "CIN": [ 10075 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9957 ],
            "I3": [ 10240 ],
            "I1": [ 9458 ],
            "I0": [ 10241 ],
            "COUT": [ 10069 ],
            "CIN": [ 10073 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 10071 ],
            "I3": [ 10240 ],
            "I1": [ 9457 ],
            "I0": [ 10241 ],
            "COUT": [ 10070 ],
            "CIN": [ 10069 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 10028 ],
            "I3": [ 10240 ],
            "I1": [ 9473 ],
            "I0": [ 10241 ],
            "COUT": [ 10067 ],
            "CIN": [ 10035 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9916 ],
            "I3": [ 10240 ],
            "I1": [ 9444 ],
            "I0": [ 10241 ],
            "COUT": [ 10064 ],
            "CIN": [ 10062 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9906 ],
            "I3": [ 10240 ],
            "I1": [ 9443 ],
            "I0": [ 10241 ],
            "COUT": [ 10060 ],
            "CIN": [ 10064 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9933 ],
            "I3": [ 10240 ],
            "I1": [ 9445 ],
            "I0": [ 10241 ],
            "COUT": [ 10062 ],
            "CIN": [ 10042 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_5_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9902 ],
            "I3": [ 10240 ],
            "I1": [ 9442 ],
            "I0": [ 10241 ],
            "COUT": [ 10058 ],
            "CIN": [ 10060 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9898 ],
            "I3": [ 10240 ],
            "I1": [ 9470 ],
            "I0": [ 10241 ],
            "COUT": [ 10056 ],
            "CIN": [ 10058 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9894 ],
            "I3": [ 10240 ],
            "I1": [ 9469 ],
            "I0": [ 10241 ],
            "COUT": [ 10054 ],
            "CIN": [ 10056 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9890 ],
            "I3": [ 10240 ],
            "I1": [ 9468 ],
            "I0": [ 10241 ],
            "COUT": [ 10039 ],
            "CIN": [ 10054 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9983 ],
            "I3": [ 10240 ],
            "I1": [ 9462 ],
            "I0": [ 10241 ],
            "COUT": [ 10044 ],
            "CIN": [ 10049 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 10051 ],
            "I3": [ 10240 ],
            "I1": [ 9465 ],
            "I0": [ 10240 ],
            "COUT": [ 10048 ],
            "CIN": [ 10245 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9993 ],
            "I3": [ 10240 ],
            "I1": [ 9463 ],
            "I0": [ 10241 ],
            "COUT": [ 10049 ],
            "CIN": [ 10048 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9963 ],
            "I3": [ 10240 ],
            "I1": [ 9437 ],
            "I0": [ 10241 ],
            "COUT": [ 10041 ],
            "CIN": [ 10045 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9973 ],
            "I3": [ 10240 ],
            "I1": [ 9439 ],
            "I0": [ 10241 ],
            "COUT": [ 10045 ],
            "CIN": [ 10044 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9949 ],
            "I3": [ 10240 ],
            "I1": [ 9461 ],
            "I0": [ 10241 ],
            "COUT": [ 10042 ],
            "CIN": [ 10041 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9885 ],
            "I3": [ 10240 ],
            "I1": [ 9467 ],
            "I0": [ 10241 ],
            "COUT": [ 10037 ],
            "CIN": [ 10039 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9881 ],
            "I3": [ 10240 ],
            "I1": [ 9475 ],
            "I0": [ 10241 ],
            "COUT": [ 10034 ],
            "CIN": [ 10037 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 10032 ],
            "I3": [ 10240 ],
            "I1": [ 9474 ],
            "I0": [ 10241 ],
            "COUT": [ 10035 ],
            "CIN": [ 10034 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10032 ],
            "I1": [ 9431 ],
            "I0": [ 9417 ],
            "F": [ 10030 ]
          }
        },
        "u.txCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9474 ],
            "D": [ 10030 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10028 ],
            "I1": [ 9431 ],
            "I0": [ 9417 ],
            "F": [ 10026 ]
          }
        },
        "u.txCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9473 ],
            "D": [ 10026 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10024 ],
            "I1": [ 9431 ],
            "I0": [ 9417 ],
            "F": [ 10022 ]
          }
        },
        "u.txCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9472 ],
            "D": [ 10022 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10020 ],
            "I1": [ 9431 ],
            "I0": [ 9417 ],
            "F": [ 10018 ]
          }
        },
        "u.txCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9450 ],
            "D": [ 10018 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10016 ],
            "I1": [ 9431 ],
            "I0": [ 9417 ],
            "F": [ 10014 ]
          }
        },
        "u.txCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9449 ],
            "D": [ 10014 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10012 ],
            "I1": [ 9431 ],
            "I0": [ 9417 ],
            "F": [ 10010 ]
          }
        },
        "u.txCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9448 ],
            "D": [ 10010 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10008 ],
            "I1": [ 9431 ],
            "I0": [ 9417 ],
            "F": [ 10006 ]
          }
        },
        "u.txCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9447 ],
            "D": [ 10006 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10004 ],
            "I1": [ 9431 ],
            "I0": [ 9417 ],
            "F": [ 9959 ]
          }
        },
        "u.txCounter_DFFE_Q_24_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9431 ],
            "I1": [ 9417 ],
            "I0": [ 9465 ],
            "F": [ 10001 ]
          }
        },
        "u.txCounter_DFFE_Q_24": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9465 ],
            "D": [ 10001 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9993 ],
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9997 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9993 ],
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9996 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9865 ],
            "O": [ 9988 ],
            "I1": [ 9997 ],
            "I0": [ 9996 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9993 ],
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9991 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9993 ],
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9990 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9865 ],
            "O": [ 9987 ],
            "I1": [ 9991 ],
            "I0": [ 9990 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9868 ],
            "O": [ 9985 ],
            "I1": [ 9988 ],
            "I0": [ 9987 ]
          }
        },
        "u.txCounter_DFFE_Q_23": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9463 ],
            "D": [ 9985 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_22_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9983 ],
            "I1": [ 9431 ],
            "I0": [ 9417 ],
            "F": [ 9981 ]
          }
        },
        "u.txCounter_DFFE_Q_22": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9462 ],
            "D": [ 9981 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9973 ],
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9977 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9973 ],
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9976 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9865 ],
            "O": [ 9968 ],
            "I1": [ 9977 ],
            "I0": [ 9976 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9973 ],
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9971 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9973 ],
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9970 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9865 ],
            "O": [ 9967 ],
            "I1": [ 9971 ],
            "I0": [ 9970 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9868 ],
            "O": [ 9965 ],
            "I1": [ 9968 ],
            "I0": [ 9967 ]
          }
        },
        "u.txCounter_DFFE_Q_21": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9439 ],
            "D": [ 9965 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_20_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9963 ],
            "I1": [ 9431 ],
            "I0": [ 9417 ],
            "F": [ 9961 ]
          }
        },
        "u.txCounter_DFFE_Q_20": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9437 ],
            "D": [ 9961 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9459 ],
            "D": [ 9959 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9957 ],
            "I1": [ 9431 ],
            "I0": [ 9417 ],
            "F": [ 9877 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9949 ],
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9953 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9949 ],
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9952 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9865 ],
            "O": [ 9944 ],
            "I1": [ 9953 ],
            "I0": [ 9952 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9949 ],
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9947 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9949 ],
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9946 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9865 ],
            "O": [ 9943 ],
            "I1": [ 9947 ],
            "I0": [ 9946 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/MUX5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9868 ],
            "O": [ 9941 ],
            "I1": [ 9944 ],
            "I0": [ 9943 ]
          }
        },
        "u.txCounter_DFFE_Q_19": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9461 ],
            "D": [ 9941 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9933 ],
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9937 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9933 ],
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9936 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9865 ],
            "O": [ 9927 ],
            "I1": [ 9937 ],
            "I0": [ 9936 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9933 ],
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9930 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9933 ],
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9929 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9865 ],
            "O": [ 9926 ],
            "I1": [ 9930 ],
            "I0": [ 9929 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9868 ],
            "O": [ 9924 ],
            "I1": [ 9927 ],
            "I0": [ 9926 ]
          }
        },
        "u.txCounter_DFFE_Q_18": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9445 ],
            "D": [ 9924 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9916 ],
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9920 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9916 ],
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9919 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9865 ],
            "O": [ 9911 ],
            "I1": [ 9920 ],
            "I0": [ 9919 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9916 ],
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9914 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9916 ],
            "I2": [ 9424 ],
            "I1": [ 9421 ],
            "I0": [ 9414 ],
            "F": [ 9913 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9865 ],
            "O": [ 9910 ],
            "I1": [ 9914 ],
            "I0": [ 9913 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/MUX5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9868 ],
            "O": [ 9908 ],
            "I1": [ 9911 ],
            "I0": [ 9910 ]
          }
        },
        "u.txCounter_DFFE_Q_17": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9444 ],
            "D": [ 9908 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9906 ],
            "I1": [ 9431 ],
            "I0": [ 9417 ],
            "F": [ 9904 ]
          }
        },
        "u.txCounter_DFFE_Q_16": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9443 ],
            "D": [ 9904 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9902 ],
            "I1": [ 9431 ],
            "I0": [ 9417 ],
            "F": [ 9900 ]
          }
        },
        "u.txCounter_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9442 ],
            "D": [ 9900 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_14_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9898 ],
            "I1": [ 9431 ],
            "I0": [ 9417 ],
            "F": [ 9896 ]
          }
        },
        "u.txCounter_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9470 ],
            "D": [ 9896 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9894 ],
            "I1": [ 9431 ],
            "I0": [ 9417 ],
            "F": [ 9892 ]
          }
        },
        "u.txCounter_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9469 ],
            "D": [ 9892 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9890 ],
            "I1": [ 9431 ],
            "I0": [ 9417 ],
            "F": [ 9887 ]
          }
        },
        "u.txCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9468 ],
            "D": [ 9887 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9885 ],
            "I1": [ 9431 ],
            "I0": [ 9417 ],
            "F": [ 9883 ]
          }
        },
        "u.txCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9467 ],
            "D": [ 9883 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9881 ],
            "I1": [ 9431 ],
            "I0": [ 9417 ],
            "F": [ 9879 ]
          }
        },
        "u.txCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9475 ],
            "D": [ 9879 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9458 ],
            "D": [ 9877 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9457 ],
            "D": [ 9875 ],
            "CLK": [ 9344 ],
            "CE": [ 9478 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9868 ],
            "I2": [ 9865 ],
            "I1": [ 9873 ],
            "I0": [ 9862 ],
            "F": [ 9846 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:162.36-162.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9843 ],
            "I3": [ 10240 ],
            "I1": [ 9845 ],
            "I0": [ 10241 ],
            "COUT": [ 9871 ],
            "CIN": [ 9853 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9868 ],
            "I2": [ 9865 ],
            "I1": [ 9863 ],
            "I0": [ 9862 ],
            "F": [ 9842 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9856 ],
            "F": [ 9859 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9846 ],
            "Q": [ 9856 ],
            "D": [ 9859 ],
            "CLK": [ 9344 ],
            "CE": [ 9842 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:162.36-162.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9857 ],
            "I3": [ 10240 ],
            "I1": [ 9856 ],
            "I0": [ 10240 ],
            "COUT": [ 9852 ],
            "CIN": [ 10246 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:162.36-162.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9848 ],
            "I3": [ 10240 ],
            "I1": [ 9850 ],
            "I0": [ 10241 ],
            "COUT": [ 9853 ],
            "CIN": [ 9852 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9846 ],
            "Q": [ 9850 ],
            "D": [ 9848 ],
            "CLK": [ 9344 ],
            "CE": [ 9842 ]
          }
        },
        "u.txBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9846 ],
            "Q": [ 9845 ],
            "D": [ 9843 ],
            "CLK": [ 9344 ],
            "CE": [ 9842 ]
          }
        },
        "u.rxState_DFFE_Q_D_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y32/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9693 ],
            "I1": [ 9688 ],
            "I0": [ 9685 ],
            "F": [ 9833 ]
          }
        },
        "u.rxState_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y33/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9647 ],
            "I0": [ 9833 ],
            "F": [ 9829 ]
          }
        },
        "u.rxState_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y32/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9838 ],
            "I2": [ 9722 ],
            "I1": [ 9635 ],
            "I0": [ 9702 ],
            "F": [ 9828 ]
          }
        },
        "u.rxState_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y33/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9833 ],
            "I2": [ 9644 ],
            "I1": [ 9642 ],
            "I0": [ 9626 ],
            "F": [ 9835 ]
          }
        },
        "u.rxState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y33/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9644 ],
            "D": [ 9835 ],
            "CLK": [ 9344 ],
            "CE": [ 9828 ]
          }
        },
        "u.rxState_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010001010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y33/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9833 ],
            "I2": [ 9644 ],
            "I1": [ 9642 ],
            "I0": [ 9626 ],
            "F": [ 9831 ]
          }
        },
        "u.rxState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y33/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9642 ],
            "D": [ 9831 ],
            "CLK": [ 9344 ],
            "CE": [ 9828 ]
          }
        },
        "u.rxState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y33/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9626 ],
            "D": [ 9829 ],
            "CLK": [ 9344 ],
            "CE": [ 9828 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y32/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9742 ],
            "I2": [ 9745 ],
            "I1": [ 9714 ],
            "I0": [ 9748 ],
            "F": [ 9824 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y32/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9823 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y32/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9737 ],
            "O": [ 9630 ],
            "I1": [ 9824 ],
            "I0": [ 9823 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y31/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9775 ],
            "I2": [ 9779 ],
            "I1": [ 9783 ],
            "I0": [ 9786 ],
            "F": [ 9631 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y33/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9628 ],
            "I0": [ 9626 ],
            "F": [ 9752 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y33/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9644 ],
            "I0": [ 9642 ],
            "F": [ 9628 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y31/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9811 ],
            "I1": [ 9760 ],
            "I0": [ 9769 ],
            "F": [ 9623 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y31/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9811 ],
            "I3": [ 10240 ],
            "I1": [ 9705 ],
            "I0": [ 10241 ],
            "COUT": [ 9817 ],
            "CIN": [ 9763 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y31/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9785 ],
            "I2": [ 9782 ],
            "I1": [ 9778 ],
            "I0": [ 9774 ],
            "F": [ 9814 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y31/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9814 ],
            "I2": [ 9767 ],
            "I1": [ 9709 ],
            "I0": [ 9705 ],
            "F": [ 9754 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y31/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9712 ],
            "I2": [ 9744 ],
            "I1": [ 9740 ],
            "I0": [ 9736 ],
            "F": [ 9750 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y31/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9635 ],
            "I1": [ 9811 ],
            "I0": [ 9752 ],
            "F": [ 9703 ]
          }
        },
        "u.rxCounter_DFFE_Q_9_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y33/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9619 ],
            "I2": [ 9752 ],
            "I1": [ 9745 ],
            "I0": [ 9639 ],
            "F": [ 9807 ]
          }
        },
        "u.rxCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y33/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9744 ],
            "D": [ 9807 ],
            "CLK": [ 9344 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_8_D_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y30/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9722 ],
            "I0": [ 9635 ],
            "F": [ 9715 ]
          }
        },
        "u.rxCounter_DFFE_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y30/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9715 ],
            "I0": [ 9742 ],
            "F": [ 9803 ]
          }
        },
        "u.rxCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y30/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9740 ],
            "D": [ 9803 ],
            "CLK": [ 9344 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y32/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9619 ],
            "I2": [ 9722 ],
            "I1": [ 9737 ],
            "I0": [ 9639 ],
            "F": [ 9800 ]
          }
        },
        "u.rxCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y32/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9736 ],
            "D": [ 9800 ],
            "CLK": [ 9344 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y32/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9619 ],
            "I2": [ 9722 ],
            "I1": [ 9786 ],
            "I0": [ 9639 ],
            "F": [ 9797 ]
          }
        },
        "u.rxCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y32/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9785 ],
            "D": [ 9797 ],
            "CLK": [ 9344 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y33/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9619 ],
            "I2": [ 9752 ],
            "I1": [ 9783 ],
            "I0": [ 9639 ],
            "F": [ 9794 ]
          }
        },
        "u.rxCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y33/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9782 ],
            "D": [ 9794 ],
            "CLK": [ 9344 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y30/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9635 ],
            "I1": [ 9752 ],
            "I0": [ 9779 ],
            "F": [ 9791 ]
          }
        },
        "u.rxCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y30/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9778 ],
            "D": [ 9791 ],
            "CLK": [ 9344 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y31/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9635 ],
            "I1": [ 9752 ],
            "I0": [ 9775 ],
            "F": [ 9788 ]
          }
        },
        "u.rxCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y31/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9774 ],
            "D": [ 9788 ],
            "CLK": [ 9344 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y31/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9786 ],
            "I3": [ 10240 ],
            "I1": [ 9785 ],
            "I0": [ 10241 ],
            "COUT": [ 9781 ],
            "CIN": [ 9735 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y31/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9783 ],
            "I3": [ 10240 ],
            "I1": [ 9782 ],
            "I0": [ 10241 ],
            "COUT": [ 9777 ],
            "CIN": [ 9781 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y31/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9779 ],
            "I3": [ 10240 ],
            "I1": [ 9778 ],
            "I0": [ 10241 ],
            "COUT": [ 9773 ],
            "CIN": [ 9777 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y31/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9775 ],
            "I3": [ 10240 ],
            "I1": [ 9774 ],
            "I0": [ 10241 ],
            "COUT": [ 9771 ],
            "CIN": [ 9773 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y31/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9769 ],
            "I3": [ 10240 ],
            "I1": [ 9767 ],
            "I0": [ 10241 ],
            "COUT": [ 9762 ],
            "CIN": [ 9771 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y32/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9635 ],
            "I1": [ 9752 ],
            "I0": [ 9769 ],
            "F": [ 9765 ]
          }
        },
        "u.rxCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y32/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9767 ],
            "D": [ 9765 ],
            "CLK": [ 9344 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y31/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9760 ],
            "I3": [ 10240 ],
            "I1": [ 9709 ],
            "I0": [ 10241 ],
            "COUT": [ 9763 ],
            "CIN": [ 9762 ]
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y30/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9635 ],
            "I1": [ 9760 ],
            "I0": [ 9752 ],
            "F": [ 9707 ]
          }
        },
        "u.rxCounter_DFFE_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y30/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9635 ],
            "I1": [ 9729 ],
            "I0": [ 9722 ],
            "F": [ 9756 ]
          }
        },
        "u.rxCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y30/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9729 ],
            "D": [ 9756 ],
            "CLK": [ 9344 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y32/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9754 ],
            "I2": [ 9752 ],
            "I1": [ 9750 ],
            "I0": [ 9748 ],
            "F": [ 9722 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y32/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9729 ],
            "I0": [ 9718 ],
            "F": [ 9748 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y31/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9745 ],
            "I3": [ 10240 ],
            "I1": [ 9744 ],
            "I0": [ 10241 ],
            "COUT": [ 9739 ],
            "CIN": [ 9732 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y31/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9742 ],
            "I3": [ 10240 ],
            "I1": [ 9740 ],
            "I0": [ 10241 ],
            "COUT": [ 9734 ],
            "CIN": [ 9739 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y31/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9737 ],
            "I3": [ 10240 ],
            "I1": [ 9736 ],
            "I0": [ 10241 ],
            "COUT": [ 9735 ],
            "CIN": [ 9734 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y31/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9714 ],
            "I3": [ 10240 ],
            "I1": [ 9712 ],
            "I0": [ 10241 ],
            "COUT": [ 9732 ],
            "CIN": [ 9726 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y31/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9730 ],
            "I3": [ 10240 ],
            "I1": [ 9729 ],
            "I0": [ 10240 ],
            "COUT": [ 9725 ],
            "CIN": [ 10247 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y31/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9720 ],
            "I3": [ 10240 ],
            "I1": [ 9718 ],
            "I0": [ 10241 ],
            "COUT": [ 9726 ],
            "CIN": [ 9725 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y32/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9619 ],
            "I2": [ 9722 ],
            "I1": [ 9720 ],
            "I0": [ 9639 ],
            "F": [ 9717 ]
          }
        },
        "u.rxCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y32/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9718 ],
            "D": [ 9717 ],
            "CLK": [ 9344 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_10_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y30/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9715 ],
            "I0": [ 9714 ],
            "F": [ 9711 ]
          }
        },
        "u.rxCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y30/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9712 ],
            "D": [ 9711 ],
            "CLK": [ 9344 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y30/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9709 ],
            "D": [ 9707 ],
            "CLK": [ 9344 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y31/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9705 ],
            "D": [ 9703 ],
            "CLK": [ 9344 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y32/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:221.28-221.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9684 ],
            "I3": [ 10240 ],
            "I1": [ 9685 ],
            "I0": [ 10241 ],
            "COUT": [ 9700 ],
            "CIN": [ 9691 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y30/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9647 ],
            "I0": [ 9617 ],
            "F": [ 9683 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y30/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9693 ],
            "F": [ 9696 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y30/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9617 ],
            "Q": [ 9693 ],
            "D": [ 9696 ],
            "CLK": [ 9344 ],
            "CE": [ 9683 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y32/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:221.28-221.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9694 ],
            "I3": [ 10240 ],
            "I1": [ 9693 ],
            "I0": [ 10240 ],
            "COUT": [ 9690 ],
            "CIN": [ 10248 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y32/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:221.28-221.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9687 ],
            "I3": [ 10240 ],
            "I1": [ 9688 ],
            "I0": [ 10241 ],
            "COUT": [ 9691 ],
            "CIN": [ 9690 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y32/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9617 ],
            "Q": [ 9688 ],
            "D": [ 9687 ],
            "CLK": [ 9344 ],
            "CE": [ 9683 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y32/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9617 ],
            "Q": [ 9685 ],
            "D": [ 9684 ],
            "CLK": [ 9344 ],
            "CE": [ 9683 ]
          }
        },
        "u.led_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9653 ],
            "F": [ 9665 ]
          }
        },
        "u.led_DFFE_Q_5_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9663 ],
            "F": [ 9679 ]
          }
        },
        "u.led_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:189.1-193.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9341 ],
            "D": [ 9679 ],
            "CLK": [ 9344 ],
            "CE": [ 9614 ]
          }
        },
        "u.led_DFFE_Q_4_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y47/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9661 ],
            "F": [ 9676 ]
          }
        },
        "u.led_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:189.1-193.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9338 ],
            "D": [ 9676 ],
            "CLK": [ 9344 ],
            "CE": [ 9614 ]
          }
        },
        "u.led_DFFE_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9659 ],
            "F": [ 9673 ]
          }
        },
        "u.led_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:189.1-193.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9335 ],
            "D": [ 9673 ],
            "CLK": [ 9344 ],
            "CE": [ 9614 ]
          }
        },
        "u.led_DFFE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9657 ],
            "F": [ 9670 ]
          }
        },
        "u.led_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:189.1-193.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9332 ],
            "D": [ 9670 ],
            "CLK": [ 9344 ],
            "CE": [ 9614 ]
          }
        },
        "u.led_DFFE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9655 ],
            "F": [ 9667 ]
          }
        },
        "u.led_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:189.1-193.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9329 ],
            "D": [ 9667 ],
            "CLK": [ 9344 ],
            "CE": [ 9614 ]
          }
        },
        "u.led_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:189.1-193.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9326 ],
            "D": [ 9665 ],
            "CLK": [ 9344 ],
            "CE": [ 9614 ]
          }
        },
        "u.dataIn_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9663 ],
            "D": [ 9661 ],
            "CLK": [ 9344 ],
            "CE": [ 9647 ]
          }
        },
        "u.dataIn_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y47/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9661 ],
            "D": [ 9659 ],
            "CLK": [ 9344 ],
            "CE": [ 9647 ]
          }
        },
        "u.dataIn_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9659 ],
            "D": [ 9657 ],
            "CLK": [ 9344 ],
            "CE": [ 9647 ]
          }
        },
        "u.dataIn_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9657 ],
            "D": [ 9655 ],
            "CLK": [ 9344 ],
            "CE": [ 9647 ]
          }
        },
        "u.dataIn_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9655 ],
            "D": [ 9653 ],
            "CLK": [ 9344 ],
            "CE": [ 9647 ]
          }
        },
        "u.dataIn_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y44/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9653 ],
            "D": [ 9651 ],
            "CLK": [ 9344 ],
            "CE": [ 9647 ]
          }
        },
        "u.dataIn_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y44/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9651 ],
            "D": [ 9649 ],
            "CLK": [ 9344 ],
            "CE": [ 9647 ]
          }
        },
        "u.dataIn_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9649 ],
            "D": [ 9648 ],
            "CLK": [ 9344 ],
            "CE": [ 9647 ]
          }
        },
        "u.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y6/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:10.16-10.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9344 ],
            "I": [ 9269 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y33/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9644 ],
            "I1": [ 9642 ],
            "I0": [ 9626 ],
            "F": [ 9639 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y33/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9613 ],
            "I0": [ 9639 ],
            "F": [ 9635 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y33/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9628 ],
            "I0": [ 9626 ],
            "F": [ 9613 ]
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y32/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9631 ],
            "I2": [ 9630 ],
            "I1": [ 9628 ],
            "I0": [ 9626 ],
            "F": [ 9622 ]
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y32/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9628 ],
            "I0": [ 9626 ],
            "F": [ 9621 ]
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y32/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9623 ],
            "O": [ 9619 ],
            "I1": [ 9622 ],
            "I0": [ 9621 ]
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y33/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9619 ],
            "I1": [ 9613 ],
            "I0": [ 9617 ],
            "F": [ 9611 ]
          }
        },
        "u.byteReady_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y34/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9614 ],
            "D": [ 9613 ],
            "CLK": [ 9344 ],
            "CE": [ 9611 ]
          }
        },
        "txIntervalCounter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9481 ],
            "I3": [ 10240 ],
            "I1": [ 9399 ],
            "I0": [ 10241 ],
            "COUT": [ 9609 ],
            "CIN": [ 9527 ]
          }
        },
        "txIntervalCounter_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9606 ],
            "I3": [ 10240 ],
            "I1": [ 9362 ],
            "I0": [ 10241 ],
            "COUT": [ 9604 ],
            "CIN": [ 9488 ]
          }
        },
        "txIntervalCounter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9362 ],
            "D": [ 9606 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9602 ],
            "I3": [ 10240 ],
            "I1": [ 9361 ],
            "I0": [ 10241 ],
            "COUT": [ 9600 ],
            "CIN": [ 9604 ]
          }
        },
        "txIntervalCounter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9361 ],
            "D": [ 9602 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9598 ],
            "I3": [ 10240 ],
            "I1": [ 9410 ],
            "I0": [ 10241 ],
            "COUT": [ 9596 ],
            "CIN": [ 9600 ]
          }
        },
        "txIntervalCounter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9410 ],
            "D": [ 9598 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9594 ],
            "I3": [ 10240 ],
            "I1": [ 9409 ],
            "I0": [ 10241 ],
            "COUT": [ 9592 ],
            "CIN": [ 9596 ]
          }
        },
        "txIntervalCounter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9409 ],
            "D": [ 9594 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9590 ],
            "I3": [ 10240 ],
            "I1": [ 9408 ],
            "I0": [ 10241 ],
            "COUT": [ 9588 ],
            "CIN": [ 9592 ]
          }
        },
        "txIntervalCounter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9408 ],
            "D": [ 9590 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9586 ],
            "I3": [ 10240 ],
            "I1": [ 9407 ],
            "I0": [ 10241 ],
            "COUT": [ 9584 ],
            "CIN": [ 9588 ]
          }
        },
        "txIntervalCounter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9407 ],
            "D": [ 9586 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9573 ],
            "I3": [ 10240 ],
            "I1": [ 9405 ],
            "I0": [ 10241 ],
            "COUT": [ 9571 ],
            "CIN": [ 9584 ]
          }
        },
        "txIntervalCounter_DFFR_Q_31_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9389 ],
            "F": [ 9581 ]
          }
        },
        "txIntervalCounter_DFFR_Q_31": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9389 ],
            "D": [ 9581 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9579 ],
            "I3": [ 10240 ],
            "I1": [ 9389 ],
            "I0": [ 10240 ],
            "COUT": [ 9577 ],
            "CIN": [ 10249 ]
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9575 ],
            "I3": [ 10240 ],
            "I1": [ 9388 ],
            "I0": [ 10241 ],
            "COUT": [ 9569 ],
            "CIN": [ 9577 ]
          }
        },
        "txIntervalCounter_DFFR_Q_30": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9388 ],
            "D": [ 9575 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9405 ],
            "D": [ 9573 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9529 ],
            "I3": [ 10240 ],
            "I1": [ 9403 ],
            "I0": [ 10241 ],
            "COUT": [ 9526 ],
            "CIN": [ 9571 ]
          }
        },
        "txIntervalCounter_DFFR_Q_29_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9567 ],
            "I3": [ 10240 ],
            "I1": [ 9387 ],
            "I0": [ 10241 ],
            "COUT": [ 9565 ],
            "CIN": [ 9569 ]
          }
        },
        "txIntervalCounter_DFFR_Q_29": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9387 ],
            "D": [ 9567 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_28_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9563 ],
            "I3": [ 10240 ],
            "I1": [ 9386 ],
            "I0": [ 10241 ],
            "COUT": [ 9561 ],
            "CIN": [ 9565 ]
          }
        },
        "txIntervalCounter_DFFR_Q_28": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9386 ],
            "D": [ 9563 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_27_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9559 ],
            "I3": [ 10240 ],
            "I1": [ 9374 ],
            "I0": [ 10241 ],
            "COUT": [ 9557 ],
            "CIN": [ 9561 ]
          }
        },
        "txIntervalCounter_DFFR_Q_27": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9374 ],
            "D": [ 9559 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_26_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9555 ],
            "I3": [ 10240 ],
            "I1": [ 9373 ],
            "I0": [ 10241 ],
            "COUT": [ 9553 ],
            "CIN": [ 9557 ]
          }
        },
        "txIntervalCounter_DFFR_Q_26": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9373 ],
            "D": [ 9555 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_25_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9551 ],
            "I3": [ 10240 ],
            "I1": [ 9372 ],
            "I0": [ 10241 ],
            "COUT": [ 9549 ],
            "CIN": [ 9553 ]
          }
        },
        "txIntervalCounter_DFFR_Q_25": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9372 ],
            "D": [ 9551 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_24_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9547 ],
            "I3": [ 10240 ],
            "I1": [ 9371 ],
            "I0": [ 10241 ],
            "COUT": [ 9545 ],
            "CIN": [ 9549 ]
          }
        },
        "txIntervalCounter_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9371 ],
            "D": [ 9547 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_23_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9543 ],
            "I3": [ 10240 ],
            "I1": [ 9379 ],
            "I0": [ 10241 ],
            "COUT": [ 9541 ],
            "CIN": [ 9545 ]
          }
        },
        "txIntervalCounter_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9379 ],
            "D": [ 9543 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_22_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9539 ],
            "I3": [ 10240 ],
            "I1": [ 9378 ],
            "I0": [ 10241 ],
            "COUT": [ 9537 ],
            "CIN": [ 9541 ]
          }
        },
        "txIntervalCounter_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9378 ],
            "D": [ 9539 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_21_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9535 ],
            "I3": [ 10240 ],
            "I1": [ 9377 ],
            "I0": [ 10241 ],
            "COUT": [ 9533 ],
            "CIN": [ 9537 ]
          }
        },
        "txIntervalCounter_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9377 ],
            "D": [ 9535 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_20_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9531 ],
            "I3": [ 10240 ],
            "I1": [ 9376 ],
            "I0": [ 10241 ],
            "COUT": [ 9524 ],
            "CIN": [ 9533 ]
          }
        },
        "txIntervalCounter_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9376 ],
            "D": [ 9531 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9403 ],
            "D": [ 9529 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9483 ],
            "I3": [ 10240 ],
            "I1": [ 9401 ],
            "I0": [ 10241 ],
            "COUT": [ 9527 ],
            "CIN": [ 9526 ]
          }
        },
        "txIntervalCounter_DFFR_Q_19_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9522 ],
            "I3": [ 10240 ],
            "I1": [ 9384 ],
            "I0": [ 10241 ],
            "COUT": [ 9520 ],
            "CIN": [ 9524 ]
          }
        },
        "txIntervalCounter_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9384 ],
            "D": [ 9522 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_18_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9518 ],
            "I3": [ 10240 ],
            "I1": [ 9383 ],
            "I0": [ 10241 ],
            "COUT": [ 9516 ],
            "CIN": [ 9520 ]
          }
        },
        "txIntervalCounter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9383 ],
            "D": [ 9518 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_17_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9514 ],
            "I3": [ 10240 ],
            "I1": [ 9382 ],
            "I0": [ 10241 ],
            "COUT": [ 9512 ],
            "CIN": [ 9516 ]
          }
        },
        "txIntervalCounter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9382 ],
            "D": [ 9514 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_16_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9510 ],
            "I3": [ 10240 ],
            "I1": [ 9381 ],
            "I0": [ 10241 ],
            "COUT": [ 9508 ],
            "CIN": [ 9512 ]
          }
        },
        "txIntervalCounter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9381 ],
            "D": [ 9510 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_15_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9506 ],
            "I3": [ 10240 ],
            "I1": [ 9359 ],
            "I0": [ 10241 ],
            "COUT": [ 9504 ],
            "CIN": [ 9508 ]
          }
        },
        "txIntervalCounter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9359 ],
            "D": [ 9506 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9502 ],
            "I3": [ 10240 ],
            "I1": [ 9358 ],
            "I0": [ 10241 ],
            "COUT": [ 9500 ],
            "CIN": [ 9504 ]
          }
        },
        "txIntervalCounter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9358 ],
            "D": [ 9502 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9498 ],
            "I3": [ 10240 ],
            "I1": [ 9357 ],
            "I0": [ 10241 ],
            "COUT": [ 9496 ],
            "CIN": [ 9500 ]
          }
        },
        "txIntervalCounter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9357 ],
            "D": [ 9498 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9494 ],
            "I3": [ 10240 ],
            "I1": [ 9356 ],
            "I0": [ 10241 ],
            "COUT": [ 9492 ],
            "CIN": [ 9496 ]
          }
        },
        "txIntervalCounter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9356 ],
            "D": [ 9494 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9490 ],
            "I3": [ 10240 ],
            "I1": [ 9364 ],
            "I0": [ 10241 ],
            "COUT": [ 9487 ],
            "CIN": [ 9492 ]
          }
        },
        "txIntervalCounter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9364 ],
            "D": [ 9490 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10240 ],
            "SUM": [ 9485 ],
            "I3": [ 10240 ],
            "I1": [ 9363 ],
            "I0": [ 10241 ],
            "COUT": [ 9488 ],
            "CIN": [ 9487 ]
          }
        },
        "txIntervalCounter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9363 ],
            "D": [ 9485 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9401 ],
            "D": [ 9483 ],
            "CLK": [ 9344 ]
          }
        },
        "txIntervalCounter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9391 ],
            "Q": [ 9399 ],
            "D": [ 9481 ],
            "CLK": [ 9344 ]
          }
        },
        "sendOnLow_LUT4_I0_F_MUX2_LUT5_I0_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9477 ]
          }
        },
        "sendOnLow_LUT4_I0_F_MUX2_LUT5_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9428 ],
            "O": [ 9478 ],
            "I1": [ 9477 ],
            "I0": [ 9419 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9475 ],
            "I2": [ 9474 ],
            "I1": [ 9473 ],
            "I0": [ 9472 ],
            "F": [ 9455 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9470 ],
            "I2": [ 9469 ],
            "I1": [ 9468 ],
            "I0": [ 9467 ],
            "F": [ 9454 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9465 ],
            "I2": [ 9463 ],
            "I1": [ 9462 ],
            "I0": [ 9461 ],
            "F": [ 9453 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9459 ],
            "I1": [ 9458 ],
            "I0": [ 9457 ],
            "F": [ 9452 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9455 ],
            "I2": [ 9454 ],
            "I1": [ 9453 ],
            "I0": [ 9452 ],
            "F": [ 9434 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9450 ],
            "I2": [ 9449 ],
            "I1": [ 9448 ],
            "I0": [ 9447 ],
            "F": [ 9432 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9445 ],
            "I2": [ 9444 ],
            "I1": [ 9443 ],
            "I0": [ 9442 ],
            "F": [ 9440 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9440 ],
            "I1": [ 9439 ],
            "I0": [ 9437 ],
            "F": [ 9433 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9434 ],
            "I2": [ 9433 ],
            "I1": [ 9432 ],
            "I0": [ 9431 ],
            "F": [ 9428 ]
          }
        },
        "sendOnLow_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9428 ],
            "I2": [ 9417 ],
            "I1": [ 9414 ],
            "I0": [ 9347 ],
            "F": [ 9427 ]
          }
        },
        "sendOnLow_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9424 ],
            "I2": [ 9421 ],
            "I1": [ 9414 ],
            "I0": [ 9347 ],
            "F": [ 9419 ]
          }
        },
        "sendOnLow_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9417 ],
            "I1": [ 9414 ],
            "I0": [ 9347 ],
            "F": [ 9412 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9410 ],
            "I2": [ 9409 ],
            "I1": [ 9408 ],
            "I0": [ 9407 ],
            "F": [ 9395 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9405 ],
            "I2": [ 9403 ],
            "I1": [ 9401 ],
            "I0": [ 9399 ],
            "F": [ 9394 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9393 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9395 ],
            "O": [ 9353 ],
            "I1": [ 9394 ],
            "I0": [ 9393 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9354 ],
            "I2": [ 9353 ],
            "I1": [ 9352 ],
            "I0": [ 9351 ],
            "F": [ 9391 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9389 ],
            "I2": [ 9388 ],
            "I1": [ 9387 ],
            "I0": [ 9386 ],
            "F": [ 9368 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9384 ],
            "I2": [ 9383 ],
            "I1": [ 9382 ],
            "I0": [ 9381 ],
            "F": [ 9367 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9379 ],
            "I2": [ 9378 ],
            "I1": [ 9377 ],
            "I0": [ 9376 ],
            "F": [ 9366 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9374 ],
            "I2": [ 9373 ],
            "I1": [ 9372 ],
            "I0": [ 9371 ],
            "F": [ 9369 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9369 ],
            "I2": [ 9368 ],
            "I1": [ 9367 ],
            "I0": [ 9366 ],
            "F": [ 9354 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9364 ],
            "I2": [ 9363 ],
            "I1": [ 9362 ],
            "I0": [ 9361 ],
            "F": [ 9352 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9359 ],
            "I2": [ 9358 ],
            "I1": [ 9357 ],
            "I0": [ 9356 ],
            "F": [ 9351 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9354 ],
            "I2": [ 9353 ],
            "I1": [ 9352 ],
            "I0": [ 9351 ],
            "F": [ 9345 ]
          }
        },
        "sendOnLow_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 10241 ],
            "Q": [ 9347 ],
            "D": [ 9345 ],
            "CLK": [ 9344 ]
          }
        },
        "led_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y50/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9342 ],
            "I": [ 9341 ]
          }
        },
        "led_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y50/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9339 ],
            "I": [ 9338 ]
          }
        },
        "led_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y48/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9336 ],
            "I": [ 9335 ]
          }
        },
        "led_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y48/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9333 ],
            "I": [ 9332 ]
          }
        },
        "led_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y46/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9330 ],
            "I": [ 9329 ]
          }
        },
        "led_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y46/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9327 ],
            "I": [ 9326 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 10241 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 10240 ]
          }
        },
        "btn1_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y29/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:15.11-15.15",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9300 ],
            "I": [ 9268 ]
          }
        },
        "adcIn_IBUF_I_7": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X26Y0/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9298 ],
            "I": [ 9297 ]
          }
        },
        "adcIn_IBUF_I_6": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y0/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9295 ],
            "I": [ 9294 ]
          }
        },
        "adcIn_IBUF_I_5": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y48/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9292 ],
            "I": [ 9291 ]
          }
        },
        "adcIn_IBUF_I_4": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y35/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9289 ],
            "I": [ 9288 ]
          }
        },
        "adcIn_IBUF_I_3": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y48/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9286 ],
            "I": [ 9285 ]
          }
        },
        "adcIn_IBUF_I_2": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y44/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9283 ],
            "I": [ 9282 ]
          }
        },
        "adcIn_IBUF_I_1": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y37/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9280 ],
            "I": [ 9279 ]
          }
        },
        "adcIn_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y35/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9276 ],
            "I": [ 9275 ]
          }
        }
      },
      "netnames": {
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10249 ] ,
          "attributes": {
            "ROUTING": "X1Y8/COUT0;;1"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10248 ] ,
          "attributes": {
            "ROUTING": "X1Y32/COUT0;;1"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10247 ] ,
          "attributes": {
            "ROUTING": "X1Y31/COUT0;;1"
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10246 ] ,
          "attributes": {
            "ROUTING": "X6Y2/COUT0;;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10245 ] ,
          "attributes": {
            "ROUTING": "X3Y5/COUT0;;1"
          }
        },
        "uart_tx": {
          "hide_name": 0,
          "bits": [ 9272 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:13.12-13.19"
          }
        },
        "uart_rx": {
          "hide_name": 0,
          "bits": [ 9271 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:12.11-12.18"
          }
        },
        "u.txState_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 10211 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F0;;1;X5Y3/XD0;X5Y3/XD0/F0;1"
          }
        },
        "u.txState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 10208 ] ,
          "attributes": {
            "ROUTING": "X5Y4/F1;;1;X5Y4/XD1;X5Y4/XD1/F1;1"
          }
        },
        "u.txState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 10207 ] ,
          "attributes": {
            "ROUTING": "X5Y4/N260;X5Y4/N260/F6;1;X5Y3/X05;X5Y3/X05/N261;1;X5Y3/CE0;X5Y3/CE0/X05;1;X5Y4/F6;;1;X5Y4/CE2;X5Y4/CE2/X07;1;X5Y4/X07;X5Y4/X07/F6;1;X5Y4/CE0;X5Y4/CE0/X07;1"
          }
        },
        "u.txPinRegister": {
          "hide_name": 0,
          "bits": [ 10201 ] ,
          "attributes": {
            "ROUTING": "X6Y3/Q5;;1;X6Y3/N830;X6Y3/N830/Q5;1;X6Y0/E830;X6Y0/E830/S834;1;X14Y0/E800;X14Y0/E800/E838;1;X22Y0/E800;X22Y0/E800/E808;1;X30Y0/E810;X30Y0/E810/E808;1;X38Y0/E820;X38Y0/E820/E818;1;X46Y0/E130;X46Y0/E130/E828;1;X47Y0/E270;X47Y0/E270/E131;1;X49Y0/A0;X49Y0/A0/E272;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:11.12-11.19",
            "hdlname": "u uart_tx"
          }
        },
        "u.txPinRegister_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 10199 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F6;;1;X6Y3/C5;X6Y3/C5/F6;1;X6Y3/XD5;X6Y3/XD5/C5;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10194 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10193 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10189 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10188 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10186 ] ,
          "attributes": {
            "ROUTING": "X2Y5/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10185 ] ,
          "attributes": {
            "ROUTING": "X2Y5/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10180 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10179 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10175 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10174 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10172 ] ,
          "attributes": {
            "ROUTING": "X3Y6/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10171 ] ,
          "attributes": {
            "ROUTING": "X3Y6/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10167 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10166 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10162 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10161 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10159 ] ,
          "attributes": {
            "ROUTING": "X3Y6/OF4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10158 ] ,
          "attributes": {
            "ROUTING": "X3Y6/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10156 ] ,
          "attributes": {
            "ROUTING": "X3Y6/OF1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10155 ] ,
          "attributes": {
            "ROUTING": "X3Y6/OF5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10151 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10150 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10146 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10145 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10143 ] ,
          "attributes": {
            "ROUTING": "X4Y6/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10142 ] ,
          "attributes": {
            "ROUTING": "X4Y6/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10138 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10137 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10133 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10132 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10130 ] ,
          "attributes": {
            "ROUTING": "X4Y6/OF4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10129 ] ,
          "attributes": {
            "ROUTING": "X4Y6/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10127 ] ,
          "attributes": {
            "ROUTING": "X4Y6/OF1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10126 ] ,
          "attributes": {
            "ROUTING": "X4Y6/OF5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10124 ] ,
          "attributes": {
            "ROUTING": "X2Y6/OF30;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10123 ] ,
          "attributes": {
            "ROUTING": "X3Y6/OF30;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10119 ] ,
          "attributes": {
            "ROUTING": "X7Y4/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10118 ] ,
          "attributes": {
            "ROUTING": "X7Y4/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10114 ] ,
          "attributes": {
            "ROUTING": "X7Y4/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10113 ] ,
          "attributes": {
            "ROUTING": "X7Y4/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10111 ] ,
          "attributes": {
            "ROUTING": "X7Y4/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10110 ] ,
          "attributes": {
            "ROUTING": "X7Y4/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10106 ] ,
          "attributes": {
            "ROUTING": "X7Y4/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10105 ] ,
          "attributes": {
            "ROUTING": "X7Y4/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10101 ] ,
          "attributes": {
            "ROUTING": "X7Y4/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10100 ] ,
          "attributes": {
            "ROUTING": "X7Y4/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[5]": {
          "hide_name": 0,
          "bits": [ 10098 ] ,
          "attributes": {
            "ROUTING": "X7Y4/SEL1;X7Y4/SEL1/X02;1;X2Y5/OF1;;1;X2Y5/SN10;X2Y5/SN10/OF1;1;X2Y4/W810;X2Y4/W810/N111;1;X5Y4/E210;X5Y4/E210/E818;1;X7Y4/X02;X7Y4/X02/E212;1;X7Y4/SEL5;X7Y4/SEL5/X02;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10097 ] ,
          "attributes": {
            "ROUTING": "X7Y4/OF4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10096 ] ,
          "attributes": {
            "ROUTING": "X7Y4/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[6]": {
          "hide_name": 0,
          "bits": [ 10094 ] ,
          "attributes": {
            "ROUTING": "X5Y4/F0;;1;X5Y4/E200;X5Y4/E200/F0;1;X7Y4/X01;X7Y4/X01/E202;1;X7Y4/SEL3;X7Y4/SEL3/X01;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10093 ] ,
          "attributes": {
            "ROUTING": "X7Y4/OF1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10092 ] ,
          "attributes": {
            "ROUTING": "X7Y4/OF5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 10089 ] ,
          "attributes": {
            "ROUTING": "X3Y6/OF7;;1;X3Y6/E130;X3Y6/E130/OF7;1;X4Y6/N230;X4Y6/N230/E131;1;X4Y4/E230;X4Y4/E230/N232;1;X6Y4/X06;X6Y4/X06/E232;1;X6Y4/SEL0;X6Y4/SEL0/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 10088 ] ,
          "attributes": {
            "ROUTING": "X6Y4/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 10086 ] ,
          "attributes": {
            "ROUTING": "X6Y4/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10083 ] ,
          "attributes": {
            "ROUTING": "X6Y5/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10081 ] ,
          "attributes": {
            "ROUTING": "X6Y5/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 10079 ] ,
          "attributes": {
            "ROUTING": "X6Y5/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10077 ] ,
          "attributes": {
            "ROUTING": "X6Y5/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2_CIN": {
          "hide_name": 0,
          "bits": [ 10075 ] ,
          "attributes": {
            "ROUTING": "X6Y5/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 10073 ] ,
          "attributes": {
            "ROUTING": "X7Y5/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 10071 ] ,
          "attributes": {
            "ROUTING": "X7Y5/X06;X7Y5/X06/F1;1;X7Y5/C6;X7Y5/C6/X06;1;X7Y4/SEL0;X7Y4/SEL0/X08;1;X7Y4/SEL6;X7Y4/SEL6/X08;1;X7Y4/SEL2;X7Y4/SEL2/X08;1;X7Y5/F1;;1;X7Y5/N210;X7Y5/N210/F1;1;X7Y4/X08;X7Y4/X08/N211;1;X7Y4/SEL4;X7Y4/SEL4/X08;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10070 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10069 ] ,
          "attributes": {
            "ROUTING": "X7Y5/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10067 ] ,
          "attributes": {
            "ROUTING": "X6Y5/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10064 ] ,
          "attributes": {
            "ROUTING": "X4Y5/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10062 ] ,
          "attributes": {
            "ROUTING": "X4Y5/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10060 ] ,
          "attributes": {
            "ROUTING": "X4Y5/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_5_CIN": {
          "hide_name": 0,
          "bits": [ 10058 ] ,
          "attributes": {
            "ROUTING": "X4Y5/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_5_COUT": {
          "hide_name": 0,
          "bits": [ 10056 ] ,
          "attributes": {
            "ROUTING": "X5Y5/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_4_COUT": {
          "hide_name": 0,
          "bits": [ 10054 ] ,
          "attributes": {
            "ROUTING": "X5Y5/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10051 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 10049 ] ,
          "attributes": {
            "ROUTING": "X3Y5/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN": {
          "hide_name": 0,
          "bits": [ 10048 ] ,
          "attributes": {
            "ROUTING": "X3Y5/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10045 ] ,
          "attributes": {
            "ROUTING": "X3Y5/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_1_CIN": {
          "hide_name": 0,
          "bits": [ 10044 ] ,
          "attributes": {
            "ROUTING": "X3Y5/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10042 ] ,
          "attributes": {
            "ROUTING": "X4Y5/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 10041 ] ,
          "attributes": {
            "ROUTING": "X4Y5/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 10039 ] ,
          "attributes": {
            "ROUTING": "X5Y5/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN": {
          "hide_name": 0,
          "bits": [ 10037 ] ,
          "attributes": {
            "ROUTING": "X5Y5/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10035 ] ,
          "attributes": {
            "ROUTING": "X5Y5/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10034 ] ,
          "attributes": {
            "ROUTING": "X5Y5/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10032 ] ,
          "attributes": {
            "ROUTING": "X5Y5/N130;X5Y5/N130/F4;1;X5Y4/B0;X5Y4/B0/N131;1;X5Y5/F4;;1;X5Y5/N240;X5Y5/N240/F4;1;X5Y4/C3;X5Y4/C3/N241;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 10030 ] ,
          "attributes": {
            "ROUTING": "X5Y4/F3;;1;X5Y4/XD3;X5Y4/XD3/F3;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 10028 ] ,
          "attributes": {
            "ROUTING": "X5Y5/N250;X5Y5/N250/F5;1;X5Y3/X08;X5Y3/X08/N252;1;X5Y3/C7;X5Y3/C7/X08;1;X5Y5/F5;;1;X5Y5/E250;X5Y5/E250/F5;1;X7Y5/N250;X7Y5/N250/E252;1;X7Y4/A0;X7Y4/A0/N251;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 10026 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F7;;1;X5Y3/A2;X5Y3/A2/F7;1;X5Y3/XD2;X5Y3/XD2/A2;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 10024 ] ,
          "attributes": {
            "ROUTING": "X7Y5/S230;X7Y5/S230/E131;1;X7Y5/C7;X7Y5/C7/S230;1;X6Y5/F0;;1;X6Y5/E130;X6Y5/E130/F0;1;X7Y5/N230;X7Y5/N230/E131;1;X7Y4/B0;X7Y4/B0/N231;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 10022 ] ,
          "attributes": {
            "ROUTING": "X7Y5/F7;;1;X7Y5/A2;X7Y5/A2/F7;1;X7Y5/XD2;X7Y5/XD2/A2;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 10020 ] ,
          "attributes": {
            "ROUTING": "X6Y5/W100;X6Y5/W100/F1;1;X5Y5/C6;X5Y5/C6/W101;1;X6Y5/F1;;1;X6Y5/SN10;X6Y5/SN10/F1;1;X6Y4/A1;X6Y4/A1/N111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 10018 ] ,
          "attributes": {
            "ROUTING": "X5Y5/F6;;1;X5Y5/E130;X5Y5/E130/F6;1;X6Y5/S270;X6Y5/S270/E131;1;X6Y6/A0;X6Y6/A0/S271;1;X6Y6/XD0;X6Y6/XD0/A0;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 10016 ] ,
          "attributes": {
            "ROUTING": "X6Y5/S220;X6Y5/S220/F2;1;X6Y7/X01;X6Y7/X01/S222;1;X6Y7/C0;X6Y7/C0/X01;1;X6Y5/F2;;1;X6Y5/N130;X6Y5/N130/F2;1;X6Y4/B1;X6Y4/B1/N131;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 10014 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F0;;1;X6Y7/D5;X6Y7/D5/F0;1;X6Y7/XD5;X6Y7/XD5/D5;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 10012 ] ,
          "attributes": {
            "ROUTING": "X6Y5/S230;X6Y5/S230/F3;1;X6Y7/X06;X6Y7/X06/S232;1;X6Y7/C4;X6Y7/C4/X06;1;X6Y5/F3;;1;X6Y5/SN20;X6Y5/SN20/F3;1;X6Y4/C1;X6Y4/C1/N121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 10010 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F4;;1;X6Y7/N130;X6Y7/N130/F4;1;X6Y6/B3;X6Y6/B3/N131;1;X6Y6/XD3;X6Y6/XD3/B3;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_3_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 10008 ] ,
          "attributes": {
            "ROUTING": "X6Y5/S100;X6Y5/S100/F4;1;X6Y6/C2;X6Y6/C2/S101;1;X6Y5/F4;;1;X6Y5/N100;X6Y5/N100/F4;1;X6Y4/D1;X6Y4/D1/N101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 10006 ] ,
          "attributes": {
            "ROUTING": "X6Y6/F2;;1;X6Y6/XD2;X6Y6/XD2/F2;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 10004 ] ,
          "attributes": {
            "ROUTING": "X7Y5/S220;X7Y5/S220/E121;1;X7Y6/C4;X7Y6/C4/S221;1;X6Y5/F5;;1;X6Y5/EW20;X6Y5/EW20/F5;1;X7Y5/N260;X7Y5/N260/E121;1;X7Y4/C0;X7Y4/C0/N261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 10001 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F4;;1;X2Y5/XD4;X2Y5/XD4/F4;1"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9997 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9996 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9993 ] ,
          "attributes": {
            "ROUTING": "X4Y4/D1;X4Y4/D1/E221;1;X4Y4/D0;X4Y4/D0/E221;1;X4Y4/D2;X4Y4/D2/E221;1;X4Y4/D3;X4Y4/D3/E221;1;X3Y4/E220;X3Y4/E220/N121;1;X3Y5/SN20;X3Y5/SN20/F2;1;X3Y5/F2;;1;X3Y5/S130;X3Y5/S130/F2;1;X3Y6/E230;X3Y6/E230/S131;1;X4Y6/B6;X4Y6/B6/E231;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9991 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9990 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9988 ] ,
          "attributes": {
            "ROUTING": "X4Y4/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9987 ] ,
          "attributes": {
            "ROUTING": "X4Y4/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 9985 ] ,
          "attributes": {
            "ROUTING": "X4Y4/OF1;;1;X4Y4/W100;X4Y4/W100/OF1;1;X3Y4/C2;X3Y4/C2/W101;1;X3Y4/XD2;X3Y4/XD2/C2;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9983 ] ,
          "attributes": {
            "ROUTING": "X3Y5/E130;X3Y5/E130/F3;1;X3Y5/N260;X3Y5/N260/E130;1;X3Y4/C0;X3Y4/C0/N261;1;X3Y5/F3;;1;X3Y5/W130;X3Y5/W130/F3;1;X2Y5/A2;X2Y5/A2/W131;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 9981 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F0;;1;X3Y4/D4;X3Y4/D4/F0;1;X3Y4/XD4;X3Y4/XD4/D4;1"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9977 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9976 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9973 ] ,
          "attributes": {
            "ROUTING": "X3Y5/S100;X3Y5/S100/F4;1;X3Y6/E240;X3Y6/E240/S101;1;X4Y6/C6;X4Y6/C6/E241;1;X6Y3/D2;X6Y3/D2/N222;1;X6Y3/D0;X6Y3/D0/N222;1;X6Y3/D1;X6Y3/D1/N222;1;X3Y5/F4;;1;X3Y5/EW20;X3Y5/EW20/F4;1;X4Y5/E220;X4Y5/E220/E121;1;X6Y5/N220;X6Y5/N220/E222;1;X6Y3/D3;X6Y3/D3/N222;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9971 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9970 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9968 ] ,
          "attributes": {
            "ROUTING": "X6Y3/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9967 ] ,
          "attributes": {
            "ROUTING": "X6Y3/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 9965 ] ,
          "attributes": {
            "ROUTING": "X6Y3/OF1;;1;X6Y3/W100;X6Y3/W100/OF1;1;X5Y3/W200;X5Y3/W200/W101;1;X3Y3/D0;X3Y3/D0/W202;1;X3Y3/XD0;X3Y3/XD0/D0;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9963 ] ,
          "attributes": {
            "ROUTING": "X3Y5/W100;X3Y5/W100/F5;1;X2Y5/C6;X2Y5/C6/W101;1;X3Y5/F5;;1;X3Y5/EW10;X3Y5/EW10/F5;1;X2Y5/B2;X2Y5/B2/W111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 9961 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F6;;1;X2Y5/C5;X2Y5/C5/F6;1;X2Y5/XD5;X2Y5/XD5/C5;1"
          }
        },
        "u.txCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9959 ] ,
          "attributes": {
            "ROUTING": "X7Y6/F4;;1;X7Y6/C0;X7Y6/C0/F4;1;X7Y6/XD0;X7Y6/XD0/C0;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9957 ] ,
          "attributes": {
            "ROUTING": "X7Y5/E130;X7Y5/E130/F0;1;X7Y5/C3;X7Y5/C3/E130;1;X7Y5/F0;;1;X7Y5/N200;X7Y5/N200/F0;1;X7Y4/D0;X7Y4/D0/N201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9953 ] ,
          "attributes": {
            "ROUTING": "X6Y6/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9952 ] ,
          "attributes": {
            "ROUTING": "X6Y6/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9949 ] ,
          "attributes": {
            "ROUTING": "X4Y5/SN10;X4Y5/SN10/F0;1;X4Y6/D6;X4Y6/D6/S111;1;X6Y6/D7;X6Y6/D7/E202;1;X6Y6/D6;X6Y6/D6/E202;1;X6Y6/D4;X6Y6/D4/E202;1;X4Y5/F0;;1;X4Y5/S100;X4Y5/S100/F0;1;X4Y6/E200;X4Y6/E200/S101;1;X6Y6/D5;X6Y6/D5/E202;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9947 ] ,
          "attributes": {
            "ROUTING": "X6Y6/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9946 ] ,
          "attributes": {
            "ROUTING": "X6Y6/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9944 ] ,
          "attributes": {
            "ROUTING": "X6Y6/OF4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9943 ] ,
          "attributes": {
            "ROUTING": "X6Y6/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 9941 ] ,
          "attributes": {
            "ROUTING": "X6Y6/OF5;;1;X6Y6/EW20;X6Y6/EW20/OF5;1;X5Y6/D5;X5Y6/D5/W121;1;X5Y6/XD5;X5Y6/XD5/D5;1"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9937 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9936 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9933 ] ,
          "attributes": {
            "ROUTING": "X7Y3/D3;X7Y3/D3/W221;1;X7Y3/D0;X7Y3/D0/W221;1;X2Y5/C2;X2Y5/C2/X02;1;X7Y3/D2;X7Y3/D2/W221;1;X2Y5/X02;X2Y5/X02/W212;1;X8Y3/W220;X8Y3/W220/N222;1;X4Y5/F1;;1;X4Y5/W210;X4Y5/W210/F1;1;X4Y5/E810;X4Y5/E810/F1;1;X7Y3/D1;X7Y3/D1/W221;1;X8Y5/N220;X8Y5/N220/E814;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9930 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9929 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9927 ] ,
          "attributes": {
            "ROUTING": "X7Y3/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9926 ] ,
          "attributes": {
            "ROUTING": "X7Y3/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 9924 ] ,
          "attributes": {
            "ROUTING": "X7Y3/OF1;;1;X7Y3/S210;X7Y3/S210/OF1;1;X7Y5/A4;X7Y5/A4/S212;1;X7Y5/XD4;X7Y5/XD4/A4;1"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9920 ] ,
          "attributes": {
            "ROUTING": "X2Y4/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9919 ] ,
          "attributes": {
            "ROUTING": "X2Y4/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9916 ] ,
          "attributes": {
            "ROUTING": "X2Y4/D7;X2Y4/D7/W202;1;X2Y4/D4;X2Y4/D4/W202;1;X2Y4/D6;X2Y4/D6/W202;1;X4Y5/N100;X4Y5/N100/F2;1;X4Y4/W200;X4Y4/W200/N101;1;X2Y4/D5;X2Y4/D5/W202;1;X4Y5/F2;;1;X4Y5/W220;X4Y5/W220/F2;1;X2Y5/D2;X2Y5/D2/W222;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9914 ] ,
          "attributes": {
            "ROUTING": "X2Y4/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9913 ] ,
          "attributes": {
            "ROUTING": "X2Y4/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9911 ] ,
          "attributes": {
            "ROUTING": "X2Y4/OF4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9910 ] ,
          "attributes": {
            "ROUTING": "X2Y4/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 9908 ] ,
          "attributes": {
            "ROUTING": "X2Y4/OF5;;1;X2Y4/W250;X2Y4/W250/OF5;1;X2Y4/B1;X2Y4/B1/W250;1;X2Y4/XD1;X2Y4/XD1/B1;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 9906 ] ,
          "attributes": {
            "ROUTING": "X4Y5/S230;X4Y5/S230/F3;1;X4Y7/X08;X4Y7/X08/S232;1;X4Y7/C5;X4Y7/C5/X08;1;X2Y5/SEL0;X2Y5/SEL0/X06;1;X4Y5/F3;;1;X4Y5/W230;X4Y5/W230/F3;1;X2Y5/X06;X2Y5/X06/W232;1;X2Y5/SEL2;X2Y5/SEL2/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 9904 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F5;;1;X4Y7/XD5;X4Y7/XD5/F5;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[5]": {
          "hide_name": 0,
          "bits": [ 9902 ] ,
          "attributes": {
            "ROUTING": "X4Y5/EW20;X4Y5/EW20/F4;1;X3Y5/N220;X3Y5/N220/W121;1;X3Y4/C5;X3Y4/C5/N221;1;X4Y5/F4;;1;X4Y5/W240;X4Y5/W240/F4;1;X2Y5/X03;X2Y5/X03/W242;1;X2Y5/SEL1;X2Y5/SEL1/X03;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 9900 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F5;;1;X3Y4/A1;X3Y4/A1/F5;1;X3Y4/XD1;X3Y4/XD1/A1;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 9898 ] ,
          "attributes": {
            "ROUTING": "X4Y4/N220;X4Y4/N220/N121;1;X4Y3/C6;X4Y3/C6/N221;1;X3Y6/SEL2;X3Y6/SEL2/W261;1;X3Y6/SEL6;X3Y6/SEL6/W261;1;X4Y6/SEL2;X4Y6/SEL2/X06;1;X4Y5/S250;X4Y5/S250/F5;1;X4Y6/X06;X4Y6/X06/S251;1;X4Y6/SEL0;X4Y6/SEL0/X06;1;X3Y6/SEL4;X3Y6/SEL4/W261;1;X4Y5/SN20;X4Y5/SN20/F5;1;X4Y6/SEL4;X4Y6/SEL4/X06;1;X4Y5/F5;;1;X4Y6/SEL6;X4Y6/SEL6/X06;1;X4Y6/W260;X4Y6/W260/S121;1;X3Y6/SEL0;X3Y6/SEL0/W261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 9896 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F6;;1;X4Y3/C3;X4Y3/C3/F6;1;X4Y3/XD3;X4Y3/XD3/C3;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 9894 ] ,
          "attributes": {
            "ROUTING": "X5Y5/W100;X5Y5/W100/F0;1;X4Y5/N200;X4Y5/N200/W101;1;X4Y4/C5;X4Y4/C5/N201;1;X4Y6/SEL1;X4Y6/SEL1/S261;1;X5Y5/EW20;X5Y5/EW20/F0;1;X4Y5/S260;X4Y5/S260/W121;1;X4Y6/SEL5;X4Y6/SEL5/S261;1;X3Y6/SEL5;X3Y6/SEL5/X04;1;X5Y5/F0;;1;X5Y5/S130;X5Y5/S130/F0;1;X5Y6/W270;X5Y6/W270/S131;1;X3Y6/X04;X3Y6/X04/W272;1;X3Y6/SEL1;X3Y6/SEL1/X04;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 9892 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F5;;1;X4Y4/XD5;X4Y4/XD5/F5;1"
          }
        },
        "sendOnLow_LUT3_I0_I2[2]": {
          "hide_name": 0,
          "bits": [ 9890 ] ,
          "attributes": {
            "ROUTING": "X5Y6/S220;X5Y6/S220/S121;1;X5Y6/C4;X5Y6/C4/S220;1;X4Y6/X01;X4Y6/X01/W221;1;X4Y6/SEL3;X4Y6/SEL3/X01;1;X5Y5/F1;;1;X5Y5/SN20;X5Y5/SN20/F1;1;X5Y6/W220;X5Y6/W220/S121;1;X3Y6/X01;X3Y6/X01/W222;1;X3Y6/SEL3;X3Y6/SEL3/X01;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9887 ] ,
          "attributes": {
            "ROUTING": "X5Y6/F4;;1;X5Y6/C0;X5Y6/C0/F4;1;X5Y6/XD0;X5Y6/XD0/C0;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_1_CIN_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 9885 ] ,
          "attributes": {
            "ROUTING": "X5Y6/C2;X5Y6/C2/S101;1;X5Y5/F2;;1;X5Y5/S100;X5Y5/S100/F2;1;X5Y6/W240;X5Y6/W240/S101;1;X3Y6/SEL7;X3Y6/SEL7/W242;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9883 ] ,
          "attributes": {
            "ROUTING": "X5Y6/F2;;1;X5Y6/XD2;X5Y6/XD2/F2;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 9881 ] ,
          "attributes": {
            "ROUTING": "X5Y5/SN10;X5Y5/SN10/F3;1;X5Y4/A0;X5Y4/A0/N111;1;X5Y5/F3;;1;X5Y5/N230;X5Y5/N230/F3;1;X5Y3/X04;X5Y3/X04/N232;1;X5Y3/C3;X5Y3/C3/X04;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9879 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F3;;1;X5Y3/B5;X5Y3/B5/F3;1;X5Y3/XD5;X5Y3/XD5/B5;1"
          }
        },
        "u.txCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9877 ] ,
          "attributes": {
            "ROUTING": "X7Y5/F3;;1;X7Y5/XD3;X7Y5/XD3/F3;1"
          }
        },
        "u.txCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9875 ] ,
          "attributes": {
            "ROUTING": "X7Y5/F6;;1;X7Y5/C5;X7Y5/C5/F6;1;X7Y5/XD5;X7Y5/XD5/C5;1"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9873 ] ,
          "attributes": {
            "ROUTING": "X6Y3/SN10;X6Y3/SN10/F4;1;X6Y4/D7;X6Y4/D7/S111;1;X6Y3/S130;X6Y3/S130/F4;1;X6Y3/D6;X6Y3/D6/S130;1;X6Y3/F4;;1;X6Y3/SN20;X6Y3/SN20/F4;1;X6Y4/B4;X6Y4/B4/S121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9871 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:162.36-162.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 9868 ] ,
          "attributes": {
            "ROUTING": "X6Y4/D6;X6Y4/D6/X02;1;X6Y4/X02;X6Y4/X02/W231;1;X6Y4/D4;X6Y4/D4/X02;1;X6Y4/S210;X6Y4/S210/W111;1;X6Y6/X04;X6Y6/X04/S212;1;X6Y6/SEL5;X6Y6/SEL5/X04;1;X7Y4/W230;X7Y4/W230/OF3;1;X5Y4/X06;X5Y4/X06/W232;1;X5Y4/C6;X5Y4/C6/X06;1;X7Y4/N230;X7Y4/N230/OF3;1;X7Y3/X02;X7Y3/X02/N231;1;X7Y3/SEL1;X7Y3/SEL1/X02;1;X6Y4/N250;X6Y4/N250/W111;1;X6Y3/X04;X6Y3/X04/N251;1;X6Y3/SEL1;X6Y3/SEL1/X04;1;X4Y4/X04;X4Y4/X04/W252;1;X4Y4/SEL1;X4Y4/SEL1/X04;1;X6Y4/OF30;;1;X7Y4/EW10;X7Y4/EW10/OF3;1;X6Y4/W250;X6Y4/W250/W111;1;X4Y4/W250;X4Y4/W250/W252;1;X2Y4/X04;X2Y4/X04/W252;1;X2Y4/SEL5;X2Y4/SEL5/X04;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 9865 ] ,
          "attributes": {
            "ROUTING": "X4Y4/SEL0;X4Y4/SEL0/X05;1;X4Y4/SEL2;X4Y4/SEL2/X05;1;X6Y4/C6;X6Y4/C6/E220;1;X6Y4/W100;X6Y4/W100/OF0;1;X6Y4/E230;X6Y4/E230/W100;1;X6Y4/C4;X6Y4/C4/E230;1;X6Y4/E220;X6Y4/E220/E100;1;X4Y4/X05;X4Y4/X05/W202;1;X6Y3/SEL0;X6Y3/SEL0/X07;1;X6Y4/N200;X6Y4/N200/OF0;1;X6Y3/X07;X6Y3/X07/N201;1;X6Y3/SEL2;X6Y3/SEL2/X07;1;X2Y4/SEL6;X2Y4/SEL6/X06;1;X2Y4/SEL4;X2Y4/SEL4/X06;1;X6Y4/S200;X6Y4/S200/OF0;1;X6Y6/X07;X6Y6/X07/S202;1;X6Y6/SEL4;X6Y6/SEL4/X07;1;X5Y4/X05;X5Y4/X05/W201;1;X5Y4/B6;X5Y4/B6/X05;1;X7Y3/SEL2;X7Y3/SEL2/X06;1;X6Y4/SN10;X6Y4/SN10/OF0;1;X6Y3/E210;X6Y3/E210/N111;1;X7Y3/X06;X7Y3/X06/E211;1;X7Y3/SEL0;X7Y3/SEL0/X06;1;X6Y6/SEL6;X6Y6/SEL6/X07;1;X6Y4/OF0;;1;X6Y4/W200;X6Y4/W200/OF0;1;X6Y4/E100;X6Y4/E100/OF0;1;X4Y4/W210;X4Y4/W210/W202;1;X2Y4/X06;X2Y4/X06/W212;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I3_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 9863 ] ,
          "attributes": {
            "ROUTING": "X6Y4/SN20;X6Y4/SN20/F7;1;X6Y3/W260;X6Y3/W260/N121;1;X5Y3/C0;X5Y3/C0/W261;1;X6Y4/F7;;1;X6Y4/W130;X6Y4/W130/F7;1;X6Y4/B6;X6Y4/B6/W130;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I3_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 9862 ] ,
          "attributes": {
            "ROUTING": "X6Y4/N220;X6Y4/N220/E221;1;X6Y3/C6;X6Y3/C6/N221;1;X6Y4/X05;X6Y4/X05/E221;1;X6Y4/A4;X6Y4/A4/X05;1;X6Y4/X01;X6Y4/X01/E221;1;X6Y4/A6;X6Y4/A6/X01;1;X5Y4/E220;X5Y4/E220/F2;1;X5Y4/F2;;1;X5Y4/D5;X5Y4/D5/F2;1;X5Y4/XD5;X5Y4/XD5/D5;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9859 ] ,
          "attributes": {
            "ROUTING": "X6Y4/F3;;1;X6Y4/XD3;X6Y4/XD3/F3;1"
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9857 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u.txBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 9856 ] ,
          "attributes": {
            "ROUTING": "X6Y4/A3;X6Y4/A3/N130;1;X6Y4/N130;X6Y4/N130/Q3;1;X6Y4/C7;X6Y4/C7/N130;1;X6Y4/N100;X6Y4/N100/Q3;1;X6Y3/B6;X6Y3/B6/N101;1;X6Y4/Q3;;1;X6Y4/N230;X6Y4/N230/Q3;1;X6Y2/B1;X6Y2/B1/N232;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u txBitNumber"
          }
        },
        "u.txBitNumber_DFFRE_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9853 ] ,
          "attributes": {
            "ROUTING": "X6Y2/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:162.36-162.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9852 ] ,
          "attributes": {
            "ROUTING": "X6Y2/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:162.36-162.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 9850 ] ,
          "attributes": {
            "ROUTING": "X6Y3/A6;X6Y3/A6/N211;1;X6Y2/B2;X6Y2/B2/N212;1;X6Y4/B7;X6Y4/B7/X08;1;X6Y4/Q5;;1;X6Y4/S100;X6Y4/S100/Q5;1;X6Y4/N210;X6Y4/N210/S100;1;X6Y4/X08;X6Y4/X08/Q5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u txBitNumber"
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9848 ] ,
          "attributes": {
            "ROUTING": "X6Y2/F2;;1;X6Y2/S220;X6Y2/S220/F2;1;X6Y4/C5;X6Y4/C5/S222;1;X6Y4/XD5;X6Y4/XD5/C5;1"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 9846 ] ,
          "attributes": {
            "ROUTING": "X6Y4/LSR2;X6Y4/LSR2/S271;1;X6Y3/S270;X6Y3/S270/S828;1;X6Y4/LSR1;X6Y4/LSR1/S271;1;X6Y4/N820;X6Y4/N820/F4;1;X6Y4/F4;;1"
          }
        },
        "u.txBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 9845 ] ,
          "attributes": {
            "ROUTING": "X6Y4/N810;X6Y4/N810/Q2;1;X6Y3/N210;X6Y3/N210/S818;1;X6Y2/B3;X6Y2/B3/N211;1;X6Y4/E130;X6Y4/E130/Q2;1;X6Y4/A7;X6Y4/A7/E130;1;X6Y4/Q2;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u txBitNumber"
          }
        },
        "u.txBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9843 ] ,
          "attributes": {
            "ROUTING": "X6Y2/F3;;1;X6Y2/S230;X6Y2/S230/F3;1;X6Y4/B2;X6Y4/B2/S232;1;X6Y4/XD2;X6Y4/XD2/B2;1"
          }
        },
        "u.txBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9842 ] ,
          "attributes": {
            "ROUTING": "X6Y4/CE1;X6Y4/CE1/X07;1;X6Y4/CE2;X6Y4/CE2/X07;1;X6Y4/F6;;1;X6Y4/X07;X6Y4/X07/F6;1"
          }
        },
        "u.uart_rx_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 9838 ] ,
          "attributes": {
            "ROUTING": "X2Y32/F4;;1;X2Y32/W130;X2Y32/W130/F4;1;X2Y32/D3;X2Y32/D3/W130;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxState_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9835 ] ,
          "attributes": {
            "ROUTING": "X2Y33/F0;;1;X2Y33/XD0;X2Y33/XD0/F0;1"
          }
        },
        "u.rxState_DFFE_Q_D_LUT2_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9833 ] ,
          "attributes": {
            "ROUTING": "X1Y33/D4;X1Y33/D4/S111;1;X1Y32/SN10;X1Y32/SN10/F6;1;X1Y33/S210;X1Y33/S210/S111;1;X1Y33/A6;X1Y33/A6/S210;1;X1Y33/E220;X1Y33/E220/S121;1;X2Y33/D0;X2Y33/D0/E221;1;X1Y32/F6;;1;X1Y32/SN20;X1Y32/SN20/F6;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxState_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9831 ] ,
          "attributes": {
            "ROUTING": "X1Y33/F4;;1;X1Y33/C0;X1Y33/C0/F4;1;X1Y33/XD0;X1Y33/XD0/C0;1"
          }
        },
        "u.rxState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9829 ] ,
          "attributes": {
            "ROUTING": "X1Y33/F6;;1;X1Y33/C5;X1Y33/C5/F6;1;X1Y33/XD5;X1Y33/XD5/C5;1"
          }
        },
        "u.rxState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9828 ] ,
          "attributes": {
            "ROUTING": "X1Y33/CE0;X1Y33/CE0/S211;1;X1Y33/CE2;X1Y33/CE2/S211;1;X2Y33/CE0;X2Y33/CE0/X08;1;X2Y33/X08;X2Y33/X08/S231;1;X2Y32/F3;;1;X2Y32/S230;X2Y32/S230/F3;1;X2Y32/EW10;X2Y32/EW10/F3;1;X1Y32/S210;X1Y32/S210/W111;1"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9824 ] ,
          "attributes": {
            "ROUTING": "X1Y32/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9823 ] ,
          "attributes": {
            "ROUTING": "X1Y32/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9817 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 9814 ] ,
          "attributes": {
            "ROUTING": "X2Y31/F7;;1;X2Y31/E100;X2Y31/E100/F7;1;X3Y31/D2;X3Y31/D2/E101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9811 ] ,
          "attributes": {
            "ROUTING": "X3Y31/B5;X3Y31/B5/F1;1;X3Y31/F1;;1;X3Y31/X06;X3Y31/X06/F1;1;X3Y31/C7;X3Y31/C7/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9807 ] ,
          "attributes": {
            "ROUTING": "X1Y33/F3;;1;X1Y33/XD3;X1Y33/XD3/F3;1"
          }
        },
        "u.rxCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9803 ] ,
          "attributes": {
            "ROUTING": "X1Y30/F5;;1;X1Y30/XD5;X1Y30/XD5/F5;1"
          }
        },
        "u.rxCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9800 ] ,
          "attributes": {
            "ROUTING": "X2Y32/F5;;1;X2Y32/XD5;X2Y32/XD5/F5;1"
          }
        },
        "u.rxCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9797 ] ,
          "attributes": {
            "ROUTING": "X2Y32/F2;;1;X2Y32/EW20;X2Y32/EW20/F2;1;X3Y32/C0;X3Y32/C0/E121;1;X3Y32/XD0;X3Y32/XD0/C0;1"
          }
        },
        "u.rxCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9794 ] ,
          "attributes": {
            "ROUTING": "X2Y33/F3;;1;X2Y33/B5;X2Y33/B5/F3;1;X2Y33/XD5;X2Y33/XD5/B5;1"
          }
        },
        "u.rxCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9791 ] ,
          "attributes": {
            "ROUTING": "X2Y30/F0;;1;X2Y30/D4;X2Y30/D4/F0;1;X2Y30/XD4;X2Y30/XD4/D4;1"
          }
        },
        "u.rxCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9788 ] ,
          "attributes": {
            "ROUTING": "X3Y31/F6;;1;X3Y31/C3;X3Y31/C3/F6;1;X3Y31/XD3;X3Y31/XD3/C3;1"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9786 ] ,
          "attributes": {
            "ROUTING": "X2Y31/SN10;X2Y31/SN10/F1;1;X2Y32/B2;X2Y32/B2/S111;1;X2Y31/F1;;1;X2Y31/X06;X2Y31/X06/F1;1;X2Y31/A6;X2Y31/A6/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[6]": {
          "hide_name": 0,
          "bits": [ 9785 ] ,
          "attributes": {
            "ROUTING": "X3Y32/W100;X3Y32/W100/Q0;1;X2Y32/N240;X2Y32/N240/W101;1;X2Y31/D7;X2Y31/D7/N241;1;X3Y32/Q0;;1;X3Y32/N130;X3Y32/N130/Q0;1;X3Y31/W230;X3Y31/W230/N131;1;X2Y31/B1;X2Y31/B1/W231;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9783 ] ,
          "attributes": {
            "ROUTING": "X2Y31/W130;X2Y31/W130/F2;1;X2Y31/B6;X2Y31/B6/W130;1;X2Y31/F2;;1;X2Y31/S220;X2Y31/S220/F2;1;X2Y33/X01;X2Y33/X01/S222;1;X2Y33/B3;X2Y33/B3/X01;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[7]": {
          "hide_name": 0,
          "bits": [ 9782 ] ,
          "attributes": {
            "ROUTING": "X2Y31/X08;X2Y31/X08/N252;1;X2Y31/C7;X2Y31/C7/X08;1;X2Y33/Q5;;1;X2Y33/N250;X2Y33/N250/Q5;1;X2Y31/X04;X2Y31/X04/N252;1;X2Y31/B2;X2Y31/B2/X04;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 9781 ] ,
          "attributes": {
            "ROUTING": "X2Y31/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9779 ] ,
          "attributes": {
            "ROUTING": "X2Y31/N230;X2Y31/N230/F3;1;X2Y30/X02;X2Y30/X02/N231;1;X2Y30/A0;X2Y30/A0/X02;1;X2Y31/F3;;1;X2Y31/N130;X2Y31/N130/F3;1;X2Y31/C6;X2Y31/C6/N130;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[8]": {
          "hide_name": 0,
          "bits": [ 9778 ] ,
          "attributes": {
            "ROUTING": "X2Y30/SN20;X2Y30/SN20/Q4;1;X2Y31/B7;X2Y31/B7/S121;1;X2Y30/Q4;;1;X2Y30/SN10;X2Y30/SN10/Q4;1;X2Y31/B3;X2Y31/B3/S111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 9777 ] ,
          "attributes": {
            "ROUTING": "X2Y31/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9775 ] ,
          "attributes": {
            "ROUTING": "X2Y31/EW10;X2Y31/EW10/F4;1;X3Y31/A6;X3Y31/A6/E111;1;X2Y31/F4;;1;X2Y31/X07;X2Y31/X07/F4;1;X2Y31/D6;X2Y31/D6/X07;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[9]": {
          "hide_name": 0,
          "bits": [ 9774 ] ,
          "attributes": {
            "ROUTING": "X3Y31/EW10;X3Y31/EW10/Q3;1;X2Y31/B4;X2Y31/B4/W111;1;X3Y31/Q3;;1;X3Y31/W130;X3Y31/W130/Q3;1;X2Y31/A7;X2Y31/A7/W131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9773 ] ,
          "attributes": {
            "ROUTING": "X2Y31/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9771 ] ,
          "attributes": {
            "ROUTING": "X2Y31/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9769 ] ,
          "attributes": {
            "ROUTING": "X3Y31/S250;X3Y31/S250/E251;1;X3Y32/A3;X3Y32/A3/S251;1;X2Y31/E250;X2Y31/E250/F5;1;X3Y31/A7;X3Y31/A7/E251;1;X2Y31/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[10]": {
          "hide_name": 0,
          "bits": [ 9767 ] ,
          "attributes": {
            "ROUTING": "X3Y32/W130;X3Y32/W130/Q5;1;X2Y32/N270;X2Y32/N270/W131;1;X2Y31/B5;X2Y31/B5/N271;1;X3Y32/Q5;;1;X3Y32/SN20;X3Y32/SN20/Q5;1;X3Y31/C2;X3Y31/C2/N121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9765 ] ,
          "attributes": {
            "ROUTING": "X3Y32/F3;;1;X3Y32/B5;X3Y32/B5/F3;1;X3Y32/XD5;X3Y32/XD5/B5;1"
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9763 ] ,
          "attributes": {
            "ROUTING": "X3Y31/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9762 ] ,
          "attributes": {
            "ROUTING": "X3Y31/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9760 ] ,
          "attributes": {
            "ROUTING": "X3Y31/N130;X3Y31/N130/F0;1;X3Y30/B1;X3Y30/B1/N131;1;X3Y31/F0;;1;X3Y31/X05;X3Y31/X05/F0;1;X3Y31/B7;X3Y31/B7/X05;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9756 ] ,
          "attributes": {
            "ROUTING": "X2Y30/F5;;1;X2Y30/W130;X2Y30/W130/F5;1;X1Y30/A4;X1Y30/A4/W131;1;X1Y30/XD4;X1Y30/XD4/A4;1"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9754 ] ,
          "attributes": {
            "ROUTING": "X3Y31/F2;;1;X3Y31/W100;X3Y31/W100/F2;1;X2Y31/S200;X2Y31/S200/W101;1;X2Y32/D1;X2Y32/D1/S201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 9752 ] ,
          "attributes": {
            "ROUTING": "X3Y33/N100;X3Y33/N100/F6;1;X3Y32/W240;X3Y32/W240/N101;1;X2Y32/C1;X2Y32/C1/W241;1;X3Y32/B3;X3Y32/B3/N131;1;X3Y33/N130;X3Y33/N130/F6;1;X3Y32/N270;X3Y32/N270/N131;1;X3Y31/B6;X3Y31/B6/N271;1;X1Y33/C3;X1Y33/C3/W262;1;X3Y33/N230;X3Y33/N230/W100;1;X3Y31/A5;X3Y31/A5/N232;1;X2Y33/N200;X2Y33/N200/W101;1;X2Y31/N210;X2Y31/N210/N202;1;X2Y30/B0;X2Y30/B0/N211;1;X3Y33/W100;X3Y33/W100/F6;1;X2Y33/C3;X2Y33/C3/W101;1;X3Y33/W260;X3Y33/W260/F6;1;X3Y33/F6;;1;X3Y33/N260;X3Y33/N260/F6;1;X3Y31/N270;X3Y31/N270/N262;1;X3Y30/A1;X3Y30/A1/N271;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9750 ] ,
          "attributes": {
            "ROUTING": "X1Y31/F6;;1;X1Y31/EW10;X1Y31/EW10/F6;1;X2Y31/S210;X2Y31/S210/E111;1;X2Y32/B1;X2Y32/B1/S211;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9748 ] ,
          "attributes": {
            "ROUTING": "X1Y32/EW10;X1Y32/EW10/F7;1;X2Y32/A1;X2Y32/A1/E111;1;X1Y32/F7;;1;X1Y32/A5;X1Y32/A5/F7;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9745 ] ,
          "attributes": {
            "ROUTING": "X1Y31/S130;X1Y31/S130/F4;1;X1Y32/C5;X1Y32/C5/S131;1;X1Y33/B3;X1Y33/B3/X03;1;X1Y31/F4;;1;X1Y31/S240;X1Y31/S240/F4;1;X1Y33/X03;X1Y33/X03/S242;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[3]": {
          "hide_name": 0,
          "bits": [ 9744 ] ,
          "attributes": {
            "ROUTING": "X1Y31/C6;X1Y31/C6/X08;1;X1Y33/Q3;;1;X1Y33/N230;X1Y33/N230/Q3;1;X1Y31/X08;X1Y31/X08/N232;1;X1Y31/B4;X1Y31/B4/X08;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9742 ] ,
          "attributes": {
            "ROUTING": "X1Y30/W210;X1Y30/W210/N111;1;X1Y30/A5;X1Y30/A5/W210;1;X1Y31/F5;;1;X1Y31/SN10;X1Y31/SN10/F5;1;X1Y32/D5;X1Y32/D5/S111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[4]": {
          "hide_name": 0,
          "bits": [ 9740 ] ,
          "attributes": {
            "ROUTING": "X1Y31/B6;X1Y31/B6/S251;1;X1Y30/Q5;;1;X1Y30/S250;X1Y30/S250/Q5;1;X1Y31/B5;X1Y31/B5/S251;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 9739 ] ,
          "attributes": {
            "ROUTING": "X1Y31/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 9737 ] ,
          "attributes": {
            "ROUTING": "X2Y32/B5;X2Y32/B5/S121;1;X2Y32/W260;X2Y32/W260/S121;1;X1Y32/SEL4;X1Y32/SEL4/W261;1;X2Y31/F0;;1;X2Y31/SN20;X2Y31/SN20/F0;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[5]": {
          "hide_name": 0,
          "bits": [ 9736 ] ,
          "attributes": {
            "ROUTING": "X2Y31/W270;X2Y31/W270/N131;1;X1Y31/A6;X1Y31/A6/W271;1;X2Y32/Q5;;1;X2Y32/N130;X2Y32/N130/Q5;1;X2Y31/B0;X2Y31/B0/N131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9735 ] ,
          "attributes": {
            "ROUTING": "X2Y31/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 9734 ] ,
          "attributes": {
            "ROUTING": "X2Y31/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9732 ] ,
          "attributes": {
            "ROUTING": "X1Y31/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9730 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u.rxCounter[0]": {
          "hide_name": 0,
          "bits": [ 9729 ] ,
          "attributes": {
            "ROUTING": "X1Y30/E130;X1Y30/E130/Q4;1;X2Y30/B5;X2Y30/B5/E131;1;X1Y30/S240;X1Y30/S240/Q4;1;X1Y32/X07;X1Y32/X07/S242;1;X1Y32/B7;X1Y32/B7/X07;1;X1Y30/Q4;;1;X1Y30/SN10;X1Y30/SN10/Q4;1;X1Y31/B1;X1Y31/B1/S111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9726 ] ,
          "attributes": {
            "ROUTING": "X1Y31/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9725 ] ,
          "attributes": {
            "ROUTING": "X1Y31/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9722 ] ,
          "attributes": {
            "ROUTING": "X2Y30/A5;X2Y30/A5/N212;1;X2Y32/N210;X2Y32/N210/F1;1;X2Y30/B2;X2Y30/B2/N212;1;X2Y32/X02;X2Y32/X02/F1;1;X2Y32/C0;X2Y32/C0/X02;1;X2Y32/X06;X2Y32/X06/F1;1;X2Y32/C5;X2Y32/C5/X06;1;X2Y32/C2;X2Y32/C2/E130;1;X2Y32/F1;;1;X2Y32/E130;X2Y32/E130/F1;1;X2Y32/C3;X2Y32/C3/E130;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9720 ] ,
          "attributes": {
            "ROUTING": "X1Y31/F2;;1;X1Y31/E130;X1Y31/E130/F2;1;X2Y31/S230;X2Y31/S230/E131;1;X2Y32/B0;X2Y32/B0/S231;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[1]": {
          "hide_name": 0,
          "bits": [ 9718 ] ,
          "attributes": {
            "ROUTING": "X2Y32/W100;X2Y32/W100/Q0;1;X1Y32/W200;X1Y32/W200/W101;1;X1Y32/A7;X1Y32/A7/W200;1;X2Y31/W210;X2Y31/W210/N111;1;X1Y31/B2;X1Y31/B2/W211;1;X2Y32/Q0;;1;X2Y32/SN10;X2Y32/SN10/Q0;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9717 ] ,
          "attributes": {
            "ROUTING": "X2Y32/F0;;1;X2Y32/XD0;X2Y32/XD0/F0;1"
          }
        },
        "u.rxCounter_DFFE_Q_8_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9715 ] ,
          "attributes": {
            "ROUTING": "X1Y30/B3;X1Y30/B3/W111;1;X2Y30/F2;;1;X2Y30/EW10;X2Y30/EW10/F2;1;X1Y30/B5;X1Y30/B5/W111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9714 ] ,
          "attributes": {
            "ROUTING": "X1Y31/N230;X1Y31/N230/F3;1;X1Y30/X02;X1Y30/X02/N231;1;X1Y30/A3;X1Y30/A3/X02;1;X1Y31/F3;;1;X1Y31/SN20;X1Y31/SN20/F3;1;X1Y32/B5;X1Y32/B5/S121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[2]": {
          "hide_name": 0,
          "bits": [ 9712 ] ,
          "attributes": {
            "ROUTING": "X1Y31/X02;X1Y31/X02/S231;1;X1Y31/D6;X1Y31/D6/X02;1;X1Y30/Q3;;1;X1Y30/S230;X1Y30/S230/Q3;1;X1Y31/B3;X1Y31/B3/S231;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9711 ] ,
          "attributes": {
            "ROUTING": "X1Y30/F3;;1;X1Y30/XD3;X1Y30/XD3/F3;1"
          }
        },
        "u.rxCounter[11]": {
          "hide_name": 0,
          "bits": [ 9709 ] ,
          "attributes": {
            "ROUTING": "X3Y31/B0;X3Y31/B0/S111;1;X3Y30/Q2;;1;X3Y30/SN10;X3Y30/SN10/Q2;1;X3Y31/B2;X3Y31/B2/S111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9707 ] ,
          "attributes": {
            "ROUTING": "X3Y30/F1;;1;X3Y30/B2;X3Y30/B2/F1;1;X3Y30/XD2;X3Y30/XD2/B2;1"
          }
        },
        "u.rxCounter[12]": {
          "hide_name": 0,
          "bits": [ 9705 ] ,
          "attributes": {
            "ROUTING": "X3Y31/B1;X3Y31/B1/X07;1;X3Y31/Q4;;1;X3Y31/X07;X3Y31/X07/Q4;1;X3Y31/A2;X3Y31/A2/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9703 ] ,
          "attributes": {
            "ROUTING": "X3Y31/F5;;1;X3Y31/A4;X3Y31/A4/F5;1;X3Y31/XD4;X3Y31/XD4/A4;1"
          }
        },
        "u.uart_rx_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 9702 ] ,
          "attributes": {
            "ROUTING": "X1Y33/S100;X1Y33/S100/F2;1;X1Y33/E210;X1Y33/E210/S100;1;X2Y33/CE2;X2Y33/CE2/E211;1;X1Y33/X05;X1Y33/X05/F2;1;X1Y33/CE1;X1Y33/CE1/X05;1;X2Y32/CE0;X2Y32/CE0/E211;1;X2Y32/CE2;X2Y32/CE2/E211;1;X1Y30/CE1;X1Y30/CE1/N212;1;X3Y32/CE0;X3Y32/CE0/E212;1;X1Y30/CE2;X1Y30/CE2/N212;1;X3Y32/CE2;X3Y32/CE2/E212;1;X1Y32/E250;X1Y32/E250/N111;1;X2Y32/A3;X2Y32/A3/E251;1;X1Y32/N210;X1Y32/N210/N111;1;X1Y30/E210;X1Y30/E210/N212;1;X2Y30/CE2;X2Y30/CE2/E211;1;X3Y31/CE2;X3Y31/CE2/N211;1;X3Y31/CE1;X3Y31/CE1/N211;1;X1Y33/F2;;1;X1Y33/SN10;X1Y33/SN10/F2;1;X1Y32/E210;X1Y32/E210/N111;1;X3Y32/N210;X3Y32/N210/E212;1;X3Y30/CE1;X3Y30/CE1/N212;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9700 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:221.28-221.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9696 ] ,
          "attributes": {
            "ROUTING": "X1Y30/F1;;1;X1Y30/B0;X1Y30/B0/F1;1;X1Y30/XD0;X1Y30/XD0/B0;1"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9694 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u.rxBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 9693 ] ,
          "attributes": {
            "ROUTING": "X1Y32/C6;X1Y32/C6/S202;1;X1Y30/X01;X1Y30/X01/Q0;1;X1Y30/A1;X1Y30/A1/X01;1;X1Y30/Q0;;1;X1Y30/S200;X1Y30/S200/Q0;1;X1Y32/X05;X1Y32/X05/S202;1;X1Y32/B1;X1Y32/B1/X05;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:23.11-23.22",
            "hdlname": "u rxBitNumber"
          }
        },
        "u.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9691 ] ,
          "attributes": {
            "ROUTING": "X1Y32/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:221.28-221.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9690 ] ,
          "attributes": {
            "ROUTING": "X1Y32/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:221.28-221.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 9688 ] ,
          "attributes": {
            "ROUTING": "X1Y32/W130;X1Y32/W130/Q2;1;X1Y32/B6;X1Y32/B6/W130;1;X1Y32/Q2;;1;X1Y32/X01;X1Y32/X01/Q2;1;X1Y32/B2;X1Y32/B2/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:23.11-23.22",
            "hdlname": "u rxBitNumber"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9687 ] ,
          "attributes": {
            "ROUTING": "X1Y32/F2;;1;X1Y32/XD2;X1Y32/XD2/F2;1"
          }
        },
        "u.rxBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 9685 ] ,
          "attributes": {
            "ROUTING": "X1Y32/X06;X1Y32/X06/Q3;1;X1Y32/A6;X1Y32/A6/X06;1;X1Y32/Q3;;1;X1Y32/B3;X1Y32/B3/Q3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:23.11-23.22",
            "hdlname": "u rxBitNumber"
          }
        },
        "u.rxBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9684 ] ,
          "attributes": {
            "ROUTING": "X1Y32/F3;;1;X1Y32/XD3;X1Y32/XD3/F3;1"
          }
        },
        "u.rxBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9683 ] ,
          "attributes": {
            "ROUTING": "X1Y30/S100;X1Y30/S100/F7;1;X1Y30/S210;X1Y30/S210/S100;1;X1Y32/CE1;X1Y32/CE1/S212;1;X1Y30/F7;;1;X1Y30/X08;X1Y30/X08/F7;1;X1Y30/CE0;X1Y30/CE0/X08;1"
          }
        },
        "u.led_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9679 ] ,
          "attributes": {
            "ROUTING": "X1Y48/F3;;1;X1Y48/B2;X1Y48/B2/F3;1;X1Y48/XD2;X1Y48/XD2/B2;1"
          }
        },
        "u.led_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9676 ] ,
          "attributes": {
            "ROUTING": "X2Y47/F3;;1;X2Y47/EW20;X2Y47/EW20/F3;1;X1Y47/D5;X1Y47/D5/W121;1;X1Y47/XD5;X1Y47/XD5/D5;1"
          }
        },
        "u.led_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9673 ] ,
          "attributes": {
            "ROUTING": "X1Y47/F7;;1;X1Y47/A4;X1Y47/A4/F7;1;X1Y47/XD4;X1Y47/XD4/A4;1"
          }
        },
        "u.led_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9670 ] ,
          "attributes": {
            "ROUTING": "X1Y48/F0;;1;X1Y48/D1;X1Y48/D1/F0;1;X1Y48/XD1;X1Y48/XD1/D1;1"
          }
        },
        "u.led_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9667 ] ,
          "attributes": {
            "ROUTING": "X1Y46/F7;;1;X1Y46/A1;X1Y46/A1/F7;1;X1Y46/XD1;X1Y46/XD1/A1;1"
          }
        },
        "u.led_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9665 ] ,
          "attributes": {
            "ROUTING": "X1Y46/F0;;1;X1Y46/D3;X1Y46/D3/F0;1;X1Y46/XD3;X1Y46/XD3/D3;1"
          }
        },
        "u.dataIn[0]": {
          "hide_name": 0,
          "bits": [ 9663 ] ,
          "attributes": {
            "ROUTING": "X1Y47/Q2;;1;X1Y47/S130;X1Y47/S130/Q2;1;X1Y48/A3;X1Y48/A3/S131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[1]": {
          "hide_name": 0,
          "bits": [ 9661 ] ,
          "attributes": {
            "ROUTING": "X2Y47/X05;X2Y47/X05/Q0;1;X2Y47/A3;X2Y47/A3/X05;1;X2Y47/Q0;;1;X2Y47/EW10;X2Y47/EW10/Q0;1;X1Y47/B2;X1Y47/B2/W111;1;X1Y47/XD2;X1Y47/XD2/B2;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[2]": {
          "hide_name": 0,
          "bits": [ 9659 ] ,
          "attributes": {
            "ROUTING": "X1Y47/X06;X1Y47/X06/Q3;1;X1Y47/A7;X1Y47/A7/X06;1;X1Y47/Q3;;1;X1Y47/E100;X1Y47/E100/Q3;1;X2Y47/D0;X2Y47/D0/E101;1;X2Y47/XD0;X2Y47/XD0/D0;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[3]": {
          "hide_name": 0,
          "bits": [ 9657 ] ,
          "attributes": {
            "ROUTING": "X1Y46/S240;X1Y46/S240/Q4;1;X1Y48/X01;X1Y48/X01/S242;1;X1Y48/A0;X1Y48/A0/X01;1;X1Y46/Q4;;1;X1Y46/S130;X1Y46/S130/Q4;1;X1Y47/A3;X1Y47/A3/S131;1;X1Y47/XD3;X1Y47/XD3/A3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[4]": {
          "hide_name": 0,
          "bits": [ 9655 ] ,
          "attributes": {
            "ROUTING": "X1Y46/E130;X1Y46/E130/Q5;1;X1Y46/A7;X1Y46/A7/E130;1;X1Y46/Q5;;1;X1Y46/X08;X1Y46/X08/Q5;1;X1Y46/B4;X1Y46/B4/X08;1;X1Y46/XD4;X1Y46/XD4/B4;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[5]": {
          "hide_name": 0,
          "bits": [ 9653 ] ,
          "attributes": {
            "ROUTING": "X1Y46/X02;X1Y46/X02/S212;1;X1Y46/A0;X1Y46/A0/X02;1;X1Y44/Q1;;1;X1Y44/S210;X1Y44/S210/Q1;1;X1Y46/A5;X1Y46/A5/S212;1;X1Y46/XD5;X1Y46/XD5/A5;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[6]": {
          "hide_name": 0,
          "bits": [ 9651 ] ,
          "attributes": {
            "ROUTING": "X1Y44/Q3;;1;X1Y44/X02;X1Y44/X02/Q3;1;X1Y44/A1;X1Y44/A1/X02;1;X1Y44/XD1;X1Y44/XD1/A1;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[7]": {
          "hide_name": 0,
          "bits": [ 9649 ] ,
          "attributes": {
            "ROUTING": "X1Y43/Q2;;1;X1Y43/SN10;X1Y43/SN10/Q2;1;X1Y44/B3;X1Y44/B3/S111;1;X1Y44/XD3;X1Y44/XD3/B3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.uart_rx": {
          "hide_name": 0,
          "bits": [ 9648 ] ,
          "attributes": {
            "ROUTING": "X1Y33/A2;X1Y33/A2/W272;1;X3Y33/S820;X3Y33/S820/S272;1;X3Y41/S240;X3Y41/S240/S828;1;X3Y43/W240;X3Y43/W240/S242;1;X1Y43/C2;X1Y43/C2/W242;1;X1Y43/XD2;X1Y43/XD2/C2;1;X43Y0/Q6;;1;X43Y0/W830;X43Y0/W830/Q6;1;X35Y0/N830;X35Y0/N830/W838;1;X35Y7/W830;X35Y7/W830/S838;1;X27Y7/W800;X27Y7/W800/W838;1;X19Y7/W810;X19Y7/W810/W808;1;X11Y7/S810;X11Y7/S810/W818;1;X11Y15/S810;X11Y15/S810/S818;1;X11Y23/S820;X11Y23/S820/S818;1;X11Y31/W820;X11Y31/W820/S828;1;X3Y31/S270;X3Y31/S270/W828;1;X3Y33/W270;X3Y33/W270/S272;1;X1Y33/A1;X1Y33/A1/W272;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:10.11-10.18",
            "hdlname": "u uart_rx"
          }
        },
        "u.uart_rx_LUT4_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 9647 ] ,
          "attributes": {
            "ROUTING": "X1Y44/CE0;X1Y44/CE0/X05;1;X2Y41/S250;X2Y41/S250/S838;1;X2Y43/W250;X2Y43/W250/S252;1;X1Y43/X08;X1Y43/X08/W251;1;X1Y43/CE1;X1Y43/CE1/X08;1;X2Y47/X06;X2Y47/X06/N252;1;X2Y47/CE0;X2Y47/CE0/X06;1;X1Y33/B6;X1Y33/B6/W111;1;X2Y42/S200;X2Y42/S200/S101;1;X2Y44/W200;X2Y44/W200/S202;1;X1Y44/X05;X1Y44/X05/W201;1;X1Y44/CE1;X1Y44/CE1/X05;1;X2Y41/S830;X2Y41/S830/S838;1;X2Y49/N250;X2Y49/N250/S838;1;X2Y47/W250;X2Y47/W250/N252;1;X1Y47/X08;X1Y47/X08/W251;1;X1Y47/CE1;X1Y47/CE1/X08;1;X2Y33/S830;X2Y33/S830/F6;1;X2Y41/S100;X2Y41/S100/S838;1;X2Y42/S800;X2Y42/S800/S101;1;X2Y46/W200;X2Y46/W200/S804;1;X1Y46/X05;X1Y46/X05/W201;1;X1Y46/CE2;X1Y46/CE2/X05;1;X2Y33/F6;;1;X2Y33/EW10;X2Y33/EW10/F6;1;X1Y33/N250;X1Y33/N250/W111;1;X1Y31/N250;X1Y31/N250/N252;1;X1Y30/B7;X1Y30/B7/N251;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 9269 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:10.16-10.19"
          }
        },
        "u.rxState[0]": {
          "hide_name": 0,
          "bits": [ 9644 ] ,
          "attributes": {
            "ROUTING": "X2Y33/C6;X2Y33/C6/X05;1;X2Y33/X05;X2Y33/X05/Q0;1;X2Y33/B7;X2Y33/B7/X05;1;X2Y33/C1;X2Y33/C1/E100;1;X2Y33/E100;X2Y33/E100/Q0;1;X2Y33/C0;X2Y33/C0/E100;1;X2Y33/W100;X2Y33/W100/Q0;1;X1Y33/C4;X1Y33/C4/W101;1;X1Y33/D1;X1Y33/D1/W121;1;X2Y33/Q0;;1;X2Y33/EW20;X2Y33/EW20/Q0;1;X1Y33/D2;X1Y33/D2/W121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxState"
          }
        },
        "u.rxState[1]": {
          "hide_name": 0,
          "bits": [ 9642 ] ,
          "attributes": {
            "ROUTING": "X1Y33/W130;X1Y33/W130/Q0;1;X1Y33/E270;X1Y33/E270/W130;1;X2Y33/A7;X2Y33/A7/E271;1;X1Y33/E130;X1Y33/E130/Q0;1;X2Y33/B0;X2Y33/B0/E131;1;X1Y33/X01;X1Y33/X01/Q0;1;X1Y33/C1;X1Y33/C1/X01;1;X1Y33/W100;X1Y33/W100/Q0;1;X1Y33/B4;X1Y33/B4/W100;1;X1Y33/C2;X1Y33/C2/X01;1;X1Y33/Q0;;1;X2Y33/B1;X2Y33/B1/E131;1;X2Y33/B6;X2Y33/B6/E131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxState"
          }
        },
        "u.byteReady_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 9639 ] ,
          "attributes": {
            "ROUTING": "X2Y33/X02;X2Y33/X02/F1;1;X2Y33/A3;X2Y33/A3/X02;1;X2Y33/X06;X2Y33/X06/F1;1;X2Y33/A4;X2Y33/A4/X06;1;X2Y32/A0;X2Y32/A0/N111;1;X2Y33/W130;X2Y33/W130/F1;1;X1Y33/A3;X1Y33/A3/W131;1;X2Y33/SN10;X2Y33/SN10/F1;1;X2Y32/A2;X2Y32/A2/N111;1;X2Y33/F1;;1;X2Y33/SN20;X2Y33/SN20/F1;1;X2Y32/A5;X2Y32/A5/N121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9635 ] ,
          "attributes": {
            "ROUTING": "X2Y31/N240;X2Y31/N240/N242;1;X2Y30/C0;X2Y30/C0/N241;1;X2Y32/N200;X2Y32/N200/N101;1;X2Y30/C5;X2Y30/C5/N202;1;X2Y31/N250;X2Y31/N250/N242;1;X2Y30/A2;X2Y30/A2/N251;1;X2Y33/N130;X2Y33/N130/F4;1;X2Y32/B3;X2Y32/B3/N131;1;X3Y32/N240;X3Y32/N240/E241;1;X3Y30/C1;X3Y30/C1/N242;1;X3Y31/C5;X3Y31/C5/E241;1;X2Y33/N240;X2Y33/N240/F4;1;X2Y31/E240;X2Y31/E240/N242;1;X3Y31/C6;X3Y31/C6/E241;1;X2Y33/F4;;1;X2Y33/N100;X2Y33/N100/F4;1;X2Y32/E240;X2Y32/E240/N101;1;X3Y32/C3;X3Y32/C3/E241;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9631 ] ,
          "attributes": {
            "ROUTING": "X2Y31/S130;X2Y31/S130/F6;1;X2Y31/S250;X2Y31/S250/S130;1;X2Y32/B4;X2Y32/B4/S251;1;X2Y31/F6;;1;X2Y31/S260;X2Y31/S260/F6;1;X2Y32/D7;X2Y32/D7/S261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9630 ] ,
          "attributes": {
            "ROUTING": "X1Y32/E240;X1Y32/E240/OF4;1;X2Y32/X07;X2Y32/X07/E241;1;X2Y32/A4;X2Y32/A4/X07;1;X1Y32/OF4;;1;X1Y32/EW20;X1Y32/EW20/OF4;1;X2Y32/C7;X2Y32/C7/E121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 9628 ] ,
          "attributes": {
            "ROUTING": "X3Y33/B4;X3Y33/B4/E131;1;X2Y32/B6;X2Y32/B6/N271;1;X2Y33/E130;X2Y33/E130/F7;1;X3Y33/B6;X3Y33/B6/E131;1;X2Y33/F7;;1;X2Y33/N270;X2Y33/N270/F7;1;X2Y32/B7;X2Y32/B7/N271;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 9626 ] ,
          "attributes": {
            "ROUTING": "X2Y33/A6;X2Y33/A6/E111;1;X2Y32/A6;X2Y32/A6/N211;1;X2Y32/A7;X2Y32/A7/N211;1;X3Y33/A4;X3Y33/A4/E252;1;X2Y33/A0;X2Y33/A0/E251;1;X3Y33/A6;X3Y33/A6/E252;1;X1Y33/E100;X1Y33/E100/Q5;1;X1Y33/A4;X1Y33/A4/E100;1;X1Y33/X04;X1Y33/X04/Q5;1;X1Y33/B1;X1Y33/B1/X04;1;X2Y33/A1;X2Y33/A1/E251;1;X1Y33/S130;X1Y33/S130/Q5;1;X1Y33/B2;X1Y33/B2/S130;1;X1Y33/Q5;;1;X1Y33/EW10;X1Y33/EW10/Q5;1;X2Y33/N210;X2Y33/N210/E111;1;X1Y33/E250;X1Y33/E250/Q5;1",
            "hdlname": "u rxState",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 9623 ] ,
          "attributes": {
            "ROUTING": "X2Y32/SEL6;X2Y32/SEL6/W261;1;X3Y31/F7;;1;X3Y31/SN20;X3Y31/SN20/F7;1;X3Y32/W260;X3Y32/W260/S121;1;X2Y32/C4;X2Y32/C4/W261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9622 ] ,
          "attributes": {
            "ROUTING": "X2Y32/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9621 ] ,
          "attributes": {
            "ROUTING": "X2Y32/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9619 ] ,
          "attributes": {
            "ROUTING": "X2Y33/W260;X2Y33/W260/S121;1;X1Y33/C7;X1Y33/C7/W261;1;X2Y32/N260;X2Y32/N260/OF6;1;X2Y32/D5;X2Y32/D5/N260;1;X2Y32/S260;X2Y32/S260/OF6;1;X2Y32/D0;X2Y32/D0/S260;1;X2Y32/E260;X2Y32/E260/OF6;1;X2Y32/D2;X2Y32/D2/E260;1;X2Y33/D3;X2Y33/D3/S121;1;X2Y32/OF6;;1;X2Y32/SN20;X2Y32/SN20/OF6;1;X2Y33/W220;X2Y33/W220/S121;1;X1Y33/D3;X1Y33/D3/W221;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 9617 ] ,
          "attributes": {
            "ROUTING": "X1Y33/X06;X1Y33/X06/F1;1;X1Y33/A7;X1Y33/A7/X06;1;X1Y31/N210;X1Y31/N210/N212;1;X1Y30/A7;X1Y30/A7/N211;1;X1Y33/N210;X1Y33/N210/F1;1;X1Y32/X08;X1Y32/X08/N211;1;X1Y32/LSR1;X1Y32/LSR1/X08;1;X1Y33/F1;;1;X1Y33/N130;X1Y33/N130/F1;1;X1Y32/N270;X1Y32/N270/N131;1;X1Y30/LSR0;X1Y30/LSR0/N272;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady": {
          "hide_name": 0,
          "bits": [ 9614 ] ,
          "attributes": {
            "ROUTING": "X1Y46/CE1;X1Y46/CE1/X07;1;X1Y46/X07;X1Y46/X07/S202;1;X1Y46/CE0;X1Y46/CE0/X07;1;X1Y42/S250;X1Y42/S250/S838;1;X1Y44/S200;X1Y44/S200/S252;1;X1Y46/S210;X1Y46/S210/S202;1;X1Y47/CE2;X1Y47/CE2/S211;1;X1Y48/CE0;X1Y48/CE0/X06;1;X1Y34/Q5;;1;X1Y34/S830;X1Y34/S830/Q5;1;X1Y42/S800;X1Y42/S800/S838;1;X1Y50/N230;X1Y50/N230/S808;1;X1Y48/X06;X1Y48/X06/N232;1;X1Y48/CE1;X1Y48/CE1/X06;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:25.5-25.14",
            "hdlname": "u byteReady"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9613 ] ,
          "attributes": {
            "ROUTING": "X3Y33/SN10;X3Y33/SN10/F4;1;X3Y34/W210;X3Y34/W210/S111;1;X1Y34/B5;X1Y34/B5/W212;1;X1Y34/XD5;X1Y34/XD5/B5;1;X3Y33/W240;X3Y33/W240/F4;1;X1Y33/X07;X1Y33/X07/W242;1;X1Y33/B7;X1Y33/B7/X07;1;X3Y33/F4;;1;X3Y33/EW10;X3Y33/EW10/F4;1;X2Y33/B4;X2Y33/B4/W111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9611 ] ,
          "attributes": {
            "ROUTING": "X1Y33/F7;;1;X1Y33/S270;X1Y33/S270/F7;1;X1Y34/X06;X1Y34/X06/S271;1;X1Y34/CE2;X1Y34/CE2/X06;1"
          }
        },
        "txIntervalCounter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9609 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9606 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F5;;1;X4Y8/XD5;X4Y8/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9604 ] ,
          "attributes": {
            "ROUTING": "X5Y8/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9602 ] ,
          "attributes": {
            "ROUTING": "X5Y8/F0;;1;X5Y8/XD0;X5Y8/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9600 ] ,
          "attributes": {
            "ROUTING": "X5Y8/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9598 ] ,
          "attributes": {
            "ROUTING": "X5Y8/F1;;1;X5Y8/XD1;X5Y8/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9596 ] ,
          "attributes": {
            "ROUTING": "X5Y8/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9594 ] ,
          "attributes": {
            "ROUTING": "X5Y8/F2;;1;X5Y8/XD2;X5Y8/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9592 ] ,
          "attributes": {
            "ROUTING": "X5Y8/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9590 ] ,
          "attributes": {
            "ROUTING": "X5Y8/F3;;1;X5Y8/XD3;X5Y8/XD3/F3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9588 ] ,
          "attributes": {
            "ROUTING": "X5Y8/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9586 ] ,
          "attributes": {
            "ROUTING": "X5Y8/F4;;1;X5Y8/XD4;X5Y8/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9584 ] ,
          "attributes": {
            "ROUTING": "X5Y8/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 9581 ] ,
          "attributes": {
            "ROUTING": "X1Y7/F3;;1;X1Y7/B2;X1Y7/B2/F3;1;X1Y7/XD2;X1Y7/XD2/B2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9579 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9577 ] ,
          "attributes": {
            "ROUTING": "X1Y8/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 9575 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F2;;1;X1Y8/XD2;X1Y8/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9573 ] ,
          "attributes": {
            "ROUTING": "X5Y8/F5;;1;X5Y8/XD5;X5Y8/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9571 ] ,
          "attributes": {
            "ROUTING": "X6Y8/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9569 ] ,
          "attributes": {
            "ROUTING": "X1Y8/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 9567 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F3;;1;X1Y8/XD3;X1Y8/XD3/F3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_29_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9565 ] ,
          "attributes": {
            "ROUTING": "X1Y8/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 9563 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F4;;1;X1Y8/XD4;X1Y8/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_28_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9561 ] ,
          "attributes": {
            "ROUTING": "X1Y8/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 9559 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F5;;1;X1Y8/XD5;X1Y8/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_27_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9557 ] ,
          "attributes": {
            "ROUTING": "X2Y8/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 9555 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F0;;1;X2Y8/SN20;X2Y8/SN20/F0;1;X2Y7/C2;X2Y7/C2/N121;1;X2Y7/XD2;X2Y7/XD2/C2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_26_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9553 ] ,
          "attributes": {
            "ROUTING": "X2Y8/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 9551 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F1;;1;X2Y8/XD1;X2Y8/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_25_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9549 ] ,
          "attributes": {
            "ROUTING": "X2Y8/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 9547 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F2;;1;X2Y8/XD2;X2Y8/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_24_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9545 ] ,
          "attributes": {
            "ROUTING": "X2Y8/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 9543 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F3;;1;X2Y8/XD3;X2Y8/XD3/F3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_23_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9541 ] ,
          "attributes": {
            "ROUTING": "X2Y8/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 9539 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F4;;1;X2Y8/XD4;X2Y8/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_22_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9537 ] ,
          "attributes": {
            "ROUTING": "X2Y8/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 9535 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F5;;1;X2Y8/XD5;X2Y8/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_21_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9533 ] ,
          "attributes": {
            "ROUTING": "X3Y8/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 9531 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F0;;1;X3Y8/XD0;X3Y8/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9529 ] ,
          "attributes": {
            "ROUTING": "X6Y8/F0;;1;X6Y8/XD0;X6Y8/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9527 ] ,
          "attributes": {
            "ROUTING": "X6Y8/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9526 ] ,
          "attributes": {
            "ROUTING": "X6Y8/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_20_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9524 ] ,
          "attributes": {
            "ROUTING": "X3Y8/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 9522 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F1;;1;X3Y8/XD1;X3Y8/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_19_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9520 ] ,
          "attributes": {
            "ROUTING": "X3Y8/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 9518 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F2;;1;X3Y8/XD2;X3Y8/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_18_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9516 ] ,
          "attributes": {
            "ROUTING": "X3Y8/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 9514 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F3;;1;X3Y8/N100;X3Y8/N100/F3;1;X3Y7/D0;X3Y7/D0/N101;1;X3Y7/XD0;X3Y7/XD0/D0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9512 ] ,
          "attributes": {
            "ROUTING": "X3Y8/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 9510 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F4;;1;X3Y8/XD4;X3Y8/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9508 ] ,
          "attributes": {
            "ROUTING": "X3Y8/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 9506 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F5;;1;X3Y8/XD5;X3Y8/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9504 ] ,
          "attributes": {
            "ROUTING": "X4Y8/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 9502 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F0;;1;X4Y8/XD0;X4Y8/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9500 ] ,
          "attributes": {
            "ROUTING": "X4Y8/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 9498 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F1;;1;X4Y8/XD1;X4Y8/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9496 ] ,
          "attributes": {
            "ROUTING": "X4Y8/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9494 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F2;;1;X4Y8/XD2;X4Y8/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9492 ] ,
          "attributes": {
            "ROUTING": "X4Y8/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9490 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F3;;1;X4Y8/XD3;X4Y8/XD3/F3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9488 ] ,
          "attributes": {
            "ROUTING": "X4Y8/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9487 ] ,
          "attributes": {
            "ROUTING": "X4Y8/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9485 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F4;;1;X4Y8/XD4;X4Y8/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9483 ] ,
          "attributes": {
            "ROUTING": "X6Y8/F1;;1;X6Y8/XD1;X6Y8/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 9481 ] ,
          "attributes": {
            "ROUTING": "X6Y8/F2;;1;X6Y8/D5;X6Y8/D5/F2;1;X6Y8/XD5;X6Y8/XD5/D5;1"
          }
        },
        "sendOnLow_LUT4_I0_F_MUX2_LUT5_I0_O": {
          "hide_name": 0,
          "bits": [ 9478 ] ,
          "attributes": {
            "ROUTING": "X5Y3/W820;X5Y3/W820/E121;1;X2Y3/E270;X2Y3/E270/E828;1;X4Y3/CE1;X4Y3/CE1/E272;1;X3Y3/X07;X3Y3/X07/W241;1;X3Y3/CE0;X3Y3/CE0/X07;1;X4Y3/S250;X4Y3/S250/S130;1;X4Y4/X06;X4Y4/X06/S251;1;X4Y4/CE2;X4Y4/CE2/X06;1;X5Y3/CE1;X5Y3/CE1/X07;1;X4Y3/E240;X4Y3/E240/OF4;1;X5Y3/X07;X5Y3/X07/E241;1;X5Y3/CE2;X5Y3/CE2/X07;1;X3Y4/CE1;X3Y4/CE1/X08;1;X3Y4/CE2;X3Y4/CE2/X08;1;X5Y4/CE1;X5Y4/CE1/E271;1;X3Y4/X08;X3Y4/X08/W271;1;X3Y4/CE0;X3Y4/CE0/X08;1;X4Y4/W270;X4Y4/W270/S131;1;X2Y4/X08;X2Y4/X08/W272;1;X2Y4/CE0;X2Y4/CE0/X08;1;X4Y3/W240;X4Y3/W240/OF4;1;X2Y3/S240;X2Y3/S240/W242;1;X2Y5/X07;X2Y5/X07/S242;1;X2Y5/CE2;X2Y5/CE2/X07;1;X5Y6/CE2;X5Y6/CE2/E271;1;X4Y3/S240;X4Y3/S240/OF4;1;X4Y5/S240;X4Y5/S240/S242;1;X4Y7/X05;X4Y7/X05/S242;1;X4Y7/CE2;X4Y7/CE2/X05;1;X5Y6/CE1;X5Y6/CE1/E271;1;X5Y6/CE0;X5Y6/CE0/E271;1;X7Y5/CE1;X7Y5/CE1/X07;1;X6Y6/CE1;X6Y6/CE1/E272;1;X4Y4/S270;X4Y4/S270/S131;1;X4Y6/E270;X4Y6/E270/S272;1;X6Y6/CE0;X6Y6/CE0/E272;1;X5Y3/E220;X5Y3/E220/E121;1;X7Y3/S220;X7Y3/S220/E222;1;X7Y5/X07;X7Y5/X07/S222;1;X7Y5/CE2;X7Y5/CE2/X07;1;X4Y3/EW20;X4Y3/EW20/OF4;1;X5Y3/S820;X5Y3/S820/E121;1;X5Y7/E270;X5Y7/E270/S824;1;X6Y7/CE2;X6Y7/CE2/E271;1;X4Y3/OF4;;1;X4Y3/S130;X4Y3/S130/OF4;1;X4Y4/E270;X4Y4/E270/S131;1;X6Y4/S270;X6Y4/S270/E272;1;X6Y6/E270;X6Y6/E270/S272;1;X7Y6/CE0;X7Y6/CE0/E271;1"
          }
        },
        "sendOnLow_LUT4_I0_F_MUX2_LUT5_I0_I1": {
          "hide_name": 0,
          "bits": [ 9477 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter[14]": {
          "hide_name": 0,
          "bits": [ 9475 ] ,
          "attributes": {
            "ROUTING": "X5Y3/SN10;X5Y3/SN10/Q5;1;X5Y4/D7;X5Y4/D7/S111;1;X5Y3/Q5;;1;X5Y3/S250;X5Y3/S250/Q5;1;X5Y5/X04;X5Y5/X04/S252;1;X5Y5/B3;X5Y5/B3/X04;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[15]": {
          "hide_name": 0,
          "bits": [ 9474 ] ,
          "attributes": {
            "ROUTING": "X5Y4/SN20;X5Y4/SN20/Q3;1;X5Y5/B4;X5Y5/B4/S121;1;X5Y4/Q3;;1;X5Y4/S230;X5Y4/S230/Q3;1;X5Y4/C7;X5Y4/C7/S230;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[16]": {
          "hide_name": 0,
          "bits": [ 9473 ] ,
          "attributes": {
            "ROUTING": "X5Y3/SN20;X5Y3/SN20/Q2;1;X5Y4/B7;X5Y4/B7/S121;1;X5Y3/Q2;;1;X5Y3/S220;X5Y3/S220/Q2;1;X5Y5/X03;X5Y5/X03/S222;1;X5Y5/B5;X5Y5/B5/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[17]": {
          "hide_name": 0,
          "bits": [ 9472 ] ,
          "attributes": {
            "ROUTING": "X7Y5/EW10;X7Y5/EW10/Q2;1;X6Y5/B0;X6Y5/B0/W111;1;X7Y5/Q2;;1;X7Y5/N130;X7Y5/N130/Q2;1;X7Y4/W270;X7Y4/W270/N131;1;X5Y4/A7;X5Y4/A7/W272;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[10]": {
          "hide_name": 0,
          "bits": [ 9470 ] ,
          "attributes": {
            "ROUTING": "X4Y5/X02;X4Y5/X02/S232;1;X4Y5/D6;X4Y5/D6/X02;1;X4Y3/Q3;;1;X4Y3/S230;X4Y3/S230/Q3;1;X4Y5/X08;X4Y5/X08/S232;1;X4Y5/B5;X4Y5/B5/X08;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[11]": {
          "hide_name": 0,
          "bits": [ 9469 ] ,
          "attributes": {
            "ROUTING": "X4Y4/S130;X4Y4/S130/Q5;1;X4Y5/C6;X4Y5/C6/S131;1;X4Y4/Q5;;1;X4Y4/SN10;X4Y4/SN10/Q5;1;X4Y5/E210;X4Y5/E210/S111;1;X5Y5/B0;X5Y5/B0/E211;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[12]": {
          "hide_name": 0,
          "bits": [ 9468 ] ,
          "attributes": {
            "ROUTING": "X5Y6/N130;X5Y6/N130/Q0;1;X5Y5/B1;X5Y5/B1/N131;1;X5Y6/Q0;;1;X5Y6/W130;X5Y6/W130/Q0;1;X4Y6/N270;X4Y6/N270/W131;1;X4Y5/B6;X4Y5/B6/N271;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[13]": {
          "hide_name": 0,
          "bits": [ 9467 ] ,
          "attributes": {
            "ROUTING": "X5Y6/N100;X5Y6/N100/Q2;1;X5Y5/W240;X5Y5/W240/N101;1;X5Y5/B2;X5Y5/B2/W240;1;X5Y6/Q2;;1;X5Y6/EW10;X5Y6/EW10/Q2;1;X4Y6/N210;X4Y6/N210/W111;1;X4Y5/A6;X4Y5/A6/N211;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[0]": {
          "hide_name": 0,
          "bits": [ 9465 ] ,
          "attributes": {
            "ROUTING": "X2Y5/A4;X2Y5/A4/E100;1;X3Y5/D6;X3Y5/D6/E101;1;X2Y5/E100;X2Y5/E100/Q4;1;X3Y5/S240;X3Y5/S240/E101;1;X3Y5/B1;X3Y5/B1/S240;1;X2Y5/Q4;;1;X2Y5/S130;X2Y5/S130/Q4;1;X2Y6/E270;X2Y6/E270/S131;1;X4Y6/A6;X4Y6/A6/E272;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[1]": {
          "hide_name": 0,
          "bits": [ 9463 ] ,
          "attributes": {
            "ROUTING": "X3Y4/S130;X3Y4/S130/Q2;1;X3Y5/C6;X3Y5/C6/S131;1;X3Y4/Q2;;1;X3Y4/SN10;X3Y4/SN10/Q2;1;X3Y5/B2;X3Y5/B2/S111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[2]": {
          "hide_name": 0,
          "bits": [ 9462 ] ,
          "attributes": {
            "ROUTING": "X3Y4/SN20;X3Y4/SN20/Q4;1;X3Y5/B6;X3Y5/B6/S121;1;X3Y4/Q4;;1;X3Y4/S100;X3Y4/S100/Q4;1;X3Y5/W240;X3Y5/W240/S101;1;X3Y5/B3;X3Y5/B3/W240;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[5]": {
          "hide_name": 0,
          "bits": [ 9461 ] ,
          "attributes": {
            "ROUTING": "X5Y5/W250;X5Y5/W250/N111;1;X3Y5/A6;X3Y5/A6/W252;1;X5Y6/Q5;;1;X5Y6/SN10;X5Y6/SN10/Q5;1;X5Y5/W210;X5Y5/W210/N111;1;X4Y5/B0;X4Y5/B0/W211;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[22]": {
          "hide_name": 0,
          "bits": [ 9459 ] ,
          "attributes": {
            "ROUTING": "X7Y6/SN20;X7Y6/SN20/Q0;1;X7Y5/W260;X7Y5/W260/N121;1;X6Y5/C7;X6Y5/C7/W261;1;X7Y6/Q0;;1;X7Y6/EW10;X7Y6/EW10/Q0;1;X6Y6/N250;X6Y6/N250/W111;1;X6Y5/B5;X6Y5/B5/N251;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[23]": {
          "hide_name": 0,
          "bits": [ 9458 ] ,
          "attributes": {
            "ROUTING": "X7Y5/W230;X7Y5/W230/Q3;1;X6Y5/B7;X6Y5/B7/W231;1;X7Y5/Q3;;1;X7Y5/S100;X7Y5/S100/Q3;1;X7Y5/B0;X7Y5/B0/S100;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[24]": {
          "hide_name": 0,
          "bits": [ 9457 ] ,
          "attributes": {
            "ROUTING": "X6Y5/A7;X6Y5/A7/W251;1;X7Y5/Q5;;1;X7Y5/W250;X7Y5/W250/Q5;1;X7Y5/B1;X7Y5/B1/W250;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 9455 ] ,
          "attributes": {
            "ROUTING": "X5Y4/F7;;1;X5Y4/EW20;X5Y4/EW20/F7;1;X4Y4/D6;X4Y4/D6/W121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 9454 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F6;;1;X4Y5/E100;X4Y5/E100/F6;1;X4Y5/N220;X4Y5/N220/E100;1;X4Y4/C6;X4Y4/C6/N221;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 9453 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F6;;1;X3Y5/N130;X3Y5/N130/F6;1;X3Y4/E230;X3Y4/E230/N131;1;X4Y4/B6;X4Y4/B6/E231;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 9452 ] ,
          "attributes": {
            "ROUTING": "X6Y5/F7;;1;X6Y5/N270;X6Y5/N270/F7;1;X6Y4/W270;X6Y4/W270/N271;1;X4Y4/A6;X4Y4/A6/W272;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[18]": {
          "hide_name": 0,
          "bits": [ 9450 ] ,
          "attributes": {
            "ROUTING": "X6Y5/D6;X6Y5/D6/N131;1;X6Y6/Q0;;1;X6Y6/N130;X6Y6/N130/Q0;1;X6Y5/B1;X6Y5/B1/N131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[19]": {
          "hide_name": 0,
          "bits": [ 9449 ] ,
          "attributes": {
            "ROUTING": "X6Y5/X08;X6Y5/X08/N252;1;X6Y5/C6;X6Y5/C6/X08;1;X6Y7/Q5;;1;X6Y7/N250;X6Y7/N250/Q5;1;X6Y5/X04;X6Y5/X04/N252;1;X6Y5/B2;X6Y5/B2/X04;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[20]": {
          "hide_name": 0,
          "bits": [ 9448 ] ,
          "attributes": {
            "ROUTING": "X6Y6/SN10;X6Y6/SN10/Q3;1;X6Y5/N250;X6Y5/N250/N111;1;X6Y5/B6;X6Y5/B6/N250;1;X6Y6/Q3;;1;X6Y6/N230;X6Y6/N230/Q3;1;X6Y5/B3;X6Y5/B3/N231;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[21]": {
          "hide_name": 0,
          "bits": [ 9447 ] ,
          "attributes": {
            "ROUTING": "X6Y6/SN20;X6Y6/SN20/Q2;1;X6Y5/A6;X6Y5/A6/N121;1;X6Y6/Q2;;1;X6Y6/N100;X6Y6/N100/Q2;1;X6Y5/B4;X6Y5/B4/N101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[6]": {
          "hide_name": 0,
          "bits": [ 9445 ] ,
          "attributes": {
            "ROUTING": "X4Y5/W260;X4Y5/W260/W232;1;X4Y5/D7;X4Y5/D7/W260;1;X7Y5/Q4;;1;X7Y5/W130;X7Y5/W130/Q4;1;X6Y5/W230;X6Y5/W230/W131;1;X4Y5/B1;X4Y5/B1/W232;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[7]": {
          "hide_name": 0,
          "bits": [ 9444 ] ,
          "attributes": {
            "ROUTING": "X2Y4/S100;X2Y4/S100/Q1;1;X2Y5/E240;X2Y5/E240/S101;1;X4Y5/C7;X4Y5/C7/E242;1;X2Y4/Q1;;1;X2Y4/E210;X2Y4/E210/Q1;1;X4Y4/S210;X4Y4/S210/E212;1;X4Y5/B2;X4Y5/B2/S211;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[8]": {
          "hide_name": 0,
          "bits": [ 9443 ] ,
          "attributes": {
            "ROUTING": "X4Y5/B7;X4Y5/B7/N252;1;X4Y7/Q5;;1;X4Y7/N250;X4Y7/N250/Q5;1;X4Y5/X04;X4Y5/X04/N252;1;X4Y5/B3;X4Y5/B3/X04;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[9]": {
          "hide_name": 0,
          "bits": [ 9442 ] ,
          "attributes": {
            "ROUTING": "X3Y4/E130;X3Y4/E130/Q1;1;X4Y4/S230;X4Y4/S230/E131;1;X4Y5/A7;X4Y5/A7/S231;1;X3Y4/Q1;;1;X3Y4/EW10;X3Y4/EW10/Q1;1;X4Y4/S250;X4Y4/S250/E111;1;X4Y5/B4;X4Y5/B4/S251;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9440 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F7;;1;X4Y5/W100;X4Y5/W100/F7;1;X3Y5/C7;X3Y5/C7/W101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9439 ] ,
          "attributes": {
            "ROUTING": "X3Y5/X07;X3Y5/X07/S202;1;X3Y5/B7;X3Y5/B7/X07;1;X3Y3/Q0;;1;X3Y3/S200;X3Y3/S200/Q0;1;X3Y5/X03;X3Y5/X03/S202;1;X3Y5/B4;X3Y5/B4/X03;1",
            "hdlname": "u txCounter",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 9437 ] ,
          "attributes": {
            "ROUTING": "X2Y5/EW10;X2Y5/EW10/Q5;1;X3Y5/A7;X3Y5/A7/E111;1;X2Y5/Q5;;1;X2Y5/E130;X2Y5/E130/Q5;1;X3Y5/B5;X3Y5/B5/E131;1",
            "hdlname": "u txCounter",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9434 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F6;;1;X4Y4/X07;X4Y4/X07/F6;1;X4Y4/D7;X4Y4/D7/X07;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9433 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F7;;1;X3Y5/N100;X3Y5/N100/F7;1;X3Y4/E240;X3Y4/E240/N101;1;X4Y4/C7;X4Y4/C7/E241;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9432 ] ,
          "attributes": {
            "ROUTING": "X6Y5/F6;;1;X6Y5/S130;X6Y5/S130/F6;1;X6Y5/W250;X6Y5/W250/S130;1;X4Y5/N250;X4Y5/N250/W252;1;X4Y4/B7;X4Y4/B7/N251;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT3_I0_I2[1]": {
          "hide_name": 0,
          "bits": [ 9431 ] ,
          "attributes": {
            "ROUTING": "X3Y4/B5;X3Y4/B5/W231;1;X7Y5/B6;X7Y5/B6/E240;1;X3Y5/W230;X3Y5/W230/W232;1;X2Y5/B6;X2Y5/B6/W231;1;X5Y7/W230;X5Y7/W230/S232;1;X4Y7/B5;X4Y7/B5/W231;1;X5Y5/W230;X5Y5/W230/S131;1;X3Y5/W260;X3Y5/W260/W232;1;X2Y5/C4;X2Y5/C4/W261;1;X4Y4/N250;X4Y4/N250/W111;1;X4Y3/B6;X4Y3/B6/N251;1;X6Y7/B0;X6Y7/B0/E231;1;X4Y4/W230;X4Y4/W230/W131;1;X3Y4/B0;X3Y4/B0/W231;1;X5Y4/N210;X5Y4/N210/S100;1;X5Y3/B0;X5Y3/B0/N211;1;X5Y5/S270;X5Y5/S270/S131;1;X5Y6/B4;X5Y6/B4/S271;1;X5Y6/B2;X5Y6/B2/S231;1;X6Y4/S250;X6Y4/S250/E111;1;X6Y6/S250;X6Y6/S250/S252;1;X6Y6/B2;X6Y6/B2/S250;1;X5Y4/X03;X5Y4/X03/F4;1;X5Y4/B3;X5Y4/B3/X03;1;X5Y4/EW10;X5Y4/EW10/F4;1;X4Y4/B5;X4Y4/B5/W111;1;X5Y4/N240;X5Y4/N240/F4;1;X5Y3/X03;X5Y3/X03/N241;1;X5Y3/B3;X5Y3/B3/X03;1;X5Y4/N250;X5Y4/N250/S130;1;X5Y3/B7;X5Y3/B7/N251;1;X5Y4/S130;X5Y4/S130/F4;1;X5Y5/S230;X5Y5/S230/S131;1;X5Y7/E230;X5Y7/E230/S232;1;X6Y7/B4;X6Y7/B4/E231;1;X5Y4/W130;X5Y4/W130/F4;1;X4Y4/A7;X4Y4/A7/W131;1;X5Y5/E200;X5Y5/E200/S101;1;X7Y5/X01;X7Y5/X01/E202;1;X7Y5/B3;X7Y5/B3/X01;1;X7Y5/E240;X7Y5/E240/E242;1;X7Y5/B7;X7Y5/B7/E240;1;X5Y4/E240;X5Y4/E240/F4;1;X7Y4/S240;X7Y4/S240/E242;1;X7Y6/X01;X7Y6/X01/S242;1;X7Y6/B4;X7Y6/B4/X01;1;X5Y4/F4;;1;X5Y4/S100;X5Y4/S100/F4;1;X5Y5/E240;X5Y5/E240/S101;1;X5Y5/B6;X5Y5/B6/E240;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3[4]": {
          "hide_name": 0,
          "bits": [ 9428 ] ,
          "attributes": {
            "ROUTING": "X4Y4/N270;X4Y4/N270/F7;1;X4Y3/X06;X4Y3/X06/N271;1;X4Y3/SEL4;X4Y3/SEL4/X06;1;X4Y4/F7;;1;X4Y4/EW20;X4Y4/EW20/F7;1;X3Y4/D7;X3Y4/D7/W121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_F[3]": {
          "hide_name": 0,
          "bits": [ 9427 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F7;;1;X3Y4/E100;X3Y4/E100/F7;1;X4Y4/E200;X4Y4/E200/E101;1;X5Y4/D6;X5Y4/D6/E201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 9424 ] ,
          "attributes": {
            "ROUTING": "X2Y3/E230;X2Y3/E230/E808;1;X2Y3/C4;X2Y3/C4/E230;1;X5Y4/C2;X5Y4/C2/S101;1;X5Y3/S130;X5Y3/S130/Q0;1;X5Y4/C4;X5Y4/C4/S131;1;X5Y3/E130;X5Y3/E130/Q0;1;X6Y3/B4;X6Y3/B4/E131;1;X5Y4/C1;X5Y4/C1/S101;1;X4Y3/D4;X4Y3/D4/W121;1;X6Y3/C0;X6Y3/C0/E121;1;X6Y3/C1;X6Y3/C1/E121;1;X6Y3/C2;X6Y3/C2/E121;1;X5Y3/EW20;X5Y3/EW20/Q0;1;X6Y3/C3;X6Y3/C3/E121;1;X4Y4/C1;X4Y4/C1/W241;1;X4Y4/C3;X4Y4/C3/W241;1;X4Y4/C0;X4Y4/C0/W241;1;X5Y4/W240;X5Y4/W240/S101;1;X4Y4/C2;X4Y4/C2/W241;1;X7Y3/C1;X7Y3/C1/X01;1;X7Y3/C0;X7Y3/C0/X01;1;X7Y3/C3;X7Y3/C3/X01;1;X5Y3/E200;X5Y3/E200/Q0;1;X7Y3/X01;X7Y3/X01/E202;1;X7Y3/C2;X7Y3/C2/X01;1;X6Y6/C6;X6Y6/C6/E241;1;X6Y6/C5;X6Y6/C5/E241;1;X2Y4/C4;X2Y4/C4/S201;1;X5Y3/W800;X5Y3/W800/Q0;1;X2Y3/S200;X2Y3/S200/E808;1;X2Y4/C5;X2Y4/C5/S201;1;X6Y6/C4;X6Y6/C4/E241;1;X5Y3/S100;X5Y3/S100/Q0;1;X2Y4/C6;X2Y4/C6/S201;1;X5Y3/Q0;;1;X6Y6/C7;X6Y6/C7/E241;1;X2Y4/C7;X2Y4/C7/S201;1;X5Y4/S240;X5Y4/S240/S101;1;X5Y6/E240;X5Y6/E240/S242;1",
            "hdlname": "u txState",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:35.11-35.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3[2]": {
          "hide_name": 0,
          "bits": [ 9421 ] ,
          "attributes": {
            "ROUTING": "X5Y4/B4;X5Y4/B4/W100;1;X5Y4/B1;X5Y4/B1/X04;1;X5Y4/X04;X5Y4/X04/Q5;1;X5Y4/B2;X5Y4/B2/X04;1;X6Y3/B3;X6Y3/B3/X03;1;X7Y3/B0;X7Y3/B0/X07;1;X7Y3/X03;X7Y3/X03/E242;1;X7Y3/B3;X7Y3/B3/X03;1;X6Y3/B0;X6Y3/B0/E231;1;X4Y4/B3;X4Y4/B3/W240;1;X4Y4/B2;X4Y4/B2/W240;1;X4Y4/S240;X4Y4/S240/W101;1;X4Y4/B0;X4Y4/B0/S240;1;X6Y4/S240;X6Y4/S240/E101;1;X6Y6/X01;X6Y6/X01/S242;1;X6Y6/B5;X6Y6/B5/X01;1;X6Y6/B7;X6Y6/B7/X05;1;X4Y4/W240;X4Y4/W240/W101;1;X5Y4/N100;X5Y4/N100/Q5;1;X5Y3/W240;X5Y3/W240/N101;1;X4Y3/C4;X4Y3/C4/W241;1;X7Y3/B2;X7Y3/B2/X03;1;X6Y3/X03;X6Y3/X03/E241;1;X5Y4/N130;X5Y4/N130/Q5;1;X6Y3/B2;X6Y3/B2/X03;1;X2Y4/B4;X2Y4/B4/W100;1;X2Y4/B7;X2Y4/B7/N250;1;X2Y4/W100;X2Y4/W100/E838;1;X2Y4/B5;X2Y4/B5/W100;1;X5Y4/W830;X5Y4/W830/Q5;1;X2Y4/N250;X2Y4/N250/E838;1;X2Y4/B6;X2Y4/B6/N250;1;X6Y6/B6;X6Y6/B6/X05;1;X5Y4/E100;X5Y4/E100/Q5;1;X4Y4/B1;X4Y4/B1/S240;1;X5Y4/W100;X5Y4/W100/Q5;1;X6Y6/X05;X6Y6/X05/S242;1;X6Y6/B4;X6Y6/B4/X01;1;X5Y3/E240;X5Y3/E240/N101;1;X6Y3/B1;X6Y3/B1/E231;1;X7Y3/B1;X7Y3/B1/X07;1;X5Y4/Q5;;1;X2Y3/B4;X2Y3/B4/N251;1;X5Y3/E230;X5Y3/E230/N131;1;X7Y3/X07;X7Y3/X07/E242;1",
            "hdlname": "u txState",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:35.11-35.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 9419 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sendOnLow_LUT3_I0_I2[0]": {
          "hide_name": 0,
          "bits": [ 9417 ] ,
          "attributes": {
            "ROUTING": "X5Y4/A3;X5Y4/A3/S271;1;X4Y3/A6;X4Y3/A6/E271;1;X6Y7/S200;X6Y7/S200/S252;1;X6Y7/A4;X6Y7/A4/S200;1;X5Y6/X06;X5Y6/X06/S252;1;X5Y6/A4;X5Y6/A4/X06;1;X7Y5/A3;X7Y5/A3/E272;1;X5Y5/X06;X5Y5/X06/S272;1;X5Y5/A6;X5Y5/A6/X06;1;X7Y5/A6;X7Y5/A6/E272;1;X2Y3/S820;X2Y3/S820/F4;1;X2Y7/E270;X2Y7/E270/S824;1;X4Y7/A5;X4Y7/A5/E272;1;X5Y3/A3;X5Y3/A3/E272;1;X5Y3/A7;X5Y3/A7/E272;1;X3Y3/C5;X3Y3/C5/E230;1;X2Y3/W820;X2Y3/W820/F4;1;X5Y3/S270;X5Y3/S270/E828;1;X5Y5/E270;X5Y5/E270/S272;1;X7Y5/A7;X7Y5/A7/E272;1;X2Y3/S100;X2Y3/S100/F4;1;X2Y4/E240;X2Y4/E240/S101;1;X3Y4/C7;X3Y4/C7/E241;1;X2Y4/S230;X2Y4/S230/S131;1;X2Y5/A6;X2Y5/A6/S231;1;X3Y3/E230;X3Y3/E230/E131;1;X5Y3/S230;X5Y3/S230/E232;1;X5Y4/A6;X5Y4/A6/S231;1;X6Y6/E250;X6Y6/E250/S251;1;X7Y6/A4;X7Y6/A4/E251;1;X2Y4/W830;X2Y4/W830/S131;1;X5Y4/S250;X5Y4/S250/E838;1;X5Y6/A2;X5Y6/A2/S252;1;X3Y4/A0;X3Y4/A0/E271;1;X2Y4/S270;X2Y4/S270/S131;1;X2Y5/B4;X2Y5/B4/S271;1;X3Y4/A5;X3Y4/A5/E271;1;X6Y7/A0;X6Y7/A0/S252;1;X2Y3/E130;X2Y3/E130/F4;1;X3Y3/E270;X3Y3/E270/E131;1;X5Y3/A0;X5Y3/A0/E272;1;X2Y3/E820;X2Y3/E820/F4;1;X6Y3/S240;X6Y3/S240/E824;1;X6Y5/S250;X6Y5/S250/S242;1;X6Y6/A2;X6Y6/A2/S251;1;X2Y3/F4;;1;X2Y3/S130;X2Y3/S130/F4;1;X2Y4/E270;X2Y4/E270/S131;1;X4Y4/A5;X4Y4/A5/E272;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3[1]": {
          "hide_name": 0,
          "bits": [ 9414 ] ,
          "attributes": {
            "ROUTING": "X6Y3/A4;X6Y3/A4/E251;1;X2Y4/N210;X2Y4/N210/E818;1;X2Y3/A4;X2Y3/A4/N211;1;X5Y4/A2;X5Y4/A2/X02;1;X5Y4/X02;X5Y4/X02/Q1;1;X5Y4/A1;X5Y4/A1/X02;1;X3Y3/B5;X3Y3/B5/W212;1;X7Y3/A1;X7Y3/A1/E252;1;X5Y4/A4;X5Y4/A4/W210;1;X4Y4/A2;X4Y4/A2/X02;1;X4Y4/A3;X4Y4/A3/X02;1;X6Y3/A0;X6Y3/A0/E251;1;X4Y4/X02;X4Y4/X02/W211;1;X5Y4/W210;X5Y4/W210/Q1;1;X3Y4/B7;X3Y4/B7/W212;1;X4Y3/B4;X4Y3/B4/W211;1;X6Y3/A3;X6Y3/A3/E251;1;X6Y3/A2;X6Y3/A2/E251;1;X6Y3/A1;X6Y3/A1/E251;1;X5Y3/W210;X5Y3/W210/N111;1;X7Y3/A2;X7Y3/A2/E252;1;X2Y4/A4;X2Y4/A4/E100;1;X2Y4/A6;X2Y4/A6/S210;1;X2Y4/S210;X2Y4/S210/E818;1;X2Y4/A7;X2Y4/A7/S210;1;X5Y4/W810;X5Y4/W810/Q1;1;X2Y4/E100;X2Y4/E100/E818;1;X2Y4/A5;X2Y4/A5/E100;1;X6Y6/A6;X6Y6/A6/S232;1;X6Y6/A4;X6Y6/A4/S232;1;X6Y6/A5;X6Y6/A5/S232;1;X5Y4/E130;X5Y4/E130/Q1;1;X6Y4/S230;X6Y4/S230/E131;1;X6Y6/A7;X6Y6/A7/S232;1;X7Y3/A0;X7Y3/A0/E252;1;X5Y4/SN10;X5Y4/SN10/Q1;1;X4Y4/A0;X4Y4/A0/X02;1;X5Y4/Q1;;1;X4Y4/A1;X4Y4/A1/X02;1;X5Y3/E250;X5Y3/E250/N111;1;X7Y3/A3;X7Y3/A3/E252;1",
            "hdlname": "u txState",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:35.11-35.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9412 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F5;;1;X3Y3/E130;X3Y3/E130/F5;1;X4Y3/E270;X4Y3/E270/E131;1;X6Y3/CE2;X6Y3/CE2/E272;1"
          }
        },
        "txIntervalCounter[24]": {
          "hide_name": 0,
          "bits": [ 9410 ] ,
          "attributes": {
            "ROUTING": "X5Y8/B1;X5Y8/B1/Q1;1;X5Y8/Q1;;1;X5Y8/X02;X5Y8/X02/Q1;1;X5Y8/D6;X5Y8/D6/X02;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[25]": {
          "hide_name": 0,
          "bits": [ 9409 ] ,
          "attributes": {
            "ROUTING": "X5Y8/X01;X5Y8/X01/Q2;1;X5Y8/B2;X5Y8/B2/X01;1;X5Y8/Q2;;1;X5Y8/X05;X5Y8/X05/Q2;1;X5Y8/C6;X5Y8/C6/X05;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[26]": {
          "hide_name": 0,
          "bits": [ 9408 ] ,
          "attributes": {
            "ROUTING": "X5Y8/B3;X5Y8/B3/Q3;1;X5Y8/Q3;;1;X5Y8/W130;X5Y8/W130/Q3;1;X5Y8/B6;X5Y8/B6/W130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[27]": {
          "hide_name": 0,
          "bits": [ 9407 ] ,
          "attributes": {
            "ROUTING": "X5Y8/B4;X5Y8/B4/X03;1;X5Y8/Q4;;1;X5Y8/X03;X5Y8/X03/Q4;1;X5Y8/A6;X5Y8/A6/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 9405 ] ,
          "attributes": {
            "ROUTING": "X5Y8/E250;X5Y8/E250/Q5;1;X5Y8/B5;X5Y8/B5/E250;1;X5Y8/Q5;;1;X5Y8/E100;X5Y8/E100/Q5;1;X6Y8/D7;X6Y8/D7/E101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 9403 ] ,
          "attributes": {
            "ROUTING": "X6Y8/B0;X6Y8/B0/X05;1;X6Y8/Q0;;1;X6Y8/X05;X6Y8/X05/Q0;1;X6Y8/C7;X6Y8/C7/X05;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 9401 ] ,
          "attributes": {
            "ROUTING": "X6Y8/B1;X6Y8/B1/Q1;1;X6Y8/Q1;;1;X6Y8/W130;X6Y8/W130/Q1;1;X6Y8/B7;X6Y8/B7/W130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 9399 ] ,
          "attributes": {
            "ROUTING": "X6Y8/X04;X6Y8/X04/Q5;1;X6Y8/B2;X6Y8/B2/X04;1;X6Y8/Q5;;1;X6Y8/E130;X6Y8/E130/Q5;1;X6Y8/A7;X6Y8/A7/E130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9395 ] ,
          "attributes": {
            "ROUTING": "X5Y8/F6;;1;X5Y8/E260;X5Y8/E260/F6;1;X6Y8/SEL6;X6Y8/SEL6/E261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9394 ] ,
          "attributes": {
            "ROUTING": "X6Y8/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9393 ] ,
          "attributes": {
            "ROUTING": "X6Y8/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 9391 ] ,
          "attributes": {
            "ROUTING": "X3Y7/X07;X3Y7/X07/F6;1;X3Y7/LSR0;X3Y7/LSR0/X07;1;X2Y8/LSR1;X2Y8/LSR1/S271;1;X2Y8/LSR0;X2Y8/LSR0/S271;1;X1Y8/X06;X1Y8/X06/W232;1;X1Y8/LSR2;X1Y8/LSR2/X06;1;X2Y7/X07;X2Y7/X07/W261;1;X2Y7/LSR1;X2Y7/LSR1/X07;1;X3Y7/S260;X3Y7/S260/F6;1;X3Y8/X05;X3Y8/X05/S261;1;X3Y8/LSR0;X3Y8/LSR0/X05;1;X2Y7/S270;X2Y7/S270/W131;1;X4Y8/LSR0;X4Y8/LSR0/E271;1;X4Y8/LSR2;X4Y8/LSR2/E271;1;X3Y7/W130;X3Y7/W130/F6;1;X1Y8/LSR1;X1Y8/LSR1/X06;1;X4Y8/LSR1;X4Y8/LSR1/E271;1;X3Y7/W260;X3Y7/W260/F6;1;X1Y7/X07;X1Y7/X07/W262;1;X1Y7/LSR1;X1Y7/LSR1/X07;1;X3Y8/W230;X3Y8/W230/S131;1;X5Y8/LSR2;X5Y8/LSR2/E272;1;X3Y8/LSR1;X3Y8/LSR1/X05;1;X2Y8/LSR2;X2Y8/LSR2/S271;1;X3Y8/LSR2;X3Y8/LSR2/X05;1;X5Y8/LSR1;X5Y8/LSR1/E272;1;X5Y8/LSR0;X5Y8/LSR0/E272;1;X6Y8/LSR2;X6Y8/LSR2/E271;1;X3Y7/F6;;1;X3Y7/S130;X3Y7/S130/F6;1;X3Y8/E270;X3Y8/E270/S131;1;X5Y8/E270;X5Y8/E270/E272;1;X6Y8/LSR0;X6Y8/LSR0/E271;1"
          }
        },
        "txIntervalCounter[0]": {
          "hide_name": 0,
          "bits": [ 9389 ] ,
          "attributes": {
            "ROUTING": "X1Y7/X05;X1Y7/X05/Q2;1;X1Y7/A3;X1Y7/A3/X05;1;X1Y7/S130;X1Y7/S130/Q2;1;X1Y7/D6;X1Y7/D6/S130;1;X1Y7/Q2;;1;X1Y7/SN10;X1Y7/SN10/Q2;1;X1Y8/B1;X1Y8/B1/S111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[1]": {
          "hide_name": 0,
          "bits": [ 9388 ] ,
          "attributes": {
            "ROUTING": "X1Y8/X01;X1Y8/X01/Q2;1;X1Y8/B2;X1Y8/B2/X01;1;X1Y8/Q2;;1;X1Y8/N220;X1Y8/N220/Q2;1;X1Y7/C6;X1Y7/C6/N221;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[2]": {
          "hide_name": 0,
          "bits": [ 9387 ] ,
          "attributes": {
            "ROUTING": "X1Y8/B3;X1Y8/B3/Q3;1;X1Y8/Q3;;1;X1Y8/N100;X1Y8/N100/Q3;1;X1Y7/B6;X1Y7/B6/N101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[3]": {
          "hide_name": 0,
          "bits": [ 9386 ] ,
          "attributes": {
            "ROUTING": "X1Y8/W100;X1Y8/W100/Q4;1;X1Y8/B4;X1Y8/B4/W100;1;X1Y8/Q4;;1;X1Y8/SN20;X1Y8/SN20/Q4;1;X1Y7/A6;X1Y7/A6/N121;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[12]": {
          "hide_name": 0,
          "bits": [ 9384 ] ,
          "attributes": {
            "ROUTING": "X3Y8/B1;X3Y8/B1/Q1;1;X3Y8/Q1;;1;X3Y8/X02;X3Y8/X02/Q1;1;X3Y8/D7;X3Y8/D7/X02;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[13]": {
          "hide_name": 0,
          "bits": [ 9383 ] ,
          "attributes": {
            "ROUTING": "X3Y8/X01;X3Y8/X01/Q2;1;X3Y8/B2;X3Y8/B2/X01;1;X3Y8/Q2;;1;X3Y8/N130;X3Y8/N130/Q2;1;X3Y8/C7;X3Y8/C7/N130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[14]": {
          "hide_name": 0,
          "bits": [ 9382 ] ,
          "attributes": {
            "ROUTING": "X3Y7/SN10;X3Y7/SN10/Q0;1;X3Y8/B3;X3Y8/B3/S111;1;X3Y7/Q0;;1;X3Y7/SN20;X3Y7/SN20/Q0;1;X3Y8/B7;X3Y8/B7/S121;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[15]": {
          "hide_name": 0,
          "bits": [ 9381 ] ,
          "attributes": {
            "ROUTING": "X3Y8/B4;X3Y8/B4/X03;1;X3Y8/Q4;;1;X3Y8/X03;X3Y8/X03/Q4;1;X3Y8/A7;X3Y8/A7/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[8]": {
          "hide_name": 0,
          "bits": [ 9379 ] ,
          "attributes": {
            "ROUTING": "X2Y8/X02;X2Y8/X02/Q3;1;X2Y8/D6;X2Y8/D6/X02;1;X2Y8/Q3;;1;X2Y8/B3;X2Y8/B3/Q3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[9]": {
          "hide_name": 0,
          "bits": [ 9378 ] ,
          "attributes": {
            "ROUTING": "X2Y8/N130;X2Y8/N130/Q4;1;X2Y8/C6;X2Y8/C6/N130;1;X2Y8/Q4;;1;X2Y8/X03;X2Y8/X03/Q4;1;X2Y8/B4;X2Y8/B4/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[10]": {
          "hide_name": 0,
          "bits": [ 9377 ] ,
          "attributes": {
            "ROUTING": "X2Y8/X08;X2Y8/X08/Q5;1;X2Y8/B6;X2Y8/B6/X08;1;X2Y8/Q5;;1;X2Y8/W100;X2Y8/W100/Q5;1;X2Y8/B5;X2Y8/B5/W100;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[11]": {
          "hide_name": 0,
          "bits": [ 9376 ] ,
          "attributes": {
            "ROUTING": "X3Y8/S100;X3Y8/S100/Q0;1;X3Y8/B0;X3Y8/B0/S100;1;X3Y8/Q0;;1;X3Y8/W130;X3Y8/W130/Q0;1;X2Y8/A6;X2Y8/A6/W131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[4]": {
          "hide_name": 0,
          "bits": [ 9374 ] ,
          "attributes": {
            "ROUTING": "X1Y8/E250;X1Y8/E250/Q5;1;X1Y8/B5;X1Y8/B5/E250;1;X1Y8/Q5;;1;X1Y8/E100;X1Y8/E100/Q5;1;X2Y8/D7;X2Y8/D7/E101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[5]": {
          "hide_name": 0,
          "bits": [ 9373 ] ,
          "attributes": {
            "ROUTING": "X2Y7/S130;X2Y7/S130/Q2;1;X2Y8/C7;X2Y8/C7/S131;1;X2Y7/Q2;;1;X2Y7/SN10;X2Y7/SN10/Q2;1;X2Y8/B0;X2Y8/B0/S111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[6]": {
          "hide_name": 0,
          "bits": [ 9372 ] ,
          "attributes": {
            "ROUTING": "X2Y8/W130;X2Y8/W130/Q1;1;X2Y8/B7;X2Y8/B7/W130;1;X2Y8/Q1;;1;X2Y8/B1;X2Y8/B1/Q1;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[7]": {
          "hide_name": 0,
          "bits": [ 9371 ] ,
          "attributes": {
            "ROUTING": "X2Y8/A7;X2Y8/A7/X01;1;X2Y8/Q2;;1;X2Y8/X01;X2Y8/X01/Q2;1;X2Y8/B2;X2Y8/B2/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0[3]": {
          "hide_name": 0,
          "bits": [ 9369 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F7;;1;X2Y8/N100;X2Y8/N100/F7;1;X2Y7/D1;X2Y7/D1/N101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0[2]": {
          "hide_name": 0,
          "bits": [ 9368 ] ,
          "attributes": {
            "ROUTING": "X1Y7/F6;;1;X1Y7/EW20;X1Y7/EW20/F6;1;X2Y7/C1;X2Y7/C1/E121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 9367 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F7;;1;X3Y8/EW10;X3Y8/EW10/F7;1;X2Y8/N210;X2Y8/N210/W111;1;X2Y7/B1;X2Y7/B1/N211;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 9366 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F6;;1;X2Y8/SN10;X2Y8/SN10/F6;1;X2Y7/A1;X2Y7/A1/N111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter[20]": {
          "hide_name": 0,
          "bits": [ 9364 ] ,
          "attributes": {
            "ROUTING": "X4Y8/B3;X4Y8/B3/Q3;1;X4Y8/Q3;;1;X4Y8/N100;X4Y8/N100/Q3;1;X4Y7/D0;X4Y7/D0/N101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[21]": {
          "hide_name": 0,
          "bits": [ 9363 ] ,
          "attributes": {
            "ROUTING": "X4Y8/X03;X4Y8/X03/Q4;1;X4Y8/B4;X4Y8/B4/X03;1;X4Y8/Q4;;1;X4Y8/SN20;X4Y8/SN20/Q4;1;X4Y7/C0;X4Y7/C0/N121;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[22]": {
          "hide_name": 0,
          "bits": [ 9362 ] ,
          "attributes": {
            "ROUTING": "X4Y8/X08;X4Y8/X08/Q5;1;X4Y8/B5;X4Y8/B5/X08;1;X4Y8/Q5;;1;X4Y8/N130;X4Y8/N130/Q5;1;X4Y7/B0;X4Y7/B0/N131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[23]": {
          "hide_name": 0,
          "bits": [ 9361 ] ,
          "attributes": {
            "ROUTING": "X5Y8/S100;X5Y8/S100/Q0;1;X5Y8/B0;X5Y8/B0/S100;1;X5Y8/Q0;;1;X5Y8/N130;X5Y8/N130/Q0;1;X5Y7/W270;X5Y7/W270/N131;1;X4Y7/A0;X4Y7/A0/W271;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[16]": {
          "hide_name": 0,
          "bits": [ 9359 ] ,
          "attributes": {
            "ROUTING": "X3Y8/W100;X3Y8/W100/Q5;1;X3Y8/B5;X3Y8/B5/W100;1;X3Y8/Q5;;1;X3Y8/E100;X3Y8/E100/Q5;1;X4Y8/D7;X4Y8/D7/E101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[17]": {
          "hide_name": 0,
          "bits": [ 9358 ] ,
          "attributes": {
            "ROUTING": "X4Y8/C7;X4Y8/C7/X05;1;X4Y8/Q0;;1;X4Y8/X05;X4Y8/X05/Q0;1;X4Y8/B0;X4Y8/B0/X05;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[18]": {
          "hide_name": 0,
          "bits": [ 9357 ] ,
          "attributes": {
            "ROUTING": "X4Y8/B1;X4Y8/B1/Q1;1;X4Y8/Q1;;1;X4Y8/W130;X4Y8/W130/Q1;1;X4Y8/B7;X4Y8/B7/W130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[19]": {
          "hide_name": 0,
          "bits": [ 9356 ] ,
          "attributes": {
            "ROUTING": "X4Y8/X01;X4Y8/X01/Q2;1;X4Y8/B2;X4Y8/B2/X01;1;X4Y8/Q2;;1;X4Y8/E130;X4Y8/E130/Q2;1;X4Y8/A7;X4Y8/A7/E130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9354 ] ,
          "attributes": {
            "ROUTING": "X3Y7/D3;X3Y7/D3/E101;1;X2Y7/F1;;1;X2Y7/E100;X2Y7/E100/F1;1;X3Y7/D6;X3Y7/D6/E101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9353 ] ,
          "attributes": {
            "ROUTING": "X3Y7/C3;X3Y7/C3/W261;1;X6Y8/OF6;;1;X6Y8/SN20;X6Y8/SN20/OF6;1;X6Y7/W260;X6Y7/W260/N121;1;X4Y7/W260;X4Y7/W260/W262;1;X3Y7/C6;X3Y7/C6/W261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9352 ] ,
          "attributes": {
            "ROUTING": "X3Y7/B3;X3Y7/B3/W111;1;X4Y7/F0;;1;X4Y7/EW10;X4Y7/EW10/F0;1;X3Y7/B6;X3Y7/B6/W111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9351 ] ,
          "attributes": {
            "ROUTING": "X3Y7/A3;X3Y7/A3/W251;1;X3Y7/A6;X3Y7/A6/W251;1;X4Y7/W250;X4Y7/W250/N111;1;X4Y8/SN10;X4Y8/SN10/F7;1;X4Y8/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow": {
          "hide_name": 0,
          "bits": [ 9347 ] ,
          "attributes": {
            "ROUTING": "X3Y3/A5;X3Y3/A5/N232;1;X3Y7/N220;X3Y7/N220/Q2;1;X3Y5/N230;X3Y5/N230/N222;1;X3Y4/A7;X3Y4/A7/N231;1;X3Y7/Q2;;1;X3Y7/N810;X3Y7/N810/Q2;1;X3Y3/E220;X3Y3/E220/N814;1;X4Y3/X05;X4Y3/X05/E221;1;X4Y3/A4;X4Y3/A4/X05;1",
            "hdlname": "u sendOnLow",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:15.11-15.20"
          }
        },
        "sendOnLow_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 9345 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F3;;1;X3Y7/B2;X3Y7/B2/F3;1;X3Y7/XD2;X3Y7/XD2/B2;1"
          }
        },
        "u.clk": {
          "hide_name": 0,
          "bits": [ 9344 ] ,
          "attributes": {
            "ROUTING": "X1Y48/N100;X1Y48/N100/S818;1;X1Y47/E240;X1Y47/E240/N101;1;X2Y47/CLK0;X2Y47/CLK0/E241;1;X7Y6/N240;X7Y6/N240/W101;1;X7Y5/CLK1;X7Y5/CLK1/N241;1;X3Y8/CLK1;X3Y8/CLK1/E242;1;X3Y32/N200;X3Y32/N200/S808;1;X3Y31/X01;X3Y31/X01/N201;1;X3Y31/CLK1;X3Y31/CLK1/X01;1;X4Y6/N260;X4Y6/N260/E834;1;X4Y4/X01;X4Y4/X01/N262;1;X4Y4/CLK2;X4Y4/CLK2/X01;1;X1Y44/CLK1;X1Y44/CLK1/X01;1;X1Y30/CLK0;X1Y30/CLK0/X04;1;X3Y4/CLK1;X3Y4/CLK1/X03;1;X1Y33/CLK2;X1Y33/CLK2/S241;1;X3Y32/CLK0;X3Y32/CLK0/X02;1;X1Y48/CLK0;X1Y48/CLK0/E241;1;X4Y8/CLK2;X4Y8/CLK2/X02;1;X3Y7/CLK0;X3Y7/CLK0/X03;1;X2Y33/CLK0;X2Y33/CLK0/E241;1;X3Y4/CLK0;X3Y4/CLK0/X03;1;X5Y3/CLK0;X5Y3/CLK0/X02;1;X0Y6/N100;X0Y6/N100/F6;1;X0Y5/E240;X0Y5/E240/N101;1;X2Y5/CLK2;X2Y5/CLK2/E242;1;X8Y6/W100;X8Y6/W100/E838;1;X7Y6/W240;X7Y6/W240/W101;1;X6Y6/CLK0;X6Y6/CLK0/W241;1;X1Y33/CLK1;X1Y33/CLK1/S241;1;X3Y8/CLK0;X3Y8/CLK0/E242;1;X2Y8/CLK2;X2Y8/CLK2/E241;1;X1Y30/E250;X1Y30/E250/N252;1;X2Y30/X04;X2Y30/X04/E251;1;X2Y30/CLK2;X2Y30/CLK2/X04;1;X6Y8/CLK0;X6Y8/CLK0/X01;1;X5Y4/CLK0;X5Y4/CLK0/W241;1;X5Y4/CLK2;X5Y4/CLK2/W241;1;X3Y4/N270;X3Y4/N270/N262;1;X3Y3/X04;X3Y3/X04/N271;1;X3Y3/CLK0;X3Y3/CLK0/X04;1;X5Y8/CLK2;X5Y8/CLK2/X04;1;X0Y7/E210;X0Y7/E210/S111;1;X2Y7/X02;X2Y7/X02/E212;1;X2Y7/CLK1;X2Y7/CLK1/X02;1;X2Y32/CLK0;X2Y32/CLK0/X03;1;X1Y32/E260;X1Y32/E260/S838;1;X2Y32/X03;X2Y32/X03/E261;1;X2Y32/CLK2;X2Y32/CLK2/X03;1;X6Y4/CLK2;X6Y4/CLK2/X03;1;X0Y6/E260;X0Y6/E260/F6;1;X2Y6/N260;X2Y6/N260/E262;1;X2Y4/X01;X2Y4/X01/N262;1;X2Y4/CLK0;X2Y4/CLK0/X01;1;X1Y47/CLK2;X1Y47/CLK2/X01;1;X1Y32/N130;X1Y32/N130/S838;1;X1Y32/S240;X1Y32/S240/N130;1;X1Y33/CLK0;X1Y33/CLK0/S241;1;X1Y30/CLK1;X1Y30/CLK1/X04;1;X1Y8/CLK2;X1Y8/CLK2/S242;1;X1Y32/S250;X1Y32/S250/S838;1;X1Y34/X02;X1Y34/X02/S252;1;X1Y34/CLK2;X1Y34/CLK2/X02;1;X1Y47/X01;X1Y47/X01/N221;1;X1Y47/CLK1;X1Y47/CLK1/X01;1;X1Y46/CLK0;X1Y46/CLK0/X01;1;X3Y6/S260;X3Y6/S260/E834;1;X3Y7/X03;X3Y7/X03/S261;1;X3Y7/CLK1;X3Y7/CLK1/X03;1;X1Y32/S100;X1Y32/S100/S838;1;X1Y33/E240;X1Y33/E240/S101;1;X2Y33/CLK2;X2Y33/CLK2/E241;1;X5Y6/CLK1;X5Y6/CLK1/X04;1;X5Y8/CLK0;X5Y8/CLK0/X04;1;X1Y46/CLK2;X1Y46/CLK2/X01;1;X3Y32/X02;X3Y32/X02/S212;1;X3Y32/CLK2;X3Y32/CLK2/X02;1;X3Y22/S200;X3Y22/S200/S808;1;X3Y24/S800;X3Y24/S800/S202;1;X3Y32/N230;X3Y32/N230/S808;1;X3Y30/X04;X3Y30/X04/N232;1;X3Y30/CLK1;X3Y30/CLK1/X04;1;X4Y8/CLK1;X4Y8/CLK1/X02;1;X1Y40/S230;X1Y40/S230/S808;1;X1Y42/S260;X1Y42/S260/S232;1;X1Y44/X01;X1Y44/X01/S262;1;X1Y44/CLK0;X1Y44/CLK0/X01;1;X2Y8/CLK1;X2Y8/CLK1/E241;1;X1Y48/N220;X1Y48/N220/S818;1;X1Y46/X01;X1Y46/X01/N222;1;X1Y46/CLK1;X1Y46/CLK1/X01;1;X1Y7/CLK1;X1Y7/CLK1/S241;1;X1Y40/S130;X1Y40/S130/S808;1;X1Y41/S230;X1Y41/S230/S131;1;X1Y43/X04;X1Y43/X04/S232;1;X1Y43/CLK1;X1Y43/CLK1/X04;1;X4Y6/S250;X4Y6/S250/E834;1;X4Y8/X02;X4Y8/X02/S252;1;X4Y8/CLK0;X4Y8/CLK0/X02;1;X5Y3/CLK1;X5Y3/CLK1/X02;1;X3Y6/N260;X3Y6/N260/E834;1;X3Y4/X03;X3Y4/X03/N262;1;X3Y4/CLK2;X3Y4/CLK2/X03;1;X1Y32/N250;X1Y32/N250/S838;1;X1Y30/X04;X1Y30/X04/N252;1;X1Y30/CLK2;X1Y30/CLK2/X04;1;X6Y6/S260;X6Y6/S260/W262;1;X6Y8/X01;X6Y8/X01/S262;1;X6Y8/CLK2;X6Y8/CLK2/X01;1;X3Y8/CLK2;X3Y8/CLK2/E242;1;X6Y6/N260;X6Y6/N260/W262;1;X6Y4/X03;X6Y4/X03/N262;1;X6Y4/CLK1;X6Y4/CLK1/X03;1;X1Y8/E240;X1Y8/E240/S242;1;X2Y8/CLK0;X2Y8/CLK0/E241;1;X4Y6/S260;X4Y6/S260/E834;1;X4Y7/X03;X4Y7/X03/S261;1;X4Y7/CLK2;X4Y7/CLK2/X03;1;X7Y6/N260;X7Y6/N260/E838;1;X7Y5/X03;X7Y5/X03/N261;1;X7Y5/CLK2;X7Y5/CLK2/X03;1;X0Y6/E830;X0Y6/E830/F6;1;X8Y6/W260;X8Y6/W260/E838;1;X7Y6/X03;X7Y6/X03/W261;1;X7Y6/CLK0;X7Y6/CLK0/X03;1;X1Y32/S800;X1Y32/S800/S838;1;X1Y40/S810;X1Y40/S810/S808;1;X1Y48/W210;X1Y48/W210/S818;1;X0Y48/E240;X0Y48/E240/E212;1;X1Y48/CLK1;X1Y48/CLK1/E241;1;X6Y6/S240;X6Y6/S240/W101;1;X6Y7/CLK2;X6Y7/CLK2/S241;1;X6Y4/W240;X6Y4/W240/N242;1;X5Y4/CLK1;X5Y4/CLK1/W241;1;X7Y6/W260;X7Y6/W260/E838;1;X6Y6/X03;X6Y6/X03/W261;1;X6Y6/CLK1;X6Y6/CLK1/X03;1;X4Y3/E210;X4Y3/E210/N212;1;X5Y3/X02;X5Y3/X02/E211;1;X5Y3/CLK2;X5Y3/CLK2/X02;1;X5Y6/CLK2;X5Y6/CLK2/X04;1;X0Y6/SN10;X0Y6/SN10/F6;1;X0Y5/E810;X0Y5/E810/N111;1;X4Y5/N210;X4Y5/N210/E814;1;X4Y3/X02;X4Y3/X02/N212;1;X4Y3/CLK1;X4Y3/CLK1/X02;1;X1Y8/S820;X1Y8/S820/S242;1;X1Y16/S830;X1Y16/S830/S828;1;X1Y24/S830;X1Y24/S830/S838;1;X1Y32/W260;X1Y32/W260/S838;1;X0Y32/E260;X0Y32/E260/E262;1;X1Y32/X03;X1Y32/X03/E261;1;X1Y32/CLK1;X1Y32/CLK1/X03;1;X7Y6/W100;X7Y6/W100/E838;1;X6Y6/N240;X6Y6/N240/W101;1;X6Y4/N240;X6Y4/N240/N242;1;X6Y3/CLK2;X6Y3/CLK2/N241;1;X3Y6/S830;X3Y6/S830/E834;1;X3Y14/S800;X3Y14/S800/S838;1;X3Y22/S810;X3Y22/S810/S808;1;X3Y30/S210;X3Y30/S210/S818;1;X3Y31/X02;X3Y31/X02/S211;1;X3Y31/CLK2;X3Y31/CLK2/X02;1;X5Y6/S250;X5Y6/S250/W252;1;X5Y8/X04;X5Y8/X04/S252;1;X5Y8/CLK1;X5Y8/CLK1/X04;1;X0Y6/E100;X0Y6/E100/F6;1;X1Y6/S240;X1Y6/S240/E101;1;X1Y8/CLK1;X1Y8/CLK1/S242;1;X0Y6/F6;;1;X0Y6/W830;X0Y6/W830/F6;1;X7Y6/W250;X7Y6/W250/E838;1;X5Y6/X04;X5Y6/X04/W252;1;X5Y6/CLK0;X5Y6/CLK0/X04;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:9.11-9.14",
            "hdlname": "u clk"
          }
        },
        "led[0]": {
          "hide_name": 0,
          "bits": [ 9342 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[0]": {
          "hide_name": 0,
          "bits": [ 9341 ] ,
          "attributes": {
            "ROUTING": "X1Y48/Q2;;1;X1Y48/S220;X1Y48/S220/Q2;1;X1Y50/W220;X1Y50/W220/S222;1;X0Y50/D1;X0Y50/D1/W221;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[1]": {
          "hide_name": 0,
          "bits": [ 9339 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[1]": {
          "hide_name": 0,
          "bits": [ 9338 ] ,
          "attributes": {
            "ROUTING": "X1Y47/Q5;;1;X1Y47/EW20;X1Y47/EW20/Q5;1;X0Y47/S260;X0Y47/S260/W121;1;X0Y49/S270;X0Y49/S270/S262;1;X0Y50/A0;X0Y50/A0/S271;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[2]": {
          "hide_name": 0,
          "bits": [ 9336 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[2]": {
          "hide_name": 0,
          "bits": [ 9335 ] ,
          "attributes": {
            "ROUTING": "X1Y47/Q4;;1;X1Y47/SN20;X1Y47/SN20/Q4;1;X1Y48/W220;X1Y48/W220/S121;1;X0Y48/D1;X0Y48/D1/W221;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[3]": {
          "hide_name": 0,
          "bits": [ 9333 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[3]": {
          "hide_name": 0,
          "bits": [ 9332 ] ,
          "attributes": {
            "ROUTING": "X1Y48/Q1;;1;X1Y48/W130;X1Y48/W130/Q1;1;X0Y48/A0;X0Y48/A0/W131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[4]": {
          "hide_name": 0,
          "bits": [ 9330 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[4]": {
          "hide_name": 0,
          "bits": [ 9329 ] ,
          "attributes": {
            "ROUTING": "X1Y46/Q1;;1;X1Y46/EW20;X1Y46/EW20/Q1;1;X0Y46/D1;X0Y46/D1/W121;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[5]": {
          "hide_name": 0,
          "bits": [ 9327 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[5]": {
          "hide_name": 0,
          "bits": [ 9326 ] ,
          "attributes": {
            "ROUTING": "X1Y46/Q3;;1;X1Y46/W130;X1Y46/W130/Q3;1;X0Y46/A0;X0Y46/A0/W131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 10241 ] ,
          "attributes": {
            "ROUTING": "X5Y5/A2;X5Y5/A2/N210;1;X6Y5/A3;X6Y5/A3/N210;1;X3Y8/A2;X3Y8/A2/N210;1;X5Y8/A2;X5Y8/A2/N210;1;X6Y5/A0;X6Y5/A0/E210;1;X3Y8/A4;X3Y8/A4/W210;1;X2Y8/A3;X2Y8/A3/W271;1;X4Y5/A5;X4Y5/A5/E271;1;X2Y31/A2;X2Y31/A2/E271;1;X2Y8/A1;X2Y8/A1/E210;1;X2Y31/A4;X2Y31/A4/E271;1;X3Y8/W270;X3Y8/W270/VSS;1;X2Y8/A2;X2Y8/A2/W271;1;X2Y8/A4;X2Y8/A4/W210;1;X7Y5/A0;X7Y5/A0/E210;1;X4Y5/A2;X4Y5/A2/E271;1;X1Y8/A5;X1Y8/A5/W210;1;X5Y5/A5;X5Y5/A5/E251;1;X5Y8/A0;X5Y8/A0/E210;1;X3Y6/S270;X3Y6/S270/VSS;1;X3Y7/LSR1;X3Y7/LSR1/S271;1;X6Y5/N210;X6Y5/N210/VSS;1;X6Y5/A2;X6Y5/A2/N210;1;X4Y8/A0;X4Y8/A0/E210;1;X5Y8/E210;X5Y8/E210/VSS;1;X5Y8/A1;X5Y8/A1/E210;1;X3Y8/N210;X3Y8/N210/VSS;1;X3Y8/A3;X3Y8/A3/N210;1;X2Y31/A1;X2Y31/A1/E210;1;X3Y5/A2;X3Y5/A2/N210;1;X6Y8/N210;X6Y8/N210/VSS;1;X6Y8/A2;X6Y8/A2/N210;1;X3Y31/A0;X3Y31/A0/E210;1;X2Y31/A5;X2Y31/A5/E271;1;X6Y2/A2;X6Y2/A2/N210;1;X1Y8/A2;X1Y8/A2/N210;1;X6Y5/A4;X6Y5/A4/W210;1;X6Y2/N210;X6Y2/N210/VSS;1;X6Y2/A3;X6Y2/A3/N210;1;X1Y31/A5;X1Y31/A5/W210;1;X3Y5/A5;X3Y5/A5/W210;1;X5Y5/A0;X5Y5/A0/E210;1;X2Y31/E210;X2Y31/E210/VSS;1;X2Y31/A0;X2Y31/A0/E210;1;X5Y5/E210;X5Y5/E210/VSS;1;X5Y5/A1;X5Y5/A1/E210;1;X4Y8/A4;X4Y8/A4/W210;1;X1Y31/A2;X1Y31/A2/W251;1;X2Y8/W210;X2Y8/W210/VSS;1;X2Y8/A5;X2Y8/A5/W210;1;X6Y8/A1;X6Y8/A1/E210;1;X4Y8/A2;X4Y8/A2/N210;1;X4Y8/W210;X4Y8/W210/VSS;1;X4Y8/A5;X4Y8/A5/W210;1;X2Y31/W250;X2Y31/W250/VSS;1;X1Y31/A3;X1Y31/A3/W251;1;X7Y3/W210;X7Y3/W210/VSS;1;X6Y3/LSR2;X6Y3/LSR2/W211;1;X3Y8/A0;X3Y8/A0/E210;1;X4Y5/A1;X4Y5/A1/E271;1;X4Y8/N210;X4Y8/N210/VSS;1;X4Y8/A3;X4Y8/A3/N210;1;X2Y8/E210;X2Y8/E210/VSS;1;X2Y8/A0;X2Y8/A0/E210;1;X6Y5/E210;X6Y5/E210/VSS;1;X6Y5/A1;X6Y5/A1/E210;1;X7Y5/E210;X7Y5/E210/VSS;1;X7Y5/A1;X7Y5/A1/E210;1;X5Y8/A4;X5Y8/A4/W210;1;X4Y5/E250;X4Y5/E250/VSS;1;X5Y5/A4;X5Y5/A4/E251;1;X1Y8/W210;X1Y8/W210/VSS;1;X1Y8/A4;X1Y8/A4/W210;1;X3Y8/W210;X3Y8/W210/VSS;1;X3Y8/A5;X3Y8/A5/W210;1;X5Y8/W210;X5Y8/W210/VSS;1;X5Y8/A5;X5Y8/A5/W210;1;X6Y5/W210;X6Y5/W210/VSS;1;X6Y5/A5;X6Y5/A5/W210;1;X1Y31/E270;X1Y31/E270/VSS;1;X2Y31/A3;X2Y31/A3/E271;1;X3Y5/N210;X3Y5/N210/VSS;1;X3Y5/A3;X3Y5/A3/N210;1;X4Y5/A0;X4Y5/A0/E271;1;X1Y32/A2;X1Y32/A2/E252;1;X5Y8/N210;X5Y8/N210/VSS;1;X5Y8/A3;X5Y8/A3/N210;1;X4Y5/A3;X4Y5/A3/E271;1;X4Y8/E210;X4Y8/E210/VSS;1;X4Y8/A1;X4Y8/A1/E210;1;X3Y5/W210;X3Y5/W210/VSS;1;X3Y5/A4;X3Y5/A4/W210;1;X1Y8/N210;X1Y8/N210/VSS;1;X1Y8/A3;X1Y8/A3/N210;1;X5Y5/N210;X5Y5/N210/VSS;1;X5Y5/A3;X5Y5/A3/N210;1;X6Y8/E210;X6Y8/E210/VSS;1;X6Y8/A0;X6Y8/A0/E210;1;X0Y32/W250;X0Y32/W250/VSS;1;X1Y32/A3;X1Y32/A3/E252;1;X3Y5/E270;X3Y5/E270/VSS;1;X4Y5/A4;X4Y5/A4/E271;1;X3Y8/E210;X3Y8/E210/VSS;1;X3Y8/A1;X3Y8/A1/E210;1;X3Y31/E210;X3Y31/E210/VSS;1;X3Y31/A1;X3Y31/A1/E210;1;X0Y0/VSS;;1;X1Y31/W210;X1Y31/W210/VSS;1;X1Y31/A4;X1Y31/A4/W210;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 10240 ] ,
          "attributes": {
            "ROUTING": "X4Y8/C4;X4Y8/C4/S220;1;X1Y31/D1;X1Y31/D1/X03;1;X3Y5/D2;X3Y5/D2/X08;1;X5Y8/C0;X5Y8/C0/N220;1;X7Y5/D1;X7Y5/D1/S260;1;X2Y8/D3;X2Y8/D3/E260;1;X3Y8/C0;X3Y8/C0/X04;1;X3Y8/C1;X3Y8/C1/X04;1;X4Y8/C1;X4Y8/C1/X04;1;X6Y8/W220;X6Y8/W220/VCC;1;X6Y8/C2;X6Y8/C2/W220;1;X3Y5/D3;X3Y5/D3/X08;1;X5Y8/C2;X5Y8/C2/W220;1;X4Y5/C2;X4Y5/C2/N241;1;X1Y8/C2;X1Y8/C2/X04;1;X2Y8/D1;X2Y8/D1/S260;1;X4Y5/D0;X4Y5/D0/X03;1;X3Y5/N200;X3Y5/N200/VCC;1;X3Y5/A1;X3Y5/A1/N200;1;X4Y5/C4;X4Y5/C4/S220;1;X6Y5/C3;X6Y5/C3/W220;1;X4Y5/C1;X4Y5/C1/N241;1;X5Y8/D3;X5Y8/D3/X08;1;X6Y2/C1;X6Y2/C1/X04;1;X1Y8/C3;X1Y8/C3/X04;1;X2Y8/C3;X2Y8/C3/X04;1;X2Y31/C2;X2Y31/C2/W220;1;X4Y5/C0;X4Y5/C0/N241;1;X2Y8/D4;X2Y8/D4/X04;1;X6Y2/C2;X6Y2/C2/X04;1;X1Y8/C0;X1Y8/C0/X04;1;X3Y8/D4;X3Y8/D4/X04;1;X2Y31/C5;X2Y31/C5/N221;1;X4Y8/C0;X4Y8/C0/X04;1;X1Y31/C0;X1Y31/C0/X04;1;X3Y5/D4;X3Y5/D4/X04;1;X2Y31/C1;X2Y31/C1/N220;1;X5Y8/D0;X5Y8/D0/X08;1;X6Y2/D2;X6Y2/D2/X08;1;X3Y5/C4;X3Y5/C4/X08;1;X6Y5/C0;X6Y5/C0/W241;1;X3Y5/C0;X3Y5/C0/X04;1;X1Y8/C1;X1Y8/C1/X04;1;X6Y8/C0;X6Y8/C0/N220;1;X6Y5/C4;X6Y5/C4/W241;1;X1Y8/C4;X1Y8/C4/X08;1;X2Y31/D3;X2Y31/D3/X03;1;X4Y5/S220;X4Y5/S220/VCC;1;X4Y5/C5;X4Y5/C5/S220;1;X6Y8/N220;X6Y8/N220/VCC;1;X6Y8/C1;X6Y8/C1/N220;1;X3Y5/D1;X3Y5/D1/X08;1;X1Y8/D3;X1Y8/D3/X08;1;X7Y5/S260;X7Y5/S260/VCC;1;X7Y5/D0;X7Y5/D0/S260;1;X3Y5/C1;X3Y5/C1/X04;1;X6Y2/X08;X6Y2/X08/VCC;1;X6Y2/D3;X6Y2/D3/X08;1;X2Y8/C1;X2Y8/C1/X04;1;X5Y5/D1;X5Y5/D1/X08;1;X6Y5/D1;X6Y5/D1/X03;1;X3Y31/D1;X3Y31/D1/X08;1;X2Y31/D2;X2Y31/D2/X03;1;X1Y8/D1;X1Y8/D1/X08;1;X4Y8/D0;X4Y8/D0/S260;1;X4Y8/D3;X4Y8/D3/E260;1;X2Y31/N220;X2Y31/N220/VCC;1;X2Y31/C0;X2Y31/C0/N220;1;X7Y5/C1;X7Y5/C1/X04;1;X2Y31/D1;X2Y31/D1/X03;1;X2Y32/N220;X2Y32/N220/VCC;1;X2Y31/C4;X2Y31/C4/N221;1;X4Y5/D1;X4Y5/D1/X03;1;X1Y31/C3;X1Y31/C3/X04;1;X2Y31/X03;X2Y31/X03/VCC;1;X2Y31/D0;X2Y31/D0/X03;1;X2Y8/C0;X2Y8/C0/X04;1;X5Y8/C5;X5Y8/C5/X08;1;X4Y5/D4;X4Y5/D4/X07;1;X3Y5/D5;X3Y5/D5/X04;1;X4Y8/S220;X4Y8/S220/VCC;1;X4Y8/C5;X4Y8/C5/S220;1;X1Y32/X04;X1Y32/X04/VCC;1;X1Y32/C1;X1Y32/C1/X04;1;X3Y5/X08;X3Y5/X08/VCC;1;X3Y5/C5;X3Y5/C5/X08;1;X3Y31/C0;X3Y31/C0/X04;1;X5Y8/D2;X5Y8/D2/X08;1;X5Y5/D5;X5Y5/D5/N260;1;X1Y31/D3;X1Y31/D3/X03;1;X6Y5/C5;X6Y5/C5/W241;1;X6Y5/D4;X6Y5/D4/X07;1;X3Y8/C2;X3Y8/C2/X04;1;X6Y5/D3;X6Y5/D3/X03;1;X5Y8/D5;X5Y8/D5/X07;1;X3Y8/C3;X3Y8/C3/X04;1;X6Y2/C0;X6Y2/C0/X04;1;X5Y5/D0;X5Y5/D0/X08;1;X2Y8/S260;X2Y8/S260/VCC;1;X2Y8/D0;X2Y8/D0/S260;1;X5Y8/W220;X5Y8/W220/VCC;1;X5Y8/C3;X5Y8/C3/W220;1;X2Y8/C5;X2Y8/C5/S220;1;X6Y5/W220;X6Y5/W220/VCC;1;X6Y5/C2;X6Y5/C2/W220;1;X3Y8/C4;X3Y8/C4/X08;1;X5Y5/C1;X5Y5/C1/N220;1;X4Y5/D2;X4Y5/D2/X03;1;X4Y8/D4;X4Y8/D4/X04;1;X1Y31/C4;X1Y31/C4/S220;1;X1Y8/N200;X1Y8/N200/VCC;1;X1Y8/A1;X1Y8/A1/N200;1;X1Y31/X04;X1Y31/X04/VCC;1;X1Y31/C2;X1Y31/C2/X04;1;X4Y8/S260;X4Y8/S260/VCC;1;X4Y8/D1;X4Y8/D1/S260;1;X1Y8/X08;X1Y8/X08/VCC;1;X1Y8/C5;X1Y8/C5/X08;1;X5Y5/C2;X5Y5/C2/W220;1;X5Y8/C4;X5Y8/C4/X08;1;X1Y32/N220;X1Y32/N220/VCC;1;X1Y32/C0;X1Y32/C0/N220;1;X7Y5/W240;X7Y5/W240/VCC;1;X6Y5/C1;X6Y5/C1/W241;1;X1Y31/D2;X1Y31/D2/X03;1;X4Y6/N240;X4Y6/N240/VCC;1;X4Y5/C3;X4Y5/C3/N241;1;X1Y8/D4;X1Y8/D4/X04;1;X2Y8/S220;X2Y8/S220/VCC;1;X2Y8/C4;X2Y8/C4/S220;1;X5Y5/N220;X5Y5/N220/VCC;1;X5Y5/C0;X5Y5/C0/N220;1;X1Y31/N220;X1Y31/N220/VCC;1;X1Y31/C1;X1Y31/C1/N220;1;X3Y8/C5;X3Y8/C5/X08;1;X3Y8/D1;X3Y8/D1/X08;1;X5Y5/N260;X5Y5/N260/VCC;1;X5Y5/D4;X5Y5/D4/N260;1;X6Y5/X03;X6Y5/X03/VCC;1;X6Y5/D2;X6Y5/D2/X03;1;X6Y5/X07;X6Y5/X07/VCC;1;X6Y5/D5;X6Y5/D5/X07;1;X2Y31/D4;X2Y31/D4/N260;1;X7Y5/X04;X7Y5/X04/VCC;1;X7Y5/C0;X7Y5/C0/X04;1;X5Y8/X07;X5Y8/X07/VCC;1;X5Y8/D4;X5Y8/D4/X07;1;X5Y5/C5;X5Y5/C5/X08;1;X3Y31/X08;X3Y31/X08/VCC;1;X3Y31/D0;X3Y31/D0/X08;1;X3Y5/C3;X3Y5/C3/X04;1;X5Y5/D2;X5Y5/D2/X08;1;X1Y8/X04;X1Y8/X04/VCC;1;X1Y8/D5;X1Y8/D5/X04;1;X3Y31/X04;X3Y31/X04/VCC;1;X3Y31/C1;X3Y31/C1/X04;1;X3Y5/X04;X3Y5/X04/VCC;1;X3Y5/C2;X3Y5/C2/X04;1;X1Y32/C3;X1Y32/C3/W220;1;X6Y8/D2;X6Y8/D2/X08;1;X3Y8/D2;X3Y8/D2/X08;1;X5Y5/C4;X5Y5/C4/X08;1;X2Y8/E260;X2Y8/E260/VCC;1;X2Y8/D2;X2Y8/D2/E260;1;X6Y8/D0;X6Y8/D0/X08;1;X5Y5/X08;X5Y5/X08/VCC;1;X5Y5/D3;X5Y5/D3/X08;1;X2Y31/W220;X2Y31/W220/VCC;1;X2Y31/C3;X2Y31/C3/W220;1;X1Y32/E270;X1Y32/E270/VCC;1;X1Y32/D1;X1Y32/D1/E270;1;X4Y5/X07;X4Y5/X07/VCC;1;X4Y5/D5;X4Y5/D5/X07;1;X1Y32/N200;X1Y32/N200/VCC;1;X1Y32/A1;X1Y32/A1/N200;1;X1Y32/W220;X1Y32/W220/VCC;1;X1Y32/C2;X1Y32/C2/W220;1;X1Y8/S270;X1Y8/S270/VCC;1;X1Y8/D2;X1Y8/D2/S270;1;X3Y8/X08;X3Y8/X08/VCC;1;X3Y8/D3;X3Y8/D3/X08;1;X3Y8/X04;X3Y8/X04/VCC;1;X3Y8/D5;X3Y8/D5/X04;1;X4Y8/E260;X4Y8/E260/VCC;1;X4Y8/D2;X4Y8/D2/E260;1;X2Y31/N260;X2Y31/N260/VCC;1;X2Y31/D5;X2Y31/D5/N260;1;X6Y2/S260;X6Y2/S260/VCC;1;X6Y2/D1;X6Y2/D1/S260;1;X4Y5/X03;X4Y5/X03/VCC;1;X4Y5/D3;X4Y5/D3/X03;1;X5Y8/X08;X5Y8/X08/VCC;1;X5Y8/D1;X5Y8/D1/X08;1;X1Y31/X03;X1Y31/X03/VCC;1;X1Y31/A1;X1Y31/A1/X03;1;X1Y32/D3;X1Y32/D3/S270;1;X50Y27/E230;X50Y27/E230/VCC;1;X50Y27/C4;X50Y27/C4/E230;1;X1Y31/D5;X1Y31/D5/X07;1;X5Y8/N220;X5Y8/N220/VCC;1;X5Y8/C1;X5Y8/C1/N220;1;X6Y8/X08;X6Y8/X08/VCC;1;X6Y8/D1;X6Y8/D1/X08;1;X4Y8/C3;X4Y8/C3/X04;1;X1Y31/S220;X1Y31/S220/VCC;1;X1Y31/C5;X1Y31/C5/S220;1;X2Y8/D5;X2Y8/D5/X04;1;X6Y2/X04;X6Y2/X04/VCC;1;X6Y2/C3;X6Y2/C3/X04;1;X4Y8/D5;X4Y8/D5/X04;1;X1Y32/S270;X1Y32/S270/VCC;1;X1Y32/D2;X1Y32/D2/S270;1;X4Y8/X04;X4Y8/X04/VCC;1;X4Y8/C2;X4Y8/C2/X04;1;X5Y5/W220;X5Y5/W220/VCC;1;X5Y5/C3;X5Y5/C3/W220;1;X3Y8/S260;X3Y8/S260/VCC;1;X3Y8/D0;X3Y8/D0/S260;1;X6Y5/E270;X6Y5/E270/VCC;1;X6Y5/D0;X6Y5/D0/E270;1;X1Y31/X07;X1Y31/X07/VCC;1;X1Y31/D4;X1Y31/D4/X07;1;X6Y2/N200;X6Y2/N200/VCC;1;X6Y2/A1;X6Y2/A1/N200;1;X0Y0/VCC;;1;X2Y8/X04;X2Y8/X04/VCC;1;X2Y8/C2;X2Y8/C2/X04;1"
          }
        },
        "btn1_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 9300 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "btn1": {
          "hide_name": 0,
          "bits": [ 9268 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:15.11-15.15"
          }
        },
        "adcIn_IBUF_I_O[0]": {
          "hide_name": 0,
          "bits": [ 9298 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "adcIn[0]": {
          "hide_name": 0,
          "bits": [ 9297 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "adcIn_IBUF_I_O[1]": {
          "hide_name": 0,
          "bits": [ 9295 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "adcIn[1]": {
          "hide_name": 0,
          "bits": [ 9294 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "adcIn_IBUF_I_O[2]": {
          "hide_name": 0,
          "bits": [ 9292 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "adcIn[2]": {
          "hide_name": 0,
          "bits": [ 9291 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "adcIn_IBUF_I_O[3]": {
          "hide_name": 0,
          "bits": [ 9289 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "adcIn[3]": {
          "hide_name": 0,
          "bits": [ 9288 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "adcIn_IBUF_I_O[4]": {
          "hide_name": 0,
          "bits": [ 9286 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "adcIn[4]": {
          "hide_name": 0,
          "bits": [ 9285 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "adcIn_IBUF_I_O[5]": {
          "hide_name": 0,
          "bits": [ 9283 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "adcIn[5]": {
          "hide_name": 0,
          "bits": [ 9282 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "adcIn_IBUF_I_O[6]": {
          "hide_name": 0,
          "bits": [ 9280 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "adcIn[6]": {
          "hide_name": 0,
          "bits": [ 9279 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "adcIn_IBUF_I_O[7]": {
          "hide_name": 0,
          "bits": [ 9276 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "adcIn[7]": {
          "hide_name": 0,
          "bits": [ 9275 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        }
      }
    }
  }
}
