// Seed: 1737467613
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    input  wor   id_2,
    output uwire id_3
);
  task automatic id_5;
    begin : LABEL_0
      id_5 <= id_5;
    end
  endtask
  assign id_5 = id_5;
  assign module_1.id_3 = 0;
  assign id_5 = 1 || 1'b0;
  assign id_3 = module_0;
  wire id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd61
) (
    input wor id_0,
    input uwire id_1,
    input wor _id_2,
    input tri1 id_3,
    input supply1 id_4
    , id_7,
    output tri0 id_5
);
  parameter id_8 = 1;
  assign id_7 = -1;
  wire [-1 : id_2] id_9;
  genvar id_10;
  assign id_5 = id_1 == 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_5
  );
endmodule
