///////////////////////////////////////////////////////////////////////////////
//                                                                            /
// IAR C/C++ Compiler V6.11.1.50453 for Atmel AVR       18/Dec/2014  15:36:25 /
// Copyright 1996-2011 IAR Systems AB.                                        /
//                                                                            /
//    Source file  =  D:\1307B\Work5\main.c                                   /
//    Command line =  D:\1307B\Work5\main.c --cpu=m16 -ms -o                  /
//                    D:\1307B\Work5\Debug\Obj\ -lC                           /
//                    D:\1307B\Work5\Debug\List\ -lA                          /
//                    D:\1307B\Work5\Debug\List\ --initializers_in_flash      /
//                    --no_cse --no_inline --no_code_motion --no_cross_call   /
//                    --no_clustering --no_tbaa --debug                       /
//                    -DENABLE_BIT_DEFINITIONS -e --eeprom_size 512 --clib    /
//                    -On                                                     /
//    List file    =  D:\1307B\Work5\Debug\List\main.s90                      /
//                                                                            /
//                                                                            /
///////////////////////////////////////////////////////////////////////////////

        NAME main

        RTMODEL "__64bit_doubles", "disabled"
        RTMODEL "__SystemLibrary", "CLib"
        RTMODEL "__cpu", "3"
        RTMODEL "__cpu_name", "ATmega16"
        RTMODEL "__enhanced_core", "enabled"
        RTMODEL "__has_elpm", "false"
        RTMODEL "__memory_model", "2"
        RTMODEL "__rt_version", "3"

        RSEG CSTACK:DATA:NOROOT(0)
        RSEG RSTACK:DATA:NOROOT(0)

        EXTERN ?EPILOGUE_B4_L09
        EXTERN ?PROLOGUE12_L09
        EXTERN ?PROLOGUE4_L09
        EXTERN ?Register_R10_is_cg_reg
        EXTERN ?Register_R11_is_cg_reg
        EXTERN ?Register_R4_is_cg_reg
        EXTERN ?Register_R5_is_cg_reg
        EXTERN ?Register_R6_is_cg_reg
        EXTERN ?Register_R7_is_cg_reg
        EXTERN ?Register_R8_is_cg_reg
        EXTERN ?Register_R9_is_cg_reg
        EXTERN ?S_SHL_L02
        EXTERN ?need_segment_init

        PUBWEAK `?<Segment init: NEAR_I>`
        PUBWEAK `?<Segment init: NEAR_Z>`
        PUBWEAK `??interrupt_routine_USART_RXC??INTVEC 44`
        PUBWEAK _A_UDR
        PUBWEAK __?EEARH
        PUBWEAK __?EEARL
        PUBWEAK __?EECR
        PUBWEAK __?EEDR
        PUBLIC adresaFinal
        PUBLIC adresaInceput
        PUBLIC ch
        PUBLIC chToHex
        FUNCTION chToHex,0203H
        ARGFRAME RSTACK, 0, STACK
        LOCFRAME RSTACK, 2, STACK
        PUBLIC character
        PUBLIC crc16
        FUNCTION crc16,0203H
        ARGFRAME RSTACK, 0, STACK
        LOCFRAME CSTACK, 5, STACK
        LOCFRAME RSTACK, 2, STACK
        PUBLIC crc16tab
        PUBLIC crc16wtable
        FUNCTION crc16wtable,0203H
        ARGFRAME RSTACK, 0, STACK
        LOCFRAME CSTACK, 2, STACK
        LOCFRAME RSTACK, 2, STACK
        PUBLIC flag
        PUBLIC index
        PUBLIC indexVec
        PUBLIC interrupt_routine_USART_RXC
        FUNCTION interrupt_routine_USART_RXC,021233H
        ARGFRAME CSTACK, 0, STACK
        LOCFRAME CSTACK, 17, STACK
        LOCFRAME RSTACK, 2, STACK
        PUBLIC main
        FUNCTION main,021a01H
        ARGFRAME CSTACK, 0, STACK
        LOCFRAME CSTACK, 13, STACK
        LOCFRAME RSTACK, 4, STACK
        PUBLIC my_crc16
        PUBLIC my_crc16_t
        PUBLIC number
        PUBLIC readAdr
        FUNCTION readAdr,0203H
        ARGFRAME CSTACK, 0, STACK
        LOCFRAME RSTACK, 2, STACK
        PUBLIC real_crc
        PUBLIC vect
        
          CFI Names cfiNames0
          CFI StackFrame CFA_Y Y DATA
          CFI StackFrame CFA_SP SP DATA
          CFI VirtualResource ?RetPad:1, ?RetHigh:8, ?RetLow:8, ?Ret:17
          CFI Resource R0:8, R1:8, R2:8, R3:8, R4:8, R5:8, R6:8, R7:8, R8:8, R9:8
          CFI Resource R10:8, R11:8, R12:8, R13:8, R14:8, R15:8, R16:8, R17:8
          CFI Resource R18:8, R19:8, R20:8, R21:8, R22:8, R23:8, R24:8, R25:8
          CFI Resource R26:8, R27:8, R28:8, R29:8, R30:8, R31:8
          CFI Resource ?RetHighByteMask:8, SP:16, SPH:8, SPL:8, Y:16
          CFI ResourceParts ?Ret ?RetHigh, ?RetLow, ?RetPad
          CFI ResourceParts SP SPH, SPL
          CFI ResourceParts Y R29, R28
          CFI EndNames cfiNames0
        
          CFI Common cfiCommon0 Using cfiNames0
          CFI CodeAlign 1
          CFI DataAlign 1
          CFI ReturnAddress ?Ret CODE
          CFI CFA_Y Y+0
          CFI CFA_SP SP+2
          CFI ?RetPad 0
          CFI ?RetHigh and(load(1, DATA, sub(CFA_SP, 1)), ?RetHighByteMask)
          CFI ?RetLow Frame(CFA_SP, 0)
          CFI ?Ret Concat
          CFI R0 SameValue
          CFI R1 SameValue
          CFI R2 SameValue
          CFI R3 SameValue
          CFI R4 SameValue
          CFI R5 SameValue
          CFI R6 SameValue
          CFI R7 SameValue
          CFI R8 SameValue
          CFI R9 SameValue
          CFI R10 SameValue
          CFI R11 SameValue
          CFI R12 SameValue
          CFI R13 SameValue
          CFI R14 SameValue
          CFI R15 SameValue
          CFI R16 SameValue
          CFI R17 SameValue
          CFI R18 SameValue
          CFI R19 SameValue
          CFI R20 SameValue
          CFI R21 SameValue
          CFI R22 SameValue
          CFI R23 SameValue
          CFI R24 SameValue
          CFI R25 SameValue
          CFI R26 SameValue
          CFI R27 SameValue
          CFI R28 Undefined
          CFI R29 Undefined
          CFI R30 SameValue
          CFI R31 SameValue
          CFI ?RetHighByteMask SameValue
          CFI SPH Undefined
          CFI SPL Undefined
          CFI EndCommon cfiCommon0
        
        
          CFI Common cfiCommon1 Using cfiNames0
          CFI CodeAlign 1
          CFI DataAlign 1
          CFI ReturnAddress ?Ret CODE
          CFI CFA_Y Y+1
          CFI CFA_SP SP+2
          CFI ?RetPad 0
          CFI ?RetHigh and(load(1, DATA, sub(CFA_SP, 1)), ?RetHighByteMask)
          CFI ?RetLow Frame(CFA_SP, 0)
          CFI ?Ret Concat
          CFI R0 Undefined
          CFI R1 Undefined
          CFI R2 Undefined
          CFI R3 Undefined
          CFI R4 SameValue
          CFI R5 SameValue
          CFI R6 SameValue
          CFI R7 SameValue
          CFI R8 SameValue
          CFI R9 SameValue
          CFI R10 SameValue
          CFI R11 SameValue
          CFI R12 SameValue
          CFI R13 SameValue
          CFI R14 SameValue
          CFI R15 SameValue
          CFI R16 Undefined
          CFI R17 Undefined
          CFI R18 Undefined
          CFI R19 Undefined
          CFI R20 Undefined
          CFI R21 Undefined
          CFI R22 Undefined
          CFI R23 Undefined
          CFI R24 SameValue
          CFI R25 SameValue
          CFI R26 SameValue
          CFI R27 SameValue
          CFI R28 Undefined
          CFI R29 Undefined
          CFI R30 Undefined
          CFI R31 Undefined
          CFI ?RetHighByteMask SameValue
          CFI SPH Undefined
          CFI SPL Undefined
          CFI EndCommon cfiCommon1
        
        
          CFI Common cfiCommon2 Using cfiNames0
          CFI CodeAlign 1
          CFI DataAlign 1
          CFI ReturnAddress ?Ret CODE
          CFI CFA_Y Y+0
          CFI CFA_SP SP+2
          CFI ?RetPad 0
          CFI ?RetHigh and(load(1, DATA, sub(CFA_SP, 1)), ?RetHighByteMask)
          CFI ?RetLow Frame(CFA_SP, 0)
          CFI ?Ret Concat
          CFI R0 Undefined
          CFI R1 Undefined
          CFI R2 Undefined
          CFI R3 Undefined
          CFI R4 SameValue
          CFI R5 SameValue
          CFI R6 SameValue
          CFI R7 SameValue
          CFI R8 SameValue
          CFI R9 SameValue
          CFI R10 SameValue
          CFI R11 SameValue
          CFI R12 SameValue
          CFI R13 SameValue
          CFI R14 SameValue
          CFI R15 SameValue
          CFI R16 Undefined
          CFI R17 Undefined
          CFI R18 Undefined
          CFI R19 Undefined
          CFI R20 Undefined
          CFI R21 Undefined
          CFI R22 Undefined
          CFI R23 Undefined
          CFI R24 SameValue
          CFI R25 SameValue
          CFI R26 SameValue
          CFI R27 SameValue
          CFI R28 Undefined
          CFI R29 Undefined
          CFI R30 Undefined
          CFI R31 Undefined
          CFI ?RetHighByteMask SameValue
          CFI SPH Undefined
          CFI SPL Undefined
          CFI EndCommon cfiCommon2
        
interrupt_routine_USART_RXC SYMBOL "interrupt_routine_USART_RXC"
`??interrupt_routine_USART_RXC??INTVEC 44` SYMBOL "??INTVEC 44", interrupt_routine_USART_RXC

        EXTERN USART_initialize
        FUNCTION USART_initialize,0202H
        ARGFRAME RSTACK, 0, STACK
        EXTERN USART_transmit
        FUNCTION USART_transmit,0202H
        ARGFRAME RSTACK, 0, STACK

// D:\1307B\Work5\main.c
//    1 #define CRC16_CCITT 0x1021 
//    2 #include "usart.h"

        ASEGN ABSOLUTE:DATA:NOROOT,02cH
// union <unnamed> volatile __io _A_UDR
_A_UDR:
        DS8 1
//    3 

        RSEG NEAR_I:DATA:NOROOT(0)
        REQUIRE `?<Segment init: NEAR_I>`
//    4 unsigned int ch=0xffff;
ch:
        DS8 2
        REQUIRE `?<Initializer for ch>`

        RSEG NEAR_I:DATA:NOROOT(0)
        REQUIRE `?<Segment init: NEAR_I>`
//    5 unsigned char character='0';
character:
        DS8 1
        REQUIRE `?<Initializer for character>`

        RSEG NEAR_Z:DATA:NOROOT(0)
        REQUIRE `?<Segment init: NEAR_Z>`
//    6 unsigned char  vect[20]={'\0'};
vect:
        DS8 20

        RSEG NEAR_Z:DATA:NOROOT(0)
        REQUIRE `?<Segment init: NEAR_Z>`
//    7 int indexVec=0;
indexVec:
        DS8 2

        RSEG NEAR_Z:DATA:NOROOT(0)
        REQUIRE `?<Segment init: NEAR_Z>`
//    8 int number=0;
number:
        DS8 2

        RSEG NEAR_I:DATA:NOROOT(0)
        REQUIRE `?<Segment init: NEAR_I>`
//    9 int index=3;
index:
        DS8 2
        REQUIRE `?<Initializer for index>`

        RSEG NEAR_Z:DATA:NOROOT(0)
        REQUIRE `?<Segment init: NEAR_Z>`
//   10 int flag=0;
flag:
        DS8 2
//   11 
//   12 #pragma vector = USART_RXC_vect
//   13 /*__interrupt void interrupt_routine_USART_RXC(void)
//   14 {
//   15 character=UDR;
//   16 number++;
//   17 if(number>2)
//   18 {
//   19 ch&=(ch>>(index*4))&character; 
//   20 index--;
//   21 
//   22   }
//   23 if(number==6)
//   24 {
//   25 flag=1; 
//   26   }
//   27 }*/
//   28 
//   29 #pragma vector = USART_RXC_vect

        RSEG CODE:CODE:NOROOT(1)
//   30 __interrupt void interrupt_routine_USART_RXC(void)
interrupt_routine_USART_RXC:
          CFI Block cfiBlock0 Using cfiCommon0
          CFI Function interrupt_routine_USART_RXC
//   31 {
        FUNCALL interrupt_routine_USART_RXC, USART_transmit
        LOCFRAME CSTACK, 17, STACK
        LOCFRAME RSTACK, 2, STACK
        ARGFRAME RSTACK, 0, STACK
        ST      -Y, R26
          CFI R26 Frame(CFA_Y, -1)
          CFI CFA_Y Y+1
        ST      -Y, R25
          CFI R25 Frame(CFA_Y, -2)
          CFI CFA_Y Y+2
        ST      -Y, R24
          CFI R24 Frame(CFA_Y, -3)
          CFI CFA_Y Y+3
        ST      -Y, R31
          CFI R31 Frame(CFA_Y, -4)
          CFI CFA_Y Y+4
        ST      -Y, R30
          CFI R30 Frame(CFA_Y, -5)
          CFI CFA_Y Y+5
        ST      -Y, R3
          CFI R3 Frame(CFA_Y, -6)
          CFI CFA_Y Y+6
        ST      -Y, R2
          CFI R2 Frame(CFA_Y, -7)
          CFI CFA_Y Y+7
        ST      -Y, R1
          CFI R1 Frame(CFA_Y, -8)
          CFI CFA_Y Y+8
        ST      -Y, R0
          CFI R0 Frame(CFA_Y, -9)
          CFI CFA_Y Y+9
        ST      -Y, R23
          CFI R23 Frame(CFA_Y, -10)
          CFI CFA_Y Y+10
        ST      -Y, R22
          CFI R22 Frame(CFA_Y, -11)
          CFI CFA_Y Y+11
        ST      -Y, R21
          CFI R21 Frame(CFA_Y, -12)
          CFI CFA_Y Y+12
        ST      -Y, R20
          CFI R20 Frame(CFA_Y, -13)
          CFI CFA_Y Y+13
        ST      -Y, R19
          CFI R19 Frame(CFA_Y, -14)
          CFI CFA_Y Y+14
        ST      -Y, R18
          CFI R18 Frame(CFA_Y, -15)
          CFI CFA_Y Y+15
        ST      -Y, R17
          CFI R17 Frame(CFA_Y, -16)
          CFI CFA_Y Y+16
        ST      -Y, R16
          CFI R16 Frame(CFA_Y, -17)
          CFI CFA_Y Y+17
        IN      R26, 0x3F
//   32   character=UDR;
        IN      R16, 0x0C
        STS     character, R16
//   33   if(indexVec<14)
        LDS     R30, indexVec
        LDS     R31, (indexVec + 1)
        SBIW    R31:R30, 14
        BRGE    ??interrupt_routine_USART_RXC_0
//   34     vect[indexVec++]=character;
        LDS     R16, character
        LDS     R18, indexVec
        LDS     R19, (indexVec + 1)
        MOVW    R31:R30, R19:R18
        SUBI    R30, LOW((-(vect) & 0xFFFF))
        SBCI    R31, (-(vect) & 0xFFFF) >> 8
        ST      Z, R16
        LDI     R30, LOW(indexVec)
        LDI     R31, (indexVec) >> 8
        LD      R16, Z
        LDD     R17, Z+1
        SUBI    R16, 255
        SBCI    R17, 255
        ST      Z, R16
        STD     Z+1, R17
        RJMP    ??interrupt_routine_USART_RXC_1
//   35   else
//   36   {
//   37    for(int i=0;i<indexVec;++i)
??interrupt_routine_USART_RXC_0:
        LDI     R24, 0
        LDI     R25, 0
??interrupt_routine_USART_RXC_2:
        LDS     R16, indexVec
        LDS     R17, (indexVec + 1)
        CP      R24, R16
        CPC     R25, R17
        BRGE    ??interrupt_routine_USART_RXC_1
//   38    {
//   39     USART_transmit(vect[i]); 
        MOVW    R31:R30, R25:R24
        SUBI    R30, LOW((-(vect) & 0xFFFF))
        SBCI    R31, (-(vect) & 0xFFFF) >> 8
        LD      R16, Z
        CALL    USART_transmit
//   40    }
        ADIW    R25:R24, 1
        RJMP    ??interrupt_routine_USART_RXC_2
//   41     
//   42   }
//   43   
//   44 }
??interrupt_routine_USART_RXC_1:
        OUT     0x3F, R26
        LD      R16, Y+
          CFI R16 SameValue
          CFI CFA_Y Y+16
        LD      R17, Y+
          CFI R17 SameValue
          CFI CFA_Y Y+15
        LD      R18, Y+
          CFI R18 SameValue
          CFI CFA_Y Y+14
        LD      R19, Y+
          CFI R19 SameValue
          CFI CFA_Y Y+13
        LD      R20, Y+
          CFI R20 SameValue
          CFI CFA_Y Y+12
        LD      R21, Y+
          CFI R21 SameValue
          CFI CFA_Y Y+11
        LD      R22, Y+
          CFI R22 SameValue
          CFI CFA_Y Y+10
        LD      R23, Y+
          CFI R23 SameValue
          CFI CFA_Y Y+9
        LD      R0, Y+
          CFI R0 SameValue
          CFI CFA_Y Y+8
        LD      R1, Y+
          CFI R1 SameValue
          CFI CFA_Y Y+7
        LD      R2, Y+
          CFI R2 SameValue
          CFI CFA_Y Y+6
        LD      R3, Y+
          CFI R3 SameValue
          CFI CFA_Y Y+5
        LD      R30, Y+
          CFI R30 SameValue
          CFI CFA_Y Y+4
        LD      R31, Y+
          CFI R31 SameValue
          CFI CFA_Y Y+3
        LD      R24, Y+
          CFI R24 SameValue
          CFI CFA_Y Y+2
        LD      R25, Y+
          CFI R25 SameValue
          CFI CFA_Y Y+1
        LD      R26, Y+
          CFI R26 SameValue
          CFI CFA_Y Y+0
        RETI
          CFI EndBlock cfiBlock0
        REQUIRE _A_UDR
//   45 
//   46 enum BitOrder { LSBF, MSBF };
//   47 

        RSEG CODE:CODE:NOROOT(1)
//   48 unsigned int crc16(unsigned int polinom16, unsigned int init_val_16,unsigned int adr_start,unsigned int len, enum BitOrder ord)
crc16:
          CFI Block cfiBlock1 Using cfiCommon1
          CFI Function crc16
//   49 {
        CALL    ?PROLOGUE4_L09
          CFI R27 Frame(CFA_Y, -2)
          CFI R26 Frame(CFA_Y, -3)
          CFI R25 Frame(CFA_Y, -4)
          CFI R24 Frame(CFA_Y, -5)
          CFI CFA_Y Y+5
        MOVW    R1:R0, R17:R16
        MOVW    R31:R30, R21:R20
        LDD     R2, Y+4
//   50   //rezultatul final
//   51   unsigned int crc = init_val_16;
        MOVW    R17:R16, R19:R18
//   52   //reþine în octetul cel mai semnificativ datele
//   53   //extrase din memoria flash
//   54   unsigned int data = 0;
        LDI     R20, 0
        LDI     R21, 0
//   55   while( len-- ) {
??crc16_0:
        MOVW    R25:R24, R23:R22
        MOVW    R23:R22, R25:R24
        SUBI    R22, 1
        SBCI    R23, 0
        OR      R24, R25
        BREQ    ??crc16_1
//   56     unsigned int i;
//   57     //se extrage valoarea unui octet de la adresa de start
//   58     //din memoria flash
//   59     data = *(__flash char *)adr_start;
        LPM     R24, Z
        LDI     R25, 0
        MOVW    R21:R20, R25:R24
//   60     if ( ord == MSBF ) //opþiunea cu shiftare spre MSB
        LDI     R24, 1
        CP      R2, R24
        BRNE    ??crc16_2
//   61     {
//   62       //octetul este shiftat la stânga pentru a se alinia
//   63       //cu polinomul generator
//   64       data <<= 8;
        MOV     R21, R20
        LDI     R20, 0
//   65       //datele sunt "transferate" în rezultat
//   66       crc ^= data;
        EOR     R16, R20
        EOR     R17, R21
//   67       adr_start++;
        ADIW    R31:R30, 1
//   68       //pentru biþii de date se face XOR cu polinomul generator,
//   69       //daca bitul cel mai semnificativ este 1 sau se shifteaza datele
//   70       //la stânga, dacã bitul cel mai semnificativ este 0
//   71       for( i = 0; i < 8; ++i ) {
        LDI     R26, 0
        LDI     R27, 0
??crc16_3:
        CPI     R26, 8
        LDI     R24, 0
        CPC     R27, R24
        BRCC    ??crc16_0
//   72         //se verificã dacã bitul cel mai semnificativ este 1
//   73         if( crc & 0x8000 )
        BST     R17, 7
        BRTC    ??crc16_4
//   74           crc = (crc << 1) ^ polinom16;
        LSL     R16
        ROL     R17
        EOR     R16, R0
        EOR     R17, R1
        RJMP    ??crc16_5
//   75         else
//   76           crc = crc << 1;
??crc16_4:
        LSL     R16
        ROL     R17
//   77       }
??crc16_5:
        ADIW    R27:R26, 1
        RJMP    ??crc16_3
//   78     }
//   79     else
//   80       //opþiunea cu shiftare spre LSB
//   81       //parametrul polinom16 al funcþiei trebuie sã aibã biþii inversaþi în
//   82       //prealabil
//   83     {
//   84       crc ^= data;
??crc16_2:
        EOR     R16, R20
        EOR     R17, R21
//   85       adr_start++;
        ADIW    R31:R30, 1
//   86       //se verificã bitul cel mai putin semnificativ .i dacã
//   87       //acesta este 1 se face XOR cu polinomul generator,
//   88       // altfel datele sunt shiftate la dreapta
//   89       for( i = 0; i < 8; ++i ) {
        LDI     R26, 0
        LDI     R27, 0
??crc16_6:
        CPI     R26, 8
        LDI     R24, 0
        CPC     R27, R24
        BRCC    ??crc16_0
//   90         //se verificã daca cel mai puþin semnificativ bit este 1
//   91         if( crc & 0x0001 )
        BST     R16, 0
        BRTC    ??crc16_7
//   92           crc = (crc >> 1) ^ polinom16;
        LSR     R17
        ROR     R16
        EOR     R16, R0
        EOR     R17, R1
        RJMP    ??crc16_8
//   93         else
//   94           crc = crc >> 1;
??crc16_7:
        LSR     R17
        ROR     R16
//   95       }
??crc16_8:
        ADIW    R27:R26, 1
        RJMP    ??crc16_6
//   96     }
//   97   }
//   98   return crc;
??crc16_1:
        LDI     R30, 5
        JMP     ?EPILOGUE_B4_L09
          CFI EndBlock cfiBlock1
//   99 }
//  100 
//  101 
//  102 //aceasta implementare utilizeazã o tabelã cu valori pre-calculate ale //funcþiei CRC16

        RSEG NEAR_F:CODE:NOROOT(0)
//  103 __flash const unsigned int crc16tab[256]= { 0x0000,0x1021,0x2042,0x3063,0x4084,0x50a5,0x60c6,0x70e7, 0x8108,0x9129,0xa14a,0xb16b,0xc18c,0xd1ad,0xe1ce,0xf1ef, 0x1231,0x0210,0x3273,0x2252,0x52b5,0x4294,0x72f7,0x62d6, 0x9339,0x8318,0xb37b,0xa35a,0xd3bd,0xc39c,0xf3ff,0xe3de, 0x2462,0x3443,0x0420,0x1401,0x64e6,0x74c7,0x44a4,0x5485, 0xa56a,0xb54b,0x8528,0x9509,0xe5ee,0xf5cf,0xc5ac,0xd58d, 0x3653,0x2672,0x1611,0x0630,0x76d7,0x66f6,0x5695,0x46b4, 0xb75b,0xa77a,0x9719,0x8738,0xf7df,0xe7fe,0xd79d,0xc7bc, 0x48c4,0x58e5,0x6886,0x78a7,0x0840,0x1861,0x2802,0x3823, 0xc9cc,0xd9ed,0xe98e,0xf9af,0x8948,0x9969,0xa90a,0xb92b, 0x5af5,0x4ad4,0x7ab7,0x6a96,0x1a71,0x0a50,0x3a33,0x2a12, 0xdbfd,0xcbdc,0xfbbf,0xeb9e,0x9b79,0x8b58,0xbb3b,0xab1a, 0x6ca6,0x7c87,0x4ce4,0x5cc5,0x2c22,0x3c03,0x0c60,0x1c41, 0xedae,0xfd8f,0xcdec,0xddcd,0xad2a,0xbd0b,0x8d68,0x9d49, 0x7e97,0x6eb6,0x5ed5,0x4ef4,0x3e13,0x2e32,0x1e51,0x0e70, 0xff9f,0xefbe,0xdfdd,0xcffc,0xbf1b,0xaf3a,0x9f59,0x8f78, 0x9188,0x81a9,0xb1ca,0xa1eb,0xd10c,0xc12d,0xf14e,0xe16f, 0x1080,0x00a1,0x30c2,0x20e3,0x5004,0x4025,0x7046,0x6067, 0x83b9,0x9398,0xa3fb,0xb3da,0xc33d,0xd31c,0xe37f,0xf35e, 0x02b1,0x1290,0x22f3,0x32d2,0x4235,0x5214,0x6277,0x7256, 0xb5ea,0xa5cb,0x95a8,0x8589,0xf56e,0xe54f,0xd52c,0xc50d, 0x34e2,0x24c3,0x14a0,0x0481,0x7466,0x6447,0x5424,0x4405, 0xa7db,0xb7fa,0x8799,0x97b8,0xe75f,0xf77e,0xc71d,0xd73c, 0x26d3,0x36f2,0x0691,0x16b0,0x6657,0x7676,0x4615,0x5634, 0xd94c,0xc96d,0xf90e,0xe92f,0x99c8,0x89e9,0xb98a,0xa9ab, 0x5844,0x4865,0x7806,0x6827,0x18c0,0x08e1,0x3882,0x28a3, 0xcb7d,0xdb5c,0xeb3f,0xfb1e,0x8bf9,0x9bd8,0xabbb,0xbb9a, 0x4a75,0x5a54,0x6a37,0x7a16,0x0af1,0x1ad0,0x2ab3,0x3a92, 0xfd2e,0xed0f,0xdd6c,0xcd4d,0xbdaa,0xad8b,0x9de8,0x8dc9, 0x7c26,0x6c07,0x5c64,0x4c45,0x3ca2,0x2c83,0x1ce0,0x0cc1, 0xef1f,0xff3e,0xcf5d,0xdf7c,0xaf9b,0xbfba,0x8fd9,0x9ff8, 0x6e17,0x7e36,0x4e55,0x5e74,0x2e93,0x3eb2,0x0ed1,0x1ef0 };
crc16tab:
        DC16 0, 4129, 8258, 12387, 16516, 20645, 24774, 28903, 33032, 37161
        DC16 41290, 45419, 49548, 53677, 57806, 61935, 4657, 528, 12915, 8786
        DC16 21173, 17044, 29431, 25302, 37689, 33560, 45947, 41818, 54205
        DC16 50076, 62463, 58334, 9314, 13379, 1056, 5121, 25830, 29895, 17572
        DC16 21637, 42346, 46411, 34088, 38153, 58862, 62927, 50604, 54669
        DC16 13907, 9842, 5649, 1584, 30423, 26358, 22165, 18100, 46939, 42874
        DC16 38681, 34616, 63455, 59390, 55197, 51132, 18628, 22757, 26758
        DC16 30887, 2112, 6241, 10242, 14371, 51660, 55789, 59790, 63919, 35144
        DC16 39273, 43274, 47403, 23285, 19156, 31415, 27286, 6769, 2640, 14899
        DC16 10770, 56317, 52188, 64447, 60318, 39801, 35672, 47931, 43802
        DC16 27814, 31879, 19684, 23749, 11298, 15363, 3168, 7233, 60846, 64911
        DC16 52716, 56781, 44330, 48395, 36200, 40265, 32407, 28342, 24277
        DC16 20212, 15891, 11826, 7761, 3696, 65439, 61374, 57309, 53244, 48923
        DC16 44858, 40793, 36728, 37256, 33193, 45514, 41451, 53516, 49453
        DC16 61774, 57711, 4224, 161, 12482, 8419, 20484, 16421, 28742, 24679
        DC16 33721, 37784, 41979, 46042, 49981, 54044, 58239, 62302, 689, 4752
        DC16 8947, 13010, 16949, 21012, 25207, 29270, 46570, 42443, 38312
        DC16 34185, 62830, 58703, 54572, 50445, 13538, 9411, 5280, 1153, 29798
        DC16 25671, 21540, 17413, 42971, 47098, 34713, 38840, 59231, 63358
        DC16 50973, 55100, 9939, 14066, 1681, 5808, 26199, 30326, 17941, 22068
        DC16 55628, 51565, 63758, 59695, 39368, 35305, 47498, 43435, 22596
        DC16 18533, 30726, 26663, 6336, 2273, 14466, 10403, 52093, 56156, 60223
        DC16 64286, 35833, 39896, 43963, 48026, 19061, 23124, 27191, 31254
        DC16 2801, 6864, 10931, 14994, 64814, 60687, 56684, 52557, 48554, 44427
        DC16 40424, 36297, 31782, 27655, 23652, 19525, 15522, 11395, 7392, 3265
        DC16 61215, 65342, 53085, 57212, 44955, 49082, 36825, 40952, 28183
        DC16 32310, 20053, 24180, 11923, 16050, 3793, 7920

        RSEG CODE:CODE:NOROOT(1)
//  104 unsigned int crc16wtable(unsigned int init_val_16,unsigned int adr_start, unsigned int len) { unsigned int counter; unsigned int crc = init_val_16; for( counter = 0; counter < len; counter++) crc = (crc<<8) ^ crc16tab[((crc>>8) ^ *(__flash char *)adr_start++) & 0x00FF]; return crc; }
crc16wtable:
          CFI Block cfiBlock2 Using cfiCommon2
          CFI Function crc16wtable
        ST      -Y, R25
          CFI R25 Frame(CFA_Y, -1)
          CFI CFA_Y Y+1
        ST      -Y, R24
          CFI R24 Frame(CFA_Y, -2)
          CFI CFA_Y Y+2
        MOVW    R1:R0, R17:R16
        MOVW    R17:R16, R1:R0
        LDI     R24, 0
        LDI     R25, 0
??crc16wtable_0:
        CP      R24, R20
        CPC     R25, R21
        BRCC    ??crc16wtable_1
        MOVW    R3:R2, R17:R16
        MOV     R3, R2
        CLR     R2
        MOV     R16, R17
        LDI     R17, 0
        MOVW    R31:R30, R19:R18
        LPM     R22, Z
        LDI     R23, 0
        EOR     R16, R22
        EOR     R17, R23
        LSL     R16
        ROL     R17
        MOVW    R31:R30, R17:R16
        SUBI    R30, LOW((-(crc16tab) & 0xFFFF))
        SBCI    R31, (-(crc16tab) & 0xFFFF) >> 8
        LPM     R22, Z+
        LPM     R23, Z
        SBIW    R31:R30, 1
        MOVW    R17:R16, R3:R2
        EOR     R16, R22
        EOR     R17, R23
        SUBI    R18, 255
        SBCI    R19, 255
        ADIW    R25:R24, 1
        RJMP    ??crc16wtable_0
??crc16wtable_1:
        LD      R24, Y+
          CFI R24 SameValue
          CFI CFA_Y Y+1
        LD      R25, Y+
          CFI R25 SameValue
          CFI CFA_Y Y+0
        RET
          CFI EndBlock cfiBlock2
//  105 
//  106 

        RSEG CODE:CODE:NOROOT(1)
//  107 void readAdr(unsigned int *adr)
readAdr:
          CFI Block cfiBlock3 Using cfiCommon2
          CFI Function readAdr
//  108 {
//  109   
//  110   
//  111   
//  112 }
        RET
          CFI EndBlock cfiBlock3
//  113 

        RSEG CODE:CODE:NOROOT(1)
//  114 unsigned int chToHex(unsigned char c)
chToHex:
          CFI Block cfiBlock4 Using cfiCommon2
          CFI Function chToHex
//  115 {
        MOV     R19, R25
        MOV     R20, R24
        MOV     R30, R16
//  116   unsigned int rez=0;
        LDI     R16, 0
        LDI     R17, 0
//  117   if(c<='9')
        CPI     R30, 58
        BRCC    ??chToHex_0
//  118   {
//  119     rez = c-'0';
        MOV     R24, R30
        LDI     R25, 0
        SBIW    R25:R24, 48
        MOVW    R17:R16, R25:R24
        RJMP    ??chToHex_1
//  120   }
//  121   else
//  122   {
//  123     rez = c-'A'+10;
??chToHex_0:
        MOV     R24, R30
        LDI     R25, 0
        SBIW    R25:R24, 55
        MOVW    R17:R16, R25:R24
//  124   }
//  125   
//  126   return rez;  
??chToHex_1:
        MOV     R24, R20
        MOV     R25, R19
        RET
          CFI EndBlock cfiBlock4
//  127 }
//  128 
//  129 

        RSEG NEAR_Z:DATA:NOROOT(0)
        REQUIRE `?<Segment init: NEAR_Z>`
//  130 unsigned long real_crc;
real_crc:
        DS8 4

        RSEG NEAR_Z:DATA:NOROOT(0)
        REQUIRE `?<Segment init: NEAR_Z>`
//  131 unsigned int my_crc16;
my_crc16:
        DS8 2

        RSEG NEAR_Z:DATA:NOROOT(0)
        REQUIRE `?<Segment init: NEAR_Z>`
//  132 unsigned long  my_crc16_t;
my_crc16_t:
        DS8 4

        RSEG NEAR_Z:DATA:NOROOT(0)
        REQUIRE `?<Segment init: NEAR_Z>`
//  133 unsigned int adresaFinal=0x0000;
adresaFinal:
        DS8 2

        RSEG NEAR_Z:DATA:NOROOT(0)
        REQUIRE `?<Segment init: NEAR_Z>`
//  134 unsigned int adresaInceput=0x0000;
adresaInceput:
        DS8 2

        RSEG CODE:CODE:NOROOT(1)
//  135 void main()
main:
          CFI Block cfiBlock5 Using cfiCommon2
          CFI Function main
//  136 {
        FUNCALL main, USART_initialize
        LOCFRAME CSTACK, 12, STACK
        LOCFRAME RSTACK, 2, STACK
        ARGFRAME RSTACK, 0, STACK
        FUNCALL main, chToHex
        LOCFRAME CSTACK, 12, STACK
        LOCFRAME RSTACK, 2, STACK
        ARGFRAME RSTACK, 0, STACK
        FUNCALL main, chToHex
        LOCFRAME CSTACK, 12, STACK
        LOCFRAME RSTACK, 2, STACK
        ARGFRAME RSTACK, 0, STACK
        FUNCALL main, chToHex
        LOCFRAME CSTACK, 12, STACK
        LOCFRAME RSTACK, 2, STACK
        ARGFRAME RSTACK, 0, STACK
        FUNCALL main, chToHex
        LOCFRAME CSTACK, 12, STACK
        LOCFRAME RSTACK, 2, STACK
        ARGFRAME RSTACK, 0, STACK
        FUNCALL main, chToHex
        LOCFRAME CSTACK, 12, STACK
        LOCFRAME RSTACK, 2, STACK
        ARGFRAME RSTACK, 0, STACK
        FUNCALL main, chToHex
        LOCFRAME CSTACK, 12, STACK
        LOCFRAME RSTACK, 2, STACK
        ARGFRAME RSTACK, 0, STACK
        FUNCALL main, chToHex
        LOCFRAME CSTACK, 12, STACK
        LOCFRAME RSTACK, 2, STACK
        ARGFRAME RSTACK, 0, STACK
        FUNCALL main, chToHex
        LOCFRAME CSTACK, 12, STACK
        LOCFRAME RSTACK, 2, STACK
        ARGFRAME RSTACK, 0, STACK
        FUNCALL main, crc16
        LOCFRAME CSTACK, 13, STACK
        LOCFRAME RSTACK, 2, STACK
        ARGFRAME RSTACK, 0, STACK
        FUNCALL main, crc16wtable
        LOCFRAME CSTACK, 12, STACK
        LOCFRAME RSTACK, 2, STACK
        ARGFRAME RSTACK, 0, STACK
        CALL    ?PROLOGUE12_L09
          CFI R11 Frame(CFA_Y, -1)
          CFI R10 Frame(CFA_Y, -2)
          CFI R9 Frame(CFA_Y, -3)
          CFI R8 Frame(CFA_Y, -4)
          CFI R7 Frame(CFA_Y, -5)
          CFI R6 Frame(CFA_Y, -6)
          CFI R5 Frame(CFA_Y, -7)
          CFI R4 Frame(CFA_Y, -8)
          CFI R27 Frame(CFA_Y, -9)
          CFI R26 Frame(CFA_Y, -10)
          CFI R25 Frame(CFA_Y, -11)
          CFI R24 Frame(CFA_Y, -12)
          CFI CFA_Y Y+12
        REQUIRE ?Register_R4_is_cg_reg
        REQUIRE ?Register_R5_is_cg_reg
        REQUIRE ?Register_R6_is_cg_reg
        REQUIRE ?Register_R7_is_cg_reg
        REQUIRE ?Register_R8_is_cg_reg
        REQUIRE ?Register_R9_is_cg_reg
        REQUIRE ?Register_R10_is_cg_reg
        REQUIRE ?Register_R11_is_cg_reg
//  137   int num=1;
        CLR     R9
        CLR     R8
        INC     R8
//  138   int i=0;
        LDI     R24, 0
        LDI     R25, 0
//  139   int ind=0;
        CLR     R10
        CLR     R11
//  140   unsigned int nr=0x0000;
        LDI     R26, 0
        LDI     R27, 0
//  141   
//  142   
//  143   __enable_interrupt();
        SEI
//  144   USART_initialize(BAUD_RATE);
        LDI     R16, 12
        LDI     R17, 0
        CALL    USART_initialize
//  145   
//  146  
//  147   
//  148   while(1)
//  149   {
//  150     
//  151      if(indexVec==13)
??main_0:
        LDS     R16, indexVec
        LDS     R17, (indexVec + 1)
        CPI     R16, 13
        LDI     R18, 0
        CPC     R17, R18
        BRNE    ??main_0
//  152   {
//  153     while(i<20)
??main_1:
        CPI     R24, 20
        LDI     R16, 0
        CPC     R25, R16
        BRLT    $+2+2
        RJMP    ??main_2
//  154   {
//  155     if(vect[i]=='0' && vect[i+1]=='x' && (i+1)<20)
        MOVW    R31:R30, R25:R24
        SUBI    R30, LOW((-(vect) & 0xFFFF))
        SBCI    R31, (-(vect) & 0xFFFF) >> 8
        LD      R16, Z
        CPI     R16, 48
        BREQ    $+2+2
        RJMP    ??main_3
        MOVW    R31:R30, R25:R24
        SUBI    R30, LOW((-(vect) & 0xFFFF))
        SBCI    R31, (-(vect) & 0xFFFF) >> 8
        LDD     R16, Z+1
        CPI     R16, 120
        BREQ    $+2+2
        RJMP    ??main_3
        MOVW    R31:R30, R25:R24
        ADIW    R31:R30, 1
        SBIW    R31:R30, 20
        BRLT    $+2+2
        RJMP    ??main_3
//  156     {
//  157       i+=2; 
        ADIW    R25:R24, 2
//  158       if(num==1)
        LDI     R16, 1
        CP      R8, R16
        LDI     R16, 0
        CPC     R9, R16
        BRNE    ??main_4
//  159       {
//  160         nr=chToHex(vect[i]);
        MOVW    R31:R30, R25:R24
        SUBI    R30, LOW((-(vect) & 0xFFFF))
        SBCI    R31, (-(vect) & 0xFFFF) >> 8
        LD      R16, Z
        RCALL   chToHex
        MOVW    R27:R26, R17:R16
//  161         nr=(nr<<4)+chToHex(vect[i+1]);
        LDI     R20, 4
        MOVW    R17:R16, R27:R26
        CALL    ?S_SHL_L02
        MOVW    R5:R4, R17:R16
        MOVW    R31:R30, R25:R24
        SUBI    R30, LOW((-(vect) & 0xFFFF))
        SBCI    R31, (-(vect) & 0xFFFF) >> 8
        LDD     R16, Z+1
        RCALL   chToHex
        ADD     R4, R16
        ADC     R5, R17
        MOVW    R27:R26, R5:R4
//  162         nr=(nr<<4)+chToHex(vect[i+2]);
        LDI     R20, 4
        MOVW    R17:R16, R27:R26
        CALL    ?S_SHL_L02
        MOVW    R5:R4, R17:R16
        MOVW    R31:R30, R25:R24
        SUBI    R30, LOW((-(vect) & 0xFFFF))
        SBCI    R31, (-(vect) & 0xFFFF) >> 8
        LDD     R16, Z+2
        RCALL   chToHex
        ADD     R4, R16
        ADC     R5, R17
        MOVW    R27:R26, R5:R4
//  163         nr=(nr<<4)+chToHex(vect[i+3]);
        LDI     R20, 4
        MOVW    R17:R16, R27:R26
        CALL    ?S_SHL_L02
        MOVW    R5:R4, R17:R16
        MOVW    R31:R30, R25:R24
        SUBI    R30, LOW((-(vect) & 0xFFFF))
        SBCI    R31, (-(vect) & 0xFFFF) >> 8
        LDD     R16, Z+3
        RCALL   chToHex
        ADD     R4, R16
        ADC     R5, R17
        MOVW    R27:R26, R5:R4
//  164         adresaInceput=nr;
        STS     adresaInceput, R26
        STS     (adresaInceput + 1), R27
//  165         num=2;
        LDI     R16, 2
        MOV     R8, R16
        CLR     R9
//  166         nr=0x0000;
        LDI     R26, 0
        LDI     R27, 0
        RJMP    ??main_3
//  167         
//  168   
//  169       }
//  170       else
//  171       {
//  172         if(num==2)
??main_4:
        LDI     R16, 2
        CP      R8, R16
        LDI     R16, 0
        CPC     R9, R16
        BRNE    ??main_2
//  173         {
//  174         nr=chToHex(vect[i]);
        MOVW    R31:R30, R25:R24
        SUBI    R30, LOW((-(vect) & 0xFFFF))
        SBCI    R31, (-(vect) & 0xFFFF) >> 8
        LD      R16, Z
        RCALL   chToHex
        MOVW    R27:R26, R17:R16
//  175         nr=(nr<<4)+chToHex(vect[i+1]);
        LDI     R20, 4
        MOVW    R17:R16, R27:R26
        CALL    ?S_SHL_L02
        MOVW    R5:R4, R17:R16
        MOVW    R31:R30, R25:R24
        SUBI    R30, LOW((-(vect) & 0xFFFF))
        SBCI    R31, (-(vect) & 0xFFFF) >> 8
        LDD     R16, Z+1
        RCALL   chToHex
        ADD     R4, R16
        ADC     R5, R17
        MOVW    R27:R26, R5:R4
//  176         nr=(nr<<4)+chToHex(vect[i+2]);
        LDI     R20, 4
        MOVW    R17:R16, R27:R26
        CALL    ?S_SHL_L02
        MOVW    R5:R4, R17:R16
        MOVW    R31:R30, R25:R24
        SUBI    R30, LOW((-(vect) & 0xFFFF))
        SBCI    R31, (-(vect) & 0xFFFF) >> 8
        LDD     R16, Z+2
        RCALL   chToHex
        ADD     R4, R16
        ADC     R5, R17
        MOVW    R27:R26, R5:R4
//  177         nr=(nr<<4)+chToHex(vect[i+3]);
        LDI     R20, 4
        MOVW    R17:R16, R27:R26
        CALL    ?S_SHL_L02
        MOVW    R5:R4, R17:R16
        MOVW    R31:R30, R25:R24
        SUBI    R30, LOW((-(vect) & 0xFFFF))
        SBCI    R31, (-(vect) & 0xFFFF) >> 8
        LDD     R16, Z+3
        RCALL   chToHex
        ADD     R4, R16
        ADC     R5, R17
        MOVW    R27:R26, R5:R4
//  178         adresaFinal=nr;
        STS     adresaFinal, R26
        STS     (adresaFinal + 1), R27
//  179         num=3;  
        LDI     R16, 3
        MOV     R8, R16
        CLR     R9
//  180         }
//  181         else
//  182         {
//  183           break;
//  184         }
//  185         
//  186       }
//  187        
//  188     }
//  189     i++;
??main_3:
        ADIW    R25:R24, 1
        RJMP    ??main_1
//  190  
//  191   }
//  192   
//  193   if(adresaInceput!=0x0000 && adresaFinal!=0x0000)
??main_2:
        LDS     R16, adresaInceput
        LDS     R17, (adresaInceput + 1)
        OR      R16, R17
        BRNE    $+2+2
        RJMP    ??main_0
        LDS     R16, adresaFinal
        LDS     R17, (adresaFinal + 1)
        OR      R16, R17
        BRNE    $+2+2
        RJMP    ??main_0
//  194   {
//  195   unsigned int adrInceput = (unsigned int)*(__flash unsigned int*)(adresaInceput);
        LDS     R30, adresaInceput
        LDS     R31, (adresaInceput + 1)
        LPM     R4, Z+
        LPM     R5, Z
        SBIW    R31:R30, 1
//  196   unsigned int adrFinal = (unsigned int)*(__flash unsigned int*)(adresaFinal);
        LDS     R30, adresaFinal
        LDS     R31, (adresaFinal + 1)
        LPM     R6, Z+
        LPM     R7, Z
        SBIW    R31:R30, 1
//  197   my_crc16=crc16(CRC16_CCITT,0,adrInceput,adresaFinal-adresaInceput,MSBF);
        LDI     R16, 1
        ST      -Y, R16
          CFI CFA_Y Y+13
        LDS     R22, adresaFinal
        LDS     R23, (adresaFinal + 1)
        LDS     R16, adresaInceput
        LDS     R17, (adresaInceput + 1)
        SUB     R22, R16
        SBC     R23, R17
        MOVW    R21:R20, R5:R4
        LDI     R18, 0
        LDI     R19, 0
        LDI     R16, 33
        LDI     R17, 16
        RCALL   crc16
          CFI CFA_Y Y+12
        STS     my_crc16, R16
        STS     (my_crc16 + 1), R17
//  198   my_crc16_t=crc16wtable(0,adrInceput,adresaFinal-adresaInceput);
        LDS     R20, adresaFinal
        LDS     R21, (adresaFinal + 1)
        LDS     R16, adresaInceput
        LDS     R17, (adresaInceput + 1)
        SUB     R20, R16
        SBC     R21, R17
        MOVW    R19:R18, R5:R4
        LDI     R16, 0
        LDI     R17, 0
        RCALL   crc16wtable
        LDI     R18, 0
        LDI     R19, 0
        LDI     R30, LOW(my_crc16_t)
        LDI     R31, (my_crc16_t) >> 8
        ST      Z, R16
        STD     Z+1, R17
        STD     Z+2, R18
        STD     Z+3, R19
        RJMP    ??main_0
          CFI EndBlock cfiBlock5
//  199     
//  200   }
//  201     
//  202   }
//  203   
//  204   
//  205   
//  206     
//  207   }
//  208   
//  209 }

        ASEGN ABSOLUTE:DATA:NOROOT,01cH
__?EECR:

        ASEGN ABSOLUTE:DATA:NOROOT,01dH
__?EEDR:

        ASEGN ABSOLUTE:DATA:NOROOT,01eH
__?EEARL:

        ASEGN ABSOLUTE:DATA:NOROOT,01fH
__?EEARH:

        COMMON INTVEC:CODE:ROOT(1)
        ORG 44
`??interrupt_routine_USART_RXC??INTVEC 44`:
        JMP     interrupt_routine_USART_RXC

        RSEG NEAR_ID:CODE:NOROOT(0)
`?<Initializer for ch>`:
        DC16 65535

        RSEG INITTAB:CODE:NOROOT(0)
`?<Segment init: NEAR_I>`:
        DC16    SFE(NEAR_I) - SFB(NEAR_I)
        DC16    SFB(NEAR_I)
        DC16    SFB(NEAR_ID)
        REQUIRE ?need_segment_init

        RSEG NEAR_ID:CODE:NOROOT(0)
`?<Initializer for character>`:
        DC8 48

        RSEG INITTAB:CODE:NOROOT(0)
`?<Segment init: NEAR_Z>`:
        DC16    SFE(NEAR_Z) - SFB(NEAR_Z)
        DC16    SFB(NEAR_Z)
        DC16    0
        REQUIRE ?need_segment_init

        RSEG NEAR_ID:CODE:NOROOT(0)
`?<Initializer for index>`:
        DC16 3

        END
// 
//   1 byte  in segment ABSOLUTE
// 890 bytes in segment CODE
//  12 bytes in segment INITTAB
//   4 bytes in segment INTVEC
// 512 bytes in segment NEAR_F
//   5 bytes in segment NEAR_I
//   5 bytes in segment NEAR_ID
//  40 bytes in segment NEAR_Z
// 
// 1 407 bytes of CODE memory (+ 16 bytes shared)
//    45 bytes of DATA memory (+  1 byte  shared)
//
//Errors: none
//Warnings: 3
