<profile>

<section name = "Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1'" level="0">
<item name = "Date">Fri Mar 10 17:36:24 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">crypto_sign</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200t-fbg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 7.724 ns, 13.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">258, 258, 12.900 us, 12.900 us, 258, 258, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_87_1">256, 256, 2, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 85, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 22, -, -</column>
<specialColumn name="Available">730, 740, 269200, 134600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln87_fu_88_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln88_1_fu_103_p2">+, 0, 0, 17, 10, 10</column>
<column name="w1_vec_coeffs_d0">+, 0, 0, 39, 32, 32</column>
<column name="icmp_ln87_fu_82_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 9, 18</column>
<column name="i_fu_34">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_34">9, 0, 9, 0</column>
<column name="w1_vec_coeffs_addr_reg_140">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1, return value</column>
<column name="zext_ln181_3">in, 10, ap_none, zext_ln181_3, scalar</column>
<column name="w1_vec_coeffs_address0">out, 10, ap_memory, w1_vec_coeffs, array</column>
<column name="w1_vec_coeffs_ce0">out, 1, ap_memory, w1_vec_coeffs, array</column>
<column name="w1_vec_coeffs_we0">out, 1, ap_memory, w1_vec_coeffs, array</column>
<column name="w1_vec_coeffs_d0">out, 32, ap_memory, w1_vec_coeffs, array</column>
<column name="w1_vec_coeffs_address1">out, 10, ap_memory, w1_vec_coeffs, array</column>
<column name="w1_vec_coeffs_ce1">out, 1, ap_memory, w1_vec_coeffs, array</column>
<column name="w1_vec_coeffs_q1">in, 32, ap_memory, w1_vec_coeffs, array</column>
<column name="t_coeffs_address0">out, 8, ap_memory, t_coeffs, array</column>
<column name="t_coeffs_ce0">out, 1, ap_memory, t_coeffs, array</column>
<column name="t_coeffs_q0">in, 24, ap_memory, t_coeffs, array</column>
</table>
</item>
</section>
</profile>
