0x40000000 A PERIPHERAL TIM2
0x40000000 B  REGISTER CR1 (rw): control register 1
0x40000000 C   FIELD 00w01 CEN: Counter enable
0x40000000 C   FIELD 01w01 UDIS: Update disable
0x40000000 C   FIELD 02w01 URS: Update request source
0x40000000 C   FIELD 03w01 OPM: One-pulse mode
0x40000000 C   FIELD 04w01 DIR: Direction
0x40000000 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40000000 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40000000 C   FIELD 08w02 CKD: Clock division
0x40000000 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40000000 C   FIELD 12w01 DITHEN: Dithering Enable
0x40000004 B  REGISTER CR2 (rw): control register 2
0x40000004 C   FIELD 00w01 CCPC: Capture/compare preloaded control
0x40000004 C   FIELD 02w01 CCUS: Capture/compare control update selection
0x40000004 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40000004 C   FIELD 04w03 MMS: Master mode selection
0x40000004 C   FIELD 07w01 TI1S: TI1 selection
0x40000004 C   FIELD 08w01 OIS1: Output Idle state (OC1 output)
0x40000004 C   FIELD 09w01 OIS1N: Output Idle state (OC1N output)
0x40000004 C   FIELD 10w01 OIS2: Output Idle state (OC2 output)
0x40000004 C   FIELD 11w01 OIS2N: Output Idle state (OC2N output)
0x40000004 C   FIELD 12w01 OIS3: Output Idle state (OC3 output)
0x40000004 C   FIELD 13w01 OIS3N: Output Idle state (OC3N output)
0x40000004 C   FIELD 14w01 OIS4: Output Idle state (OC4 output)
0x40000004 C   FIELD 15w01 OIS4N: Output Idle state (OC4N output)
0x40000004 C   FIELD 16w01 OIS5: Output Idle state (OC5 output)
0x40000004 C   FIELD 18w01 OIS6: Output Idle state (OC6 output)
0x40000004 C   FIELD 20w04 MMS2: Master mode selection 2
0x40000004 C   FIELD 25w01 MMS_3: Master mode selection - bit 3
0x40000008 B  REGISTER SMCR (rw): slave mode control register
0x40000008 C   FIELD 00w03 SMS: Slave mode selection
0x40000008 C   FIELD 03w01 OCCS: OCREF clear selection
0x40000008 C   FIELD 04w03 TS: Trigger selection
0x40000008 C   FIELD 07w01 MSM: Master/Slave mode
0x40000008 C   FIELD 08w04 ETF: External trigger filter
0x40000008 C   FIELD 12w02 ETPS: External trigger prescaler
0x40000008 C   FIELD 14w01 ECE: External clock enable
0x40000008 C   FIELD 15w01 ETP: External trigger polarity
0x40000008 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x40000008 C   FIELD 20w02 TS_4_3: Trigger selection - bit 4:3
0x40000008 C   FIELD 24w01 SMSPE: SMS Preload Enable
0x40000008 C   FIELD 25w01 SMSPS: SMS Preload Source
0x4000000C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4000000C C   FIELD 00w01 UIE: Update interrupt enable
0x4000000C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4000000C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x4000000C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x4000000C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x4000000C C   FIELD 05w01 COMIE: COM interrupt enable
0x4000000C C   FIELD 06w01 TIE: Trigger interrupt enable
0x4000000C C   FIELD 07w01 BIE: Break interrupt enable
0x4000000C C   FIELD 08w01 UDE: Update DMA request enable
0x4000000C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4000000C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x4000000C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x4000000C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x4000000C C   FIELD 13w01 COMDE: COM DMA request enable
0x4000000C C   FIELD 14w01 TDE: Trigger DMA request enable
0x4000000C C   FIELD 20w01 IDXIE: Index interrupt enable
0x4000000C C   FIELD 21w01 DIRIE: Direction Change interrupt enable
0x4000000C C   FIELD 22w01 IERRIE: Index Error interrupt enable
0x4000000C C   FIELD 23w01 TERRIE: Transition Error interrupt enable
0x40000010 B  REGISTER SR (rw): status register
0x40000010 C   FIELD 00w01 UIF: Update interrupt flag
0x40000010 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40000010 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40000010 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40000010 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40000010 C   FIELD 05w01 COMIF: COM interrupt flag
0x40000010 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40000010 C   FIELD 07w01 BIF: Break interrupt flag
0x40000010 C   FIELD 08w01 B2IF: Break 2 interrupt flag
0x40000010 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40000010 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40000010 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40000010 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40000010 C   FIELD 13w01 SBIF: System Break interrupt flag
0x40000010 C   FIELD 16w01 CC5IF: Compare 5 interrupt flag
0x40000010 C   FIELD 17w01 CC6IF: Compare 6 interrupt flag
0x40000010 C   FIELD 20w01 IDXF: Index interrupt flag
0x40000010 C   FIELD 21w01 DIRF: Direction Change interrupt flag
0x40000010 C   FIELD 22w01 IERRF: Index Error interrupt flag
0x40000010 C   FIELD 23w01 TERRF: Transition Error interrupt flag
0x40000014 B  REGISTER EGR (wo): event generation register
0x40000014 C   FIELD 00w01 UG: Update generation
0x40000014 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40000014 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40000014 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40000014 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40000014 C   FIELD 05w01 COMG: Capture/Compare control update generation
0x40000014 C   FIELD 06w01 TG: Trigger generation
0x40000014 C   FIELD 07w01 BG: Break generation
0x40000014 C   FIELD 08w01 B2G: Break 2 generation
0x40000018 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40000018 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40000018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000018 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40000018 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40000018 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40000018 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40000018 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40000018 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40000018 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40000018 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40000018 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40000018 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40000018 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40000018 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40000018 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40000018 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40000018 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40000018 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x4000001C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (input mode)
0x4000001C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x4000001C C   FIELD 00w02 CC3S (=TIM2.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x4000001C C   FIELD 00w02 CC3S: Capture/compare 3 selection
0x4000001C C   FIELD 02w01 OC3FE (=TIM2.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x4000001C C   FIELD 02w02 IC3PSC (=TIM2.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x4000001C C   FIELD 03w01 OC3PE (=TIM2.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x4000001C C   FIELD 04w03 OC3M (=TIM2.CCMR1_Output.OC%sM): Output compare 3 mode
0x4000001C C   FIELD 04w04 IC3F (=TIM2.CCMR1_Input.IC%sF): Input capture 3 filter
0x4000001C C   FIELD 07w01 OC3CE (=TIM2.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x4000001C C   FIELD 08w02 CC4S (=TIM2.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x4000001C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x4000001C C   FIELD 10w01 OC4FE (=TIM2.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x4000001C C   FIELD 10w02 IC4PSC (=TIM2.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x4000001C C   FIELD 11w01 OC4PE (=TIM2.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x4000001C C   FIELD 12w03 OC4M (=TIM2.CCMR1_Output.OC%sM): Output compare 4 mode
0x4000001C C   FIELD 12w04 IC4F (=TIM2.CCMR1_Input.IC%sF): Input capture 4 filter
0x4000001C C   FIELD 15w01 OC4CE (=TIM2.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x4000001C C   FIELD 16w01 OC3M_3 (=TIM2.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x4000001C C   FIELD 24w01 OC4M_3 (=TIM2.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x40000020 B  REGISTER CCER (rw): capture/compare enable register
0x40000020 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40000020 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40000020 C   FIELD 02w01 CC1NE: Capture/Compare 1 complementary output enable
0x40000020 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40000020 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40000020 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40000020 C   FIELD 06w01 CC2NE: Capture/Compare 2 complementary output enable
0x40000020 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40000020 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40000020 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40000020 C   FIELD 10w01 CC3NE: Capture/Compare 3 complementary output enable
0x40000020 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40000020 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40000020 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40000020 C   FIELD 14w01 CC4NE: Capture/Compare 4 complementary output enable
0x40000020 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40000020 C   FIELD 16w01 CC5E: Capture/Compare 5 output enable
0x40000020 C   FIELD 17w01 CC5P: Capture/Compare 5 output Polarity
0x40000020 C   FIELD 20w01 CC6E: Capture/Compare 6 output enable
0x40000020 C   FIELD 21w01 CC6P: Capture/Compare 6 output Polarity
0x40000024 B  REGISTER CNT (rw): counter
0x40000024 C   FIELD 00w32 CNT: counter value
0x40000024 C   FIELD 31w01 UIFCPY: UIFCPY
0x40000028 B  REGISTER PSC (rw): prescaler
0x40000028 C   FIELD 00w16 PSC: Prescaler value
0x4000002C B  REGISTER ARR (rw): auto-reload register
0x4000002C C   FIELD 00w32 ARR: Auto-reload value
0x40000030 B  REGISTER RCR (rw): repetition counter register
0x40000030 C   FIELD 00w16 REP: Repetition counter value
0x40000034 B  REGISTER CCR1 (rw): capture/compare register
0x40000034 C   FIELD 00w32 CCR: Capture/Compare 1 value
0x40000038 B  REGISTER CCR2 (rw): capture/compare register
0x40000038 C   FIELD 00w32 CCR: Capture/Compare 1 value
0x4000003C B  REGISTER CCR3 (rw): capture/compare register
0x4000003C C   FIELD 00w32 CCR: Capture/Compare 1 value
0x40000040 B  REGISTER CCR4 (rw): capture/compare register
0x40000040 C   FIELD 00w32 CCR: Capture/Compare 1 value
0x40000044 B  REGISTER BDTR (rw): break and dead-time register
0x40000044 C   FIELD 00w08 DTG: Dead-time generator setup
0x40000044 C   FIELD 08w02 LOCK: Lock configuration
0x40000044 C   FIELD 10w01 OSSI: Off-state selection for Idle mode
0x40000044 C   FIELD 11w01 OSSR: Off-state selection for Run mode
0x40000044 C   FIELD 12w01 BKE: Break enable
0x40000044 C   FIELD 13w01 BKP: Break polarity
0x40000044 C   FIELD 14w01 AOE: Automatic output enable
0x40000044 C   FIELD 15w01 MOE: Main output enable
0x40000044 C   FIELD 16w04 BKF: Break filter
0x40000044 C   FIELD 20w04 BK2F: Break 2 filter
0x40000044 C   FIELD 24w01 BK2E: Break 2 Enable
0x40000044 C   FIELD 25w01 BK2P: Break 2 polarity
0x40000044 C   FIELD 26w01 BKDSRM: BKDSRM
0x40000044 C   FIELD 27w01 BK2DSRM: BK2DSRM
0x40000044 C   FIELD 28w01 BKBID: BKBID
0x40000044 C   FIELD 29w01 BK2ID: BK2ID
0x40000048 B  REGISTER CCR5 (rw): capture/compare register
0x40000048 C   FIELD 00w32 CCR: Capture/Compare value
0x40000048 C   FIELD 29w01 GC5C1: Group Channel 5 and Channel 1
0x40000048 C   FIELD 30w01 GC5C2: Group Channel 5 and Channel 2
0x40000048 C   FIELD 31w01 GC5C3: Group Channel 5 and Channel 3
0x4000004C B  REGISTER CCR6 (rw): capture/compare register
0x4000004C C   FIELD 00w32 CCR: Capture/Compare value
0x40000050 B  REGISTER CCMR3_Output (rw): capture/compare mode register 2 (output mode)
0x40000050 C   FIELD 02w01 OC5FE (=TIM2.CCMR1_Output.OC%sFE): Output compare 5 fast enable
0x40000050 C   FIELD 03w01 OC5PE (=TIM2.CCMR1_Output.OC%sPE): Output compare 5 preload enable
0x40000050 C   FIELD 04w03 OC5M (=TIM2.CCMR1_Output.OC%sM): Output compare 5 mode
0x40000050 C   FIELD 07w01 OC5CE (=TIM2.CCMR1_Output.OC%sCE): Output compare 5 clear enable
0x40000050 C   FIELD 10w01 OC6FE (=TIM2.CCMR1_Output.OC%sFE): Output compare 6 fast enable
0x40000050 C   FIELD 11w01 OC6PE (=TIM2.CCMR1_Output.OC%sPE): Output compare 6 preload enable
0x40000050 C   FIELD 12w03 OC6M (=TIM2.CCMR1_Output.OC%sM): Output compare 6 mode
0x40000050 C   FIELD 15w01 OC6CE (=TIM2.CCMR1_Output.OC%sCE): Output compare 6 clear enable
0x40000050 C   FIELD 16w01 OC5M_3 (=TIM2.CCMR1_Output.OC%sM_3): Output compare 5 mode, bit 3
0x40000050 C   FIELD 24w01 OC6M_3 (=TIM2.CCMR1_Output.OC%sM_3): Output compare 6 mode, bit 3
0x40000054 B  REGISTER DTR2 (rw): timer Deadtime Register 2
0x40000054 C   FIELD 00w08 DTGF: Dead-time falling edge generator setup
0x40000054 C   FIELD 16w01 DTAE: Deadtime Asymmetric Enable
0x40000054 C   FIELD 17w01 DTPE: Deadtime Preload Enable
0x40000058 B  REGISTER ECR (rw): DMA control register
0x40000058 C   FIELD 00w01 IE: Index Enable
0x40000058 C   FIELD 01w02 IDIR: Index Direction
0x40000058 C   FIELD 03w02 IBLK: Index Blanking
0x40000058 C   FIELD 05w01 FIDX: First Index
0x40000058 C   FIELD 06w02 IPOS: Index Positioning
0x40000058 C   FIELD 16w08 PW: Pulse width
0x40000058 C   FIELD 24w03 PWPRSC: Pulse Width prescaler
0x4000005C B  REGISTER TISEL (rw): TIM timer input selection register
0x4000005C C   FIELD 00w04 TI1SEL: TI1[0] to TI1[15] input selection
0x4000005C C   FIELD 08w04 TI2SEL: TI2[0] to TI2[15] input selection
0x4000005C C   FIELD 16w04 TI3SEL: TI3[0] to TI3[15] input selection
0x4000005C C   FIELD 24w04 TI4SEL: TI4[0] to TI4[15] input selection
0x40000060 B  REGISTER AF1 (rw): TIM alternate function option register 1
0x40000060 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40000060 C   FIELD 01w01 BKCMP1E: BRK COMP1 enable
0x40000060 C   FIELD 02w01 BKCMP2E: BRK COMP2 enable
0x40000060 C   FIELD 03w01 BKCMP3E: BRK COMP3 enable
0x40000060 C   FIELD 04w01 BKCMP4E: BRK COMP4 enable
0x40000060 C   FIELD 05w01 BKCMP5E: BRK COMP5 enable
0x40000060 C   FIELD 06w01 BKCMP6E: BRK COMP6 enable
0x40000060 C   FIELD 07w01 BKCMP7E: BRK COMP7 enable
0x40000060 C   FIELD 09w01 BKINP: BRK BKIN input polarity
0x40000060 C   FIELD 10w01 BKCMP1P: BRK COMP1 input polarity
0x40000060 C   FIELD 11w01 BKCMP2P: BRK COMP2 input polarity
0x40000060 C   FIELD 12w01 BKCMP3P: BRK COMP3 input polarity
0x40000060 C   FIELD 13w01 BKCMP4P: BRK COMP4 input polarity
0x40000060 C   FIELD 14w04 ETRSEL: ETR source selection
0x40000064 B  REGISTER AF2 (rw): TIM alternate function option register 2
0x40000064 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40000064 C   FIELD 01w01 BK2CMP1E: BRK2 COMP1 enable
0x40000064 C   FIELD 02w01 BK2CMP2E: BRK2 COMP2 enable
0x40000064 C   FIELD 03w01 BK2CMP3E: BRK2 COMP3 enable
0x40000064 C   FIELD 04w01 BK2CMP4E: BRK2 COMP4 enable
0x40000064 C   FIELD 05w01 BK2CMP5E: BRK2 COMP5 enable
0x40000064 C   FIELD 06w01 BK2CMP6E: BRK2 COMP6 enable
0x40000064 C   FIELD 07w01 BK2CMP7E: BRK2 COMP7 enable
0x40000064 C   FIELD 09w01 BK2INP: BRK2 BKIN input polarity
0x40000064 C   FIELD 10w01 BK2CMP1P: BRK2 COMP1 input polarity
0x40000064 C   FIELD 11w01 BK2CMP2P: BRK2 COMP2 input polarity
0x40000064 C   FIELD 12w01 BK2CMP3P: BRK2 COMP3 input polarity
0x40000064 C   FIELD 13w01 BK2CMP4P: BRK2 COMP4 input polarity
0x40000064 C   FIELD 16w03 OCRSEL: OCREF_CLR source selection
0x400003DC B  REGISTER DCR (rw): control register
0x400003DC C   FIELD 00w05 DBA: DMA base address
0x400003DC C   FIELD 08w05 DBL: DMA burst length
0x400003E0 B  REGISTER DMAR (rw): DMA address for full transfer
0x400003E0 C   FIELD 00w32 DMAB: DMA register for burst accesses
0x40000400 A PERIPHERAL TIM3
0x40000400 B  REGISTER CR1 (rw): control register 1
0x40000400 C   FIELD 00w01 CEN: Counter enable
0x40000400 C   FIELD 01w01 UDIS: Update disable
0x40000400 C   FIELD 02w01 URS: Update request source
0x40000400 C   FIELD 03w01 OPM: One-pulse mode
0x40000400 C   FIELD 04w01 DIR: Direction
0x40000400 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40000400 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40000400 C   FIELD 08w02 CKD: Clock division
0x40000400 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40000400 C   FIELD 12w01 DITHEN: Dithering Enable
0x40000404 B  REGISTER CR2 (rw): control register 2
0x40000404 C   FIELD 00w01 CCPC: Capture/compare preloaded control
0x40000404 C   FIELD 02w01 CCUS: Capture/compare control update selection
0x40000404 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40000404 C   FIELD 04w03 MMS: Master mode selection
0x40000404 C   FIELD 07w01 TI1S: TI1 selection
0x40000404 C   FIELD 08w01 OIS1: Output Idle state (OC1 output)
0x40000404 C   FIELD 09w01 OIS1N: Output Idle state (OC1N output)
0x40000404 C   FIELD 10w01 OIS2: Output Idle state (OC2 output)
0x40000404 C   FIELD 11w01 OIS2N: Output Idle state (OC2N output)
0x40000404 C   FIELD 12w01 OIS3: Output Idle state (OC3 output)
0x40000404 C   FIELD 13w01 OIS3N: Output Idle state (OC3N output)
0x40000404 C   FIELD 14w01 OIS4: Output Idle state (OC4 output)
0x40000404 C   FIELD 15w01 OIS4N: Output Idle state (OC4N output)
0x40000404 C   FIELD 16w01 OIS5: Output Idle state (OC5 output)
0x40000404 C   FIELD 18w01 OIS6: Output Idle state (OC6 output)
0x40000404 C   FIELD 20w04 MMS2: Master mode selection 2
0x40000404 C   FIELD 25w01 MMS_3: Master mode selection - bit 3
0x40000408 B  REGISTER SMCR (rw): slave mode control register
0x40000408 C   FIELD 00w03 SMS: Slave mode selection
0x40000408 C   FIELD 03w01 OCCS: OCREF clear selection
0x40000408 C   FIELD 04w03 TS: Trigger selection
0x40000408 C   FIELD 07w01 MSM: Master/Slave mode
0x40000408 C   FIELD 08w04 ETF: External trigger filter
0x40000408 C   FIELD 12w02 ETPS: External trigger prescaler
0x40000408 C   FIELD 14w01 ECE: External clock enable
0x40000408 C   FIELD 15w01 ETP: External trigger polarity
0x40000408 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x40000408 C   FIELD 20w02 TS_4_3: Trigger selection - bit 4:3
0x40000408 C   FIELD 24w01 SMSPE: SMS Preload Enable
0x40000408 C   FIELD 25w01 SMSPS: SMS Preload Source
0x4000040C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4000040C C   FIELD 00w01 UIE: Update interrupt enable
0x4000040C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4000040C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x4000040C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x4000040C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x4000040C C   FIELD 05w01 COMIE: COM interrupt enable
0x4000040C C   FIELD 06w01 TIE: Trigger interrupt enable
0x4000040C C   FIELD 07w01 BIE: Break interrupt enable
0x4000040C C   FIELD 08w01 UDE: Update DMA request enable
0x4000040C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4000040C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x4000040C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x4000040C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x4000040C C   FIELD 13w01 COMDE: COM DMA request enable
0x4000040C C   FIELD 14w01 TDE: Trigger DMA request enable
0x4000040C C   FIELD 20w01 IDXIE: Index interrupt enable
0x4000040C C   FIELD 21w01 DIRIE: Direction Change interrupt enable
0x4000040C C   FIELD 22w01 IERRIE: Index Error interrupt enable
0x4000040C C   FIELD 23w01 TERRIE: Transition Error interrupt enable
0x40000410 B  REGISTER SR (rw): status register
0x40000410 C   FIELD 00w01 UIF: Update interrupt flag
0x40000410 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40000410 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40000410 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40000410 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40000410 C   FIELD 05w01 COMIF: COM interrupt flag
0x40000410 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40000410 C   FIELD 07w01 BIF: Break interrupt flag
0x40000410 C   FIELD 08w01 B2IF: Break 2 interrupt flag
0x40000410 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40000410 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40000410 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40000410 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40000410 C   FIELD 13w01 SBIF: System Break interrupt flag
0x40000410 C   FIELD 16w01 CC5IF: Compare 5 interrupt flag
0x40000410 C   FIELD 17w01 CC6IF: Compare 6 interrupt flag
0x40000410 C   FIELD 20w01 IDXF: Index interrupt flag
0x40000410 C   FIELD 21w01 DIRF: Direction Change interrupt flag
0x40000410 C   FIELD 22w01 IERRF: Index Error interrupt flag
0x40000410 C   FIELD 23w01 TERRF: Transition Error interrupt flag
0x40000414 B  REGISTER EGR (wo): event generation register
0x40000414 C   FIELD 00w01 UG: Update generation
0x40000414 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40000414 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40000414 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40000414 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40000414 C   FIELD 05w01 COMG: Capture/Compare control update generation
0x40000414 C   FIELD 06w01 TG: Trigger generation
0x40000414 C   FIELD 07w01 BG: Break generation
0x40000414 C   FIELD 08w01 B2G: Break 2 generation
0x40000418 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40000418 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40000418 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000418 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000418 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40000418 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40000418 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40000418 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40000418 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40000418 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40000418 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40000418 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40000418 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40000418 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40000418 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40000418 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40000418 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40000418 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40000418 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40000418 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x4000041C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (input mode)
0x4000041C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x4000041C C   FIELD 00w02 CC3S (=TIM3.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x4000041C C   FIELD 00w02 CC3S: Capture/compare 3 selection
0x4000041C C   FIELD 02w01 OC3FE (=TIM3.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x4000041C C   FIELD 02w02 IC3PSC (=TIM3.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x4000041C C   FIELD 03w01 OC3PE (=TIM3.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x4000041C C   FIELD 04w03 OC3M (=TIM3.CCMR1_Output.OC%sM): Output compare 3 mode
0x4000041C C   FIELD 04w04 IC3F (=TIM3.CCMR1_Input.IC%sF): Input capture 3 filter
0x4000041C C   FIELD 07w01 OC3CE (=TIM3.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x4000041C C   FIELD 08w02 CC4S (=TIM3.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x4000041C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x4000041C C   FIELD 10w01 OC4FE (=TIM3.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x4000041C C   FIELD 10w02 IC4PSC (=TIM3.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x4000041C C   FIELD 11w01 OC4PE (=TIM3.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x4000041C C   FIELD 12w03 OC4M (=TIM3.CCMR1_Output.OC%sM): Output compare 4 mode
0x4000041C C   FIELD 12w04 IC4F (=TIM3.CCMR1_Input.IC%sF): Input capture 4 filter
0x4000041C C   FIELD 15w01 OC4CE (=TIM3.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x4000041C C   FIELD 16w01 OC3M_3 (=TIM3.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x4000041C C   FIELD 24w01 OC4M_3 (=TIM3.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x40000420 B  REGISTER CCER (rw): capture/compare enable register
0x40000420 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40000420 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40000420 C   FIELD 02w01 CC1NE: Capture/Compare 1 complementary output enable
0x40000420 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40000420 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40000420 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40000420 C   FIELD 06w01 CC2NE: Capture/Compare 2 complementary output enable
0x40000420 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40000420 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40000420 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40000420 C   FIELD 10w01 CC3NE: Capture/Compare 3 complementary output enable
0x40000420 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40000420 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40000420 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40000420 C   FIELD 14w01 CC4NE: Capture/Compare 4 complementary output enable
0x40000420 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40000420 C   FIELD 16w01 CC5E: Capture/Compare 5 output enable
0x40000420 C   FIELD 17w01 CC5P: Capture/Compare 5 output Polarity
0x40000420 C   FIELD 20w01 CC6E: Capture/Compare 6 output enable
0x40000420 C   FIELD 21w01 CC6P: Capture/Compare 6 output Polarity
0x40000424 B  REGISTER CNT (rw): counter
0x40000424 C   FIELD 00w16 CNT: counter value
0x40000424 C   FIELD 31w01 UIFCPY: UIFCPY
0x40000428 B  REGISTER PSC (rw): prescaler
0x40000428 C   FIELD 00w16 PSC: Prescaler value
0x4000042C B  REGISTER ARR (rw): auto-reload register
0x4000042C C   FIELD 00w20 ARR: Auto-reload value
0x40000430 B  REGISTER RCR (rw): repetition counter register
0x40000430 C   FIELD 00w16 REP: Repetition counter value
0x40000434 B  REGISTER CCR1 (rw): capture/compare register
0x40000434 C   FIELD 00w20 CCR: Capture/Compare value
0x40000438 B  REGISTER CCR2 (rw): capture/compare register
0x40000438 C   FIELD 00w20 CCR: Capture/Compare value
0x4000043C B  REGISTER CCR3 (rw): capture/compare register
0x4000043C C   FIELD 00w20 CCR: Capture/Compare value
0x40000440 B  REGISTER CCR4 (rw): capture/compare register
0x40000440 C   FIELD 00w20 CCR: Capture/Compare value
0x40000444 B  REGISTER BDTR (rw): break and dead-time register
0x40000444 C   FIELD 00w08 DTG: Dead-time generator setup
0x40000444 C   FIELD 08w02 LOCK: Lock configuration
0x40000444 C   FIELD 10w01 OSSI: Off-state selection for Idle mode
0x40000444 C   FIELD 11w01 OSSR: Off-state selection for Run mode
0x40000444 C   FIELD 12w01 BKE: Break enable
0x40000444 C   FIELD 13w01 BKP: Break polarity
0x40000444 C   FIELD 14w01 AOE: Automatic output enable
0x40000444 C   FIELD 15w01 MOE: Main output enable
0x40000444 C   FIELD 16w04 BKF: Break filter
0x40000444 C   FIELD 20w04 BK2F: Break 2 filter
0x40000444 C   FIELD 24w01 BK2E: Break 2 Enable
0x40000444 C   FIELD 25w01 BK2P: Break 2 polarity
0x40000444 C   FIELD 26w01 BKDSRM: BKDSRM
0x40000444 C   FIELD 27w01 BK2DSRM: BK2DSRM
0x40000444 C   FIELD 28w01 BKBID: BKBID
0x40000444 C   FIELD 29w01 BK2ID: BK2ID
0x40000448 B  REGISTER CCR5 (rw): capture/compare register
0x40000448 C   FIELD 00w20 CCR: Capture/Compare value
0x40000448 C   FIELD 29w01 GC5C1: Group Channel 5 and Channel 1
0x40000448 C   FIELD 30w01 GC5C2: Group Channel 5 and Channel 2
0x40000448 C   FIELD 31w01 GC5C3: Group Channel 5 and Channel 3
0x4000044C B  REGISTER CCR6 (rw): capture/compare register
0x4000044C C   FIELD 00w20 CCR: Capture/Compare value
0x40000450 B  REGISTER CCMR3_Output (rw): capture/compare mode register 2 (output mode)
0x40000450 C   FIELD 02w01 OC5FE (=TIM3.CCMR1_Output.OC%sFE): Output compare 5 fast enable
0x40000450 C   FIELD 03w01 OC5PE (=TIM3.CCMR1_Output.OC%sPE): Output compare 5 preload enable
0x40000450 C   FIELD 04w03 OC5M (=TIM3.CCMR1_Output.OC%sM): Output compare 5 mode
0x40000450 C   FIELD 07w01 OC5CE (=TIM3.CCMR1_Output.OC%sCE): Output compare 5 clear enable
0x40000450 C   FIELD 10w01 OC6FE (=TIM3.CCMR1_Output.OC%sFE): Output compare 6 fast enable
0x40000450 C   FIELD 11w01 OC6PE (=TIM3.CCMR1_Output.OC%sPE): Output compare 6 preload enable
0x40000450 C   FIELD 12w03 OC6M (=TIM3.CCMR1_Output.OC%sM): Output compare 6 mode
0x40000450 C   FIELD 15w01 OC6CE (=TIM3.CCMR1_Output.OC%sCE): Output compare 6 clear enable
0x40000450 C   FIELD 16w01 OC5M_3 (=TIM3.CCMR1_Output.OC%sM_3): Output compare 5 mode, bit 3
0x40000450 C   FIELD 24w01 OC6M_3 (=TIM3.CCMR1_Output.OC%sM_3): Output compare 6 mode, bit 3
0x40000454 B  REGISTER DTR2 (rw): timer Deadtime Register 2
0x40000454 C   FIELD 00w08 DTGF: Dead-time falling edge generator setup
0x40000454 C   FIELD 16w01 DTAE: Deadtime Asymmetric Enable
0x40000454 C   FIELD 17w01 DTPE: Deadtime Preload Enable
0x40000458 B  REGISTER ECR (rw): DMA control register
0x40000458 C   FIELD 00w01 IE: Index Enable
0x40000458 C   FIELD 01w02 IDIR: Index Direction
0x40000458 C   FIELD 03w02 IBLK: Index Blanking
0x40000458 C   FIELD 05w01 FIDX: First Index
0x40000458 C   FIELD 06w02 IPOS: Index Positioning
0x40000458 C   FIELD 16w08 PW: Pulse width
0x40000458 C   FIELD 24w03 PWPRSC: Pulse Width prescaler
0x4000045C B  REGISTER TISEL (rw): TIM timer input selection register
0x4000045C C   FIELD 00w04 TI1SEL: TI1[0] to TI1[15] input selection
0x4000045C C   FIELD 08w04 TI2SEL: TI2[0] to TI2[15] input selection
0x4000045C C   FIELD 16w04 TI3SEL: TI3[0] to TI3[15] input selection
0x4000045C C   FIELD 24w04 TI4SEL: TI4[0] to TI4[15] input selection
0x40000460 B  REGISTER AF1 (rw): TIM alternate function option register 1
0x40000460 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40000460 C   FIELD 01w01 BKCMP1E: BRK COMP1 enable
0x40000460 C   FIELD 02w01 BKCMP2E: BRK COMP2 enable
0x40000460 C   FIELD 03w01 BKCMP3E: BRK COMP3 enable
0x40000460 C   FIELD 04w01 BKCMP4E: BRK COMP4 enable
0x40000460 C   FIELD 05w01 BKCMP5E: BRK COMP5 enable
0x40000460 C   FIELD 06w01 BKCMP6E: BRK COMP6 enable
0x40000460 C   FIELD 07w01 BKCMP7E: BRK COMP7 enable
0x40000460 C   FIELD 09w01 BKINP: BRK BKIN input polarity
0x40000460 C   FIELD 10w01 BKCMP1P: BRK COMP1 input polarity
0x40000460 C   FIELD 11w01 BKCMP2P: BRK COMP2 input polarity
0x40000460 C   FIELD 12w01 BKCMP3P: BRK COMP3 input polarity
0x40000460 C   FIELD 13w01 BKCMP4P: BRK COMP4 input polarity
0x40000460 C   FIELD 14w04 ETRSEL: ETR source selection
0x40000464 B  REGISTER AF2 (rw): TIM alternate function option register 2
0x40000464 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40000464 C   FIELD 01w01 BK2CMP1E: BRK2 COMP1 enable
0x40000464 C   FIELD 02w01 BK2CMP2E: BRK2 COMP2 enable
0x40000464 C   FIELD 03w01 BK2CMP3E: BRK2 COMP3 enable
0x40000464 C   FIELD 04w01 BK2CMP4E: BRK2 COMP4 enable
0x40000464 C   FIELD 05w01 BK2CMP5E: BRK2 COMP5 enable
0x40000464 C   FIELD 06w01 BK2CMP6E: BRK2 COMP6 enable
0x40000464 C   FIELD 07w01 BK2CMP7E: BRK2 COMP7 enable
0x40000464 C   FIELD 09w01 BK2INP: BRK2 BKIN input polarity
0x40000464 C   FIELD 10w01 BK2CMP1P: BRK2 COMP1 input polarity
0x40000464 C   FIELD 11w01 BK2CMP2P: BRK2 COMP2 input polarity
0x40000464 C   FIELD 12w01 BK2CMP3P: BRK2 COMP3 input polarity
0x40000464 C   FIELD 13w01 BK2CMP4P: BRK2 COMP4 input polarity
0x40000464 C   FIELD 16w03 OCRSEL: OCREF_CLR source selection
0x400007DC B  REGISTER DCR (rw): control register
0x400007DC C   FIELD 00w05 DBA: DMA base address
0x400007DC C   FIELD 08w05 DBL: DMA burst length
0x400007E0 B  REGISTER DMAR (rw): DMA address for full transfer
0x400007E0 C   FIELD 00w32 DMAB: DMA register for burst accesses
0x40000800 A PERIPHERAL TIM4
0x40000800 B  REGISTER CR1 (rw): control register 1
0x40000800 C   FIELD 00w01 CEN: Counter enable
0x40000800 C   FIELD 01w01 UDIS: Update disable
0x40000800 C   FIELD 02w01 URS: Update request source
0x40000800 C   FIELD 03w01 OPM: One-pulse mode
0x40000800 C   FIELD 04w01 DIR: Direction
0x40000800 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40000800 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40000800 C   FIELD 08w02 CKD: Clock division
0x40000800 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40000800 C   FIELD 12w01 DITHEN: Dithering Enable
0x40000804 B  REGISTER CR2 (rw): control register 2
0x40000804 C   FIELD 00w01 CCPC: Capture/compare preloaded control
0x40000804 C   FIELD 02w01 CCUS: Capture/compare control update selection
0x40000804 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40000804 C   FIELD 04w03 MMS: Master mode selection
0x40000804 C   FIELD 07w01 TI1S: TI1 selection
0x40000804 C   FIELD 08w01 OIS1: Output Idle state (OC1 output)
0x40000804 C   FIELD 09w01 OIS1N: Output Idle state (OC1N output)
0x40000804 C   FIELD 10w01 OIS2: Output Idle state (OC2 output)
0x40000804 C   FIELD 11w01 OIS2N: Output Idle state (OC2N output)
0x40000804 C   FIELD 12w01 OIS3: Output Idle state (OC3 output)
0x40000804 C   FIELD 13w01 OIS3N: Output Idle state (OC3N output)
0x40000804 C   FIELD 14w01 OIS4: Output Idle state (OC4 output)
0x40000804 C   FIELD 15w01 OIS4N: Output Idle state (OC4N output)
0x40000804 C   FIELD 16w01 OIS5: Output Idle state (OC5 output)
0x40000804 C   FIELD 18w01 OIS6: Output Idle state (OC6 output)
0x40000804 C   FIELD 20w04 MMS2: Master mode selection 2
0x40000804 C   FIELD 25w01 MMS_3: Master mode selection - bit 3
0x40000808 B  REGISTER SMCR (rw): slave mode control register
0x40000808 C   FIELD 00w03 SMS: Slave mode selection
0x40000808 C   FIELD 03w01 OCCS: OCREF clear selection
0x40000808 C   FIELD 04w03 TS: Trigger selection
0x40000808 C   FIELD 07w01 MSM: Master/Slave mode
0x40000808 C   FIELD 08w04 ETF: External trigger filter
0x40000808 C   FIELD 12w02 ETPS: External trigger prescaler
0x40000808 C   FIELD 14w01 ECE: External clock enable
0x40000808 C   FIELD 15w01 ETP: External trigger polarity
0x40000808 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x40000808 C   FIELD 20w02 TS_4_3: Trigger selection - bit 4:3
0x40000808 C   FIELD 24w01 SMSPE: SMS Preload Enable
0x40000808 C   FIELD 25w01 SMSPS: SMS Preload Source
0x4000080C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4000080C C   FIELD 00w01 UIE: Update interrupt enable
0x4000080C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4000080C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x4000080C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x4000080C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x4000080C C   FIELD 05w01 COMIE: COM interrupt enable
0x4000080C C   FIELD 06w01 TIE: Trigger interrupt enable
0x4000080C C   FIELD 07w01 BIE: Break interrupt enable
0x4000080C C   FIELD 08w01 UDE: Update DMA request enable
0x4000080C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4000080C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x4000080C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x4000080C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x4000080C C   FIELD 13w01 COMDE: COM DMA request enable
0x4000080C C   FIELD 14w01 TDE: Trigger DMA request enable
0x4000080C C   FIELD 20w01 IDXIE: Index interrupt enable
0x4000080C C   FIELD 21w01 DIRIE: Direction Change interrupt enable
0x4000080C C   FIELD 22w01 IERRIE: Index Error interrupt enable
0x4000080C C   FIELD 23w01 TERRIE: Transition Error interrupt enable
0x40000810 B  REGISTER SR (rw): status register
0x40000810 C   FIELD 00w01 UIF: Update interrupt flag
0x40000810 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40000810 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40000810 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40000810 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40000810 C   FIELD 05w01 COMIF: COM interrupt flag
0x40000810 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40000810 C   FIELD 07w01 BIF: Break interrupt flag
0x40000810 C   FIELD 08w01 B2IF: Break 2 interrupt flag
0x40000810 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40000810 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40000810 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40000810 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40000810 C   FIELD 13w01 SBIF: System Break interrupt flag
0x40000810 C   FIELD 16w01 CC5IF: Compare 5 interrupt flag
0x40000810 C   FIELD 17w01 CC6IF: Compare 6 interrupt flag
0x40000810 C   FIELD 20w01 IDXF: Index interrupt flag
0x40000810 C   FIELD 21w01 DIRF: Direction Change interrupt flag
0x40000810 C   FIELD 22w01 IERRF: Index Error interrupt flag
0x40000810 C   FIELD 23w01 TERRF: Transition Error interrupt flag
0x40000814 B  REGISTER EGR (wo): event generation register
0x40000814 C   FIELD 00w01 UG: Update generation
0x40000814 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40000814 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40000814 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40000814 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40000814 C   FIELD 05w01 COMG: Capture/Compare control update generation
0x40000814 C   FIELD 06w01 TG: Trigger generation
0x40000814 C   FIELD 07w01 BG: Break generation
0x40000814 C   FIELD 08w01 B2G: Break 2 generation
0x40000818 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40000818 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40000818 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000818 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000818 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40000818 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40000818 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40000818 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40000818 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40000818 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40000818 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40000818 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40000818 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40000818 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40000818 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40000818 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40000818 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40000818 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40000818 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40000818 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x4000081C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (input mode)
0x4000081C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x4000081C C   FIELD 00w02 CC3S (=TIM3.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x4000081C C   FIELD 00w02 CC3S: Capture/compare 3 selection
0x4000081C C   FIELD 02w01 OC3FE (=TIM3.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x4000081C C   FIELD 02w02 IC3PSC (=TIM3.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x4000081C C   FIELD 03w01 OC3PE (=TIM3.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x4000081C C   FIELD 04w03 OC3M (=TIM3.CCMR1_Output.OC%sM): Output compare 3 mode
0x4000081C C   FIELD 04w04 IC3F (=TIM3.CCMR1_Input.IC%sF): Input capture 3 filter
0x4000081C C   FIELD 07w01 OC3CE (=TIM3.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x4000081C C   FIELD 08w02 CC4S (=TIM3.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x4000081C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x4000081C C   FIELD 10w01 OC4FE (=TIM3.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x4000081C C   FIELD 10w02 IC4PSC (=TIM3.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x4000081C C   FIELD 11w01 OC4PE (=TIM3.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x4000081C C   FIELD 12w03 OC4M (=TIM3.CCMR1_Output.OC%sM): Output compare 4 mode
0x4000081C C   FIELD 12w04 IC4F (=TIM3.CCMR1_Input.IC%sF): Input capture 4 filter
0x4000081C C   FIELD 15w01 OC4CE (=TIM3.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x4000081C C   FIELD 16w01 OC3M_3 (=TIM3.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x4000081C C   FIELD 24w01 OC4M_3 (=TIM3.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x40000820 B  REGISTER CCER (rw): capture/compare enable register
0x40000820 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40000820 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40000820 C   FIELD 02w01 CC1NE: Capture/Compare 1 complementary output enable
0x40000820 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40000820 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40000820 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40000820 C   FIELD 06w01 CC2NE: Capture/Compare 2 complementary output enable
0x40000820 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40000820 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40000820 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40000820 C   FIELD 10w01 CC3NE: Capture/Compare 3 complementary output enable
0x40000820 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40000820 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40000820 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40000820 C   FIELD 14w01 CC4NE: Capture/Compare 4 complementary output enable
0x40000820 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40000820 C   FIELD 16w01 CC5E: Capture/Compare 5 output enable
0x40000820 C   FIELD 17w01 CC5P: Capture/Compare 5 output Polarity
0x40000820 C   FIELD 20w01 CC6E: Capture/Compare 6 output enable
0x40000820 C   FIELD 21w01 CC6P: Capture/Compare 6 output Polarity
0x40000824 B  REGISTER CNT (rw): counter
0x40000824 C   FIELD 00w16 CNT: counter value
0x40000824 C   FIELD 31w01 UIFCPY: UIFCPY
0x40000828 B  REGISTER PSC (rw): prescaler
0x40000828 C   FIELD 00w16 PSC: Prescaler value
0x4000082C B  REGISTER ARR (rw): auto-reload register
0x4000082C C   FIELD 00w20 ARR: Auto-reload value
0x40000830 B  REGISTER RCR (rw): repetition counter register
0x40000830 C   FIELD 00w16 REP: Repetition counter value
0x40000834 B  REGISTER CCR1 (rw): capture/compare register
0x40000834 C   FIELD 00w20 CCR: Capture/Compare value
0x40000838 B  REGISTER CCR2 (rw): capture/compare register
0x40000838 C   FIELD 00w20 CCR: Capture/Compare value
0x4000083C B  REGISTER CCR3 (rw): capture/compare register
0x4000083C C   FIELD 00w20 CCR: Capture/Compare value
0x40000840 B  REGISTER CCR4 (rw): capture/compare register
0x40000840 C   FIELD 00w20 CCR: Capture/Compare value
0x40000844 B  REGISTER BDTR (rw): break and dead-time register
0x40000844 C   FIELD 00w08 DTG: Dead-time generator setup
0x40000844 C   FIELD 08w02 LOCK: Lock configuration
0x40000844 C   FIELD 10w01 OSSI: Off-state selection for Idle mode
0x40000844 C   FIELD 11w01 OSSR: Off-state selection for Run mode
0x40000844 C   FIELD 12w01 BKE: Break enable
0x40000844 C   FIELD 13w01 BKP: Break polarity
0x40000844 C   FIELD 14w01 AOE: Automatic output enable
0x40000844 C   FIELD 15w01 MOE: Main output enable
0x40000844 C   FIELD 16w04 BKF: Break filter
0x40000844 C   FIELD 20w04 BK2F: Break 2 filter
0x40000844 C   FIELD 24w01 BK2E: Break 2 Enable
0x40000844 C   FIELD 25w01 BK2P: Break 2 polarity
0x40000844 C   FIELD 26w01 BKDSRM: BKDSRM
0x40000844 C   FIELD 27w01 BK2DSRM: BK2DSRM
0x40000844 C   FIELD 28w01 BKBID: BKBID
0x40000844 C   FIELD 29w01 BK2ID: BK2ID
0x40000848 B  REGISTER CCR5 (rw): capture/compare register
0x40000848 C   FIELD 00w20 CCR: Capture/Compare value
0x40000848 C   FIELD 29w01 GC5C1: Group Channel 5 and Channel 1
0x40000848 C   FIELD 30w01 GC5C2: Group Channel 5 and Channel 2
0x40000848 C   FIELD 31w01 GC5C3: Group Channel 5 and Channel 3
0x4000084C B  REGISTER CCR6 (rw): capture/compare register
0x4000084C C   FIELD 00w20 CCR: Capture/Compare value
0x40000850 B  REGISTER CCMR3_Output (rw): capture/compare mode register 2 (output mode)
0x40000850 C   FIELD 02w01 OC5FE (=TIM3.CCMR1_Output.OC%sFE): Output compare 5 fast enable
0x40000850 C   FIELD 03w01 OC5PE (=TIM3.CCMR1_Output.OC%sPE): Output compare 5 preload enable
0x40000850 C   FIELD 04w03 OC5M (=TIM3.CCMR1_Output.OC%sM): Output compare 5 mode
0x40000850 C   FIELD 07w01 OC5CE (=TIM3.CCMR1_Output.OC%sCE): Output compare 5 clear enable
0x40000850 C   FIELD 10w01 OC6FE (=TIM3.CCMR1_Output.OC%sFE): Output compare 6 fast enable
0x40000850 C   FIELD 11w01 OC6PE (=TIM3.CCMR1_Output.OC%sPE): Output compare 6 preload enable
0x40000850 C   FIELD 12w03 OC6M (=TIM3.CCMR1_Output.OC%sM): Output compare 6 mode
0x40000850 C   FIELD 15w01 OC6CE (=TIM3.CCMR1_Output.OC%sCE): Output compare 6 clear enable
0x40000850 C   FIELD 16w01 OC5M_3 (=TIM3.CCMR1_Output.OC%sM_3): Output compare 5 mode, bit 3
0x40000850 C   FIELD 24w01 OC6M_3 (=TIM3.CCMR1_Output.OC%sM_3): Output compare 6 mode, bit 3
0x40000854 B  REGISTER DTR2 (rw): timer Deadtime Register 2
0x40000854 C   FIELD 00w08 DTGF: Dead-time falling edge generator setup
0x40000854 C   FIELD 16w01 DTAE: Deadtime Asymmetric Enable
0x40000854 C   FIELD 17w01 DTPE: Deadtime Preload Enable
0x40000858 B  REGISTER ECR (rw): DMA control register
0x40000858 C   FIELD 00w01 IE: Index Enable
0x40000858 C   FIELD 01w02 IDIR: Index Direction
0x40000858 C   FIELD 03w02 IBLK: Index Blanking
0x40000858 C   FIELD 05w01 FIDX: First Index
0x40000858 C   FIELD 06w02 IPOS: Index Positioning
0x40000858 C   FIELD 16w08 PW: Pulse width
0x40000858 C   FIELD 24w03 PWPRSC: Pulse Width prescaler
0x4000085C B  REGISTER TISEL (rw): TIM timer input selection register
0x4000085C C   FIELD 00w04 TI1SEL: TI1[0] to TI1[15] input selection
0x4000085C C   FIELD 08w04 TI2SEL: TI2[0] to TI2[15] input selection
0x4000085C C   FIELD 16w04 TI3SEL: TI3[0] to TI3[15] input selection
0x4000085C C   FIELD 24w04 TI4SEL: TI4[0] to TI4[15] input selection
0x40000860 B  REGISTER AF1 (rw): TIM alternate function option register 1
0x40000860 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40000860 C   FIELD 01w01 BKCMP1E: BRK COMP1 enable
0x40000860 C   FIELD 02w01 BKCMP2E: BRK COMP2 enable
0x40000860 C   FIELD 03w01 BKCMP3E: BRK COMP3 enable
0x40000860 C   FIELD 04w01 BKCMP4E: BRK COMP4 enable
0x40000860 C   FIELD 05w01 BKCMP5E: BRK COMP5 enable
0x40000860 C   FIELD 06w01 BKCMP6E: BRK COMP6 enable
0x40000860 C   FIELD 07w01 BKCMP7E: BRK COMP7 enable
0x40000860 C   FIELD 09w01 BKINP: BRK BKIN input polarity
0x40000860 C   FIELD 10w01 BKCMP1P: BRK COMP1 input polarity
0x40000860 C   FIELD 11w01 BKCMP2P: BRK COMP2 input polarity
0x40000860 C   FIELD 12w01 BKCMP3P: BRK COMP3 input polarity
0x40000860 C   FIELD 13w01 BKCMP4P: BRK COMP4 input polarity
0x40000860 C   FIELD 14w04 ETRSEL: ETR source selection
0x40000864 B  REGISTER AF2 (rw): TIM alternate function option register 2
0x40000864 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40000864 C   FIELD 01w01 BK2CMP1E: BRK2 COMP1 enable
0x40000864 C   FIELD 02w01 BK2CMP2E: BRK2 COMP2 enable
0x40000864 C   FIELD 03w01 BK2CMP3E: BRK2 COMP3 enable
0x40000864 C   FIELD 04w01 BK2CMP4E: BRK2 COMP4 enable
0x40000864 C   FIELD 05w01 BK2CMP5E: BRK2 COMP5 enable
0x40000864 C   FIELD 06w01 BK2CMP6E: BRK2 COMP6 enable
0x40000864 C   FIELD 07w01 BK2CMP7E: BRK2 COMP7 enable
0x40000864 C   FIELD 09w01 BK2INP: BRK2 BKIN input polarity
0x40000864 C   FIELD 10w01 BK2CMP1P: BRK2 COMP1 input polarity
0x40000864 C   FIELD 11w01 BK2CMP2P: BRK2 COMP2 input polarity
0x40000864 C   FIELD 12w01 BK2CMP3P: BRK2 COMP3 input polarity
0x40000864 C   FIELD 13w01 BK2CMP4P: BRK2 COMP4 input polarity
0x40000864 C   FIELD 16w03 OCRSEL: OCREF_CLR source selection
0x40000BDC B  REGISTER DCR (rw): control register
0x40000BDC C   FIELD 00w05 DBA: DMA base address
0x40000BDC C   FIELD 08w05 DBL: DMA burst length
0x40000BE0 B  REGISTER DMAR (rw): DMA address for full transfer
0x40000BE0 C   FIELD 00w32 DMAB: DMA register for burst accesses
0x40001000 A PERIPHERAL TIM6
0x40001000 B  REGISTER CR1 (rw): control register 1
0x40001000 C   FIELD 00w01 CEN: Counter enable
0x40001000 C   FIELD 01w01 UDIS: Update disable
0x40001000 C   FIELD 02w01 URS: Update request source
0x40001000 C   FIELD 03w01 OPM: One-pulse mode
0x40001000 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40001000 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40001000 C   FIELD 12w01 DITHEN: Dithering Enable
0x40001004 B  REGISTER CR2 (rw): control register 2
0x40001004 C   FIELD 04w03 MMS: Master mode selection
0x4000100C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4000100C C   FIELD 00w01 UIE: Update interrupt enable
0x4000100C C   FIELD 08w01 UDE: Update DMA request enable
0x40001010 B  REGISTER SR (rw): status register
0x40001010 C   FIELD 00w01 UIF: Update interrupt flag
0x40001014 B  REGISTER EGR (wo): event generation register
0x40001014 C   FIELD 00w01 UG: Update generation
0x40001024 B  REGISTER CNT: counter
0x40001024 C   FIELD 00w16 CNT (rw): Low counter value
0x40001024 C   FIELD 31w01 UIFCPY (ro): UIF Copy
0x40001028 B  REGISTER PSC (rw): prescaler
0x40001028 C   FIELD 00w16 PSC: Prescaler value
0x4000102C B  REGISTER ARR (rw): auto-reload register
0x4000102C C   FIELD 00w20 ARR: Low Auto-reload value
0x40001400 A PERIPHERAL TIM7
0x40001400 B  REGISTER CR1 (rw): control register 1
0x40001400 C   FIELD 00w01 CEN: Counter enable
0x40001400 C   FIELD 01w01 UDIS: Update disable
0x40001400 C   FIELD 02w01 URS: Update request source
0x40001400 C   FIELD 03w01 OPM: One-pulse mode
0x40001400 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40001400 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40001400 C   FIELD 12w01 DITHEN: Dithering Enable
0x40001404 B  REGISTER CR2 (rw): control register 2
0x40001404 C   FIELD 04w03 MMS: Master mode selection
0x4000140C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4000140C C   FIELD 00w01 UIE: Update interrupt enable
0x4000140C C   FIELD 08w01 UDE: Update DMA request enable
0x40001410 B  REGISTER SR (rw): status register
0x40001410 C   FIELD 00w01 UIF: Update interrupt flag
0x40001414 B  REGISTER EGR (wo): event generation register
0x40001414 C   FIELD 00w01 UG: Update generation
0x40001424 B  REGISTER CNT: counter
0x40001424 C   FIELD 00w16 CNT (rw): Low counter value
0x40001424 C   FIELD 31w01 UIFCPY (ro): UIF Copy
0x40001428 B  REGISTER PSC (rw): prescaler
0x40001428 C   FIELD 00w16 PSC: Prescaler value
0x4000142C B  REGISTER ARR (rw): auto-reload register
0x4000142C C   FIELD 00w20 ARR: Low Auto-reload value
0x40002000 A PERIPHERAL CRS
0x40002000 B  REGISTER CR: CRS control register
0x40002000 C   FIELD 00w01 SYNCOKIE (rw): SYNC event OK interrupt enable
0x40002000 C   FIELD 01w01 SYNCWARNIE (rw): SYNC warning interrupt enable
0x40002000 C   FIELD 02w01 ERRIE (rw): Synchronization or trimming error interrupt enable
0x40002000 C   FIELD 03w01 ESYNCIE (rw): Expected SYNC interrupt enable
0x40002000 C   FIELD 05w01 CEN (rw): Frequency error counter enable This bit enables the oscillator clock for the frequency error counter. When this bit is set, the CRS_CFGR register is write-protected and cannot be modified.
0x40002000 C   FIELD 06w01 AUTOTRIMEN (rw): Automatic trimming enable This bit enables the automatic hardware adjustment of TRIM bits according to the measured frequency error between two SYNC events. If this bit is set, the TRIM bits are read-only. The TRIM value can be adjusted by hardware by one or two steps at a time, depending on the measured frequency error value. Refer to Section7.3.4: Frequency error evaluation and automatic trimming for more details.
0x40002000 C   FIELD 07w01 SWSYNC (rw): Generate software SYNC event This bit is set by software in order to generate a software SYNC event. It is automatically cleared by hardware.
0x40002000 C   FIELD 08w07 TRIM (rw): HSI48 oscillator smooth trimming These bits provide a user-programmable trimming value to the HSI48 oscillator. They can be programmed to adjust to variations in voltage and temperature that influence the frequency of the HSI48. The default value is 32, which corresponds to the middle of the trimming interval. The trimming step is around 67 kHz between two consecutive TRIM steps. A higher TRIM value corresponds to a higher output frequency. When the AUTOTRIMEN bit is set, this field is controlled by hardware and is read-only.
0x40002004 B  REGISTER CFGR (rw): This register can be written only when the frequency error counter is disabled (CEN bit is cleared in CRS_CR). When the counter is enabled, this register is write-protected.
0x40002004 C   FIELD 00w16 RELOAD: Counter reload value RELOAD is the value to be loaded in the frequency error counter with each SYNC event. Refer to Section7.3.3: Frequency error measurement for more details about counter behavior.
0x40002004 C   FIELD 16w08 FELIM: Frequency error limit FELIM contains the value to be used to evaluate the captured frequency error value latched in the FECAP[15:0] bits of the CRS_ISR register. Refer to Section7.3.4: Frequency error evaluation and automatic trimming for more details about FECAP evaluation.
0x40002004 C   FIELD 24w03 SYNCDIV: SYNC divider These bits are set and cleared by software to control the division factor of the SYNC signal.
0x40002004 C   FIELD 28w02 SYNCSRC: SYNC signal source selection These bits are set and cleared by software to select the SYNC signal source. Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the periodic USB SOF will not be generated by the host. No SYNC signal will therefore be provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs should be used as SYNC signal.
0x40002004 C   FIELD 31w01 SYNCPOL: SYNC polarity selection This bit is set and cleared by software to select the input polarity for the SYNC signal source.
0x40002008 B  REGISTER ISR (ro): CRS interrupt and status register
0x40002008 C   FIELD 00w01 SYNCOKF: SYNC event OK flag This flag is set by hardware when the measured frequency error is smaller than FELIM * 3. This means that either no adjustment of the TRIM value is needed or that an adjustment by one trimming step is enough to compensate the frequency error. An interrupt is generated if the SYNCOKIE bit is set in the CRS_CR register. It is cleared by software by setting the SYNCOKC bit in the CRS_ICR register.
0x40002008 C   FIELD 01w01 SYNCWARNF: SYNC warning flag This flag is set by hardware when the measured frequency error is greater than or equal to FELIM * 3, but smaller than FELIM * 128. This means that to compensate the frequency error, the TRIM value must be adjusted by two steps or more. An interrupt is generated if the SYNCWARNIE bit is set in the CRS_CR register. It is cleared by software by setting the SYNCWARNC bit in the CRS_ICR register.
0x40002008 C   FIELD 02w01 ERRF: Error flag This flag is set by hardware in case of any synchronization or trimming error. It is the logical OR of the TRIMOVF, SYNCMISS and SYNCERR bits. An interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is cleared by software in reaction to setting the ERRC bit in the CRS_ICR register, which clears the TRIMOVF, SYNCMISS and SYNCERR bits.
0x40002008 C   FIELD 03w01 ESYNCF: Expected SYNC flag This flag is set by hardware when the frequency error counter reached a zero value. An interrupt is generated if the ESYNCIE bit is set in the CRS_CR register. It is cleared by software by setting the ESYNCC bit in the CRS_ICR register.
0x40002008 C   FIELD 08w01 SYNCERR: SYNC error This flag is set by hardware when the SYNC pulse arrives before the ESYNC event and the measured frequency error is greater than or equal to FELIM * 128. This means that the frequency error is too big (internal frequency too low) to be compensated by adjusting the TRIM value, and that some other action should be taken. An interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is cleared by software by setting the ERRC bit in the CRS_ICR register.
0x40002008 C   FIELD 09w01 SYNCMISS: SYNC missed This flag is set by hardware when the frequency error counter reached value FELIM * 128 and no SYNC was detected, meaning either that a SYNC pulse was missed or that the frequency error is too big (internal frequency too high) to be compensated by adjusting the TRIM value, and that some other action should be taken. At this point, the frequency error counter is stopped (waiting for a next SYNC) and an interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is cleared by software by setting the ERRC bit in the CRS_ICR register.
0x40002008 C   FIELD 10w01 TRIMOVF: Trimming overflow or underflow This flag is set by hardware when the automatic trimming tries to over- or under-flow the TRIM value. An interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is cleared by software by setting the ERRC bit in the CRS_ICR register.
0x40002008 C   FIELD 15w01 FEDIR: Frequency error direction FEDIR is the counting direction of the frequency error counter latched in the time of the last SYNC event. It shows whether the actual frequency is below or above the target.
0x40002008 C   FIELD 16w16 FECAP: Frequency error capture FECAP is the frequency error counter value latched in the time ofthe last SYNC event. Refer to Section7.3.4: Frequency error evaluation and automatic trimming for more details about FECAP usage.
0x4000200C B  REGISTER ICR (rw): CRS interrupt flag clear register
0x4000200C C   FIELD 00w01 SYNCOKC: SYNC event OK clear flag Writing 1 to this bit clears the SYNCOKF flag in the CRS_ISR register.
0x4000200C C   FIELD 01w01 SYNCWARNC: SYNC warning clear flag Writing 1 to this bit clears the SYNCWARNF flag in the CRS_ISR register.
0x4000200C C   FIELD 02w01 ERRC: Error clear flag Writing 1 to this bit clears TRIMOVF, SYNCMISS and SYNCERR bits and consequently also the ERRF flag in the CRS_ISR register.
0x4000200C C   FIELD 03w01 ESYNCC: Expected SYNC clear flag Writing 1 to this bit clears the ESYNCF flag in the CRS_ISR register.
0x40002400 A PERIPHERAL TAMP
0x40002400 B  REGISTER CR1 (rw): control register 1
0x40002400 C   FIELD 00w01 TAMP1E: TAMP1E
0x40002400 C   FIELD 01w01 TAMP2E: TAMP2E
0x40002400 C   FIELD 02w01 TAMP3E: TAMP2E
0x40002400 C   FIELD 18w01 ITAMP3E: ITAMP3E
0x40002400 C   FIELD 19w01 ITAMP4E: ITAMP4E
0x40002400 C   FIELD 20w01 ITAMP5E: ITAMP5E
0x40002400 C   FIELD 21w01 ITAMP6E: ITAMP6E
0x40002404 B  REGISTER CR2 (rw): control register 2
0x40002404 C   FIELD 00w01 TAMP1NOER: TAMP1NOER
0x40002404 C   FIELD 01w01 TAMP2NOER: TAMP2NOER
0x40002404 C   FIELD 02w01 TAMP3NOER: TAMP3NOER
0x40002404 C   FIELD 16w01 TAMP1MSK: TAMP1MSK
0x40002404 C   FIELD 17w01 TAMP2MSK: TAMP2MSK
0x40002404 C   FIELD 18w01 TAMP3MSK: TAMP3MSK
0x40002404 C   FIELD 24w01 TAMP1TRG: TAMP1TRG
0x40002404 C   FIELD 25w01 TAMP2TRG: TAMP2TRG
0x40002404 C   FIELD 26w01 TAMP3TRG: TAMP3TRG
0x4000240C B  REGISTER FLTCR (rw): TAMP filter control register
0x4000240C C   FIELD 00w03 TAMPFREQ: TAMPFREQ
0x4000240C C   FIELD 03w02 TAMPFLT: TAMPFLT
0x4000240C C   FIELD 05w02 TAMPPRCH: TAMPPRCH
0x4000240C C   FIELD 07w01 TAMPPUDIS: TAMPPUDIS
0x4000242C B  REGISTER IER (rw): TAMP interrupt enable register
0x4000242C C   FIELD 00w01 TAMP1IE: TAMP1IE
0x4000242C C   FIELD 01w01 TAMP2IE: TAMP2IE
0x4000242C C   FIELD 02w01 TAMP3IE: TAMP3IE
0x4000242C C   FIELD 18w01 ITAMP3IE: ITAMP3IE
0x4000242C C   FIELD 19w01 ITAMP4IE: ITAMP4IE
0x4000242C C   FIELD 20w01 ITAMP5IE: ITAMP5IE
0x4000242C C   FIELD 21w01 ITAMP6IE: ITAMP6IE
0x40002430 B  REGISTER SR (ro): TAMP status register
0x40002430 C   FIELD 00w01 TAMP1F: TAMP1F
0x40002430 C   FIELD 01w01 TAMP2F: TAMP2F
0x40002430 C   FIELD 02w01 TAMP3F: TAMP3F
0x40002430 C   FIELD 18w01 ITAMP3F: ITAMP3F
0x40002430 C   FIELD 19w01 ITAMP4F: ITAMP4F
0x40002430 C   FIELD 20w01 ITAMP5F: ITAMP5F
0x40002430 C   FIELD 21w01 ITAMP6F: ITAMP6F
0x40002434 B  REGISTER MISR (ro): TAMP masked interrupt status register
0x40002434 C   FIELD 00w01 TAMP1MF: TAMP1MF:
0x40002434 C   FIELD 01w01 TAMP2MF: TAMP2MF
0x40002434 C   FIELD 02w01 TAMP3MF: TAMP3MF
0x40002434 C   FIELD 18w01 ITAMP3MF: ITAMP3MF
0x40002434 C   FIELD 19w01 ITAMP4MF: ITAMP4MF
0x40002434 C   FIELD 20w01 ITAMP5MF: ITAMP5MF
0x40002434 C   FIELD 21w01 ITAMP6MF: ITAMP6MF
0x4000243C B  REGISTER SCR (rw): TAMP status clear register
0x4000243C C   FIELD 00w01 CTAMP1F: CTAMP1F
0x4000243C C   FIELD 01w01 CTAMP2F: CTAMP2F
0x4000243C C   FIELD 02w01 CTAMP3F: CTAMP3F
0x4000243C C   FIELD 18w01 CITAMP3F: CITAMP3F
0x4000243C C   FIELD 19w01 CITAMP4F: CITAMP4F
0x4000243C C   FIELD 20w01 CITAMP5F: CITAMP5F
0x4000243C C   FIELD 21w01 CITAMP6F: CITAMP6F
0x40002500 B  REGISTER BKP0R (rw): TAMP backup register
0x40002500 C   FIELD 00w32 BKP: BKP
0x40002504 B  REGISTER BKP1R (rw): TAMP backup register
0x40002504 C   FIELD 00w32 BKP: BKP
0x40002508 B  REGISTER BKP2R (rw): TAMP backup register
0x40002508 C   FIELD 00w32 BKP: BKP
0x4000250C B  REGISTER BKP3R (rw): TAMP backup register
0x4000250C C   FIELD 00w32 BKP: BKP
0x40002510 B  REGISTER BKP4R (rw): TAMP backup register
0x40002510 C   FIELD 00w32 BKP: BKP
0x40002514 B  REGISTER BKP5R (rw): TAMP backup register
0x40002514 C   FIELD 00w32 BKP: BKP
0x40002518 B  REGISTER BKP6R (rw): TAMP backup register
0x40002518 C   FIELD 00w32 BKP: BKP
0x4000251C B  REGISTER BKP7R (rw): TAMP backup register
0x4000251C C   FIELD 00w32 BKP: BKP
0x40002520 B  REGISTER BKP8R (rw): TAMP backup register
0x40002520 C   FIELD 00w32 BKP: BKP
0x40002524 B  REGISTER BKP9R (rw): TAMP backup register
0x40002524 C   FIELD 00w32 BKP: BKP
0x40002528 B  REGISTER BKP10R (rw): TAMP backup register
0x40002528 C   FIELD 00w32 BKP: BKP
0x4000252C B  REGISTER BKP11R (rw): TAMP backup register
0x4000252C C   FIELD 00w32 BKP: BKP
0x40002530 B  REGISTER BKP12R (rw): TAMP backup register
0x40002530 C   FIELD 00w32 BKP: BKP
0x40002534 B  REGISTER BKP13R (rw): TAMP backup register
0x40002534 C   FIELD 00w32 BKP: BKP
0x40002538 B  REGISTER BKP14R (rw): TAMP backup register
0x40002538 C   FIELD 00w32 BKP: BKP
0x4000253C B  REGISTER BKP15R (rw): TAMP backup register
0x4000253C C   FIELD 00w32 BKP: BKP
0x40002540 B  REGISTER BKP16R (rw): TAMP backup register
0x40002540 C   FIELD 00w32 BKP: BKP
0x40002544 B  REGISTER BKP17R (rw): TAMP backup register
0x40002544 C   FIELD 00w32 BKP: BKP
0x40002548 B  REGISTER BKP18R (rw): TAMP backup register
0x40002548 C   FIELD 00w32 BKP: BKP
0x4000254C B  REGISTER BKP19R (rw): TAMP backup register
0x4000254C C   FIELD 00w32 BKP: BKP
0x40002550 B  REGISTER BKP20R (rw): TAMP backup register
0x40002550 C   FIELD 00w32 BKP: BKP
0x40002554 B  REGISTER BKP21R (rw): TAMP backup register
0x40002554 C   FIELD 00w32 BKP: BKP
0x40002558 B  REGISTER BKP22R (rw): TAMP backup register
0x40002558 C   FIELD 00w32 BKP: BKP
0x4000255C B  REGISTER BKP23R (rw): TAMP backup register
0x4000255C C   FIELD 00w32 BKP: BKP
0x40002560 B  REGISTER BKP24R (rw): TAMP backup register
0x40002560 C   FIELD 00w32 BKP: BKP
0x40002564 B  REGISTER BKP25R (rw): TAMP backup register
0x40002564 C   FIELD 00w32 BKP: BKP
0x40002568 B  REGISTER BKP26R (rw): TAMP backup register
0x40002568 C   FIELD 00w32 BKP: BKP
0x4000256C B  REGISTER BKP27R (rw): TAMP backup register
0x4000256C C   FIELD 00w32 BKP: BKP
0x40002570 B  REGISTER BKP28R (rw): TAMP backup register
0x40002570 C   FIELD 00w32 BKP: BKP
0x40002574 B  REGISTER BKP29R (rw): TAMP backup register
0x40002574 C   FIELD 00w32 BKP: BKP
0x40002578 B  REGISTER BKP30R (rw): TAMP backup register
0x40002578 C   FIELD 00w32 BKP: BKP
0x4000257C B  REGISTER BKP31R (rw): TAMP backup register
0x4000257C C   FIELD 00w32 BKP: BKP
0x40002800 A PERIPHERAL RTC
0x40002800 B  REGISTER TR (rw): time register
0x40002800 C   FIELD 00w04 SU: Second units in BCD format
0x40002800 C   FIELD 04w03 ST: Second tens in BCD format
0x40002800 C   FIELD 08w04 MNU: Minute units in BCD format
0x40002800 C   FIELD 12w03 MNT: Minute tens in BCD format
0x40002800 C   FIELD 16w04 HU: Hour units in BCD format
0x40002800 C   FIELD 20w02 HT: Hour tens in BCD format
0x40002800 C   FIELD 22w01 PM: AM/PM notation
0x40002804 B  REGISTER DR (rw): date register
0x40002804 C   FIELD 00w04 DU: Date units in BCD format
0x40002804 C   FIELD 04w02 DT: Date tens in BCD format
0x40002804 C   FIELD 08w04 MU: Month units in BCD format
0x40002804 C   FIELD 12w01 MT: Month tens in BCD format
0x40002804 C   FIELD 13w03 WDU: Week day units
0x40002804 C   FIELD 16w04 YU: Year units in BCD format
0x40002804 C   FIELD 20w04 YT: Year tens in BCD format
0x40002808 B  REGISTER SSR (ro): sub second register
0x40002808 C   FIELD 00w16 SS: Sub second value
0x4000280C B  REGISTER ICSR: initialization and status register
0x4000280C C   FIELD 00w01 ALRAWF (ro): Alarm A write flag
0x4000280C C   FIELD 01w01 ALRBWF (ro): Alarm B write flag
0x4000280C C   FIELD 02w01 WUTWF (ro): Wakeup timer write flag
0x4000280C C   FIELD 03w01 SHPF (rw): Shift operation pending
0x4000280C C   FIELD 04w01 INITS (ro): Initialization status flag
0x4000280C C   FIELD 05w01 RSF (rw): Registers synchronization flag
0x4000280C C   FIELD 06w01 INITF (ro): Initialization flag
0x4000280C C   FIELD 07w01 INIT (rw): Initialization mode
0x4000280C C   FIELD 16w01 RECALPF (ro): Recalibration pending Flag
0x40002810 B  REGISTER PRER (rw): prescaler register
0x40002810 C   FIELD 00w15 PREDIV_S: Synchronous prescaler factor
0x40002810 C   FIELD 16w07 PREDIV_A: Asynchronous prescaler factor
0x40002814 B  REGISTER WUTR (rw): wakeup timer register
0x40002814 C   FIELD 00w16 WUT: Wakeup auto-reload value bits
0x40002818 B  REGISTER CR (rw): control register
0x40002818 C   FIELD 00w03 WUCKSEL: Wakeup clock selection
0x40002818 C   FIELD 03w01 TSEDGE: Time-stamp event active edge
0x40002818 C   FIELD 04w01 REFCKON: Reference clock detection enable (50 or 60 Hz)
0x40002818 C   FIELD 05w01 BYPSHAD: Bypass the shadow registers
0x40002818 C   FIELD 06w01 FMT: Hour format
0x40002818 C   FIELD 08w01 ALRAE: Alarm A enable
0x40002818 C   FIELD 09w01 ALRBE: Alarm B enable
0x40002818 C   FIELD 10w01 WUTE: Wakeup timer enable
0x40002818 C   FIELD 11w01 TSE: Time stamp enable
0x40002818 C   FIELD 12w01 ALRAIE: Alarm A interrupt enable
0x40002818 C   FIELD 13w01 ALRBIE: Alarm B interrupt enable
0x40002818 C   FIELD 14w01 WUTIE: Wakeup timer interrupt enable
0x40002818 C   FIELD 15w01 TSIE: Time-stamp interrupt enable
0x40002818 C   FIELD 16w01 ADD1H: Add 1 hour (summer time change)
0x40002818 C   FIELD 17w01 SUB1H: Subtract 1 hour (winter time change)
0x40002818 C   FIELD 18w01 BKP: Backup
0x40002818 C   FIELD 19w01 COSEL: Calibration output selection
0x40002818 C   FIELD 20w01 POL: Output polarity
0x40002818 C   FIELD 21w02 OSEL: Output selection
0x40002818 C   FIELD 23w01 COE: Calibration output enable
0x40002818 C   FIELD 24w01 ITSE: timestamp on internal event enable
0x40002818 C   FIELD 25w01 TAMPTS: TAMPTS
0x40002818 C   FIELD 26w01 TAMPOE: TAMPOE
0x40002818 C   FIELD 29w01 TAMPALRM_PU: TAMPALRM_PU
0x40002818 C   FIELD 30w01 TAMPALRM_TYPE: TAMPALRM_TYPE
0x40002818 C   FIELD 31w01 OUT2EN: OUT2EN
0x40002824 B  REGISTER WPR (wo): write protection register
0x40002824 C   FIELD 00w08 KEY: Write protection key
0x40002828 B  REGISTER CALR (rw): calibration register
0x40002828 C   FIELD 00w09 CALM: Calibration minus
0x40002828 C   FIELD 13w01 CALW16: Use a 16-second calibration cycle period
0x40002828 C   FIELD 14w01 CALW8: Use an 8-second calibration cycle period
0x40002828 C   FIELD 15w01 CALP: Increase frequency of RTC by 488.5 ppm
0x4000282C B  REGISTER SHIFTR (wo): shift control register
0x4000282C C   FIELD 00w15 SUBFS: Subtract a fraction of a second
0x4000282C C   FIELD 31w01 ADD1S: Add one second
0x40002830 B  REGISTER TSTR (=TR): time stamp time register
0x40002834 B  REGISTER TSDR (=DR): time stamp date register
0x40002838 B  REGISTER TSSSR (=SSR): timestamp sub second register
0x40002840 B  REGISTER ALRMAR (rw): Alarm A register
0x40002840 C   FIELD 00w04 SU: Second units in BCD format
0x40002840 C   FIELD 04w03 ST: Second tens in BCD format
0x40002840 C   FIELD 07w01 MSK1: Alarm seconds mask
0x40002840 C   FIELD 08w04 MNU: Minute units in BCD format
0x40002840 C   FIELD 12w03 MNT: Minute tens in BCD format
0x40002840 C   FIELD 15w01 MSK2: Alarm minutes mask
0x40002840 C   FIELD 16w04 HU: Hour units in BCD format
0x40002840 C   FIELD 20w02 HT: Hour tens in BCD format
0x40002840 C   FIELD 22w01 PM: AM/PM notation
0x40002840 C   FIELD 23w01 MSK3: Alarm hours mask
0x40002840 C   FIELD 24w04 DU: Date units or day in BCD format
0x40002840 C   FIELD 28w02 DT: Date tens in BCD format
0x40002840 C   FIELD 30w01 WDSEL: Week day selection
0x40002840 C   FIELD 31w01 MSK4: Alarm date mask
0x40002844 B  REGISTER ALRMASSR (rw): Alarm A sub-second register
0x40002844 C   FIELD 00w15 SS: Sub seconds value
0x40002844 C   FIELD 24w04 MASKSS: Mask the most-significant bits starting at this bit
0x40002848 B  REGISTER ALRMBR (rw): Alarm B register
0x40002848 C   FIELD 00w04 SU: Second units in BCD format
0x40002848 C   FIELD 04w03 ST: Second tens in BCD format
0x40002848 C   FIELD 07w01 MSK1: Alarm seconds mask
0x40002848 C   FIELD 08w04 MNU: Minute units in BCD format
0x40002848 C   FIELD 12w03 MNT: Minute tens in BCD format
0x40002848 C   FIELD 15w01 MSK2: Alarm minutes mask
0x40002848 C   FIELD 16w04 HU: Hour units in BCD format
0x40002848 C   FIELD 20w02 HT: Hour tens in BCD format
0x40002848 C   FIELD 22w01 PM: AM/PM notation
0x40002848 C   FIELD 23w01 MSK3: Alarm hours mask
0x40002848 C   FIELD 24w04 DU: Date units or day in BCD format
0x40002848 C   FIELD 28w02 DT: Date tens in BCD format
0x40002848 C   FIELD 30w01 WDSEL: Week day selection
0x40002848 C   FIELD 31w01 MSK4: Alarm date mask
0x4000284C B  REGISTER ALRMBSSR (rw): Alarm B sub-second register
0x4000284C C   FIELD 00w15 SS: Sub seconds value
0x4000284C C   FIELD 24w04 MASKSS: Mask the most-significant bits starting at this bit
0x40002850 B  REGISTER SR (ro): status register
0x40002850 C   FIELD 00w01 ALRAF: Alarm A flag
0x40002850 C   FIELD 01w01 ALRBF: Alarm B flag
0x40002850 C   FIELD 02w01 WUTF: WUTF
0x40002850 C   FIELD 03w01 TSF: TSF
0x40002850 C   FIELD 04w01 TSOVF: TSOVF
0x40002850 C   FIELD 05w01 ITSF: ITSF
0x40002854 B  REGISTER MISR (ro): status register
0x40002854 C   FIELD 00w01 ALRAMF: Alarm A masked flag
0x40002854 C   FIELD 01w01 ALRBMF: Alarm B masked flag
0x40002854 C   FIELD 02w01 WUTMF: WUTMF
0x40002854 C   FIELD 03w01 TSMF: TSMF
0x40002854 C   FIELD 04w01 TSOVMF: TSOVMF
0x40002854 C   FIELD 05w01 ITSMF: ITSMF
0x4000285C B  REGISTER SCR (wo): status register
0x4000285C C   FIELD 00w01 CALRAF: CALRAF
0x4000285C C   FIELD 01w01 CALRBF: CALRBF
0x4000285C C   FIELD 02w01 CWUTF: CWUTF
0x4000285C C   FIELD 03w01 CTSF: CTSF
0x4000285C C   FIELD 04w01 CTSOVF: CTSOVF
0x4000285C C   FIELD 05w01 CITSF: CITSF
0x40002C00 A PERIPHERAL WWDG
0x40002C00 B  REGISTER CR (rw): Control register
0x40002C00 C   FIELD 00w07 T: 7-bit counter (MSB to LSB)
0x40002C00 C   FIELD 07w01 WDGA: Activation bit
0x40002C04 B  REGISTER CFR (rw): Configuration register
0x40002C04 C   FIELD 00w07 W: 7-bit window value
0x40002C04 C   FIELD 09w01 EWI: Early wakeup interrupt
0x40002C04 C   FIELD 11w03 WDGTB: Timer base
0x40002C08 B  REGISTER SR (rw): Status register
0x40002C08 C   FIELD 00w01 EWIF: Early wakeup interrupt flag
0x40003000 A PERIPHERAL IWDG
0x40003000 B  REGISTER KR (wo): Key register
0x40003000 C   FIELD 00w16 KEY: Key value (write only, read 0x0000)
0x40003004 B  REGISTER PR (rw): Prescaler register
0x40003004 C   FIELD 00w03 PR: Prescaler divider
0x40003008 B  REGISTER RLR (rw): Reload register
0x40003008 C   FIELD 00w12 RL: Watchdog counter reload value
0x4000300C B  REGISTER SR (ro): Status register
0x4000300C C   FIELD 00w01 PVU: Watchdog prescaler value update
0x4000300C C   FIELD 01w01 RVU: Watchdog counter reload value update
0x4000300C C   FIELD 02w01 WVU: Watchdog counter window value update
0x40003010 B  REGISTER WINR (rw): Window register
0x40003010 C   FIELD 00w12 WIN: Watchdog counter window value
0x40003800 A PERIPHERAL SPI2
0x40003800 B  REGISTER CR1 (rw): control register 1
0x40003800 C   FIELD 00w01 CPHA: Clock phase
0x40003800 C   FIELD 01w01 CPOL: Clock polarity
0x40003800 C   FIELD 02w01 MSTR: Master selection
0x40003800 C   FIELD 03w03 BR: Baud rate control
0x40003800 C   FIELD 06w01 SPE: SPI enable
0x40003800 C   FIELD 07w01 LSBFIRST: Frame format
0x40003800 C   FIELD 08w01 SSI: Internal slave select
0x40003800 C   FIELD 09w01 SSM: Software slave management
0x40003800 C   FIELD 10w01 RXONLY: Receive only
0x40003800 C   FIELD 11w01 DFF: Data frame format
0x40003800 C   FIELD 12w01 CRCNEXT: CRC transfer next
0x40003800 C   FIELD 13w01 CRCEN: Hardware CRC calculation enable
0x40003800 C   FIELD 14w01 BIDIOE: Output enable in bidirectional mode
0x40003800 C   FIELD 15w01 BIDIMODE: Bidirectional data mode enable
0x40003804 B  REGISTER CR2 (rw): control register 2
0x40003804 C   FIELD 00w01 RXDMAEN: Rx buffer DMA enable
0x40003804 C   FIELD 01w01 TXDMAEN: Tx buffer DMA enable
0x40003804 C   FIELD 02w01 SSOE: SS output enable
0x40003804 C   FIELD 03w01 NSSP: NSS pulse management
0x40003804 C   FIELD 04w01 FRF: Frame format
0x40003804 C   FIELD 05w01 ERRIE: Error interrupt enable
0x40003804 C   FIELD 06w01 RXNEIE: RX buffer not empty interrupt enable
0x40003804 C   FIELD 07w01 TXEIE: Tx buffer empty interrupt enable
0x40003804 C   FIELD 08w04 DS: Data size
0x40003804 C   FIELD 12w01 FRXTH: FIFO reception threshold
0x40003804 C   FIELD 13w01 LDMA_RX: Last DMA transfer for reception
0x40003804 C   FIELD 14w01 LDMA_TX: Last DMA transfer for transmission
0x40003808 B  REGISTER SR: status register
0x40003808 C   FIELD 00w01 RXNE (ro): Receive buffer not empty
0x40003808 C   FIELD 01w01 TXE (ro): Transmit buffer empty
0x40003808 C   FIELD 04w01 CRCERR (rw): CRC error flag
0x40003808 C   FIELD 05w01 MODF (ro): Mode fault
0x40003808 C   FIELD 06w01 OVR (ro): Overrun flag
0x40003808 C   FIELD 07w01 BSY (ro): Busy flag
0x40003808 C   FIELD 08w01 TIFRFE (ro): TI frame format error
0x40003808 C   FIELD 09w02 FRLVL (ro): FIFO reception level
0x40003808 C   FIELD 11w02 FTLVL (ro): FIFO transmission level
0x4000380C B  REGISTER DR (rw): data register
0x4000380C B  REGISTER DR8 (rw): Direct 8-bit access to data register
0x4000380C C   FIELD 00w08 DR: Data register
0x4000380C C   FIELD 00w16 DR: Data register
0x40003810 B  REGISTER CRCPR (rw): CRC polynomial register
0x40003810 C   FIELD 00w16 CRCPOLY: CRC polynomial register
0x40003814 B  REGISTER RXCRCR (ro): RX CRC register
0x40003814 C   FIELD 00w16 RxCRC: Rx CRC register
0x40003818 B  REGISTER TXCRCR (ro): TX CRC register
0x40003818 C   FIELD 00w16 TxCRC: Tx CRC register
0x4000381C B  REGISTER I2SCFGR (rw): configuration register
0x4000381C C   FIELD 00w01 CHLEN: CHLEN
0x4000381C C   FIELD 01w02 DATLEN: DATLEN
0x4000381C C   FIELD 03w01 CKPOL: CKPOL
0x4000381C C   FIELD 04w02 I2SSTD: I2SSTD
0x4000381C C   FIELD 07w01 PCMSYNC: PCMSYNC
0x4000381C C   FIELD 08w02 I2SCFG: I2SCFG
0x4000381C C   FIELD 10w01 I2SE: I2SE
0x4000381C C   FIELD 11w01 I2SMOD: I2SMOD
0x40003820 B  REGISTER I2SPR (rw): prescaler register
0x40003820 C   FIELD 00w08 I2SDIV: I2SDIV
0x40003820 C   FIELD 08w01 ODD: ODD
0x40003820 C   FIELD 09w01 MCKOE: MCKOE
0x40003C00 A PERIPHERAL SPI3
0x40003C00 B  REGISTER CR1 (rw): control register 1
0x40003C00 C   FIELD 00w01 CPHA: Clock phase
0x40003C00 C   FIELD 01w01 CPOL: Clock polarity
0x40003C00 C   FIELD 02w01 MSTR: Master selection
0x40003C00 C   FIELD 03w03 BR: Baud rate control
0x40003C00 C   FIELD 06w01 SPE: SPI enable
0x40003C00 C   FIELD 07w01 LSBFIRST: Frame format
0x40003C00 C   FIELD 08w01 SSI: Internal slave select
0x40003C00 C   FIELD 09w01 SSM: Software slave management
0x40003C00 C   FIELD 10w01 RXONLY: Receive only
0x40003C00 C   FIELD 11w01 DFF: Data frame format
0x40003C00 C   FIELD 12w01 CRCNEXT: CRC transfer next
0x40003C00 C   FIELD 13w01 CRCEN: Hardware CRC calculation enable
0x40003C00 C   FIELD 14w01 BIDIOE: Output enable in bidirectional mode
0x40003C00 C   FIELD 15w01 BIDIMODE: Bidirectional data mode enable
0x40003C04 B  REGISTER CR2 (rw): control register 2
0x40003C04 C   FIELD 00w01 RXDMAEN: Rx buffer DMA enable
0x40003C04 C   FIELD 01w01 TXDMAEN: Tx buffer DMA enable
0x40003C04 C   FIELD 02w01 SSOE: SS output enable
0x40003C04 C   FIELD 03w01 NSSP: NSS pulse management
0x40003C04 C   FIELD 04w01 FRF: Frame format
0x40003C04 C   FIELD 05w01 ERRIE: Error interrupt enable
0x40003C04 C   FIELD 06w01 RXNEIE: RX buffer not empty interrupt enable
0x40003C04 C   FIELD 07w01 TXEIE: Tx buffer empty interrupt enable
0x40003C04 C   FIELD 08w04 DS: Data size
0x40003C04 C   FIELD 12w01 FRXTH: FIFO reception threshold
0x40003C04 C   FIELD 13w01 LDMA_RX: Last DMA transfer for reception
0x40003C04 C   FIELD 14w01 LDMA_TX: Last DMA transfer for transmission
0x40003C08 B  REGISTER SR: status register
0x40003C08 C   FIELD 00w01 RXNE (ro): Receive buffer not empty
0x40003C08 C   FIELD 01w01 TXE (ro): Transmit buffer empty
0x40003C08 C   FIELD 04w01 CRCERR (rw): CRC error flag
0x40003C08 C   FIELD 05w01 MODF (ro): Mode fault
0x40003C08 C   FIELD 06w01 OVR (ro): Overrun flag
0x40003C08 C   FIELD 07w01 BSY (ro): Busy flag
0x40003C08 C   FIELD 08w01 TIFRFE (ro): TI frame format error
0x40003C08 C   FIELD 09w02 FRLVL (ro): FIFO reception level
0x40003C08 C   FIELD 11w02 FTLVL (ro): FIFO transmission level
0x40003C0C B  REGISTER DR (rw): data register
0x40003C0C B  REGISTER DR8 (rw): Direct 8-bit access to data register
0x40003C0C C   FIELD 00w08 DR: Data register
0x40003C0C C   FIELD 00w16 DR: Data register
0x40003C10 B  REGISTER CRCPR (rw): CRC polynomial register
0x40003C10 C   FIELD 00w16 CRCPOLY: CRC polynomial register
0x40003C14 B  REGISTER RXCRCR (ro): RX CRC register
0x40003C14 C   FIELD 00w16 RxCRC: Rx CRC register
0x40003C18 B  REGISTER TXCRCR (ro): TX CRC register
0x40003C18 C   FIELD 00w16 TxCRC: Tx CRC register
0x40003C1C B  REGISTER I2SCFGR (rw): configuration register
0x40003C1C C   FIELD 00w01 CHLEN: CHLEN
0x40003C1C C   FIELD 01w02 DATLEN: DATLEN
0x40003C1C C   FIELD 03w01 CKPOL: CKPOL
0x40003C1C C   FIELD 04w02 I2SSTD: I2SSTD
0x40003C1C C   FIELD 07w01 PCMSYNC: PCMSYNC
0x40003C1C C   FIELD 08w02 I2SCFG: I2SCFG
0x40003C1C C   FIELD 10w01 I2SE: I2SE
0x40003C1C C   FIELD 11w01 I2SMOD: I2SMOD
0x40003C20 B  REGISTER I2SPR (rw): prescaler register
0x40003C20 C   FIELD 00w08 I2SDIV: I2SDIV
0x40003C20 C   FIELD 08w01 ODD: ODD
0x40003C20 C   FIELD 09w01 MCKOE: MCKOE
0x40004400 A PERIPHERAL USART2
0x40004400 B  REGISTER CR1 (rw): Control register 1
0x40004400 C   FIELD 00w01 UE: USART enable
0x40004400 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40004400 C   FIELD 02w01 RE: Receiver enable
0x40004400 C   FIELD 03w01 TE: Transmitter enable
0x40004400 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40004400 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40004400 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40004400 C   FIELD 07w01 TXEIE: interrupt enable
0x40004400 C   FIELD 08w01 PEIE: PE interrupt enable
0x40004400 C   FIELD 09w01 PS: Parity selection
0x40004400 C   FIELD 10w01 PCE: Parity control enable
0x40004400 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40004400 C   FIELD 12w01 M0: Word length
0x40004400 C   FIELD 13w01 MME: Mute mode enable
0x40004400 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40004400 C   FIELD 15w01 OVER8: Oversampling mode
0x40004400 C   FIELD 16w05 DEDT: Driver Enable de-assertion time
0x40004400 C   FIELD 21w05 DEAT: Driver Enable assertion time
0x40004400 C   FIELD 26w01 RTOIE: Receiver timeout interrupt enable
0x40004400 C   FIELD 27w01 EOBIE: End of Block interrupt enable
0x40004400 C   FIELD 28w01 M1: M1
0x40004400 C   FIELD 29w01 FIFOEN: FIFOEN
0x40004400 C   FIELD 30w01 TXFEIE: TXFEIE
0x40004400 C   FIELD 31w01 RXFFIE: RXFFIE
0x40004404 B  REGISTER CR2 (rw): Control register 2
0x40004404 C   FIELD 00w01 SLVEN: SLVEN
0x40004404 C   FIELD 03w01 DIS_NSS: DIS_NSS
0x40004404 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40004404 C   FIELD 05w01 LBDL: LIN break detection length
0x40004404 C   FIELD 06w01 LBDIE: LIN break detection interrupt enable
0x40004404 C   FIELD 08w01 LBCL: Last bit clock pulse
0x40004404 C   FIELD 09w01 CPHA: Clock phase
0x40004404 C   FIELD 10w01 CPOL: Clock polarity
0x40004404 C   FIELD 11w01 CLKEN: Clock enable
0x40004404 C   FIELD 12w02 STOP: STOP bits
0x40004404 C   FIELD 14w01 LINEN: LIN mode enable
0x40004404 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40004404 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40004404 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40004404 C   FIELD 18w01 DATAINV: Binary data inversion
0x40004404 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40004404 C   FIELD 20w01 ABREN: Auto baud rate enable
0x40004404 C   FIELD 21w02 ABRMOD: Auto baud rate mode
0x40004404 C   FIELD 23w01 RTOEN: Receiver timeout enable
0x40004404 C   FIELD 24w08 ADD: Address of the USART node
0x40004408 B  REGISTER CR3 (rw): Control register 3
0x40004408 C   FIELD 00w01 EIE: Error interrupt enable
0x40004408 C   FIELD 01w01 IREN: Ir mode enable
0x40004408 C   FIELD 02w01 IRLP: Ir low-power
0x40004408 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40004408 C   FIELD 04w01 NACK: Smartcard NACK enable
0x40004408 C   FIELD 05w01 SCEN: Smartcard mode enable
0x40004408 C   FIELD 06w01 DMAR: DMA enable receiver
0x40004408 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40004408 C   FIELD 08w01 RTSE: RTS enable
0x40004408 C   FIELD 09w01 CTSE: CTS enable
0x40004408 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40004408 C   FIELD 11w01 ONEBIT: One sample bit method enable
0x40004408 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40004408 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40004408 C   FIELD 14w01 DEM: Driver enable mode
0x40004408 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40004408 C   FIELD 17w03 SCARCNT: Smartcard auto-retry count
0x40004408 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40004408 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40004408 C   FIELD 23w01 TXFTIE: TXFTIE
0x40004408 C   FIELD 24w01 TCBGTIE: TCBGTIE
0x40004408 C   FIELD 25w03 RXFTCFG: RXFTCFG
0x40004408 C   FIELD 28w01 RXFTIE: RXFTIE
0x40004408 C   FIELD 29w03 TXFTCFG: TXFTCFG
0x4000440C B  REGISTER BRR (rw): Baud rate register
0x4000440C C   FIELD 00w16 BRR: DIV_Mantissa
0x40004410 B  REGISTER GTPR (rw): Guard time and prescaler register
0x40004410 C   FIELD 00w08 PSC: Prescaler value
0x40004410 C   FIELD 08w08 GT: Guard time value
0x40004414 B  REGISTER RTOR (rw): Receiver timeout register
0x40004414 C   FIELD 00w24 RTO: Receiver timeout value
0x40004414 C   FIELD 24w08 BLEN: Block Length
0x40004418 B  REGISTER RQR (wo): Request register
0x40004418 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40004418 C   FIELD 01w01 SBKRQ: Send break request
0x40004418 C   FIELD 02w01 MMRQ: Mute mode request
0x40004418 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40004418 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x4000441C B  REGISTER ISR (ro): Interrupt & status register
0x4000441C C   FIELD 00w01 PE: PE
0x4000441C C   FIELD 01w01 FE: FE
0x4000441C C   FIELD 02w01 NF: NF
0x4000441C C   FIELD 03w01 ORE: ORE
0x4000441C C   FIELD 04w01 IDLE: IDLE
0x4000441C C   FIELD 05w01 RXNE: RXNE
0x4000441C C   FIELD 06w01 TC: TC
0x4000441C C   FIELD 07w01 TXE: TXE
0x4000441C C   FIELD 08w01 LBDF: LBDF
0x4000441C C   FIELD 09w01 CTSIF: CTSIF
0x4000441C C   FIELD 10w01 CTS: CTS
0x4000441C C   FIELD 11w01 RTOF: RTOF
0x4000441C C   FIELD 12w01 EOBF: EOBF
0x4000441C C   FIELD 13w01 UDR: UDR
0x4000441C C   FIELD 14w01 ABRE: ABRE
0x4000441C C   FIELD 15w01 ABRF: ABRF
0x4000441C C   FIELD 16w01 BUSY: BUSY
0x4000441C C   FIELD 17w01 CMF: CMF
0x4000441C C   FIELD 18w01 SBKF: SBKF
0x4000441C C   FIELD 19w01 RWU: RWU
0x4000441C C   FIELD 20w01 WUF: WUF
0x4000441C C   FIELD 21w01 TEACK: TEACK
0x4000441C C   FIELD 22w01 REACK: REACK
0x4000441C C   FIELD 23w01 TXFE: TXFE
0x4000441C C   FIELD 24w01 RXFF: RXFF
0x4000441C C   FIELD 25w01 TCBGT: TCBGT
0x4000441C C   FIELD 26w01 RXFT: RXFT
0x4000441C C   FIELD 27w01 TXFT: TXFT
0x40004420 B  REGISTER ICR (wo): Interrupt flag clear register
0x40004420 C   FIELD 00w01 PECF: Parity error clear flag
0x40004420 C   FIELD 01w01 FECF: Framing error clear flag
0x40004420 C   FIELD 02w01 NCF: Noise detected clear flag
0x40004420 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40004420 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40004420 C   FIELD 05w01 TXFECF: TXFECF
0x40004420 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40004420 C   FIELD 07w01 TCBGTCF: TCBGTCF
0x40004420 C   FIELD 08w01 LBDCF: LIN break detection clear flag
0x40004420 C   FIELD 09w01 CTSCF: CTS clear flag
0x40004420 C   FIELD 11w01 RTOCF: Receiver timeout clear flag
0x40004420 C   FIELD 12w01 EOBCF: End of block clear flag
0x40004420 C   FIELD 13w01 UDRCF: UDRCF
0x40004420 C   FIELD 17w01 CMCF: Character match clear flag
0x40004420 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40004424 B  REGISTER RDR (ro): Receive data register
0x40004424 C   FIELD 00w09 RDR: Receive data value
0x40004428 B  REGISTER TDR (rw): Transmit data register
0x40004428 C   FIELD 00w09 TDR: Transmit data value
0x4000442C B  REGISTER PRESC (rw): USART prescaler register
0x4000442C C   FIELD 00w04 PRESCALER: PRESCALER
0x40004800 A PERIPHERAL USART3
0x40004800 B  REGISTER CR1 (rw): Control register 1
0x40004800 C   FIELD 00w01 UE: USART enable
0x40004800 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40004800 C   FIELD 02w01 RE: Receiver enable
0x40004800 C   FIELD 03w01 TE: Transmitter enable
0x40004800 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40004800 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40004800 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40004800 C   FIELD 07w01 TXEIE: interrupt enable
0x40004800 C   FIELD 08w01 PEIE: PE interrupt enable
0x40004800 C   FIELD 09w01 PS: Parity selection
0x40004800 C   FIELD 10w01 PCE: Parity control enable
0x40004800 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40004800 C   FIELD 12w01 M0: Word length
0x40004800 C   FIELD 13w01 MME: Mute mode enable
0x40004800 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40004800 C   FIELD 15w01 OVER8: Oversampling mode
0x40004800 C   FIELD 16w05 DEDT: Driver Enable de-assertion time
0x40004800 C   FIELD 21w05 DEAT: Driver Enable assertion time
0x40004800 C   FIELD 26w01 RTOIE: Receiver timeout interrupt enable
0x40004800 C   FIELD 27w01 EOBIE: End of Block interrupt enable
0x40004800 C   FIELD 28w01 M1: M1
0x40004800 C   FIELD 29w01 FIFOEN: FIFOEN
0x40004800 C   FIELD 30w01 TXFEIE: TXFEIE
0x40004800 C   FIELD 31w01 RXFFIE: RXFFIE
0x40004804 B  REGISTER CR2 (rw): Control register 2
0x40004804 C   FIELD 00w01 SLVEN: SLVEN
0x40004804 C   FIELD 03w01 DIS_NSS: DIS_NSS
0x40004804 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40004804 C   FIELD 05w01 LBDL: LIN break detection length
0x40004804 C   FIELD 06w01 LBDIE: LIN break detection interrupt enable
0x40004804 C   FIELD 08w01 LBCL: Last bit clock pulse
0x40004804 C   FIELD 09w01 CPHA: Clock phase
0x40004804 C   FIELD 10w01 CPOL: Clock polarity
0x40004804 C   FIELD 11w01 CLKEN: Clock enable
0x40004804 C   FIELD 12w02 STOP: STOP bits
0x40004804 C   FIELD 14w01 LINEN: LIN mode enable
0x40004804 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40004804 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40004804 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40004804 C   FIELD 18w01 DATAINV: Binary data inversion
0x40004804 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40004804 C   FIELD 20w01 ABREN: Auto baud rate enable
0x40004804 C   FIELD 21w02 ABRMOD: Auto baud rate mode
0x40004804 C   FIELD 23w01 RTOEN: Receiver timeout enable
0x40004804 C   FIELD 24w08 ADD: Address of the USART node
0x40004808 B  REGISTER CR3 (rw): Control register 3
0x40004808 C   FIELD 00w01 EIE: Error interrupt enable
0x40004808 C   FIELD 01w01 IREN: Ir mode enable
0x40004808 C   FIELD 02w01 IRLP: Ir low-power
0x40004808 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40004808 C   FIELD 04w01 NACK: Smartcard NACK enable
0x40004808 C   FIELD 05w01 SCEN: Smartcard mode enable
0x40004808 C   FIELD 06w01 DMAR: DMA enable receiver
0x40004808 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40004808 C   FIELD 08w01 RTSE: RTS enable
0x40004808 C   FIELD 09w01 CTSE: CTS enable
0x40004808 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40004808 C   FIELD 11w01 ONEBIT: One sample bit method enable
0x40004808 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40004808 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40004808 C   FIELD 14w01 DEM: Driver enable mode
0x40004808 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40004808 C   FIELD 17w03 SCARCNT: Smartcard auto-retry count
0x40004808 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40004808 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40004808 C   FIELD 23w01 TXFTIE: TXFTIE
0x40004808 C   FIELD 24w01 TCBGTIE: TCBGTIE
0x40004808 C   FIELD 25w03 RXFTCFG: RXFTCFG
0x40004808 C   FIELD 28w01 RXFTIE: RXFTIE
0x40004808 C   FIELD 29w03 TXFTCFG: TXFTCFG
0x4000480C B  REGISTER BRR (rw): Baud rate register
0x4000480C C   FIELD 00w16 BRR: DIV_Mantissa
0x40004810 B  REGISTER GTPR (rw): Guard time and prescaler register
0x40004810 C   FIELD 00w08 PSC: Prescaler value
0x40004810 C   FIELD 08w08 GT: Guard time value
0x40004814 B  REGISTER RTOR (rw): Receiver timeout register
0x40004814 C   FIELD 00w24 RTO: Receiver timeout value
0x40004814 C   FIELD 24w08 BLEN: Block Length
0x40004818 B  REGISTER RQR (wo): Request register
0x40004818 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40004818 C   FIELD 01w01 SBKRQ: Send break request
0x40004818 C   FIELD 02w01 MMRQ: Mute mode request
0x40004818 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40004818 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x4000481C B  REGISTER ISR (ro): Interrupt & status register
0x4000481C C   FIELD 00w01 PE: PE
0x4000481C C   FIELD 01w01 FE: FE
0x4000481C C   FIELD 02w01 NF: NF
0x4000481C C   FIELD 03w01 ORE: ORE
0x4000481C C   FIELD 04w01 IDLE: IDLE
0x4000481C C   FIELD 05w01 RXNE: RXNE
0x4000481C C   FIELD 06w01 TC: TC
0x4000481C C   FIELD 07w01 TXE: TXE
0x4000481C C   FIELD 08w01 LBDF: LBDF
0x4000481C C   FIELD 09w01 CTSIF: CTSIF
0x4000481C C   FIELD 10w01 CTS: CTS
0x4000481C C   FIELD 11w01 RTOF: RTOF
0x4000481C C   FIELD 12w01 EOBF: EOBF
0x4000481C C   FIELD 13w01 UDR: UDR
0x4000481C C   FIELD 14w01 ABRE: ABRE
0x4000481C C   FIELD 15w01 ABRF: ABRF
0x4000481C C   FIELD 16w01 BUSY: BUSY
0x4000481C C   FIELD 17w01 CMF: CMF
0x4000481C C   FIELD 18w01 SBKF: SBKF
0x4000481C C   FIELD 19w01 RWU: RWU
0x4000481C C   FIELD 20w01 WUF: WUF
0x4000481C C   FIELD 21w01 TEACK: TEACK
0x4000481C C   FIELD 22w01 REACK: REACK
0x4000481C C   FIELD 23w01 TXFE: TXFE
0x4000481C C   FIELD 24w01 RXFF: RXFF
0x4000481C C   FIELD 25w01 TCBGT: TCBGT
0x4000481C C   FIELD 26w01 RXFT: RXFT
0x4000481C C   FIELD 27w01 TXFT: TXFT
0x40004820 B  REGISTER ICR (wo): Interrupt flag clear register
0x40004820 C   FIELD 00w01 PECF: Parity error clear flag
0x40004820 C   FIELD 01w01 FECF: Framing error clear flag
0x40004820 C   FIELD 02w01 NCF: Noise detected clear flag
0x40004820 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40004820 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40004820 C   FIELD 05w01 TXFECF: TXFECF
0x40004820 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40004820 C   FIELD 07w01 TCBGTCF: TCBGTCF
0x40004820 C   FIELD 08w01 LBDCF: LIN break detection clear flag
0x40004820 C   FIELD 09w01 CTSCF: CTS clear flag
0x40004820 C   FIELD 11w01 RTOCF: Receiver timeout clear flag
0x40004820 C   FIELD 12w01 EOBCF: End of block clear flag
0x40004820 C   FIELD 13w01 UDRCF: UDRCF
0x40004820 C   FIELD 17w01 CMCF: Character match clear flag
0x40004820 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40004824 B  REGISTER RDR (ro): Receive data register
0x40004824 C   FIELD 00w09 RDR: Receive data value
0x40004828 B  REGISTER TDR (rw): Transmit data register
0x40004828 C   FIELD 00w09 TDR: Transmit data value
0x4000482C B  REGISTER PRESC (rw): USART prescaler register
0x4000482C C   FIELD 00w04 PRESCALER: PRESCALER
0x40004C00 A PERIPHERAL UART4
0x40004C00 B  REGISTER CR1 (rw): Control register 1
0x40004C00 C   FIELD 00w01 UE: USART enable
0x40004C00 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40004C00 C   FIELD 02w01 RE: Receiver enable
0x40004C00 C   FIELD 03w01 TE: Transmitter enable
0x40004C00 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40004C00 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40004C00 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40004C00 C   FIELD 07w01 TXEIE: interrupt enable
0x40004C00 C   FIELD 08w01 PEIE: PE interrupt enable
0x40004C00 C   FIELD 09w01 PS: Parity selection
0x40004C00 C   FIELD 10w01 PCE: Parity control enable
0x40004C00 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40004C00 C   FIELD 12w01 M0: Word length
0x40004C00 C   FIELD 13w01 MME: Mute mode enable
0x40004C00 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40004C00 C   FIELD 15w01 OVER8: Oversampling mode
0x40004C00 C   FIELD 16w01 DEDT0: DEDT0
0x40004C00 C   FIELD 17w01 DEDT1: DEDT1
0x40004C00 C   FIELD 18w01 DEDT2: DEDT2
0x40004C00 C   FIELD 19w01 DEDT3: DEDT3
0x40004C00 C   FIELD 20w01 DEDT4: Driver Enable de-assertion time
0x40004C00 C   FIELD 21w01 DEAT0: DEAT0
0x40004C00 C   FIELD 22w01 DEAT1: DEAT1
0x40004C00 C   FIELD 23w01 DEAT2: DEAT2
0x40004C00 C   FIELD 24w01 DEAT3: DEAT3
0x40004C00 C   FIELD 25w01 DEAT4: Driver Enable assertion time
0x40004C00 C   FIELD 26w01 RTOIE: Receiver timeout interrupt enable
0x40004C00 C   FIELD 27w01 EOBIE: End of Block interrupt enable
0x40004C00 C   FIELD 28w01 M1: M1
0x40004C00 C   FIELD 29w01 FIFOEN: FIFOEN
0x40004C00 C   FIELD 30w01 TXFEIE: TXFEIE
0x40004C00 C   FIELD 31w01 RXFFIE: RXFFIE
0x40004C04 B  REGISTER CR2 (rw): Control register 2
0x40004C04 C   FIELD 00w01 SLVEN: SLVEN
0x40004C04 C   FIELD 03w01 DIS_NSS: DIS_NSS
0x40004C04 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40004C04 C   FIELD 05w01 LBDL: LIN break detection length
0x40004C04 C   FIELD 06w01 LBDIE: LIN break detection interrupt enable
0x40004C04 C   FIELD 08w01 LBCL: Last bit clock pulse
0x40004C04 C   FIELD 09w01 CPHA: Clock phase
0x40004C04 C   FIELD 10w01 CPOL: Clock polarity
0x40004C04 C   FIELD 11w01 CLKEN: Clock enable
0x40004C04 C   FIELD 12w02 STOP: STOP bits
0x40004C04 C   FIELD 14w01 LINEN: LIN mode enable
0x40004C04 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40004C04 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40004C04 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40004C04 C   FIELD 18w01 TAINV: Binary data inversion
0x40004C04 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40004C04 C   FIELD 20w01 ABREN: Auto baud rate enable
0x40004C04 C   FIELD 21w01 ABRMOD0: ABRMOD0
0x40004C04 C   FIELD 22w01 ABRMOD1: Auto baud rate mode
0x40004C04 C   FIELD 23w01 RTOEN: Receiver timeout enable
0x40004C04 C   FIELD 24w04 ADD0_3: Address of the USART node
0x40004C04 C   FIELD 28w04 ADD4_7: Address of the USART node
0x40004C08 B  REGISTER CR3 (rw): Control register 3
0x40004C08 C   FIELD 00w01 EIE: Error interrupt enable
0x40004C08 C   FIELD 01w01 IREN: Ir mode enable
0x40004C08 C   FIELD 02w01 IRLP: Ir low-power
0x40004C08 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40004C08 C   FIELD 04w01 NACK: Smartcard NACK enable
0x40004C08 C   FIELD 05w01 SCEN: Smartcard mode enable
0x40004C08 C   FIELD 06w01 DMAR: DMA enable receiver
0x40004C08 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40004C08 C   FIELD 08w01 RTSE: RTS enable
0x40004C08 C   FIELD 09w01 CTSE: CTS enable
0x40004C08 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40004C08 C   FIELD 11w01 ONEBIT: One sample bit method enable
0x40004C08 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40004C08 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40004C08 C   FIELD 14w01 DEM: Driver enable mode
0x40004C08 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40004C08 C   FIELD 17w03 SCARCNT: Smartcard auto-retry count
0x40004C08 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40004C08 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40004C08 C   FIELD 23w01 TXFTIE: TXFTIE
0x40004C08 C   FIELD 24w01 TCBGTIE: TCBGTIE
0x40004C08 C   FIELD 25w03 RXFTCFG: RXFTCFG
0x40004C08 C   FIELD 28w01 RXFTIE: RXFTIE
0x40004C08 C   FIELD 29w03 TXFTCFG: TXFTCFG
0x40004C0C B  REGISTER BRR (rw): Baud rate register
0x40004C0C C   FIELD 00w04 DIV_Fraction: DIV_Fraction
0x40004C0C C   FIELD 04w12 DIV_Mantissa: DIV_Mantissa
0x40004C10 B  REGISTER GTPR (rw): Guard time and prescaler register
0x40004C10 C   FIELD 00w08 PSC: Prescaler value
0x40004C10 C   FIELD 08w08 GT: Guard time value
0x40004C14 B  REGISTER RTOR (rw): Receiver timeout register
0x40004C14 C   FIELD 00w24 RTO: Receiver timeout value
0x40004C14 C   FIELD 24w08 BLEN: Block Length
0x40004C18 B  REGISTER RQR (wo): Request register
0x40004C18 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40004C18 C   FIELD 01w01 SBKRQ: Send break request
0x40004C18 C   FIELD 02w01 MMRQ: Mute mode request
0x40004C18 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40004C18 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x40004C1C B  REGISTER ISR (ro): Interrupt & status register
0x40004C1C C   FIELD 00w01 PE: PE
0x40004C1C C   FIELD 01w01 FE: FE
0x40004C1C C   FIELD 02w01 NF: NF
0x40004C1C C   FIELD 03w01 ORE: ORE
0x40004C1C C   FIELD 04w01 IDLE: IDLE
0x40004C1C C   FIELD 05w01 RXNE: RXNE
0x40004C1C C   FIELD 06w01 TC: TC
0x40004C1C C   FIELD 07w01 TXE: TXE
0x40004C1C C   FIELD 08w01 LBDF: LBDF
0x40004C1C C   FIELD 09w01 CTSIF: CTSIF
0x40004C1C C   FIELD 10w01 CTS: CTS
0x40004C1C C   FIELD 11w01 RTOF: RTOF
0x40004C1C C   FIELD 12w01 EOBF: EOBF
0x40004C1C C   FIELD 13w01 UDR: UDR
0x40004C1C C   FIELD 14w01 ABRE: ABRE
0x40004C1C C   FIELD 15w01 ABRF: ABRF
0x40004C1C C   FIELD 16w01 BUSY: BUSY
0x40004C1C C   FIELD 17w01 CMF: CMF
0x40004C1C C   FIELD 18w01 SBKF: SBKF
0x40004C1C C   FIELD 19w01 RWU: RWU
0x40004C1C C   FIELD 20w01 WUF: WUF
0x40004C1C C   FIELD 21w01 TEACK: TEACK
0x40004C1C C   FIELD 22w01 REACK: REACK
0x40004C1C C   FIELD 23w01 TXFE: TXFE
0x40004C1C C   FIELD 24w01 RXFF: RXFF
0x40004C1C C   FIELD 25w01 TCBGT: TCBGT
0x40004C1C C   FIELD 26w01 RXFT: RXFT
0x40004C1C C   FIELD 27w01 TXFT: TXFT
0x40004C20 B  REGISTER ICR (wo): Interrupt flag clear register
0x40004C20 C   FIELD 00w01 PECF: Parity error clear flag
0x40004C20 C   FIELD 01w01 FECF: Framing error clear flag
0x40004C20 C   FIELD 02w01 NCF: Noise detected clear flag
0x40004C20 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40004C20 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40004C20 C   FIELD 05w01 TXFECF: TXFECF
0x40004C20 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40004C20 C   FIELD 07w01 TCBGTCF: TCBGTCF
0x40004C20 C   FIELD 08w01 LBDCF: LIN break detection clear flag
0x40004C20 C   FIELD 09w01 CTSCF: CTS clear flag
0x40004C20 C   FIELD 11w01 RTOCF: Receiver timeout clear flag
0x40004C20 C   FIELD 12w01 EOBCF: End of block clear flag
0x40004C20 C   FIELD 13w01 UDRCF: UDRCF
0x40004C20 C   FIELD 17w01 CMCF: Character match clear flag
0x40004C20 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40004C24 B  REGISTER RDR (ro): Receive data register
0x40004C24 C   FIELD 00w09 RDR: Receive data value
0x40004C28 B  REGISTER TDR (rw): Transmit data register
0x40004C28 C   FIELD 00w09 TDR: Transmit data value
0x40004C2C B  REGISTER PRESC (rw): USART prescaler register
0x40004C2C C   FIELD 00w04 PRESCALER: PRESCALER
0x40005000 A PERIPHERAL UART5
0x40005000 B  REGISTER CR1 (rw): Control register 1
0x40005000 C   FIELD 00w01 UE: USART enable
0x40005000 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40005000 C   FIELD 02w01 RE: Receiver enable
0x40005000 C   FIELD 03w01 TE: Transmitter enable
0x40005000 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40005000 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40005000 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40005000 C   FIELD 07w01 TXEIE: interrupt enable
0x40005000 C   FIELD 08w01 PEIE: PE interrupt enable
0x40005000 C   FIELD 09w01 PS: Parity selection
0x40005000 C   FIELD 10w01 PCE: Parity control enable
0x40005000 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40005000 C   FIELD 12w01 M0: Word length
0x40005000 C   FIELD 13w01 MME: Mute mode enable
0x40005000 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40005000 C   FIELD 15w01 OVER8: Oversampling mode
0x40005000 C   FIELD 16w01 DEDT0: DEDT0
0x40005000 C   FIELD 17w01 DEDT1: DEDT1
0x40005000 C   FIELD 18w01 DEDT2: DEDT2
0x40005000 C   FIELD 19w01 DEDT3: DEDT3
0x40005000 C   FIELD 20w01 DEDT4: Driver Enable de-assertion time
0x40005000 C   FIELD 21w01 DEAT0: DEAT0
0x40005000 C   FIELD 22w01 DEAT1: DEAT1
0x40005000 C   FIELD 23w01 DEAT2: DEAT2
0x40005000 C   FIELD 24w01 DEAT3: DEAT3
0x40005000 C   FIELD 25w01 DEAT4: Driver Enable assertion time
0x40005000 C   FIELD 26w01 RTOIE: Receiver timeout interrupt enable
0x40005000 C   FIELD 27w01 EOBIE: End of Block interrupt enable
0x40005000 C   FIELD 28w01 M1: M1
0x40005000 C   FIELD 29w01 FIFOEN: FIFOEN
0x40005000 C   FIELD 30w01 TXFEIE: TXFEIE
0x40005000 C   FIELD 31w01 RXFFIE: RXFFIE
0x40005004 B  REGISTER CR2 (rw): Control register 2
0x40005004 C   FIELD 00w01 SLVEN: SLVEN
0x40005004 C   FIELD 03w01 DIS_NSS: DIS_NSS
0x40005004 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40005004 C   FIELD 05w01 LBDL: LIN break detection length
0x40005004 C   FIELD 06w01 LBDIE: LIN break detection interrupt enable
0x40005004 C   FIELD 08w01 LBCL: Last bit clock pulse
0x40005004 C   FIELD 09w01 CPHA: Clock phase
0x40005004 C   FIELD 10w01 CPOL: Clock polarity
0x40005004 C   FIELD 11w01 CLKEN: Clock enable
0x40005004 C   FIELD 12w02 STOP: STOP bits
0x40005004 C   FIELD 14w01 LINEN: LIN mode enable
0x40005004 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40005004 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40005004 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40005004 C   FIELD 18w01 TAINV: Binary data inversion
0x40005004 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40005004 C   FIELD 20w01 ABREN: Auto baud rate enable
0x40005004 C   FIELD 21w01 ABRMOD0: ABRMOD0
0x40005004 C   FIELD 22w01 ABRMOD1: Auto baud rate mode
0x40005004 C   FIELD 23w01 RTOEN: Receiver timeout enable
0x40005004 C   FIELD 24w04 ADD0_3: Address of the USART node
0x40005004 C   FIELD 28w04 ADD4_7: Address of the USART node
0x40005008 B  REGISTER CR3 (rw): Control register 3
0x40005008 C   FIELD 00w01 EIE: Error interrupt enable
0x40005008 C   FIELD 01w01 IREN: Ir mode enable
0x40005008 C   FIELD 02w01 IRLP: Ir low-power
0x40005008 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40005008 C   FIELD 04w01 NACK: Smartcard NACK enable
0x40005008 C   FIELD 05w01 SCEN: Smartcard mode enable
0x40005008 C   FIELD 06w01 DMAR: DMA enable receiver
0x40005008 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40005008 C   FIELD 08w01 RTSE: RTS enable
0x40005008 C   FIELD 09w01 CTSE: CTS enable
0x40005008 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40005008 C   FIELD 11w01 ONEBIT: One sample bit method enable
0x40005008 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40005008 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40005008 C   FIELD 14w01 DEM: Driver enable mode
0x40005008 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40005008 C   FIELD 17w03 SCARCNT: Smartcard auto-retry count
0x40005008 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40005008 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40005008 C   FIELD 23w01 TXFTIE: TXFTIE
0x40005008 C   FIELD 24w01 TCBGTIE: TCBGTIE
0x40005008 C   FIELD 25w03 RXFTCFG: RXFTCFG
0x40005008 C   FIELD 28w01 RXFTIE: RXFTIE
0x40005008 C   FIELD 29w03 TXFTCFG: TXFTCFG
0x4000500C B  REGISTER BRR (rw): Baud rate register
0x4000500C C   FIELD 00w04 DIV_Fraction: DIV_Fraction
0x4000500C C   FIELD 04w12 DIV_Mantissa: DIV_Mantissa
0x40005010 B  REGISTER GTPR (rw): Guard time and prescaler register
0x40005010 C   FIELD 00w08 PSC: Prescaler value
0x40005010 C   FIELD 08w08 GT: Guard time value
0x40005014 B  REGISTER RTOR (rw): Receiver timeout register
0x40005014 C   FIELD 00w24 RTO: Receiver timeout value
0x40005014 C   FIELD 24w08 BLEN: Block Length
0x40005018 B  REGISTER RQR (wo): Request register
0x40005018 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40005018 C   FIELD 01w01 SBKRQ: Send break request
0x40005018 C   FIELD 02w01 MMRQ: Mute mode request
0x40005018 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40005018 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x4000501C B  REGISTER ISR (ro): Interrupt & status register
0x4000501C C   FIELD 00w01 PE: PE
0x4000501C C   FIELD 01w01 FE: FE
0x4000501C C   FIELD 02w01 NF: NF
0x4000501C C   FIELD 03w01 ORE: ORE
0x4000501C C   FIELD 04w01 IDLE: IDLE
0x4000501C C   FIELD 05w01 RXNE: RXNE
0x4000501C C   FIELD 06w01 TC: TC
0x4000501C C   FIELD 07w01 TXE: TXE
0x4000501C C   FIELD 08w01 LBDF: LBDF
0x4000501C C   FIELD 09w01 CTSIF: CTSIF
0x4000501C C   FIELD 10w01 CTS: CTS
0x4000501C C   FIELD 11w01 RTOF: RTOF
0x4000501C C   FIELD 12w01 EOBF: EOBF
0x4000501C C   FIELD 13w01 UDR: UDR
0x4000501C C   FIELD 14w01 ABRE: ABRE
0x4000501C C   FIELD 15w01 ABRF: ABRF
0x4000501C C   FIELD 16w01 BUSY: BUSY
0x4000501C C   FIELD 17w01 CMF: CMF
0x4000501C C   FIELD 18w01 SBKF: SBKF
0x4000501C C   FIELD 19w01 RWU: RWU
0x4000501C C   FIELD 20w01 WUF: WUF
0x4000501C C   FIELD 21w01 TEACK: TEACK
0x4000501C C   FIELD 22w01 REACK: REACK
0x4000501C C   FIELD 23w01 TXFE: TXFE
0x4000501C C   FIELD 24w01 RXFF: RXFF
0x4000501C C   FIELD 25w01 TCBGT: TCBGT
0x4000501C C   FIELD 26w01 RXFT: RXFT
0x4000501C C   FIELD 27w01 TXFT: TXFT
0x40005020 B  REGISTER ICR (wo): Interrupt flag clear register
0x40005020 C   FIELD 00w01 PECF: Parity error clear flag
0x40005020 C   FIELD 01w01 FECF: Framing error clear flag
0x40005020 C   FIELD 02w01 NCF: Noise detected clear flag
0x40005020 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40005020 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40005020 C   FIELD 05w01 TXFECF: TXFECF
0x40005020 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40005020 C   FIELD 07w01 TCBGTCF: TCBGTCF
0x40005020 C   FIELD 08w01 LBDCF: LIN break detection clear flag
0x40005020 C   FIELD 09w01 CTSCF: CTS clear flag
0x40005020 C   FIELD 11w01 RTOCF: Receiver timeout clear flag
0x40005020 C   FIELD 12w01 EOBCF: End of block clear flag
0x40005020 C   FIELD 13w01 UDRCF: UDRCF
0x40005020 C   FIELD 17w01 CMCF: Character match clear flag
0x40005020 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40005024 B  REGISTER RDR (ro): Receive data register
0x40005024 C   FIELD 00w09 RDR: Receive data value
0x40005028 B  REGISTER TDR (rw): Transmit data register
0x40005028 C   FIELD 00w09 TDR: Transmit data value
0x4000502C B  REGISTER PRESC (rw): USART prescaler register
0x4000502C C   FIELD 00w04 PRESCALER: PRESCALER
0x40005400 A PERIPHERAL I2C1
0x40005400 B  REGISTER CR1 (rw): Control register 1
0x40005400 C   FIELD 00w01 PE: Peripheral enable
0x40005400 C   FIELD 01w01 TXIE: TX Interrupt enable
0x40005400 C   FIELD 02w01 RXIE: RX Interrupt enable
0x40005400 C   FIELD 03w01 ADDRIE: Address match interrupt enable (slave only)
0x40005400 C   FIELD 04w01 NACKIE: Not acknowledge received interrupt enable
0x40005400 C   FIELD 05w01 STOPIE: STOP detection Interrupt enable
0x40005400 C   FIELD 06w01 TCIE: Transfer Complete interrupt enable
0x40005400 C   FIELD 07w01 ERRIE: Error interrupts enable
0x40005400 C   FIELD 08w04 DNF: Digital noise filter
0x40005400 C   FIELD 12w01 ANFOFF: Analog noise filter OFF
0x40005400 C   FIELD 14w01 TXDMAEN: DMA transmission requests enable
0x40005400 C   FIELD 15w01 RXDMAEN: DMA reception requests enable
0x40005400 C   FIELD 16w01 SBC: Slave byte control
0x40005400 C   FIELD 17w01 NOSTRETCH: Clock stretching disable
0x40005400 C   FIELD 18w01 WUPEN: Wakeup from STOP enable
0x40005400 C   FIELD 19w01 GCEN: General call enable
0x40005400 C   FIELD 20w01 SMBHEN: SMBus Host address enable
0x40005400 C   FIELD 21w01 SMBDEN: SMBus Device Default address enable
0x40005400 C   FIELD 22w01 ALERTEN: SMBUS alert enable
0x40005400 C   FIELD 23w01 PECEN: PEC enable
0x40005404 B  REGISTER CR2 (rw): Control register 2
0x40005404 C   FIELD 00w10 SADD: Slave address bit (master mode)
0x40005404 C   FIELD 10w01 RD_WRN: Transfer direction (master mode)
0x40005404 C   FIELD 11w01 ADD10: 10-bit addressing mode (master mode)
0x40005404 C   FIELD 12w01 HEAD10R: 10-bit address header only read direction (master receiver mode)
0x40005404 C   FIELD 13w01 START: Start generation
0x40005404 C   FIELD 14w01 STOP: Stop generation (master mode)
0x40005404 C   FIELD 15w01 NACK: NACK generation (slave mode)
0x40005404 C   FIELD 16w08 NBYTES: Number of bytes
0x40005404 C   FIELD 24w01 RELOAD: NBYTES reload mode
0x40005404 C   FIELD 25w01 AUTOEND: Automatic end mode (master mode)
0x40005404 C   FIELD 26w01 PECBYTE: Packet error checking byte
0x40005408 B  REGISTER OAR1 (rw): Own address register 1
0x40005408 C   FIELD 00w10 OA1: Interface address
0x40005408 C   FIELD 10w01 OA1MODE: Own Address 1 10-bit mode
0x40005408 C   FIELD 15w01 OA1EN: Own Address 1 enable
0x4000540C B  REGISTER OAR2 (rw): Own address register 2
0x4000540C C   FIELD 01w07 OA2: Interface address
0x4000540C C   FIELD 08w03 OA2MSK: Own Address 2 masks
0x4000540C C   FIELD 15w01 OA2EN: Own Address 2 enable
0x40005410 B  REGISTER TIMINGR (rw): Timing register
0x40005410 C   FIELD 00w08 SCLL: SCL low period (master mode)
0x40005410 C   FIELD 08w08 SCLH: SCL high period (master mode)
0x40005410 C   FIELD 16w04 SDADEL: Data hold time
0x40005410 C   FIELD 20w04 SCLDEL: Data setup time
0x40005410 C   FIELD 28w04 PRESC: Timing prescaler
0x40005414 B  REGISTER TIMEOUTR (rw): Status register 1
0x40005414 C   FIELD 00w12 TIMEOUTA: Bus timeout A
0x40005414 C   FIELD 12w01 TIDLE: Idle clock timeout detection
0x40005414 C   FIELD 15w01 TIMOUTEN: Clock timeout enable
0x40005414 C   FIELD 16w12 TIMEOUTB: Bus timeout B
0x40005414 C   FIELD 31w01 TEXTEN: Extended clock timeout enable
0x40005418 B  REGISTER ISR: Interrupt and Status register
0x40005418 C   FIELD 00w01 TXE (rw): Transmit data register empty (transmitters)
0x40005418 C   FIELD 01w01 TXIS (rw): Transmit interrupt status (transmitters)
0x40005418 C   FIELD 02w01 RXNE (ro): Receive data register not empty (receivers)
0x40005418 C   FIELD 03w01 ADDR (ro): Address matched (slave mode)
0x40005418 C   FIELD 04w01 NACKF (ro): Not acknowledge received flag
0x40005418 C   FIELD 05w01 STOPF (ro): Stop detection flag
0x40005418 C   FIELD 06w01 TC (ro): Transfer Complete (master mode)
0x40005418 C   FIELD 07w01 TCR (ro): Transfer Complete Reload
0x40005418 C   FIELD 08w01 BERR (ro): Bus error
0x40005418 C   FIELD 09w01 ARLO (ro): Arbitration lost
0x40005418 C   FIELD 10w01 OVR (ro): Overrun/Underrun (slave mode)
0x40005418 C   FIELD 11w01 PECERR (ro): PEC Error in reception
0x40005418 C   FIELD 12w01 TIMEOUT (ro): Timeout or t_low detection flag
0x40005418 C   FIELD 13w01 ALERT (ro): SMBus alert
0x40005418 C   FIELD 15w01 BUSY (ro): Bus busy
0x40005418 C   FIELD 16w01 DIR (ro): Transfer direction (Slave mode)
0x40005418 C   FIELD 17w07 ADDCODE (ro): Address match code (Slave mode)
0x4000541C B  REGISTER ICR (wo): Interrupt clear register
0x4000541C C   FIELD 03w01 ADDRCF: Address Matched flag clear
0x4000541C C   FIELD 04w01 NACKCF: Not Acknowledge flag clear
0x4000541C C   FIELD 05w01 STOPCF: Stop detection flag clear
0x4000541C C   FIELD 08w01 BERRCF: Bus error flag clear
0x4000541C C   FIELD 09w01 ARLOCF: Arbitration lost flag clear
0x4000541C C   FIELD 10w01 OVRCF: Overrun/Underrun flag clear
0x4000541C C   FIELD 11w01 PECCF: PEC Error flag clear
0x4000541C C   FIELD 12w01 TIMOUTCF: Timeout detection flag clear
0x4000541C C   FIELD 13w01 ALERTCF: Alert flag clear
0x40005420 B  REGISTER PECR (ro): PEC register
0x40005420 C   FIELD 00w08 PEC: Packet error checking register
0x40005424 B  REGISTER RXDR (ro): Receive data register
0x40005424 C   FIELD 00w08 RXDATA: 8-bit receive data
0x40005428 B  REGISTER TXDR (rw): Transmit data register
0x40005428 C   FIELD 00w08 TXDATA: 8-bit transmit data
0x40005800 A PERIPHERAL I2C2
0x40005800 B  REGISTER CR1 (rw): Control register 1
0x40005800 C   FIELD 00w01 PE: Peripheral enable
0x40005800 C   FIELD 01w01 TXIE: TX Interrupt enable
0x40005800 C   FIELD 02w01 RXIE: RX Interrupt enable
0x40005800 C   FIELD 03w01 ADDRIE: Address match interrupt enable (slave only)
0x40005800 C   FIELD 04w01 NACKIE: Not acknowledge received interrupt enable
0x40005800 C   FIELD 05w01 STOPIE: STOP detection Interrupt enable
0x40005800 C   FIELD 06w01 TCIE: Transfer Complete interrupt enable
0x40005800 C   FIELD 07w01 ERRIE: Error interrupts enable
0x40005800 C   FIELD 08w04 DNF: Digital noise filter
0x40005800 C   FIELD 12w01 ANFOFF: Analog noise filter OFF
0x40005800 C   FIELD 14w01 TXDMAEN: DMA transmission requests enable
0x40005800 C   FIELD 15w01 RXDMAEN: DMA reception requests enable
0x40005800 C   FIELD 16w01 SBC: Slave byte control
0x40005800 C   FIELD 17w01 NOSTRETCH: Clock stretching disable
0x40005800 C   FIELD 18w01 WUPEN: Wakeup from STOP enable
0x40005800 C   FIELD 19w01 GCEN: General call enable
0x40005800 C   FIELD 20w01 SMBHEN: SMBus Host address enable
0x40005800 C   FIELD 21w01 SMBDEN: SMBus Device Default address enable
0x40005800 C   FIELD 22w01 ALERTEN: SMBUS alert enable
0x40005800 C   FIELD 23w01 PECEN: PEC enable
0x40005804 B  REGISTER CR2 (rw): Control register 2
0x40005804 C   FIELD 00w10 SADD: Slave address bit (master mode)
0x40005804 C   FIELD 10w01 RD_WRN: Transfer direction (master mode)
0x40005804 C   FIELD 11w01 ADD10: 10-bit addressing mode (master mode)
0x40005804 C   FIELD 12w01 HEAD10R: 10-bit address header only read direction (master receiver mode)
0x40005804 C   FIELD 13w01 START: Start generation
0x40005804 C   FIELD 14w01 STOP: Stop generation (master mode)
0x40005804 C   FIELD 15w01 NACK: NACK generation (slave mode)
0x40005804 C   FIELD 16w08 NBYTES: Number of bytes
0x40005804 C   FIELD 24w01 RELOAD: NBYTES reload mode
0x40005804 C   FIELD 25w01 AUTOEND: Automatic end mode (master mode)
0x40005804 C   FIELD 26w01 PECBYTE: Packet error checking byte
0x40005808 B  REGISTER OAR1 (rw): Own address register 1
0x40005808 C   FIELD 00w10 OA1: Interface address
0x40005808 C   FIELD 10w01 OA1MODE: Own Address 1 10-bit mode
0x40005808 C   FIELD 15w01 OA1EN: Own Address 1 enable
0x4000580C B  REGISTER OAR2 (rw): Own address register 2
0x4000580C C   FIELD 01w07 OA2: Interface address
0x4000580C C   FIELD 08w03 OA2MSK: Own Address 2 masks
0x4000580C C   FIELD 15w01 OA2EN: Own Address 2 enable
0x40005810 B  REGISTER TIMINGR (rw): Timing register
0x40005810 C   FIELD 00w08 SCLL: SCL low period (master mode)
0x40005810 C   FIELD 08w08 SCLH: SCL high period (master mode)
0x40005810 C   FIELD 16w04 SDADEL: Data hold time
0x40005810 C   FIELD 20w04 SCLDEL: Data setup time
0x40005810 C   FIELD 28w04 PRESC: Timing prescaler
0x40005814 B  REGISTER TIMEOUTR (rw): Status register 1
0x40005814 C   FIELD 00w12 TIMEOUTA: Bus timeout A
0x40005814 C   FIELD 12w01 TIDLE: Idle clock timeout detection
0x40005814 C   FIELD 15w01 TIMOUTEN: Clock timeout enable
0x40005814 C   FIELD 16w12 TIMEOUTB: Bus timeout B
0x40005814 C   FIELD 31w01 TEXTEN: Extended clock timeout enable
0x40005818 B  REGISTER ISR: Interrupt and Status register
0x40005818 C   FIELD 00w01 TXE (rw): Transmit data register empty (transmitters)
0x40005818 C   FIELD 01w01 TXIS (rw): Transmit interrupt status (transmitters)
0x40005818 C   FIELD 02w01 RXNE (ro): Receive data register not empty (receivers)
0x40005818 C   FIELD 03w01 ADDR (ro): Address matched (slave mode)
0x40005818 C   FIELD 04w01 NACKF (ro): Not acknowledge received flag
0x40005818 C   FIELD 05w01 STOPF (ro): Stop detection flag
0x40005818 C   FIELD 06w01 TC (ro): Transfer Complete (master mode)
0x40005818 C   FIELD 07w01 TCR (ro): Transfer Complete Reload
0x40005818 C   FIELD 08w01 BERR (ro): Bus error
0x40005818 C   FIELD 09w01 ARLO (ro): Arbitration lost
0x40005818 C   FIELD 10w01 OVR (ro): Overrun/Underrun (slave mode)
0x40005818 C   FIELD 11w01 PECERR (ro): PEC Error in reception
0x40005818 C   FIELD 12w01 TIMEOUT (ro): Timeout or t_low detection flag
0x40005818 C   FIELD 13w01 ALERT (ro): SMBus alert
0x40005818 C   FIELD 15w01 BUSY (ro): Bus busy
0x40005818 C   FIELD 16w01 DIR (ro): Transfer direction (Slave mode)
0x40005818 C   FIELD 17w07 ADDCODE (ro): Address match code (Slave mode)
0x4000581C B  REGISTER ICR (wo): Interrupt clear register
0x4000581C C   FIELD 03w01 ADDRCF: Address Matched flag clear
0x4000581C C   FIELD 04w01 NACKCF: Not Acknowledge flag clear
0x4000581C C   FIELD 05w01 STOPCF: Stop detection flag clear
0x4000581C C   FIELD 08w01 BERRCF: Bus error flag clear
0x4000581C C   FIELD 09w01 ARLOCF: Arbitration lost flag clear
0x4000581C C   FIELD 10w01 OVRCF: Overrun/Underrun flag clear
0x4000581C C   FIELD 11w01 PECCF: PEC Error flag clear
0x4000581C C   FIELD 12w01 TIMOUTCF: Timeout detection flag clear
0x4000581C C   FIELD 13w01 ALERTCF: Alert flag clear
0x40005820 B  REGISTER PECR (ro): PEC register
0x40005820 C   FIELD 00w08 PEC: Packet error checking register
0x40005824 B  REGISTER RXDR (ro): Receive data register
0x40005824 C   FIELD 00w08 RXDATA: 8-bit receive data
0x40005828 B  REGISTER TXDR (rw): Transmit data register
0x40005828 C   FIELD 00w08 TXDATA: 8-bit transmit data
0x40005C00 A PERIPHERAL USB
0x40005C00 B  REGISTER EP0R (rw): USB endpoint n register
0x40005C00 C   FIELD 00w04 EA: EA
0x40005C00 C   FIELD 04w02 STAT_TX: STAT_TX
0x40005C00 C   FIELD 06w01 DTOG_TX: DTOG_TX
0x40005C00 C   FIELD 07w01 CTR_TX: CTR_TX
0x40005C00 C   FIELD 08w01 EP_KIND: EP_KIND
0x40005C00 C   FIELD 09w02 EP_TYPE: EP_TYPE
0x40005C00 C   FIELD 11w01 SETUP: SETUP
0x40005C00 C   FIELD 12w02 STAT_RX: STAT_RX
0x40005C00 C   FIELD 14w01 DTOG_RX: DTOG_RX
0x40005C00 C   FIELD 15w01 CTR_RX: CTR_RX
0x40005C04 B  REGISTER EP1R (rw): USB endpoint n register
0x40005C04 C   FIELD 00w04 EA: EA
0x40005C04 C   FIELD 04w02 STAT_TX: STAT_TX
0x40005C04 C   FIELD 06w01 DTOG_TX: DTOG_TX
0x40005C04 C   FIELD 07w01 CTR_TX: CTR_TX
0x40005C04 C   FIELD 08w01 EP_KIND: EP_KIND
0x40005C04 C   FIELD 09w02 EP_TYPE: EP_TYPE
0x40005C04 C   FIELD 11w01 SETUP: SETUP
0x40005C04 C   FIELD 12w02 STAT_RX: STAT_RX
0x40005C04 C   FIELD 14w01 DTOG_RX: DTOG_RX
0x40005C04 C   FIELD 15w01 CTR_RX: CTR_RX
0x40005C08 B  REGISTER EP2R (rw): USB endpoint n register
0x40005C08 C   FIELD 00w04 EA: EA
0x40005C08 C   FIELD 04w02 STAT_TX: STAT_TX
0x40005C08 C   FIELD 06w01 DTOG_TX: DTOG_TX
0x40005C08 C   FIELD 07w01 CTR_TX: CTR_TX
0x40005C08 C   FIELD 08w01 EP_KIND: EP_KIND
0x40005C08 C   FIELD 09w02 EP_TYPE: EP_TYPE
0x40005C08 C   FIELD 11w01 SETUP: SETUP
0x40005C08 C   FIELD 12w02 STAT_RX: STAT_RX
0x40005C08 C   FIELD 14w01 DTOG_RX: DTOG_RX
0x40005C08 C   FIELD 15w01 CTR_RX: CTR_RX
0x40005C0C B  REGISTER EP3R (rw): USB endpoint n register
0x40005C0C C   FIELD 00w04 EA: EA
0x40005C0C C   FIELD 04w02 STAT_TX: STAT_TX
0x40005C0C C   FIELD 06w01 DTOG_TX: DTOG_TX
0x40005C0C C   FIELD 07w01 CTR_TX: CTR_TX
0x40005C0C C   FIELD 08w01 EP_KIND: EP_KIND
0x40005C0C C   FIELD 09w02 EP_TYPE: EP_TYPE
0x40005C0C C   FIELD 11w01 SETUP: SETUP
0x40005C0C C   FIELD 12w02 STAT_RX: STAT_RX
0x40005C0C C   FIELD 14w01 DTOG_RX: DTOG_RX
0x40005C0C C   FIELD 15w01 CTR_RX: CTR_RX
0x40005C10 B  REGISTER EP4R (rw): USB endpoint n register
0x40005C10 C   FIELD 00w04 EA: EA
0x40005C10 C   FIELD 04w02 STAT_TX: STAT_TX
0x40005C10 C   FIELD 06w01 DTOG_TX: DTOG_TX
0x40005C10 C   FIELD 07w01 CTR_TX: CTR_TX
0x40005C10 C   FIELD 08w01 EP_KIND: EP_KIND
0x40005C10 C   FIELD 09w02 EP_TYPE: EP_TYPE
0x40005C10 C   FIELD 11w01 SETUP: SETUP
0x40005C10 C   FIELD 12w02 STAT_RX: STAT_RX
0x40005C10 C   FIELD 14w01 DTOG_RX: DTOG_RX
0x40005C10 C   FIELD 15w01 CTR_RX: CTR_RX
0x40005C14 B  REGISTER EP5R (rw): USB endpoint n register
0x40005C14 C   FIELD 00w04 EA: EA
0x40005C14 C   FIELD 04w02 STAT_TX: STAT_TX
0x40005C14 C   FIELD 06w01 DTOG_TX: DTOG_TX
0x40005C14 C   FIELD 07w01 CTR_TX: CTR_TX
0x40005C14 C   FIELD 08w01 EP_KIND: EP_KIND
0x40005C14 C   FIELD 09w02 EP_TYPE: EP_TYPE
0x40005C14 C   FIELD 11w01 SETUP: SETUP
0x40005C14 C   FIELD 12w02 STAT_RX: STAT_RX
0x40005C14 C   FIELD 14w01 DTOG_RX: DTOG_RX
0x40005C14 C   FIELD 15w01 CTR_RX: CTR_RX
0x40005C18 B  REGISTER EP6R (rw): USB endpoint n register
0x40005C18 C   FIELD 00w04 EA: EA
0x40005C18 C   FIELD 04w02 STAT_TX: STAT_TX
0x40005C18 C   FIELD 06w01 DTOG_TX: DTOG_TX
0x40005C18 C   FIELD 07w01 CTR_TX: CTR_TX
0x40005C18 C   FIELD 08w01 EP_KIND: EP_KIND
0x40005C18 C   FIELD 09w02 EP_TYPE: EP_TYPE
0x40005C18 C   FIELD 11w01 SETUP: SETUP
0x40005C18 C   FIELD 12w02 STAT_RX: STAT_RX
0x40005C18 C   FIELD 14w01 DTOG_RX: DTOG_RX
0x40005C18 C   FIELD 15w01 CTR_RX: CTR_RX
0x40005C1C B  REGISTER EP7R (rw): USB endpoint n register
0x40005C1C C   FIELD 00w04 EA: EA
0x40005C1C C   FIELD 04w02 STAT_TX: STAT_TX
0x40005C1C C   FIELD 06w01 DTOG_TX: DTOG_TX
0x40005C1C C   FIELD 07w01 CTR_TX: CTR_TX
0x40005C1C C   FIELD 08w01 EP_KIND: EP_KIND
0x40005C1C C   FIELD 09w02 EP_TYPE: EP_TYPE
0x40005C1C C   FIELD 11w01 SETUP: SETUP
0x40005C1C C   FIELD 12w02 STAT_RX: STAT_RX
0x40005C1C C   FIELD 14w01 DTOG_RX: DTOG_RX
0x40005C1C C   FIELD 15w01 CTR_RX: CTR_RX
0x40005C40 B  REGISTER CNTR (rw): USB control register
0x40005C40 C   FIELD 00w01 FRES: FRES
0x40005C40 C   FIELD 01w01 PDWN: PDWN
0x40005C40 C   FIELD 02w01 LP_MODE: LP_MODE
0x40005C40 C   FIELD 03w01 FSUSP: FSUSP
0x40005C40 C   FIELD 04w01 RESUME: RESUME
0x40005C40 C   FIELD 05w01 L1RESUME: L1RESUME
0x40005C40 C   FIELD 07w01 L1REQM: L1REQM
0x40005C40 C   FIELD 08w01 ESOFM: ESOFM
0x40005C40 C   FIELD 09w01 SOFM: SOFM
0x40005C40 C   FIELD 10w01 RESETM: RESETM
0x40005C40 C   FIELD 11w01 SUSPM: SUSPM
0x40005C40 C   FIELD 12w01 WKUPM: WKUPM
0x40005C40 C   FIELD 13w01 ERRM: ERRM
0x40005C40 C   FIELD 14w01 PMAOVRM: PMAOVRM
0x40005C40 C   FIELD 15w01 CTRM: CTRM
0x40005C44 B  REGISTER ISTR (rw): USB interrupt status register
0x40005C44 C   FIELD 00w04 EP_ID: EP_ID
0x40005C44 C   FIELD 04w01 DIR: DIR
0x40005C44 C   FIELD 07w01 L1REQ: L1REQ
0x40005C44 C   FIELD 08w01 ESOF: ESOF
0x40005C44 C   FIELD 09w01 SOF: SOF
0x40005C44 C   FIELD 10w01 RESET: RESET
0x40005C44 C   FIELD 11w01 SUSP: SUSP
0x40005C44 C   FIELD 12w01 WKUP: WKUP
0x40005C44 C   FIELD 13w01 ERR: ERR
0x40005C44 C   FIELD 14w01 PMAOVR: PMAOVR
0x40005C44 C   FIELD 15w01 CTR: CTR
0x40005C48 B  REGISTER FNR (ro): USB frame number register
0x40005C48 C   FIELD 00w11 FN: FN
0x40005C48 C   FIELD 11w02 LSOF: LSOF
0x40005C48 C   FIELD 13w01 LCK: LCK
0x40005C48 C   FIELD 14w01 RXDM: RXDM
0x40005C48 C   FIELD 15w01 RXDP: RXDP
0x40005C4C B  REGISTER DADDR (rw): USB device address
0x40005C4C C   FIELD 00w07 ADD: ADD
0x40005C4C C   FIELD 07w01 EF: EF
0x40005C50 B  REGISTER BTABLE (rw): Buffer table address
0x40005C50 C   FIELD 03w13 BTABLE: BTABLE
0x40005C58 B  REGISTER BCDR (rw): Battery Charging Detector
0x40005C58 C   FIELD 00w01 BCDEN: Battery charging detector mode enable
0x40005C58 C   FIELD 01w01 DCDEN: Data contact detection mode enable
0x40005C58 C   FIELD 02w01 PDEN: Primary detection mode enable
0x40005C58 C   FIELD 03w01 SDEN: Secondary detection mode enable
0x40005C58 C   FIELD 04w01 DCDET: Data contact detection status
0x40005C58 C   FIELD 05w01 PDET: Primary detection status
0x40005C58 C   FIELD 06w01 SDET: Secondary detection status
0x40005C58 C   FIELD 07w01 PS2DET: DM pull-up detection status
0x40005C58 C   FIELD 15w01 DPPU: DP pull-up control
0x40006400 A PERIPHERAL FDCAN1
0x40006400 B  REGISTER CREL: FDCAN core release register
0x40006400 C   FIELD 00w08 DAY (ro): 18
0x40006400 C   FIELD 08w08 MON (ro): 12
0x40006400 C   FIELD 16w04 YEAR (ro): 4
0x40006400 C   FIELD 20w04 SUBSTEP (ro): 1
0x40006400 C   FIELD 24w04 STEP (ro): 2
0x40006400 C   FIELD 28w04 REL (ro): 3
0x40006404 B  REGISTER ENDN: FDCAN endian register
0x40006404 C   FIELD 00w32 ETV (ro): Endianness test value The endianness test value is 0x8765 4321.
0x4000640C B  REGISTER DBTP: FDCAN data bit timing and prescaler register
0x4000640C C   FIELD 00w04 DSJW (rw): Synchronization jump width Must always be smaller than DTSEG2, valid values are 0 to 15. The value used by the hardware is the one programmed, incremented by 1: t<sub>SJW</sub> = (DSJW + 1) x tq.
0x4000640C C   FIELD 04w04 DTSEG2 (rw): Data time segment after sample point Valid values are 0 to 15. The value used by the hardware is the one programmed, incremented by 1, i.e. t<sub>BS2</sub> = (DTSEG2 + 1) x tq.
0x4000640C C   FIELD 08w05 DTSEG1 (rw): Data time segment before sample point Valid values are 0 to 31. The value used by the hardware is the one programmed, incremented by 1, i.e. t<sub>BS1</sub> = (DTSEG1 + 1) x tq.
0x4000640C C   FIELD 16w05 DBRP (rw): Data bit rate prescaler The value by which the oscillator frequency is divided to generate the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Baud Rate Prescaler are 0 to 31. The hardware interpreters this value as the value programmed plus 1.
0x4000640C C   FIELD 23w01 TDC (rw): Transceiver delay compensation
0x40006410 B  REGISTER TEST: FDCAN test register
0x40006410 C   FIELD 04w01 LBCK (rw): Loop back mode
0x40006410 C   FIELD 05w02 TX (rw): Control of transmit pin
0x40006410 C   FIELD 07w01 RX (ro): Receive pin Monitors the actual value of pin FDCANx_RX
0x40006414 B  REGISTER RWD: FDCAN RAM watchdog register
0x40006414 C   FIELD 00w08 WDC (rw): Watchdog configuration Start value of the message RAM watchdog counter. With the reset value of 00, the counter is disabled. These are protected write (P) bits, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of FDCAN_CCCR register are set to 1.
0x40006414 C   FIELD 08w08 WDV (ro): Watchdog value Actual message RAM watchdog counter value.
0x40006418 B  REGISTER CCCR: FDCAN CC control register
0x40006418 C   FIELD 00w01 INIT (rw): Initialization
0x40006418 C   FIELD 01w01 CCE (rw): Configuration change enable
0x40006418 C   FIELD 02w01 ASM (rw): ASM restricted operation mode The restricted operation mode is intended for applications that adapt themselves to different CAN bit rates. The application tests different bit rates and leaves the Restricted operation Mode after it has received a valid frame. In the optional Restricted operation Mode the node is able to transmit and receive data and remote frames and it gives acknowledge to valid frames, but it does not send active error frames or overload frames. In case of an error condition or overload condition, it does not send dominant bits, instead it waits for the occurrence of bus idle condition to resynchronize itself to the CAN communication. The error counters are not incremented. Bit ASM can only be set by software when both CCE and INIT are set to 1. The bit can be reset by the software at any time.
0x40006418 C   FIELD 03w01 CSA (ro): Clock stop acknowledge
0x40006418 C   FIELD 04w01 CSR (rw): Clock stop request
0x40006418 C   FIELD 05w01 MON (rw): Bus monitoring mode Bit MON can only be set by software when both CCE and INIT are set to 1. The bit can be reset by the Host at any time.
0x40006418 C   FIELD 06w01 DAR (rw): Disable automatic retransmission
0x40006418 C   FIELD 07w01 TEST (rw): Test mode enable
0x40006418 C   FIELD 08w01 FDOE (rw): FD operation enable
0x40006418 C   FIELD 09w01 BRSE (rw): FDCAN bit rate switching
0x40006418 C   FIELD 12w01 PXHD (rw): Protocol exception handling disable
0x40006418 C   FIELD 13w01 EFBI (rw): Edge filtering during bus integration
0x40006418 C   FIELD 14w01 TXP (rw): If this bit is set, the FDCAN pauses for two CAN bit times before starting the next transmission after successfully transmitting a frame.
0x40006418 C   FIELD 15w01 NISO (rw): Non ISO operation If this bit is set, the FDCAN uses the CAN FD frame format as specified by the Bosch CAN FD Specification V1.0.
0x4000641C B  REGISTER NBTP: FDCAN nominal bit timing and prescaler register
0x4000641C C   FIELD 00w07 NTSEG2 (rw): Nominal time segment after sample point Valid values are 0 to 127. The actual interpretation by the hardware of this value is such that one more than the programmed value is used.
0x4000641C C   FIELD 08w08 NTSEG1 (rw): Nominal time segment before sample point Valid values are 0 to 255. The actual interpretation by the hardware of this value is such that one more than the programmed value is used. These are protected write (P) bits, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000641C C   FIELD 16w09 NBRP (rw): Bit rate prescaler Value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values are 0 to 511. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. These are protected write (P) bits, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000641C C   FIELD 25w07 NSJW (rw): Nominal (re)synchronization jump width Valid values are 0 to 127. The actual interpretation by the hardware of this value is such that the used value is the one programmed incremented by one. These are protected write (P) bits, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006420 B  REGISTER TSCC: FDCAN timestamp counter configuration register
0x40006420 C   FIELD 00w02 TSS (rw): Timestamp select These are protected write (P) bits, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006420 C   FIELD 16w04 TCP (rw): Timestamp counter prescaler
0x40006424 B  REGISTER TSCV: FDCAN timestamp counter value register
0x40006424 C   FIELD 00w16 TSC (rw): Timestamp counter
0x40006428 B  REGISTER TOCC: FDCAN timeout counter configuration register
0x40006428 C   FIELD 00w01 ETOC (rw): Timeout counter enable This is a protected write (P) bit, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006428 C   FIELD 01w02 TOS (rw): Timeout select When operating in Continuous mode, a write to TOCV presets the counter to the value configured by TOCC[TOP] and continues down-counting. When the timeout counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by TOCC[TOP]. Down-counting is started when the first FIFO element is stored. These are protected write (P) bits, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006428 C   FIELD 16w16 TOP (rw): Timeout period Start value of the timeout counter (down-counter). Configures the timeout period.
0x4000642C B  REGISTER TOCV: FDCAN timeout counter value register
0x4000642C C   FIELD 00w16 TOC (rw): Timeout counter
0x40006440 B  REGISTER ECR: FDCAN error counter register
0x40006440 C   FIELD 00w08 TEC (ro): Transmit error counter Actual state of the transmit error counter, values between 0 and 255. When CCCR.ASM is set, the CAN protocol controller does not increment TEC and REC when a CAN protocol error is detected, but CEL is still incremented.
0x40006440 C   FIELD 08w07 REC (ro): Receive error counter Actual state of the receive error counter, values between 0 and 127.
0x40006440 C   FIELD 15w01 RP (ro): Receive error passive
0x40006440 C   FIELD 16w08 CEL (rw): CAN error logging The counter is incremented each time when a CAN protocol error causes the transmit error counter or the receive error counter to be incremented. It is reset by read access to CEL. The counter stops at 0xFF; the next increment of TEC or REC sets interrupt flag IR[ELO]. Access type is RX: reset on read.
0x40006444 B  REGISTER PSR: FDCAN protocol status register
0x40006444 C   FIELD 00w03 LEC (rw): Last error code The LEC indicates the type of the last error to occur on the CAN bus. This field is cleared to 0 when a message has been transferred (reception or transmission) without error. Access type is RS: set on read.
0x40006444 C   FIELD 03w02 ACT (ro): Activity Monitors the modules CAN communication state.
0x40006444 C   FIELD 05w01 EP (ro): Error passive
0x40006444 C   FIELD 06w01 EW (ro): Warning Sstatus
0x40006444 C   FIELD 07w01 BO (ro): Bus_Off status
0x40006444 C   FIELD 08w03 DLEC (rw): Data last error code Type of last error that occurred in the data phase of a FDCAN format frame with its BRS flag set. Coding is the same as for LEC. This field is cleared to 0 when a FDCAN format frame with its BRS flag set has been transferred (reception or transmission) without error. Access type is RS: set on read.
0x40006444 C   FIELD 11w01 RESI (rw): ESI flag of last received FDCAN message This bit is set together with REDL, independent of acceptance filtering. Access type is RX: reset on read.
0x40006444 C   FIELD 12w01 RBRS (rw): BRS flag of last received FDCAN message This bit is set together with REDL, independent of acceptance filtering. Access type is RX: reset on read.
0x40006444 C   FIELD 13w01 REDL (rw): Received FDCAN message This bit is set independent of acceptance filtering. Access type is RX: reset on read.
0x40006444 C   FIELD 14w01 PXE (rw): Protocol exception event
0x40006444 C   FIELD 16w07 TDCV (ro): Transmitter delay compensation value Position of the secondary sample point, defined by the sum of the measured delay from FDCAN_TX to FDCAN_RX and TDCR.TDCO. The SSP position is, in the data phase, the number of minimum time quanta (mtq) between the start of the transmitted bit and the secondary sample point. Valid values are 0 to 127 mtq.
0x40006448 B  REGISTER TDCR: FDCAN transmitter delay compensation register
0x40006448 C   FIELD 00w07 TDCF (rw): Transmitter delay compensation filter window length Defines the minimum value for the SSP position, dominant edges on FDCAN_RX that would result in an earlier SSP position are ignored for transmitter delay measurements. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006448 C   FIELD 08w07 TDCO (rw): Transmitter delay compensation offset Offset value defining the distance between the measured delay from FDCAN_TX to FDCAN_RX and the secondary sample point. Valid values are 0 to 127 mtq. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006450 B  REGISTER IR: FDCAN interrupt register
0x40006450 C   FIELD 00w01 RF0N (rw): Rx FIFO 0 new message
0x40006450 C   FIELD 01w01 RF0F (rw): Rx FIFO 0 full
0x40006450 C   FIELD 02w01 RF0L (rw): Rx FIFO 0 message lost
0x40006450 C   FIELD 03w01 RF1N (rw): Rx FIFO 1 new message
0x40006450 C   FIELD 04w01 RF1F (rw): Rx FIFO 1 full
0x40006450 C   FIELD 05w01 RF1L (rw): Rx FIFO 1 message lost
0x40006450 C   FIELD 06w01 HPM (rw): High-priority message
0x40006450 C   FIELD 07w01 TC (rw): Transmission completed
0x40006450 C   FIELD 08w01 TCF (rw): Transmission cancellation finished
0x40006450 C   FIELD 09w01 TFE (rw): Tx FIFO empty
0x40006450 C   FIELD 10w01 TEFN (rw): Tx event FIFO New Entry
0x40006450 C   FIELD 11w01 TEFF (rw): Tx event FIFO full
0x40006450 C   FIELD 12w01 TEFL (rw): Tx event FIFO element lost
0x40006450 C   FIELD 13w01 TSW (rw): Timestamp wraparound
0x40006450 C   FIELD 14w01 MRAF (rw): Message RAM access failure The flag is set when the Rx handler: has not completed acceptance filtering or storage of an accepted message until the arbitration field of the following message has been received. In this case acceptance filtering or message storage is aborted and the Rx handler starts processing of the following message. was unable to write a message to the message RAM. In this case message storage is aborted. In both cases the FIFO put index is not updated. The partly stored message is overwritten when the next message is stored to this location. The flag is also set when the Tx Handler was not able to read a message from the Message RAM in time. In this case message transmission is aborted. In case of a Tx Handler access failure the FDCAN is switched into Restricted operation Mode (see Restricted operation mode). To leave Restricted operation Mode, the Host CPU has to reset CCCR.ASM.
0x40006450 C   FIELD 15w01 TOO (rw): Timeout occurred
0x40006450 C   FIELD 16w01 ELO (rw): Error logging overflow
0x40006450 C   FIELD 17w01 EP (rw): Error passive
0x40006450 C   FIELD 18w01 EW (rw): Warning status
0x40006450 C   FIELD 19w01 BO (rw): Bus_Off status
0x40006450 C   FIELD 20w01 WDI (rw): Watchdog interrupt
0x40006450 C   FIELD 21w01 PEA (rw): Protocol error in arbitration phase (nominal bit time is used)
0x40006450 C   FIELD 22w01 PED (rw): Protocol error in data phase (data bit time is used)
0x40006450 C   FIELD 23w01 ARA (rw): Access to reserved address
0x40006454 B  REGISTER IE: FDCAN interrupt enable register
0x40006454 C   FIELD 00w01 RF0NE (rw): Rx FIFO 0 new message interrupt enable
0x40006454 C   FIELD 01w01 RF0FE (rw): Rx FIFO 0 full interrupt enable
0x40006454 C   FIELD 02w01 RF0LE (rw): Rx FIFO 0 message lost interrupt enable
0x40006454 C   FIELD 03w01 RF1NE (rw): Rx FIFO 1 new message interrupt enable
0x40006454 C   FIELD 04w01 RF1FE (rw): Rx FIFO 1 full interrupt enable
0x40006454 C   FIELD 05w01 RF1LE (rw): Rx FIFO 1 message lost interrupt enable
0x40006454 C   FIELD 06w01 HPME (rw): High-priority message interrupt enable
0x40006454 C   FIELD 07w01 TCE (rw): Transmission completed interrupt enable
0x40006454 C   FIELD 08w01 TCFE (rw): Transmission cancellation finished interrupt enable
0x40006454 C   FIELD 09w01 TFEE (rw): Tx FIFO empty interrupt enable
0x40006454 C   FIELD 10w01 TEFNE (rw): Tx event FIFO new entry interrupt enable
0x40006454 C   FIELD 11w01 TEFFE (rw): Tx event FIFO full interrupt enable
0x40006454 C   FIELD 12w01 TEFLE (rw): Tx event FIFO element lost interrupt enable
0x40006454 C   FIELD 13w01 TSWE (rw): Timestamp wraparound interrupt enable
0x40006454 C   FIELD 14w01 MRAFE (rw): Message RAM access failure interrupt enable
0x40006454 C   FIELD 15w01 TOOE (rw): Timeout occurred interrupt enable
0x40006454 C   FIELD 16w01 ELOE (rw): Error logging overflow interrupt enable
0x40006454 C   FIELD 17w01 EPE (rw): Error passive interrupt enable
0x40006454 C   FIELD 18w01 EWE (rw): Warning status interrupt enable
0x40006454 C   FIELD 19w01 BOE (rw): Bus_Off status
0x40006454 C   FIELD 20w01 WDIE (rw): Watchdog interrupt enable
0x40006454 C   FIELD 21w01 PEAE (rw): Protocol error in arbitration phase enable
0x40006454 C   FIELD 22w01 PEDE (rw): Protocol error in data phase enable
0x40006454 C   FIELD 23w01 ARAE (rw): Access to reserved address enable
0x40006458 B  REGISTER ILS: FDCAN interrupt line select register
0x40006458 C   FIELD 00w01 RXFIFO0 (rw): RX FIFO bit grouping the following interruption RF0LL: Rx FIFO 0 message lost interrupt line RF0FL: Rx FIFO 0 full interrupt line RF0NL: Rx FIFO 0 new message interrupt line
0x40006458 C   FIELD 01w01 RXFIFO1 (rw): RX FIFO bit grouping the following interruption RF1LL: Rx FIFO 1 message lost interrupt line RF1FL: Rx FIFO 1 full interrupt line RF1NL: Rx FIFO 1 new message interrupt line
0x40006458 C   FIELD 02w01 SMSG (rw): Status message bit grouping the following interruption TCFL: Transmission cancellation finished interrupt line TCL: Transmission completed interrupt line HPML: High-priority message interrupt line
0x40006458 C   FIELD 03w01 TFERR (rw): Tx FIFO ERROR grouping the following interruption TEFLL: Tx event FIFO element lost interrupt line TEFFL: Tx event FIFO full interrupt line TEFNL: Tx event FIFO new entry interrupt line TFEL: Tx FIFO empty interrupt line
0x40006458 C   FIELD 04w01 MISC (rw): Interrupt regrouping the following interruption TOOL: Timeout occurred interrupt line MRAFL: Message RAM access failure interrupt line TSWL: Timestamp wraparound interrupt line
0x40006458 C   FIELD 05w01 BERR (rw): Bit and line error grouping the following interruption EPL Error passive interrupt line ELOL: Error logging overflow interrupt line
0x40006458 C   FIELD 06w01 PERR (rw): Protocol error grouping the following interruption ARAL: Access to reserved address line PEDL: Protocol error in data phase line PEAL: Protocol error in arbitration phase line WDIL: Watchdog interrupt line BOL: Bus_Off status EWL: Warning status interrupt line
0x4000645C B  REGISTER ILE: FDCAN interrupt line enable register
0x4000645C C   FIELD 00w01 EINT0 (rw): Enable interrupt line 0
0x4000645C C   FIELD 01w01 EINT1 (rw): Enable interrupt line 1
0x40006480 B  REGISTER RXGFC: FDCAN global filter configuration register
0x40006480 C   FIELD 00w01 RRFE (rw): Reject remote frames extended These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006480 C   FIELD 01w01 RRFS (rw): Reject remote frames standard These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006480 C   FIELD 02w02 ANFE (rw): Accept non-matching frames extended Defines how received messages with 29-bit IDs that do not match any element of the filter list are treated. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006480 C   FIELD 04w02 ANFS (rw): Accept Non-matching frames standard Defines how received messages with 11-bit IDs that do not match any element of the filter list are treated. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006480 C   FIELD 08w01 F1OM (rw): FIFO 1 operation mode (overwrite or blocking) This is a protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006480 C   FIELD 09w01 F0OM (rw): FIFO 0 operation mode (overwrite or blocking) This is protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006480 C   FIELD 16w05 LSS (rw): List size standard 1 to 28: Number of standard message ID filter elements >28: Values greater than 28 are interpreted as 28. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006480 C   FIELD 24w04 LSE (rw): List size extended 1 to 8: Number of extended message ID filter elements >8: Values greater than 8 are interpreted as 8. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006484 B  REGISTER XIDAM: FDCAN extended ID and mask register
0x40006484 C   FIELD 00w29 EIDM (rw): Extended ID mask For acceptance filtering of extended frames the Extended ID AND Mask is AND-ed with the Message ID of a received frame. Intended for masking of 29-bit IDs in SAE J1939. With the reset value of all bits set to 1 the mask is not active. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006488 B  REGISTER HPMS: FDCAN high-priority message status register
0x40006488 C   FIELD 00w03 BIDX (ro): Buffer index Index of Rx FIFO element to which the message was stored. Only valid when MSI[1] = 1.
0x40006488 C   FIELD 06w02 MSI (ro): Message storage indicator
0x40006488 C   FIELD 08w05 FIDX (ro): Filter index Index of matching filter element. Range is 0 to RXGFC[LSS] - 1 or RXGFC[LSE] - 1.
0x40006488 C   FIELD 15w01 FLST (ro): Filter list Indicates the filter list of the matching filter element.
0x40006490 B  REGISTER RXF0S: FDCAN Rx FIFO 0 status register
0x40006490 C   FIELD 00w04 F0FL (ro): Rx FIFO 0 fill level Number of elements stored in Rx FIFO 0, range 0 to 3.
0x40006490 C   FIELD 08w02 F0GI (ro): Rx FIFO 0 get index Rx FIFO 0 read index pointer, range 0 to 2.
0x40006490 C   FIELD 16w02 F0PI (ro): Rx FIFO 0 put index Rx FIFO 0 write index pointer, range 0 to 2.
0x40006490 C   FIELD 24w01 F0F (ro): Rx FIFO 0 full
0x40006490 C   FIELD 25w01 RF0L (ro): Rx FIFO 0 message lost This bit is a copy of interrupt flag IR[RF0L]. When IR[RF0L] is reset, this bit is also reset.
0x40006494 B  REGISTER RXF0A: CAN Rx FIFO 0 acknowledge register
0x40006494 C   FIELD 00w03 F0AI (rw): Rx FIFO 0 acknowledge index After the Host has read a message or a sequence of messages from Rx FIFO 0 it has to write the buffer index of the last element read from Rx FIFO 0 to F0AI. This sets the Rx FIFO 0 get index RXF0S[F0GI] to F0AI + 1 and update the FIFO 0 fill level RXF0S[F0FL].
0x40006498 B  REGISTER RXF1S: FDCAN Rx FIFO 1 status register
0x40006498 C   FIELD 00w04 F1FL (ro): Rx FIFO 1 fill level Number of elements stored in Rx FIFO 1, range 0 to 3.
0x40006498 C   FIELD 08w02 F1GI (ro): Rx FIFO 1 get index Rx FIFO 1 read index pointer, range 0 to 2.
0x40006498 C   FIELD 16w02 F1PI (ro): Rx FIFO 1 put index Rx FIFO 1 write index pointer, range 0 to 2.
0x40006498 C   FIELD 24w01 F1F (ro): Rx FIFO 1 full
0x40006498 C   FIELD 25w01 RF1L (ro): Rx FIFO 1 message lost This bit is a copy of interrupt flag IR[RF1L]. When IR[RF1L] is reset, this bit is also reset.
0x4000649C B  REGISTER RXF1A: FDCAN Rx FIFO 1 acknowledge register
0x4000649C C   FIELD 00w03 F1AI (rw): Rx FIFO 1 acknowledge index After the Host has read a message or a sequence of messages from Rx FIFO 1 it has to write the buffer index of the last element read from Rx FIFO 1 to F1AI. This sets the Rx FIFO 1 get index RXF1S[F1GI] to F1AI + 1 and update the FIFO 1 Fill Level RXF1S[F1FL].
0x400064C0 B  REGISTER TXBC: FDCAN Tx buffer configuration register
0x400064C0 C   FIELD 24w01 TFQM (rw): Tx FIFO/queue mode This is a protected write (P) bit, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x400064C4 B  REGISTER TXFQS: FDCAN Tx FIFO/queue status register
0x400064C4 C   FIELD 00w03 TFFL (ro): Tx FIFO free level Number of consecutive free Tx FIFO elements starting from TFGI, range 0 to 3. Read as 0 when Tx queue operation is configured (TXBC[TFQM] = 1).
0x400064C4 C   FIELD 08w02 TFGI (ro): Tx FIFO get index Tx FIFO read index pointer, range 0 to 3. Read as 0 when Tx queue operation is configured (TXBC.TFQM = 1)
0x400064C4 C   FIELD 16w02 TFQPI (ro): Tx FIFO/queue put index Tx FIFO/queue write index pointer, range 0 to 3
0x400064C4 C   FIELD 21w01 TFQF (ro): Tx FIFO/queue full
0x400064C8 B  REGISTER TXBRP: FDCAN Tx buffer request pending register
0x400064C8 C   FIELD 00w03 TRP (ro): Transmission request pending Each Tx buffer has its own transmission request pending bit. The bits are set via register TXBAR. The bits are reset after a requested transmission has completed or has been canceled via register TXBCR. After a TXBRP bit has been set, a Tx scan is started to check for the pending Tx request with the highest priority (Tx buffer with lowest Message ID). A cancellation request resets the corresponding transmission request pending bit of register TXBRP. In case a transmission has already been started when a cancellation is requested, this is done at the end of the transmission, regardless whether the transmission was successful or not. The cancellation request bits are reset directly after the corresponding TXBRP bit has been reset. After a cancellation has been requested, a finished cancellation is signaled via TXBCF after successful transmission together with the corresponding TXBTO bit when the transmission has not yet been started at the point of cancellation when the transmission has been aborted due to lost arbitration when an error occurred during frame transmission In DAR mode all transmissions are automatically canceled if they are not successful. The corresponding TXBCF bit is set for all unsuccessful transmissions.
0x400064CC B  REGISTER TXBAR: FDCAN Tx buffer add request register
0x400064CC C   FIELD 00w03 AR (rw): Add request Each Tx buffer has its own add request bit. Writing a 1 sets the corresponding add request bit; writing a 0 has no impact. This enables the Host to set transmission requests for multiple Tx buffers with one write to TXBAR. When no Tx scan is running, the bits are reset immediately, else the bits remain set until the Tx scan process has completed.
0x400064D0 B  REGISTER TXBCR: FDCAN Tx buffer cancellation request register
0x400064D0 C   FIELD 00w03 CR (rw): Cancellation request Each Tx buffer has its own cancellation request bit. Writing a 1 sets the corresponding CR bit; writing a 0 has no impact. This enables the Host to set cancellation requests for multiple Tx buffers with one write to TXBCR. The bits remain set until the corresponding TXBRP bit is reset.
0x400064D4 B  REGISTER TXBTO: FDCAN Tx buffer transmission occurred register
0x400064D4 C   FIELD 00w03 TO (ro): Transmission occurred. Each Tx buffer has its own TO bit. The bits are set when the corresponding TXBRP bit is cleared after a successful transmission. The bits are reset when a new transmission is requested by writing a 1 to the corresponding bit of register TXBAR.
0x400064D8 B  REGISTER TXBCF: FDCAN Tx buffer cancellation finished register
0x400064D8 C   FIELD 00w03 CF (ro): Cancellation finished Each Tx buffer has its own CF bit. The bits are set when the corresponding TXBRP bit is cleared after a cancellation was requested via TXBCR. In case the corresponding TXBRP bit was not set at the point of cancellation, CF is set immediately. The bits are reset when a new transmission is requested by writing a 1 to the corresponding bit of register TXBAR.
0x400064DC B  REGISTER TXBTIE: FDCAN Tx buffer transmission interrupt enable register
0x400064DC C   FIELD 00w03 TIE (rw): Transmission interrupt enable Each Tx buffer has its own TIE bit.
0x400064E0 B  REGISTER TXBCIE: FDCAN Tx buffer cancellation finished interrupt enable register
0x400064E0 C   FIELD 00w03 CFIE (rw): Cancellation finished interrupt enable. Each Tx buffer has its own CFIE bit.
0x400064E4 B  REGISTER TXEFS: FDCAN Tx event FIFO status register
0x400064E4 C   FIELD 00w03 EFFL (ro): Event FIFO fill level Number of elements stored in Tx event FIFO, range 0 to 3.
0x400064E4 C   FIELD 08w02 EFGI (ro): Event FIFO get index Tx event FIFO read index pointer, range 0 to 3.
0x400064E4 C   FIELD 16w02 EFPI (ro): Event FIFO put index Tx event FIFO write index pointer, range 0 to 3.
0x400064E4 C   FIELD 24w01 EFF (ro): Event FIFO full
0x400064E4 C   FIELD 25w01 TEFL (ro): Tx event FIFO element lost This bit is a copy of interrupt flag IR[TEFL]. When IR[TEFL] is reset, this bit is also reset. 0 No Tx event FIFO element lost 1 Tx event FIFO element lost, also set after write attempt to Tx event FIFO of size 0.
0x400064E8 B  REGISTER TXEFA: FDCAN Tx event FIFO acknowledge register
0x400064E8 C   FIELD 00w02 EFAI (rw): Event FIFO acknowledge index After the Host has read an element or a sequence of elements from the Tx event FIFO, it has to write the index of the last element read from Tx event FIFO to EFAI. This sets the Tx event FIFO get index TXEFS[EFGI] to EFAI + 1 and updates the FIFO 0 fill level TXEFS[EFFL].
0x40006500 B  REGISTER CKDIV: FDCAN CFG clock divider register
0x40006500 C   FIELD 00w04 PDIV (rw): input clock divider The APB clock could be divided prior to be used by the CAN sub system. The rate must be computed using the divider output clock. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006800 A PERIPHERAL FDCAN2
0x40006800 B  REGISTER CREL: FDCAN core release register
0x40006800 C   FIELD 00w08 DAY (ro): 18
0x40006800 C   FIELD 08w08 MON (ro): 12
0x40006800 C   FIELD 16w04 YEAR (ro): 4
0x40006800 C   FIELD 20w04 SUBSTEP (ro): 1
0x40006800 C   FIELD 24w04 STEP (ro): 2
0x40006800 C   FIELD 28w04 REL (ro): 3
0x40006804 B  REGISTER ENDN: FDCAN endian register
0x40006804 C   FIELD 00w32 ETV (ro): Endianness test value The endianness test value is 0x8765 4321.
0x4000680C B  REGISTER DBTP: FDCAN data bit timing and prescaler register
0x4000680C C   FIELD 00w04 DSJW (rw): Synchronization jump width Must always be smaller than DTSEG2, valid values are 0 to 15. The value used by the hardware is the one programmed, incremented by 1: t<sub>SJW</sub> = (DSJW + 1) x tq.
0x4000680C C   FIELD 04w04 DTSEG2 (rw): Data time segment after sample point Valid values are 0 to 15. The value used by the hardware is the one programmed, incremented by 1, i.e. t<sub>BS2</sub> = (DTSEG2 + 1) x tq.
0x4000680C C   FIELD 08w05 DTSEG1 (rw): Data time segment before sample point Valid values are 0 to 31. The value used by the hardware is the one programmed, incremented by 1, i.e. t<sub>BS1</sub> = (DTSEG1 + 1) x tq.
0x4000680C C   FIELD 16w05 DBRP (rw): Data bit rate prescaler The value by which the oscillator frequency is divided to generate the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Baud Rate Prescaler are 0 to 31. The hardware interpreters this value as the value programmed plus 1.
0x4000680C C   FIELD 23w01 TDC (rw): Transceiver delay compensation
0x40006810 B  REGISTER TEST: FDCAN test register
0x40006810 C   FIELD 04w01 LBCK (rw): Loop back mode
0x40006810 C   FIELD 05w02 TX (rw): Control of transmit pin
0x40006810 C   FIELD 07w01 RX (ro): Receive pin Monitors the actual value of pin FDCANx_RX
0x40006814 B  REGISTER RWD: FDCAN RAM watchdog register
0x40006814 C   FIELD 00w08 WDC (rw): Watchdog configuration Start value of the message RAM watchdog counter. With the reset value of 00, the counter is disabled. These are protected write (P) bits, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of FDCAN_CCCR register are set to 1.
0x40006814 C   FIELD 08w08 WDV (ro): Watchdog value Actual message RAM watchdog counter value.
0x40006818 B  REGISTER CCCR: FDCAN CC control register
0x40006818 C   FIELD 00w01 INIT (rw): Initialization
0x40006818 C   FIELD 01w01 CCE (rw): Configuration change enable
0x40006818 C   FIELD 02w01 ASM (rw): ASM restricted operation mode The restricted operation mode is intended for applications that adapt themselves to different CAN bit rates. The application tests different bit rates and leaves the Restricted operation Mode after it has received a valid frame. In the optional Restricted operation Mode the node is able to transmit and receive data and remote frames and it gives acknowledge to valid frames, but it does not send active error frames or overload frames. In case of an error condition or overload condition, it does not send dominant bits, instead it waits for the occurrence of bus idle condition to resynchronize itself to the CAN communication. The error counters are not incremented. Bit ASM can only be set by software when both CCE and INIT are set to 1. The bit can be reset by the software at any time.
0x40006818 C   FIELD 03w01 CSA (ro): Clock stop acknowledge
0x40006818 C   FIELD 04w01 CSR (rw): Clock stop request
0x40006818 C   FIELD 05w01 MON (rw): Bus monitoring mode Bit MON can only be set by software when both CCE and INIT are set to 1. The bit can be reset by the Host at any time.
0x40006818 C   FIELD 06w01 DAR (rw): Disable automatic retransmission
0x40006818 C   FIELD 07w01 TEST (rw): Test mode enable
0x40006818 C   FIELD 08w01 FDOE (rw): FD operation enable
0x40006818 C   FIELD 09w01 BRSE (rw): FDCAN bit rate switching
0x40006818 C   FIELD 12w01 PXHD (rw): Protocol exception handling disable
0x40006818 C   FIELD 13w01 EFBI (rw): Edge filtering during bus integration
0x40006818 C   FIELD 14w01 TXP (rw): If this bit is set, the FDCAN pauses for two CAN bit times before starting the next transmission after successfully transmitting a frame.
0x40006818 C   FIELD 15w01 NISO (rw): Non ISO operation If this bit is set, the FDCAN uses the CAN FD frame format as specified by the Bosch CAN FD Specification V1.0.
0x4000681C B  REGISTER NBTP: FDCAN nominal bit timing and prescaler register
0x4000681C C   FIELD 00w07 NTSEG2 (rw): Nominal time segment after sample point Valid values are 0 to 127. The actual interpretation by the hardware of this value is such that one more than the programmed value is used.
0x4000681C C   FIELD 08w08 NTSEG1 (rw): Nominal time segment before sample point Valid values are 0 to 255. The actual interpretation by the hardware of this value is such that one more than the programmed value is used. These are protected write (P) bits, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000681C C   FIELD 16w09 NBRP (rw): Bit rate prescaler Value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values are 0 to 511. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. These are protected write (P) bits, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000681C C   FIELD 25w07 NSJW (rw): Nominal (re)synchronization jump width Valid values are 0 to 127. The actual interpretation by the hardware of this value is such that the used value is the one programmed incremented by one. These are protected write (P) bits, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006820 B  REGISTER TSCC: FDCAN timestamp counter configuration register
0x40006820 C   FIELD 00w02 TSS (rw): Timestamp select These are protected write (P) bits, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006820 C   FIELD 16w04 TCP (rw): Timestamp counter prescaler
0x40006824 B  REGISTER TSCV: FDCAN timestamp counter value register
0x40006824 C   FIELD 00w16 TSC (rw): Timestamp counter
0x40006828 B  REGISTER TOCC: FDCAN timeout counter configuration register
0x40006828 C   FIELD 00w01 ETOC (rw): Timeout counter enable This is a protected write (P) bit, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006828 C   FIELD 01w02 TOS (rw): Timeout select When operating in Continuous mode, a write to TOCV presets the counter to the value configured by TOCC[TOP] and continues down-counting. When the timeout counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by TOCC[TOP]. Down-counting is started when the first FIFO element is stored. These are protected write (P) bits, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006828 C   FIELD 16w16 TOP (rw): Timeout period Start value of the timeout counter (down-counter). Configures the timeout period.
0x4000682C B  REGISTER TOCV: FDCAN timeout counter value register
0x4000682C C   FIELD 00w16 TOC (rw): Timeout counter
0x40006840 B  REGISTER ECR: FDCAN error counter register
0x40006840 C   FIELD 00w08 TEC (ro): Transmit error counter Actual state of the transmit error counter, values between 0 and 255. When CCCR.ASM is set, the CAN protocol controller does not increment TEC and REC when a CAN protocol error is detected, but CEL is still incremented.
0x40006840 C   FIELD 08w07 REC (ro): Receive error counter Actual state of the receive error counter, values between 0 and 127.
0x40006840 C   FIELD 15w01 RP (ro): Receive error passive
0x40006840 C   FIELD 16w08 CEL (rw): CAN error logging The counter is incremented each time when a CAN protocol error causes the transmit error counter or the receive error counter to be incremented. It is reset by read access to CEL. The counter stops at 0xFF; the next increment of TEC or REC sets interrupt flag IR[ELO]. Access type is RX: reset on read.
0x40006844 B  REGISTER PSR: FDCAN protocol status register
0x40006844 C   FIELD 00w03 LEC (rw): Last error code The LEC indicates the type of the last error to occur on the CAN bus. This field is cleared to 0 when a message has been transferred (reception or transmission) without error. Access type is RS: set on read.
0x40006844 C   FIELD 03w02 ACT (ro): Activity Monitors the modules CAN communication state.
0x40006844 C   FIELD 05w01 EP (ro): Error passive
0x40006844 C   FIELD 06w01 EW (ro): Warning Sstatus
0x40006844 C   FIELD 07w01 BO (ro): Bus_Off status
0x40006844 C   FIELD 08w03 DLEC (rw): Data last error code Type of last error that occurred in the data phase of a FDCAN format frame with its BRS flag set. Coding is the same as for LEC. This field is cleared to 0 when a FDCAN format frame with its BRS flag set has been transferred (reception or transmission) without error. Access type is RS: set on read.
0x40006844 C   FIELD 11w01 RESI (rw): ESI flag of last received FDCAN message This bit is set together with REDL, independent of acceptance filtering. Access type is RX: reset on read.
0x40006844 C   FIELD 12w01 RBRS (rw): BRS flag of last received FDCAN message This bit is set together with REDL, independent of acceptance filtering. Access type is RX: reset on read.
0x40006844 C   FIELD 13w01 REDL (rw): Received FDCAN message This bit is set independent of acceptance filtering. Access type is RX: reset on read.
0x40006844 C   FIELD 14w01 PXE (rw): Protocol exception event
0x40006844 C   FIELD 16w07 TDCV (ro): Transmitter delay compensation value Position of the secondary sample point, defined by the sum of the measured delay from FDCAN_TX to FDCAN_RX and TDCR.TDCO. The SSP position is, in the data phase, the number of minimum time quanta (mtq) between the start of the transmitted bit and the secondary sample point. Valid values are 0 to 127 mtq.
0x40006848 B  REGISTER TDCR: FDCAN transmitter delay compensation register
0x40006848 C   FIELD 00w07 TDCF (rw): Transmitter delay compensation filter window length Defines the minimum value for the SSP position, dominant edges on FDCAN_RX that would result in an earlier SSP position are ignored for transmitter delay measurements. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006848 C   FIELD 08w07 TDCO (rw): Transmitter delay compensation offset Offset value defining the distance between the measured delay from FDCAN_TX to FDCAN_RX and the secondary sample point. Valid values are 0 to 127 mtq. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006850 B  REGISTER IR: FDCAN interrupt register
0x40006850 C   FIELD 00w01 RF0N (rw): Rx FIFO 0 new message
0x40006850 C   FIELD 01w01 RF0F (rw): Rx FIFO 0 full
0x40006850 C   FIELD 02w01 RF0L (rw): Rx FIFO 0 message lost
0x40006850 C   FIELD 03w01 RF1N (rw): Rx FIFO 1 new message
0x40006850 C   FIELD 04w01 RF1F (rw): Rx FIFO 1 full
0x40006850 C   FIELD 05w01 RF1L (rw): Rx FIFO 1 message lost
0x40006850 C   FIELD 06w01 HPM (rw): High-priority message
0x40006850 C   FIELD 07w01 TC (rw): Transmission completed
0x40006850 C   FIELD 08w01 TCF (rw): Transmission cancellation finished
0x40006850 C   FIELD 09w01 TFE (rw): Tx FIFO empty
0x40006850 C   FIELD 10w01 TEFN (rw): Tx event FIFO New Entry
0x40006850 C   FIELD 11w01 TEFF (rw): Tx event FIFO full
0x40006850 C   FIELD 12w01 TEFL (rw): Tx event FIFO element lost
0x40006850 C   FIELD 13w01 TSW (rw): Timestamp wraparound
0x40006850 C   FIELD 14w01 MRAF (rw): Message RAM access failure The flag is set when the Rx handler: has not completed acceptance filtering or storage of an accepted message until the arbitration field of the following message has been received. In this case acceptance filtering or message storage is aborted and the Rx handler starts processing of the following message. was unable to write a message to the message RAM. In this case message storage is aborted. In both cases the FIFO put index is not updated. The partly stored message is overwritten when the next message is stored to this location. The flag is also set when the Tx Handler was not able to read a message from the Message RAM in time. In this case message transmission is aborted. In case of a Tx Handler access failure the FDCAN is switched into Restricted operation Mode (see Restricted operation mode). To leave Restricted operation Mode, the Host CPU has to reset CCCR.ASM.
0x40006850 C   FIELD 15w01 TOO (rw): Timeout occurred
0x40006850 C   FIELD 16w01 ELO (rw): Error logging overflow
0x40006850 C   FIELD 17w01 EP (rw): Error passive
0x40006850 C   FIELD 18w01 EW (rw): Warning status
0x40006850 C   FIELD 19w01 BO (rw): Bus_Off status
0x40006850 C   FIELD 20w01 WDI (rw): Watchdog interrupt
0x40006850 C   FIELD 21w01 PEA (rw): Protocol error in arbitration phase (nominal bit time is used)
0x40006850 C   FIELD 22w01 PED (rw): Protocol error in data phase (data bit time is used)
0x40006850 C   FIELD 23w01 ARA (rw): Access to reserved address
0x40006854 B  REGISTER IE: FDCAN interrupt enable register
0x40006854 C   FIELD 00w01 RF0NE (rw): Rx FIFO 0 new message interrupt enable
0x40006854 C   FIELD 01w01 RF0FE (rw): Rx FIFO 0 full interrupt enable
0x40006854 C   FIELD 02w01 RF0LE (rw): Rx FIFO 0 message lost interrupt enable
0x40006854 C   FIELD 03w01 RF1NE (rw): Rx FIFO 1 new message interrupt enable
0x40006854 C   FIELD 04w01 RF1FE (rw): Rx FIFO 1 full interrupt enable
0x40006854 C   FIELD 05w01 RF1LE (rw): Rx FIFO 1 message lost interrupt enable
0x40006854 C   FIELD 06w01 HPME (rw): High-priority message interrupt enable
0x40006854 C   FIELD 07w01 TCE (rw): Transmission completed interrupt enable
0x40006854 C   FIELD 08w01 TCFE (rw): Transmission cancellation finished interrupt enable
0x40006854 C   FIELD 09w01 TFEE (rw): Tx FIFO empty interrupt enable
0x40006854 C   FIELD 10w01 TEFNE (rw): Tx event FIFO new entry interrupt enable
0x40006854 C   FIELD 11w01 TEFFE (rw): Tx event FIFO full interrupt enable
0x40006854 C   FIELD 12w01 TEFLE (rw): Tx event FIFO element lost interrupt enable
0x40006854 C   FIELD 13w01 TSWE (rw): Timestamp wraparound interrupt enable
0x40006854 C   FIELD 14w01 MRAFE (rw): Message RAM access failure interrupt enable
0x40006854 C   FIELD 15w01 TOOE (rw): Timeout occurred interrupt enable
0x40006854 C   FIELD 16w01 ELOE (rw): Error logging overflow interrupt enable
0x40006854 C   FIELD 17w01 EPE (rw): Error passive interrupt enable
0x40006854 C   FIELD 18w01 EWE (rw): Warning status interrupt enable
0x40006854 C   FIELD 19w01 BOE (rw): Bus_Off status
0x40006854 C   FIELD 20w01 WDIE (rw): Watchdog interrupt enable
0x40006854 C   FIELD 21w01 PEAE (rw): Protocol error in arbitration phase enable
0x40006854 C   FIELD 22w01 PEDE (rw): Protocol error in data phase enable
0x40006854 C   FIELD 23w01 ARAE (rw): Access to reserved address enable
0x40006858 B  REGISTER ILS: FDCAN interrupt line select register
0x40006858 C   FIELD 00w01 RXFIFO0 (rw): RX FIFO bit grouping the following interruption RF0LL: Rx FIFO 0 message lost interrupt line RF0FL: Rx FIFO 0 full interrupt line RF0NL: Rx FIFO 0 new message interrupt line
0x40006858 C   FIELD 01w01 RXFIFO1 (rw): RX FIFO bit grouping the following interruption RF1LL: Rx FIFO 1 message lost interrupt line RF1FL: Rx FIFO 1 full interrupt line RF1NL: Rx FIFO 1 new message interrupt line
0x40006858 C   FIELD 02w01 SMSG (rw): Status message bit grouping the following interruption TCFL: Transmission cancellation finished interrupt line TCL: Transmission completed interrupt line HPML: High-priority message interrupt line
0x40006858 C   FIELD 03w01 TFERR (rw): Tx FIFO ERROR grouping the following interruption TEFLL: Tx event FIFO element lost interrupt line TEFFL: Tx event FIFO full interrupt line TEFNL: Tx event FIFO new entry interrupt line TFEL: Tx FIFO empty interrupt line
0x40006858 C   FIELD 04w01 MISC (rw): Interrupt regrouping the following interruption TOOL: Timeout occurred interrupt line MRAFL: Message RAM access failure interrupt line TSWL: Timestamp wraparound interrupt line
0x40006858 C   FIELD 05w01 BERR (rw): Bit and line error grouping the following interruption EPL Error passive interrupt line ELOL: Error logging overflow interrupt line
0x40006858 C   FIELD 06w01 PERR (rw): Protocol error grouping the following interruption ARAL: Access to reserved address line PEDL: Protocol error in data phase line PEAL: Protocol error in arbitration phase line WDIL: Watchdog interrupt line BOL: Bus_Off status EWL: Warning status interrupt line
0x4000685C B  REGISTER ILE: FDCAN interrupt line enable register
0x4000685C C   FIELD 00w01 EINT0 (rw): Enable interrupt line 0
0x4000685C C   FIELD 01w01 EINT1 (rw): Enable interrupt line 1
0x40006880 B  REGISTER RXGFC: FDCAN global filter configuration register
0x40006880 C   FIELD 00w01 RRFE (rw): Reject remote frames extended These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006880 C   FIELD 01w01 RRFS (rw): Reject remote frames standard These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006880 C   FIELD 02w02 ANFE (rw): Accept non-matching frames extended Defines how received messages with 29-bit IDs that do not match any element of the filter list are treated. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006880 C   FIELD 04w02 ANFS (rw): Accept Non-matching frames standard Defines how received messages with 11-bit IDs that do not match any element of the filter list are treated. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006880 C   FIELD 08w01 F1OM (rw): FIFO 1 operation mode (overwrite or blocking) This is a protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006880 C   FIELD 09w01 F0OM (rw): FIFO 0 operation mode (overwrite or blocking) This is protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006880 C   FIELD 16w05 LSS (rw): List size standard 1 to 28: Number of standard message ID filter elements >28: Values greater than 28 are interpreted as 28. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006880 C   FIELD 24w04 LSE (rw): List size extended 1 to 8: Number of extended message ID filter elements >8: Values greater than 8 are interpreted as 8. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006884 B  REGISTER XIDAM: FDCAN extended ID and mask register
0x40006884 C   FIELD 00w29 EIDM (rw): Extended ID mask For acceptance filtering of extended frames the Extended ID AND Mask is AND-ed with the Message ID of a received frame. Intended for masking of 29-bit IDs in SAE J1939. With the reset value of all bits set to 1 the mask is not active. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40006888 B  REGISTER HPMS: FDCAN high-priority message status register
0x40006888 C   FIELD 00w03 BIDX (ro): Buffer index Index of Rx FIFO element to which the message was stored. Only valid when MSI[1] = 1.
0x40006888 C   FIELD 06w02 MSI (ro): Message storage indicator
0x40006888 C   FIELD 08w05 FIDX (ro): Filter index Index of matching filter element. Range is 0 to RXGFC[LSS] - 1 or RXGFC[LSE] - 1.
0x40006888 C   FIELD 15w01 FLST (ro): Filter list Indicates the filter list of the matching filter element.
0x40006890 B  REGISTER RXF0S: FDCAN Rx FIFO 0 status register
0x40006890 C   FIELD 00w04 F0FL (ro): Rx FIFO 0 fill level Number of elements stored in Rx FIFO 0, range 0 to 3.
0x40006890 C   FIELD 08w02 F0GI (ro): Rx FIFO 0 get index Rx FIFO 0 read index pointer, range 0 to 2.
0x40006890 C   FIELD 16w02 F0PI (ro): Rx FIFO 0 put index Rx FIFO 0 write index pointer, range 0 to 2.
0x40006890 C   FIELD 24w01 F0F (ro): Rx FIFO 0 full
0x40006890 C   FIELD 25w01 RF0L (ro): Rx FIFO 0 message lost This bit is a copy of interrupt flag IR[RF0L]. When IR[RF0L] is reset, this bit is also reset.
0x40006894 B  REGISTER RXF0A: CAN Rx FIFO 0 acknowledge register
0x40006894 C   FIELD 00w03 F0AI (rw): Rx FIFO 0 acknowledge index After the Host has read a message or a sequence of messages from Rx FIFO 0 it has to write the buffer index of the last element read from Rx FIFO 0 to F0AI. This sets the Rx FIFO 0 get index RXF0S[F0GI] to F0AI + 1 and update the FIFO 0 fill level RXF0S[F0FL].
0x40006898 B  REGISTER RXF1S: FDCAN Rx FIFO 1 status register
0x40006898 C   FIELD 00w04 F1FL (ro): Rx FIFO 1 fill level Number of elements stored in Rx FIFO 1, range 0 to 3.
0x40006898 C   FIELD 08w02 F1GI (ro): Rx FIFO 1 get index Rx FIFO 1 read index pointer, range 0 to 2.
0x40006898 C   FIELD 16w02 F1PI (ro): Rx FIFO 1 put index Rx FIFO 1 write index pointer, range 0 to 2.
0x40006898 C   FIELD 24w01 F1F (ro): Rx FIFO 1 full
0x40006898 C   FIELD 25w01 RF1L (ro): Rx FIFO 1 message lost This bit is a copy of interrupt flag IR[RF1L]. When IR[RF1L] is reset, this bit is also reset.
0x4000689C B  REGISTER RXF1A: FDCAN Rx FIFO 1 acknowledge register
0x4000689C C   FIELD 00w03 F1AI (rw): Rx FIFO 1 acknowledge index After the Host has read a message or a sequence of messages from Rx FIFO 1 it has to write the buffer index of the last element read from Rx FIFO 1 to F1AI. This sets the Rx FIFO 1 get index RXF1S[F1GI] to F1AI + 1 and update the FIFO 1 Fill Level RXF1S[F1FL].
0x400068C0 B  REGISTER TXBC: FDCAN Tx buffer configuration register
0x400068C0 C   FIELD 24w01 TFQM (rw): Tx FIFO/queue mode This is a protected write (P) bit, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x400068C4 B  REGISTER TXFQS: FDCAN Tx FIFO/queue status register
0x400068C4 C   FIELD 00w03 TFFL (ro): Tx FIFO free level Number of consecutive free Tx FIFO elements starting from TFGI, range 0 to 3. Read as 0 when Tx queue operation is configured (TXBC[TFQM] = 1).
0x400068C4 C   FIELD 08w02 TFGI (ro): Tx FIFO get index Tx FIFO read index pointer, range 0 to 3. Read as 0 when Tx queue operation is configured (TXBC.TFQM = 1)
0x400068C4 C   FIELD 16w02 TFQPI (ro): Tx FIFO/queue put index Tx FIFO/queue write index pointer, range 0 to 3
0x400068C4 C   FIELD 21w01 TFQF (ro): Tx FIFO/queue full
0x400068C8 B  REGISTER TXBRP: FDCAN Tx buffer request pending register
0x400068C8 C   FIELD 00w03 TRP (ro): Transmission request pending Each Tx buffer has its own transmission request pending bit. The bits are set via register TXBAR. The bits are reset after a requested transmission has completed or has been canceled via register TXBCR. After a TXBRP bit has been set, a Tx scan is started to check for the pending Tx request with the highest priority (Tx buffer with lowest Message ID). A cancellation request resets the corresponding transmission request pending bit of register TXBRP. In case a transmission has already been started when a cancellation is requested, this is done at the end of the transmission, regardless whether the transmission was successful or not. The cancellation request bits are reset directly after the corresponding TXBRP bit has been reset. After a cancellation has been requested, a finished cancellation is signaled via TXBCF after successful transmission together with the corresponding TXBTO bit when the transmission has not yet been started at the point of cancellation when the transmission has been aborted due to lost arbitration when an error occurred during frame transmission In DAR mode all transmissions are automatically canceled if they are not successful. The corresponding TXBCF bit is set for all unsuccessful transmissions.
0x400068CC B  REGISTER TXBAR: FDCAN Tx buffer add request register
0x400068CC C   FIELD 00w03 AR (rw): Add request Each Tx buffer has its own add request bit. Writing a 1 sets the corresponding add request bit; writing a 0 has no impact. This enables the Host to set transmission requests for multiple Tx buffers with one write to TXBAR. When no Tx scan is running, the bits are reset immediately, else the bits remain set until the Tx scan process has completed.
0x400068D0 B  REGISTER TXBCR: FDCAN Tx buffer cancellation request register
0x400068D0 C   FIELD 00w03 CR (rw): Cancellation request Each Tx buffer has its own cancellation request bit. Writing a 1 sets the corresponding CR bit; writing a 0 has no impact. This enables the Host to set cancellation requests for multiple Tx buffers with one write to TXBCR. The bits remain set until the corresponding TXBRP bit is reset.
0x400068D4 B  REGISTER TXBTO: FDCAN Tx buffer transmission occurred register
0x400068D4 C   FIELD 00w03 TO (ro): Transmission occurred. Each Tx buffer has its own TO bit. The bits are set when the corresponding TXBRP bit is cleared after a successful transmission. The bits are reset when a new transmission is requested by writing a 1 to the corresponding bit of register TXBAR.
0x400068D8 B  REGISTER TXBCF: FDCAN Tx buffer cancellation finished register
0x400068D8 C   FIELD 00w03 CF (ro): Cancellation finished Each Tx buffer has its own CF bit. The bits are set when the corresponding TXBRP bit is cleared after a cancellation was requested via TXBCR. In case the corresponding TXBRP bit was not set at the point of cancellation, CF is set immediately. The bits are reset when a new transmission is requested by writing a 1 to the corresponding bit of register TXBAR.
0x400068DC B  REGISTER TXBTIE: FDCAN Tx buffer transmission interrupt enable register
0x400068DC C   FIELD 00w03 TIE (rw): Transmission interrupt enable Each Tx buffer has its own TIE bit.
0x400068E0 B  REGISTER TXBCIE: FDCAN Tx buffer cancellation finished interrupt enable register
0x400068E0 C   FIELD 00w03 CFIE (rw): Cancellation finished interrupt enable. Each Tx buffer has its own CFIE bit.
0x400068E4 B  REGISTER TXEFS: FDCAN Tx event FIFO status register
0x400068E4 C   FIELD 00w03 EFFL (ro): Event FIFO fill level Number of elements stored in Tx event FIFO, range 0 to 3.
0x400068E4 C   FIELD 08w02 EFGI (ro): Event FIFO get index Tx event FIFO read index pointer, range 0 to 3.
0x400068E4 C   FIELD 16w02 EFPI (ro): Event FIFO put index Tx event FIFO write index pointer, range 0 to 3.
0x400068E4 C   FIELD 24w01 EFF (ro): Event FIFO full
0x400068E4 C   FIELD 25w01 TEFL (ro): Tx event FIFO element lost This bit is a copy of interrupt flag IR[TEFL]. When IR[TEFL] is reset, this bit is also reset. 0 No Tx event FIFO element lost 1 Tx event FIFO element lost, also set after write attempt to Tx event FIFO of size 0.
0x400068E8 B  REGISTER TXEFA: FDCAN Tx event FIFO acknowledge register
0x400068E8 C   FIELD 00w02 EFAI (rw): Event FIFO acknowledge index After the Host has read an element or a sequence of elements from the Tx event FIFO, it has to write the index of the last element read from Tx event FIFO to EFAI. This sets the Tx event FIFO get index TXEFS[EFGI] to EFAI + 1 and updates the FIFO 0 fill level TXEFS[EFFL].
0x40006900 B  REGISTER CKDIV: FDCAN CFG clock divider register
0x40006900 C   FIELD 00w04 PDIV (rw): input clock divider The APB clock could be divided prior to be used by the CAN sub system. The rate must be computed using the divider output clock. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40007000 A PERIPHERAL PWR
0x40007000 B  REGISTER CR1: Power control register 1
0x40007000 C   FIELD 00w03 LPMS (rw): Low-power mode selection These bits select the low-power mode entered when CPU enters the deepsleep mode. 1xx: Shutdown mode Note: In Standby mode, SRAM2 can be preserved or not, depending on RRS bit configuration in PWR_CR3.
0x40007000 C   FIELD 03w01 FPD_STOP (rw): FPD_STOP
0x40007000 C   FIELD 08w01 DBP (rw): Disable backup domain write protection In reset state, the RTC and backup registers are protected against parasitic write access. This bit must be set to enable write access to these registers.
0x40007000 C   FIELD 09w02 VOS (rw): Voltage scaling range selection
0x40007000 C   FIELD 14w01 LPR (rw): Low-power run When this bit is set, the regulator is switched from main mode (MR) to low-power mode (LPR).
0x40007004 B  REGISTER CR2: Power control register 2
0x40007004 C   FIELD 00w01 PVDE (rw): Programmable voltage detector enable Note: This bit is write-protected when the PVDL bit is set in the SYSCFG_CFGR2 register. The protection can be reset only by a system reset.
0x40007004 C   FIELD 01w03 PVDLS (rw): Programmable voltage detector level selection. These bits select the PVD falling threshold: Note: These bits are write-protected when the PVDL bit is set in the SYSCFG_CFGR2 register. The protection can be reset only by a system reset.
0x40007004 C   FIELD 06w01 PVMEN1 (rw): Peripheral voltage monitoring 3 enable: V<sub>DDA</sub> vs. ADC/COMP min voltage 1.62V
0x40007004 C   FIELD 07w01 PVMEN2 (rw): Peripheral voltage monitoring 4 enable: V<sub>DDA</sub> vs. DAC 1MSPS /DAC 15MSPS min voltage.
0x40007008 B  REGISTER CR3: Power control register 3
0x40007008 C   FIELD 00w01 EWUP1 (rw): Enable Wakeup pin WKUP1 When this bit is set, the external wakeup pin WKUP1 is enabled and triggers a wakeup from Standby or Shutdown event when a rising or a falling edge occurs. The active edge is configured via the WP1 bit in the PWR_CR4 register.
0x40007008 C   FIELD 01w01 EWUP2 (rw): Enable Wakeup pin WKUP2 When this bit is set, the external wakeup pin WKUP2 is enabled and triggers a wakeup from Standby or Shutdown event when a rising or a falling edge occurs. The active edge is configured via the WP2 bit in the PWR_CR4 register.
0x40007008 C   FIELD 02w01 EWUP3 (rw): Enable Wakeup pin WKUP3 When this bit is set, the external wakeup pin WKUP3 is enabled and triggers a wakeup from Standby or Shutdown event when a rising or a falling edge occurs. The active edge is configured via the WP3 bit in the PWR_CR4 register.
0x40007008 C   FIELD 03w01 EWUP4 (rw): Enable Wakeup pin WKUP4 When this bit is set, the external wakeup pin WKUP4 is enabled and triggers a wakeup from Standby or Shutdown event when a rising or a falling edge occurs. The active edge is configured via the WP4 bit in the PWR_CR4 register.
0x40007008 C   FIELD 04w01 EWUP5 (rw): Enable Wakeup pin WKUP5 When this bit is set, the external wakeup pin WKUP5 is enabled and triggers a wakeup from Standby or Shutdown event when a rising or a falling edge occurs.The active edge is configured via the WP5 bit in the PWR_CR4 register.
0x40007008 C   FIELD 08w01 RRS (rw): SRAM2 retention in Standby mode
0x40007008 C   FIELD 10w01 APC (rw): Apply pull-up and pull-down configuration When this bit is set, the I/O pull-up and pull-down configurations defined in the PWR_PUCRx and PWR_PDCRx registers are applied. When this bit is cleared, the PWR_PUCRx and PWR_PDCRx registers are not applied to the I/Os.
0x40007008 C   FIELD 13w01 UCPD1_STDBY (rw): UCPD1_STDBY USB Type-C and Power Delivery standby mode.
0x40007008 C   FIELD 14w01 UCPD1_DBDIS (rw): USB Type-C and Power Delivery Dead Battery disable. After exiting reset, the USB Type-C dead battery behavior is enabled, which may have a pull-down effect on CC1 and CC2 pins. It is recommended to disable it in all cases, either to stop this pull-down or to hand over control to the UCPD1 (which should therefore be initialized before doing the disable).
0x40007008 C   FIELD 15w01 EIWUL (rw): Enable internal wakeup line
0x4000700C B  REGISTER CR4: Power control register 4
0x4000700C C   FIELD 00w01 WP1 (rw): Wakeup pin WKUP1 polarity This bit defines the polarity used for an event detection on external wake-up pin, WKUP1
0x4000700C C   FIELD 01w01 WP2 (rw): Wakeup pin WKUP2 polarity This bit defines the polarity used for an event detection on external wake-up pin, WKUP2
0x4000700C C   FIELD 02w01 WP3 (rw): Wakeup pin WKUP3 polarity This bit defines the polarity used for an event detection on external wake-up pin, WKUP3
0x4000700C C   FIELD 03w01 WP4 (rw): Wakeup pin WKUP4 polarity This bit defines the polarity used for an event detection on external wake-up pin, WKUP4
0x4000700C C   FIELD 04w01 WP5 (rw): Wakeup pin WKUP5 polarity This bit defines the polarity used for an event detection on external wake-up pin, WKUP5
0x4000700C C   FIELD 08w01 VBE (rw): V<sub>BAT</sub> battery charging enable
0x4000700C C   FIELD 09w01 VBRS (rw): V<sub>BAT</sub> battery charging resistor selection
0x40007010 B  REGISTER SR1: Power status register 1
0x40007010 C   FIELD 00w01 WUF1 (ro): Wakeup flag 1 This bit is set when a wakeup event is detected on wakeup pin, WKUP1. It is cleared by writing 1 in the CWUF1 bit of the PWR_SCR register.
0x40007010 C   FIELD 01w01 WUF2 (ro): Wakeup flag 2 This bit is set when a wakeup event is detected on wakeup pin, WKUP2. It is cleared by writing 1 in the CWUF2 bit of the PWR_SCR register.
0x40007010 C   FIELD 02w01 WUF3 (ro): Wakeup flag 3 This bit is set when a wakeup event is detected on wakeup pin, WKUP3. It is cleared by writing 1 in the CWUF3 bit of the PWR_SCR register.
0x40007010 C   FIELD 03w01 WUF4 (ro): Wakeup flag 4 This bit is set when a wakeup event is detected on wakeup pin,WKUP4. It is cleared by writing 1 in the CWUF4 bit of the PWR_SCR register.
0x40007010 C   FIELD 04w01 WUF5 (ro): Wakeup flag 5 This bit is set when a wakeup event is detected on wakeup pin, WKUP5. It is cleared by writing 1 in the CWUF5 bit of the PWR_SCR register.
0x40007010 C   FIELD 08w01 SBF (ro): Standby flag This bit is set by hardware when the device enters the Standby mode and is cleared by setting the CSBF bit in the PWR_SCR register, or by a power-on reset. It is not cleared by the system reset.
0x40007010 C   FIELD 15w01 WUFI (ro): Wakeup flag internal This bit is set when a wakeup is detected on the internal wakeup line. It is cleared when all internal wakeup sources are cleared.
0x40007014 B  REGISTER SR2: Power status register 2
0x40007014 C   FIELD 08w01 REGLPS (ro): Low-power regulator started This bit provides the information whether the low-power regulator is ready after a power-on reset or a Standby/Shutdown. If the Standby mode is entered while REGLPS bit is still cleared, the wakeup from Standby mode time may be increased.
0x40007014 C   FIELD 09w01 REGLPF (ro): Low-power regulator flag This bit is set by hardware when the MCU is in Low-power run mode. When the MCU exits the Low-power run mode, this bit remains at 1 until the regulator is ready in main mode. A polling on this bit must be done before increasing the product frequency. This bit is cleared by hardware when the regulator is ready.
0x40007014 C   FIELD 10w01 VOSF (ro): Voltage scaling flag A delay is required for the internal regulator to be ready after the voltage scaling has been changed. VOSF indicates that the regulator reached the voltage level defined with VOS bits of the PWR_CR1 register.
0x40007014 C   FIELD 11w01 PVDO (ro): Programmable voltage detector output
0x40007014 C   FIELD 14w01 PVMO1 (ro): Peripheral voltage monitoring output: V<sub>DDA</sub> vs. 1.62 V Note: PVMO1 is cleared when PVM1 is disabled (PVME = 0). After enabling PVM1, the PVM1 output is valid after the PVM1 wakeup time.
0x40007014 C   FIELD 15w01 PVMO2 (ro): Peripheral voltage monitoring output: V<sub>DDA</sub> vs. 1.8 V Note: PVMO2 is cleared when PVM2 is disabled (PVME = 0). After enabling PVM2, the PVM2 output is valid after the PVM2 wakeup time.
0x40007018 B  REGISTER SCR: Power status clear register
0x40007018 C   FIELD 00w01 CWUF1 (wo): Clear wakeup flag 1 Setting this bit clears the WUF1 flag in the PWR_SR1 register.
0x40007018 C   FIELD 01w01 CWUF2 (wo): Clear wakeup flag 2 Setting this bit clears the WUF2 flag in the PWR_SR1 register.
0x40007018 C   FIELD 02w01 CWUF3 (wo): Clear wakeup flag 3 Setting this bit clears the WUF3 flag in the PWR_SR1 register.
0x40007018 C   FIELD 03w01 CWUF4 (wo): Clear wakeup flag 4 Setting this bit clears the WUF4 flag in the PWR_SR1 register.
0x40007018 C   FIELD 04w01 CWUF5 (wo): Clear wakeup flag 5 Setting this bit clears the WUF5 flag in the PWR_SR1 register.
0x40007018 C   FIELD 08w01 CSBF (wo): Clear standby flag Setting this bit clears the SBF flag in the PWR_SR1 register.
0x40007020 B  REGISTER PUCRA: Power Port A pull-up control register
0x40007020 C   FIELD 00w01 PU0 (rw): Port A pull-up bit y (y=0..13) When set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007020 C   FIELD 01w01 PU1 (rw): Port A pull-up bit y (y=0..13) When set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007020 C   FIELD 02w01 PU2 (rw): Port A pull-up bit y (y=0..13) When set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007020 C   FIELD 03w01 PU3 (rw): Port A pull-up bit y (y=0..13) When set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007020 C   FIELD 04w01 PU4 (rw): Port A pull-up bit y (y=0..13) When set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007020 C   FIELD 05w01 PU5 (rw): Port A pull-up bit y (y=0..13) When set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007020 C   FIELD 06w01 PU6 (rw): Port A pull-up bit y (y=0..13) When set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007020 C   FIELD 07w01 PU7 (rw): Port A pull-up bit y (y=0..13) When set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007020 C   FIELD 08w01 PU8 (rw): Port A pull-up bit y (y=0..13) When set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007020 C   FIELD 09w01 PU9 (rw): Port A pull-up bit y (y=0..13) When set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007020 C   FIELD 10w01 PU10 (rw): Port A pull-up bit y (y=0..13) When set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007020 C   FIELD 11w01 PU11 (rw): Port A pull-up bit y (y=0..13) When set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007020 C   FIELD 12w01 PU12 (rw): Port A pull-up bit y (y=0..13) When set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007020 C   FIELD 13w01 PU13 (rw): Port A pull-up bit y (y=0..13) When set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007020 C   FIELD 15w01 PU15 (rw): Port A pull-up bit 15 When set, this bit activates the pull-up on PA[15] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PD15 bit is also set.
0x40007024 B  REGISTER PDCRA: Power Port A pull-down control register
0x40007024 C   FIELD 00w01 PD0 (rw): Port A pull-down bit y (y=0..12) When set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register.
0x40007024 C   FIELD 01w01 PD1 (rw): Port A pull-down bit y (y=0..12) When set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register.
0x40007024 C   FIELD 02w01 PD2 (rw): Port A pull-down bit y (y=0..12) When set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register.
0x40007024 C   FIELD 03w01 PD3 (rw): Port A pull-down bit y (y=0..12) When set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register.
0x40007024 C   FIELD 04w01 PD4 (rw): Port A pull-down bit y (y=0..12) When set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register.
0x40007024 C   FIELD 05w01 PD5 (rw): Port A pull-down bit y (y=0..12) When set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register.
0x40007024 C   FIELD 06w01 PD6 (rw): Port A pull-down bit y (y=0..12) When set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register.
0x40007024 C   FIELD 07w01 PD7 (rw): Port A pull-down bit y (y=0..12) When set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register.
0x40007024 C   FIELD 08w01 PD8 (rw): Port A pull-down bit y (y=0..12) When set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register.
0x40007024 C   FIELD 09w01 PD9 (rw): Port A pull-down bit y (y=0..12) When set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register.
0x40007024 C   FIELD 10w01 PD10 (rw): Port A pull-down bit y (y=0..12) When set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register.
0x40007024 C   FIELD 11w01 PD11 (rw): Port A pull-down bit y (y=0..12) When set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register.
0x40007024 C   FIELD 12w01 PD12 (rw): Port A pull-down bit y (y=0..12) When set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register.
0x40007024 C   FIELD 14w01 PD14 (rw): Port A pull-down bit 14 When set, this bit activates the pull-down on PA[14] when APC bit is set in PWR_CR3 register.
0x40007028 B  REGISTER PUCRB: Power Port B pull-up control register
0x40007028 C   FIELD 00w01 PU0 (rw): Port B pull-up bit y (y=0..15) When set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007028 C   FIELD 01w01 PU1 (rw): Port B pull-up bit y (y=0..15) When set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007028 C   FIELD 02w01 PU2 (rw): Port B pull-up bit y (y=0..15) When set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007028 C   FIELD 03w01 PU3 (rw): Port B pull-up bit y (y=0..15) When set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007028 C   FIELD 04w01 PU4 (rw): Port B pull-up bit y (y=0..15) When set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007028 C   FIELD 05w01 PU5 (rw): Port B pull-up bit y (y=0..15) When set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007028 C   FIELD 06w01 PU6 (rw): Port B pull-up bit y (y=0..15) When set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007028 C   FIELD 07w01 PU7 (rw): Port B pull-up bit y (y=0..15) When set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007028 C   FIELD 08w01 PU8 (rw): Port B pull-up bit y (y=0..15) When set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007028 C   FIELD 09w01 PU9 (rw): Port B pull-up bit y (y=0..15) When set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007028 C   FIELD 10w01 PU10 (rw): Port B pull-up bit y (y=0..15) When set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007028 C   FIELD 11w01 PU11 (rw): Port B pull-up bit y (y=0..15) When set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007028 C   FIELD 12w01 PU12 (rw): Port B pull-up bit y (y=0..15) When set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007028 C   FIELD 13w01 PU13 (rw): Port B pull-up bit y (y=0..15) When set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007028 C   FIELD 14w01 PU14 (rw): Port B pull-up bit y (y=0..15) When set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007028 C   FIELD 15w01 PU15 (rw): Port B pull-up bit y (y=0..15) When set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x4000702C B  REGISTER PDCRB: Power Port B pull-down control register
0x4000702C C   FIELD 00w01 PD0 (rw): Port B pull-down bit y (y=0..3) When set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register.
0x4000702C C   FIELD 01w01 PD1 (rw): Port B pull-down bit y (y=0..3) When set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register.
0x4000702C C   FIELD 02w01 PD2 (rw): Port B pull-down bit y (y=0..3) When set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register.
0x4000702C C   FIELD 03w01 PD3 (rw): Port B pull-down bit y (y=0..3) When set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register.
0x4000702C C   FIELD 05w01 PD5 (rw): Port B pull-down bit y (y=5..15) When set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register.
0x4000702C C   FIELD 06w01 PD6 (rw): Port B pull-down bit y (y=5..15) When set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register.
0x4000702C C   FIELD 07w01 PD7 (rw): Port B pull-down bit y (y=5..15) When set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register.
0x4000702C C   FIELD 08w01 PD8 (rw): Port B pull-down bit y (y=5..15) When set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register.
0x4000702C C   FIELD 09w01 PD9 (rw): Port B pull-down bit y (y=5..15) When set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register.
0x4000702C C   FIELD 10w01 PD10 (rw): Port B pull-down bit y (y=5..15) When set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register.
0x4000702C C   FIELD 11w01 PD11 (rw): Port B pull-down bit y (y=5..15) When set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register.
0x4000702C C   FIELD 12w01 PD12 (rw): Port B pull-down bit y (y=5..15) When set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register.
0x4000702C C   FIELD 13w01 PD13 (rw): Port B pull-down bit y (y=5..15) When set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register.
0x4000702C C   FIELD 14w01 PD14 (rw): Port B pull-down bit y (y=5..15) When set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register.
0x4000702C C   FIELD 15w01 PD15 (rw): Port B pull-down bit y (y=5..15) When set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register.
0x40007030 B  REGISTER PUCRC: Power Port C pull-up control register
0x40007030 C   FIELD 00w01 PU0 (rw): Port C pull-up bit y (y=0..15) When set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007030 C   FIELD 01w01 PU1 (rw): Port C pull-up bit y (y=0..15) When set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007030 C   FIELD 02w01 PU2 (rw): Port C pull-up bit y (y=0..15) When set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007030 C   FIELD 03w01 PU3 (rw): Port C pull-up bit y (y=0..15) When set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007030 C   FIELD 04w01 PU4 (rw): Port C pull-up bit y (y=0..15) When set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007030 C   FIELD 05w01 PU5 (rw): Port C pull-up bit y (y=0..15) When set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007030 C   FIELD 06w01 PU6 (rw): Port C pull-up bit y (y=0..15) When set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007030 C   FIELD 07w01 PU7 (rw): Port C pull-up bit y (y=0..15) When set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007030 C   FIELD 08w01 PU8 (rw): Port C pull-up bit y (y=0..15) When set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007030 C   FIELD 09w01 PU9 (rw): Port C pull-up bit y (y=0..15) When set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007030 C   FIELD 10w01 PU10 (rw): Port C pull-up bit y (y=0..15) When set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007030 C   FIELD 11w01 PU11 (rw): Port C pull-up bit y (y=0..15) When set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007030 C   FIELD 12w01 PU12 (rw): Port C pull-up bit y (y=0..15) When set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007030 C   FIELD 13w01 PU13 (rw): Port C pull-up bit y (y=0..15) When set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007030 C   FIELD 14w01 PU14 (rw): Port C pull-up bit y (y=0..15) When set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007030 C   FIELD 15w01 PU15 (rw): Port C pull-up bit y (y=0..15) When set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007034 B  REGISTER PDCRC: Power Port C pull-down control register
0x40007034 C   FIELD 00w01 PD0 (rw): Port C pull-down bit y (y=0..15) When set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register.
0x40007034 C   FIELD 01w01 PD1 (rw): Port C pull-down bit y (y=0..15) When set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register.
0x40007034 C   FIELD 02w01 PD2 (rw): Port C pull-down bit y (y=0..15) When set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register.
0x40007034 C   FIELD 03w01 PD3 (rw): Port C pull-down bit y (y=0..15) When set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register.
0x40007034 C   FIELD 04w01 PD4 (rw): Port C pull-down bit y (y=0..15) When set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register.
0x40007034 C   FIELD 05w01 PD5 (rw): Port C pull-down bit y (y=0..15) When set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register.
0x40007034 C   FIELD 06w01 PD6 (rw): Port C pull-down bit y (y=0..15) When set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register.
0x40007034 C   FIELD 07w01 PD7 (rw): Port C pull-down bit y (y=0..15) When set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register.
0x40007034 C   FIELD 08w01 PD8 (rw): Port C pull-down bit y (y=0..15) When set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register.
0x40007034 C   FIELD 09w01 PD9 (rw): Port C pull-down bit y (y=0..15) When set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register.
0x40007034 C   FIELD 10w01 PD10 (rw): Port C pull-down bit y (y=0..15) When set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register.
0x40007034 C   FIELD 11w01 PD11 (rw): Port C pull-down bit y (y=0..15) When set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register.
0x40007034 C   FIELD 12w01 PD12 (rw): Port C pull-down bit y (y=0..15) When set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register.
0x40007034 C   FIELD 13w01 PD13 (rw): Port C pull-down bit y (y=0..15) When set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register.
0x40007034 C   FIELD 14w01 PD14 (rw): Port C pull-down bit y (y=0..15) When set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register.
0x40007034 C   FIELD 15w01 PD15 (rw): Port C pull-down bit y (y=0..15) When set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register.
0x40007038 B  REGISTER PUCRD: Power Port D pull-up control register
0x40007038 C   FIELD 00w01 PU0 (rw): Port D pull-up bit y (y=0..15) When set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007038 C   FIELD 01w01 PU1 (rw): Port D pull-up bit y (y=0..15) When set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007038 C   FIELD 02w01 PU2 (rw): Port D pull-up bit y (y=0..15) When set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007038 C   FIELD 03w01 PU3 (rw): Port D pull-up bit y (y=0..15) When set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007038 C   FIELD 04w01 PU4 (rw): Port D pull-up bit y (y=0..15) When set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007038 C   FIELD 05w01 PU5 (rw): Port D pull-up bit y (y=0..15) When set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007038 C   FIELD 06w01 PU6 (rw): Port D pull-up bit y (y=0..15) When set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007038 C   FIELD 07w01 PU7 (rw): Port D pull-up bit y (y=0..15) When set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007038 C   FIELD 08w01 PU8 (rw): Port D pull-up bit y (y=0..15) When set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007038 C   FIELD 09w01 PU9 (rw): Port D pull-up bit y (y=0..15) When set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007038 C   FIELD 10w01 PU10 (rw): Port D pull-up bit y (y=0..15) When set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007038 C   FIELD 11w01 PU11 (rw): Port D pull-up bit y (y=0..15) When set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007038 C   FIELD 12w01 PU12 (rw): Port D pull-up bit y (y=0..15) When set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007038 C   FIELD 13w01 PU13 (rw): Port D pull-up bit y (y=0..15) When set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007038 C   FIELD 14w01 PU14 (rw): Port D pull-up bit y (y=0..15) When set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007038 C   FIELD 15w01 PU15 (rw): Port D pull-up bit y (y=0..15) When set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x4000703C B  REGISTER PDCRD: Power Port D pull-down control register
0x4000703C C   FIELD 00w01 PD0 (rw): Port D pull-down bit y (y=0..15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
0x4000703C C   FIELD 01w01 PD1 (rw): Port D pull-down bit y (y=0..15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
0x4000703C C   FIELD 02w01 PD2 (rw): Port D pull-down bit y (y=0..15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
0x4000703C C   FIELD 03w01 PD3 (rw): Port D pull-down bit y (y=0..15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
0x4000703C C   FIELD 04w01 PD4 (rw): Port D pull-down bit y (y=0..15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
0x4000703C C   FIELD 05w01 PD5 (rw): Port D pull-down bit y (y=0..15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
0x4000703C C   FIELD 06w01 PD6 (rw): Port D pull-down bit y (y=0..15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
0x4000703C C   FIELD 07w01 PD7 (rw): Port D pull-down bit y (y=0..15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
0x4000703C C   FIELD 08w01 PD8 (rw): Port D pull-down bit y (y=0..15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
0x4000703C C   FIELD 09w01 PD9 (rw): Port D pull-down bit y (y=0..15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
0x4000703C C   FIELD 10w01 PD10 (rw): Port D pull-down bit y (y=0..15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
0x4000703C C   FIELD 11w01 PD11 (rw): Port D pull-down bit y (y=0..15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
0x4000703C C   FIELD 12w01 PD12 (rw): Port D pull-down bit y (y=0..15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
0x4000703C C   FIELD 13w01 PD13 (rw): Port D pull-down bit y (y=0..15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
0x4000703C C   FIELD 14w01 PD14 (rw): Port D pull-down bit y (y=0..15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
0x4000703C C   FIELD 15w01 PD15 (rw): Port D pull-down bit y (y=0..15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
0x40007040 B  REGISTER PUCRE: Power Port E pull-up control register
0x40007040 C   FIELD 00w01 PU0 (rw): Port E pull-up bit y (y=0..15) When set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007040 C   FIELD 01w01 PU1 (rw): Port E pull-up bit y (y=0..15) When set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007040 C   FIELD 02w01 PU2 (rw): Port E pull-up bit y (y=0..15) When set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007040 C   FIELD 03w01 PU3 (rw): Port E pull-up bit y (y=0..15) When set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007040 C   FIELD 04w01 PU4 (rw): Port E pull-up bit y (y=0..15) When set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007040 C   FIELD 05w01 PU5 (rw): Port E pull-up bit y (y=0..15) When set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007040 C   FIELD 06w01 PU6 (rw): Port E pull-up bit y (y=0..15) When set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007040 C   FIELD 07w01 PU7 (rw): Port E pull-up bit y (y=0..15) When set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007040 C   FIELD 08w01 PU8 (rw): Port E pull-up bit y (y=0..15) When set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007040 C   FIELD 09w01 PU9 (rw): Port E pull-up bit y (y=0..15) When set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007040 C   FIELD 10w01 PU10 (rw): Port E pull-up bit y (y=0..15) When set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007040 C   FIELD 11w01 PU11 (rw): Port E pull-up bit y (y=0..15) When set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007040 C   FIELD 12w01 PU12 (rw): Port E pull-up bit y (y=0..15) When set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007040 C   FIELD 13w01 PU13 (rw): Port E pull-up bit y (y=0..15) When set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007040 C   FIELD 14w01 PU14 (rw): Port E pull-up bit y (y=0..15) When set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007040 C   FIELD 15w01 PU15 (rw): Port E pull-up bit y (y=0..15) When set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007044 B  REGISTER PDCRE: Power Port E pull-down control register
0x40007044 C   FIELD 00w01 PD0 (rw): Port E pull-down bit y (y=0..15) When set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register.
0x40007044 C   FIELD 01w01 PD1 (rw): Port E pull-down bit y (y=0..15) When set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register.
0x40007044 C   FIELD 02w01 PD2 (rw): Port E pull-down bit y (y=0..15) When set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register.
0x40007044 C   FIELD 03w01 PD3 (rw): Port E pull-down bit y (y=0..15) When set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register.
0x40007044 C   FIELD 04w01 PD4 (rw): Port E pull-down bit y (y=0..15) When set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register.
0x40007044 C   FIELD 05w01 PD5 (rw): Port E pull-down bit y (y=0..15) When set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register.
0x40007044 C   FIELD 06w01 PD6 (rw): Port E pull-down bit y (y=0..15) When set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register.
0x40007044 C   FIELD 07w01 PD7 (rw): Port E pull-down bit y (y=0..15) When set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register.
0x40007044 C   FIELD 08w01 PD8 (rw): Port E pull-down bit y (y=0..15) When set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register.
0x40007044 C   FIELD 09w01 PD9 (rw): Port E pull-down bit y (y=0..15) When set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register.
0x40007044 C   FIELD 10w01 PD10 (rw): Port E pull-down bit y (y=0..15) When set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register.
0x40007044 C   FIELD 11w01 PD11 (rw): Port E pull-down bit y (y=0..15) When set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register.
0x40007044 C   FIELD 12w01 PD12 (rw): Port E pull-down bit y (y=0..15) When set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register.
0x40007044 C   FIELD 13w01 PD13 (rw): Port E pull-down bit y (y=0..15) When set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register.
0x40007044 C   FIELD 14w01 PD14 (rw): Port E pull-down bit y (y=0..15) When set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register.
0x40007044 C   FIELD 15w01 PD15 (rw): Port E pull-down bit y (y=0..15) When set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register.
0x40007048 B  REGISTER PUCRF: Power Port F pull-up control register
0x40007048 C   FIELD 00w01 PU0 (rw): Port F pull-up bit y (y=0..15) When set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007048 C   FIELD 01w01 PU1 (rw): Port F pull-up bit y (y=0..15) When set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007048 C   FIELD 02w01 PU2 (rw): Port F pull-up bit y (y=0..15) When set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007048 C   FIELD 03w01 PU3 (rw): Port F pull-up bit y (y=0..15) When set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007048 C   FIELD 04w01 PU4 (rw): Port F pull-up bit y (y=0..15) When set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007048 C   FIELD 05w01 PU5 (rw): Port F pull-up bit y (y=0..15) When set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007048 C   FIELD 06w01 PU6 (rw): Port F pull-up bit y (y=0..15) When set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007048 C   FIELD 07w01 PU7 (rw): Port F pull-up bit y (y=0..15) When set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007048 C   FIELD 08w01 PU8 (rw): Port F pull-up bit y (y=0..15) When set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007048 C   FIELD 09w01 PU9 (rw): Port F pull-up bit y (y=0..15) When set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007048 C   FIELD 10w01 PU10 (rw): Port F pull-up bit y (y=0..15) When set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007048 C   FIELD 11w01 PU11 (rw): Port F pull-up bit y (y=0..15) When set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007048 C   FIELD 12w01 PU12 (rw): Port F pull-up bit y (y=0..15) When set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007048 C   FIELD 13w01 PU13 (rw): Port F pull-up bit y (y=0..15) When set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007048 C   FIELD 14w01 PU14 (rw): Port F pull-up bit y (y=0..15) When set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007048 C   FIELD 15w01 PU15 (rw): Port F pull-up bit y (y=0..15) When set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x4000704C B  REGISTER PDCRF: Power Port F pull-down control register
0x4000704C C   FIELD 00w01 PD0 (rw): Port F pull-down bit y (y=0..15) When set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register.
0x4000704C C   FIELD 01w01 PD1 (rw): Port F pull-down bit y (y=0..15) When set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register.
0x4000704C C   FIELD 02w01 PD2 (rw): Port F pull-down bit y (y=0..15) When set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register.
0x4000704C C   FIELD 03w01 PD3 (rw): Port F pull-down bit y (y=0..15) When set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register.
0x4000704C C   FIELD 04w01 PD4 (rw): Port F pull-down bit y (y=0..15) When set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register.
0x4000704C C   FIELD 05w01 PD5 (rw): Port F pull-down bit y (y=0..15) When set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register.
0x4000704C C   FIELD 06w01 PD6 (rw): Port F pull-down bit y (y=0..15) When set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register.
0x4000704C C   FIELD 07w01 PD7 (rw): Port F pull-down bit y (y=0..15) When set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register.
0x4000704C C   FIELD 08w01 PD8 (rw): Port F pull-down bit y (y=0..15) When set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register.
0x4000704C C   FIELD 09w01 PD9 (rw): Port F pull-down bit y (y=0..15) When set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register.
0x4000704C C   FIELD 10w01 PD10 (rw): Port F pull-down bit y (y=0..15) When set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register.
0x4000704C C   FIELD 11w01 PD11 (rw): Port F pull-down bit y (y=0..15) When set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register.
0x4000704C C   FIELD 12w01 PD12 (rw): Port F pull-down bit y (y=0..15) When set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register.
0x4000704C C   FIELD 13w01 PD13 (rw): Port F pull-down bit y (y=0..15) When set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register.
0x4000704C C   FIELD 14w01 PD14 (rw): Port F pull-down bit y (y=0..15) When set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register.
0x4000704C C   FIELD 15w01 PD15 (rw): Port F pull-down bit y (y=0..15) When set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register.
0x40007050 B  REGISTER PUCRG: Power Port G pull-up control register
0x40007050 C   FIELD 00w01 PU0 (rw): Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007050 C   FIELD 01w01 PU1 (rw): Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007050 C   FIELD 02w01 PU2 (rw): Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007050 C   FIELD 03w01 PU3 (rw): Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007050 C   FIELD 04w01 PU4 (rw): Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007050 C   FIELD 05w01 PU5 (rw): Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007050 C   FIELD 06w01 PU6 (rw): Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007050 C   FIELD 07w01 PU7 (rw): Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007050 C   FIELD 08w01 PU8 (rw): Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007050 C   FIELD 09w01 PU9 (rw): Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007050 C   FIELD 10w01 PU10 (rw): Port G pull-up bit y (y=0..10) When set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set.
0x40007054 B  REGISTER PDCRG: Power Port G pull-down control register
0x40007054 C   FIELD 00w01 PD0 (rw): Port G pull-down bit y (y=0..10) When set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register.
0x40007054 C   FIELD 01w01 PD1 (rw): Port G pull-down bit y (y=0..10) When set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register.
0x40007054 C   FIELD 02w01 PD2 (rw): Port G pull-down bit y (y=0..10) When set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register.
0x40007054 C   FIELD 03w01 PD3 (rw): Port G pull-down bit y (y=0..10) When set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register.
0x40007054 C   FIELD 04w01 PD4 (rw): Port G pull-down bit y (y=0..10) When set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register.
0x40007054 C   FIELD 05w01 PD5 (rw): Port G pull-down bit y (y=0..10) When set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register.
0x40007054 C   FIELD 06w01 PD6 (rw): Port G pull-down bit y (y=0..10) When set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register.
0x40007054 C   FIELD 07w01 PD7 (rw): Port G pull-down bit y (y=0..10) When set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register.
0x40007054 C   FIELD 08w01 PD8 (rw): Port G pull-down bit y (y=0..10) When set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register.
0x40007054 C   FIELD 09w01 PD9 (rw): Port G pull-down bit y (y=0..10) When set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register.
0x40007054 C   FIELD 10w01 PD10 (rw): Port G pull-down bit y (y=0..10) When set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register.
0x40007080 B  REGISTER CR5: Power control register
0x40007080 C   FIELD 08w01 R1MODE (rw): Main regular range 1 mode This bit is only valid for the main regulator in range 1 and has no effect on range 2. It is recommended to reset this bit when the system frequency is greater than 150 MHz. Refer to
0x40007800 A PERIPHERAL I2C3
0x40007800 B  REGISTER CR1 (rw): Control register 1
0x40007800 C   FIELD 00w01 PE: Peripheral enable
0x40007800 C   FIELD 01w01 TXIE: TX Interrupt enable
0x40007800 C   FIELD 02w01 RXIE: RX Interrupt enable
0x40007800 C   FIELD 03w01 ADDRIE: Address match interrupt enable (slave only)
0x40007800 C   FIELD 04w01 NACKIE: Not acknowledge received interrupt enable
0x40007800 C   FIELD 05w01 STOPIE: STOP detection Interrupt enable
0x40007800 C   FIELD 06w01 TCIE: Transfer Complete interrupt enable
0x40007800 C   FIELD 07w01 ERRIE: Error interrupts enable
0x40007800 C   FIELD 08w04 DNF: Digital noise filter
0x40007800 C   FIELD 12w01 ANFOFF: Analog noise filter OFF
0x40007800 C   FIELD 14w01 TXDMAEN: DMA transmission requests enable
0x40007800 C   FIELD 15w01 RXDMAEN: DMA reception requests enable
0x40007800 C   FIELD 16w01 SBC: Slave byte control
0x40007800 C   FIELD 17w01 NOSTRETCH: Clock stretching disable
0x40007800 C   FIELD 18w01 WUPEN: Wakeup from STOP enable
0x40007800 C   FIELD 19w01 GCEN: General call enable
0x40007800 C   FIELD 20w01 SMBHEN: SMBus Host address enable
0x40007800 C   FIELD 21w01 SMBDEN: SMBus Device Default address enable
0x40007800 C   FIELD 22w01 ALERTEN: SMBUS alert enable
0x40007800 C   FIELD 23w01 PECEN: PEC enable
0x40007804 B  REGISTER CR2 (rw): Control register 2
0x40007804 C   FIELD 00w10 SADD: Slave address bit (master mode)
0x40007804 C   FIELD 10w01 RD_WRN: Transfer direction (master mode)
0x40007804 C   FIELD 11w01 ADD10: 10-bit addressing mode (master mode)
0x40007804 C   FIELD 12w01 HEAD10R: 10-bit address header only read direction (master receiver mode)
0x40007804 C   FIELD 13w01 START: Start generation
0x40007804 C   FIELD 14w01 STOP: Stop generation (master mode)
0x40007804 C   FIELD 15w01 NACK: NACK generation (slave mode)
0x40007804 C   FIELD 16w08 NBYTES: Number of bytes
0x40007804 C   FIELD 24w01 RELOAD: NBYTES reload mode
0x40007804 C   FIELD 25w01 AUTOEND: Automatic end mode (master mode)
0x40007804 C   FIELD 26w01 PECBYTE: Packet error checking byte
0x40007808 B  REGISTER OAR1 (rw): Own address register 1
0x40007808 C   FIELD 00w10 OA1: Interface address
0x40007808 C   FIELD 10w01 OA1MODE: Own Address 1 10-bit mode
0x40007808 C   FIELD 15w01 OA1EN: Own Address 1 enable
0x4000780C B  REGISTER OAR2 (rw): Own address register 2
0x4000780C C   FIELD 01w07 OA2: Interface address
0x4000780C C   FIELD 08w03 OA2MSK: Own Address 2 masks
0x4000780C C   FIELD 15w01 OA2EN: Own Address 2 enable
0x40007810 B  REGISTER TIMINGR (rw): Timing register
0x40007810 C   FIELD 00w08 SCLL: SCL low period (master mode)
0x40007810 C   FIELD 08w08 SCLH: SCL high period (master mode)
0x40007810 C   FIELD 16w04 SDADEL: Data hold time
0x40007810 C   FIELD 20w04 SCLDEL: Data setup time
0x40007810 C   FIELD 28w04 PRESC: Timing prescaler
0x40007814 B  REGISTER TIMEOUTR (rw): Status register 1
0x40007814 C   FIELD 00w12 TIMEOUTA: Bus timeout A
0x40007814 C   FIELD 12w01 TIDLE: Idle clock timeout detection
0x40007814 C   FIELD 15w01 TIMOUTEN: Clock timeout enable
0x40007814 C   FIELD 16w12 TIMEOUTB: Bus timeout B
0x40007814 C   FIELD 31w01 TEXTEN: Extended clock timeout enable
0x40007818 B  REGISTER ISR: Interrupt and Status register
0x40007818 C   FIELD 00w01 TXE (rw): Transmit data register empty (transmitters)
0x40007818 C   FIELD 01w01 TXIS (rw): Transmit interrupt status (transmitters)
0x40007818 C   FIELD 02w01 RXNE (ro): Receive data register not empty (receivers)
0x40007818 C   FIELD 03w01 ADDR (ro): Address matched (slave mode)
0x40007818 C   FIELD 04w01 NACKF (ro): Not acknowledge received flag
0x40007818 C   FIELD 05w01 STOPF (ro): Stop detection flag
0x40007818 C   FIELD 06w01 TC (ro): Transfer Complete (master mode)
0x40007818 C   FIELD 07w01 TCR (ro): Transfer Complete Reload
0x40007818 C   FIELD 08w01 BERR (ro): Bus error
0x40007818 C   FIELD 09w01 ARLO (ro): Arbitration lost
0x40007818 C   FIELD 10w01 OVR (ro): Overrun/Underrun (slave mode)
0x40007818 C   FIELD 11w01 PECERR (ro): PEC Error in reception
0x40007818 C   FIELD 12w01 TIMEOUT (ro): Timeout or t_low detection flag
0x40007818 C   FIELD 13w01 ALERT (ro): SMBus alert
0x40007818 C   FIELD 15w01 BUSY (ro): Bus busy
0x40007818 C   FIELD 16w01 DIR (ro): Transfer direction (Slave mode)
0x40007818 C   FIELD 17w07 ADDCODE (ro): Address match code (Slave mode)
0x4000781C B  REGISTER ICR (wo): Interrupt clear register
0x4000781C C   FIELD 03w01 ADDRCF: Address Matched flag clear
0x4000781C C   FIELD 04w01 NACKCF: Not Acknowledge flag clear
0x4000781C C   FIELD 05w01 STOPCF: Stop detection flag clear
0x4000781C C   FIELD 08w01 BERRCF: Bus error flag clear
0x4000781C C   FIELD 09w01 ARLOCF: Arbitration lost flag clear
0x4000781C C   FIELD 10w01 OVRCF: Overrun/Underrun flag clear
0x4000781C C   FIELD 11w01 PECCF: PEC Error flag clear
0x4000781C C   FIELD 12w01 TIMOUTCF: Timeout detection flag clear
0x4000781C C   FIELD 13w01 ALERTCF: Alert flag clear
0x40007820 B  REGISTER PECR (ro): PEC register
0x40007820 C   FIELD 00w08 PEC: Packet error checking register
0x40007824 B  REGISTER RXDR (ro): Receive data register
0x40007824 C   FIELD 00w08 RXDATA: 8-bit receive data
0x40007828 B  REGISTER TXDR (rw): Transmit data register
0x40007828 C   FIELD 00w08 TXDATA: 8-bit transmit data
0x40007C00 A PERIPHERAL LPTIMER1
0x40007C00 B  REGISTER ISR (ro): Interrupt and Status Register
0x40007C00 C   FIELD 00w01 CMPM: Compare match
0x40007C00 C   FIELD 01w01 ARRM: Autoreload match
0x40007C00 C   FIELD 02w01 EXTTRIG: External trigger edge event
0x40007C00 C   FIELD 03w01 CMPOK: Compare register update OK
0x40007C00 C   FIELD 04w01 ARROK: Autoreload register update OK
0x40007C00 C   FIELD 05w01 UP: Counter direction change down to up
0x40007C00 C   FIELD 06w01 DOWN: Counter direction change up to down
0x40007C04 B  REGISTER ICR (wo): Interrupt Clear Register
0x40007C04 C   FIELD 00w01 CMPMCF: compare match Clear Flag
0x40007C04 C   FIELD 01w01 ARRMCF: Autoreload match Clear Flag
0x40007C04 C   FIELD 02w01 EXTTRIGCF: External trigger valid edge Clear Flag
0x40007C04 C   FIELD 03w01 CMPOKCF: Compare register update OK Clear Flag
0x40007C04 C   FIELD 04w01 ARROKCF: Autoreload register update OK Clear Flag
0x40007C04 C   FIELD 05w01 UPCF: Direction change to UP Clear Flag
0x40007C04 C   FIELD 06w01 DOWNCF: Direction change to down Clear Flag
0x40007C08 B  REGISTER IER (rw): Interrupt Enable Register
0x40007C08 C   FIELD 00w01 CMPMIE: Compare match Interrupt Enable
0x40007C08 C   FIELD 01w01 ARRMIE: Autoreload match Interrupt Enable
0x40007C08 C   FIELD 02w01 EXTTRIGIE: External trigger valid edge Interrupt Enable
0x40007C08 C   FIELD 03w01 CMPOKIE: Compare register update OK Interrupt Enable
0x40007C08 C   FIELD 04w01 ARROKIE: Autoreload register update OK Interrupt Enable
0x40007C08 C   FIELD 05w01 UPIE: Direction change to UP Interrupt Enable
0x40007C08 C   FIELD 06w01 DOWNIE: Direction change to down Interrupt Enable
0x40007C0C B  REGISTER CFGR (rw): Configuration Register
0x40007C0C C   FIELD 00w01 CKSEL: Clock selector
0x40007C0C C   FIELD 01w02 CKPOL: Clock Polarity
0x40007C0C C   FIELD 03w02 CKFLT: Configurable digital filter for external clock
0x40007C0C C   FIELD 06w02 TRGFLT: Configurable digital filter for trigger
0x40007C0C C   FIELD 09w03 PRESC: Clock prescaler
0x40007C0C C   FIELD 13w04 TRIGSEL: Trigger selector
0x40007C0C C   FIELD 17w02 TRIGEN: Trigger enable and polarity
0x40007C0C C   FIELD 19w01 TIMOUT: Timeout enable
0x40007C0C C   FIELD 20w01 WAVE: Waveform shape
0x40007C0C C   FIELD 21w01 WAVPOL: Waveform shape polarity
0x40007C0C C   FIELD 22w01 PRELOAD: Registers update mode
0x40007C0C C   FIELD 23w01 COUNTMODE: counter mode enabled
0x40007C0C C   FIELD 24w01 ENC: Encoder mode enable
0x40007C10 B  REGISTER CR (rw): Control Register
0x40007C10 C   FIELD 00w01 ENABLE: LPTIM Enable
0x40007C10 C   FIELD 01w01 SNGSTRT: LPTIM start in single mode
0x40007C10 C   FIELD 02w01 CNTSTRT: Timer start in continuous mode
0x40007C10 C   FIELD 03w01 COUNTRST: COUNTRST
0x40007C10 C   FIELD 04w01 RSTARE: RSTARE
0x40007C14 B  REGISTER CMP (rw): Compare Register
0x40007C14 C   FIELD 00w16 CMP: Compare value
0x40007C18 B  REGISTER ARR (rw): Autoreload Register
0x40007C18 C   FIELD 00w16 ARR: Auto reload value
0x40007C1C B  REGISTER CNT (ro): Counter Register
0x40007C1C C   FIELD 00w16 CNT: Counter value
0x40007C20 B  REGISTER OR (rw): option register
0x40007C20 C   FIELD 00w01 IN1: IN1
0x40007C20 C   FIELD 01w01 IN2: IN2
0x40007C20 C   FIELD 02w02 IN1_2_1: IN1_2_1
0x40007C20 C   FIELD 04w02 IN2_2_1: IN2_2_1
0x40008000 A PERIPHERAL LPUART1
0x40008000 B  REGISTER CR1 (rw): Control register 1
0x40008000 C   FIELD 00w01 UE: USART enable
0x40008000 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40008000 C   FIELD 02w01 RE: Receiver enable
0x40008000 C   FIELD 03w01 TE: Transmitter enable
0x40008000 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40008000 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40008000 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40008000 C   FIELD 07w01 TXEIE: interrupt enable
0x40008000 C   FIELD 08w01 PEIE: PE interrupt enable
0x40008000 C   FIELD 09w01 PS: Parity selection
0x40008000 C   FIELD 10w01 PCE: Parity control enable
0x40008000 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40008000 C   FIELD 12w01 M0: Word length
0x40008000 C   FIELD 13w01 MME: Mute mode enable
0x40008000 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40008000 C   FIELD 16w01 DEDT0: DEDT0
0x40008000 C   FIELD 17w01 DEDT1: DEDT1
0x40008000 C   FIELD 18w01 DEDT2: DEDT2
0x40008000 C   FIELD 19w01 DEDT3: DEDT3
0x40008000 C   FIELD 20w01 DEDT4: Driver Enable de-assertion time
0x40008000 C   FIELD 21w01 DEAT0: DEAT0
0x40008000 C   FIELD 22w01 DEAT1: DEAT1
0x40008000 C   FIELD 23w01 DEAT2: DEAT2
0x40008000 C   FIELD 24w01 DEAT3: DEAT3
0x40008000 C   FIELD 25w01 DEAT4: Driver Enable assertion time
0x40008000 C   FIELD 28w01 M1: Word length
0x40008000 C   FIELD 29w01 FIFOEN: FIFOEN
0x40008000 C   FIELD 30w01 TXFEIE: TXFEIE
0x40008000 C   FIELD 31w01 RXFFIE: RXFFIE
0x40008004 B  REGISTER CR2 (rw): Control register 2
0x40008004 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40008004 C   FIELD 12w02 STOP: STOP bits
0x40008004 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40008004 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40008004 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40008004 C   FIELD 18w01 TAINV: Binary data inversion
0x40008004 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40008004 C   FIELD 24w04 ADD0_3: Address of the USART node
0x40008004 C   FIELD 28w04 ADD4_7: Address of the USART node
0x40008008 B  REGISTER CR3 (rw): Control register 3
0x40008008 C   FIELD 00w01 EIE: Error interrupt enable
0x40008008 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40008008 C   FIELD 06w01 DMAR: DMA enable receiver
0x40008008 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40008008 C   FIELD 08w01 RTSE: RTS enable
0x40008008 C   FIELD 09w01 CTSE: CTS enable
0x40008008 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40008008 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40008008 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40008008 C   FIELD 14w01 DEM: Driver enable mode
0x40008008 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40008008 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40008008 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40008008 C   FIELD 23w01 TXFTIE: TXFTIE
0x40008008 C   FIELD 25w03 RXFTCFG: RXFTCFG
0x40008008 C   FIELD 28w01 RXFTIE: RXFTIE
0x40008008 C   FIELD 29w03 TXFTCFG: TXFTCFG
0x4000800C B  REGISTER BRR (rw): Baud rate register
0x4000800C C   FIELD 00w20 BRR: BRR
0x40008018 B  REGISTER RQR (wo): Request register
0x40008018 C   FIELD 01w01 SBKRQ: Send break request
0x40008018 C   FIELD 02w01 MMRQ: Mute mode request
0x40008018 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40008018 C   FIELD 04w01 TXFRQ: TXFRQ
0x4000801C B  REGISTER ISR (ro): Interrupt & status register
0x4000801C C   FIELD 00w01 PE: PE
0x4000801C C   FIELD 01w01 FE: FE
0x4000801C C   FIELD 02w01 NF: NF
0x4000801C C   FIELD 03w01 ORE: ORE
0x4000801C C   FIELD 04w01 IDLE: IDLE
0x4000801C C   FIELD 05w01 RXNE: RXNE
0x4000801C C   FIELD 06w01 TC: TC
0x4000801C C   FIELD 07w01 TXE: TXE
0x4000801C C   FIELD 09w01 CTSIF: CTSIF
0x4000801C C   FIELD 10w01 CTS: CTS
0x4000801C C   FIELD 16w01 BUSY: BUSY
0x4000801C C   FIELD 17w01 CMF: CMF
0x4000801C C   FIELD 18w01 SBKF: SBKF
0x4000801C C   FIELD 19w01 RWU: RWU
0x4000801C C   FIELD 20w01 WUF: WUF
0x4000801C C   FIELD 21w01 TEACK: TEACK
0x4000801C C   FIELD 22w01 REACK: REACK
0x4000801C C   FIELD 23w01 TXFE: TXFE
0x4000801C C   FIELD 24w01 RXFF: RXFF
0x4000801C C   FIELD 26w01 RXFT: RXFT
0x4000801C C   FIELD 27w01 TXFT: TXFT
0x40008020 B  REGISTER ICR (wo): Interrupt flag clear register
0x40008020 C   FIELD 00w01 PECF: Parity error clear flag
0x40008020 C   FIELD 01w01 FECF: Framing error clear flag
0x40008020 C   FIELD 02w01 NCF: Noise detected clear flag
0x40008020 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40008020 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40008020 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40008020 C   FIELD 09w01 CTSCF: CTS clear flag
0x40008020 C   FIELD 17w01 CMCF: Character match clear flag
0x40008020 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40008024 B  REGISTER RDR (ro): Receive data register
0x40008024 C   FIELD 00w09 RDR: Receive data value
0x40008028 B  REGISTER TDR (rw): Transmit data register
0x40008028 C   FIELD 00w09 TDR: Transmit data value
0x4000802C B  REGISTER PRESC (rw): Prescaler register
0x4000802C C   FIELD 00w04 PRESCALER: PRESCALER
0x4000A000 A PERIPHERAL UCPD1
0x4000A000 B  REGISTER CFGR1 (rw): UCPD configuration register 1
0x4000A000 C   FIELD 00w06 HBITCLKDIV: HBITCLKDIV
0x4000A000 C   FIELD 06w05 IFRGAP: IFRGAP
0x4000A000 C   FIELD 11w05 TRANSWIN: TRANSWIN
0x4000A000 C   FIELD 17w03 PSC_USBPDCLK: PSC_USBPDCLK
0x4000A000 C   FIELD 20w01 RXORDSETEN0: SOP detection
0x4000A000 C   FIELD 21w01 RXORDSETEN1: SOP' detection
0x4000A000 C   FIELD 22w01 RXORDSETEN2: SOP'' detection
0x4000A000 C   FIELD 23w01 RXORDSETEN3: Hard Reset detection
0x4000A000 C   FIELD 24w01 RXORDSETEN4: Cable Detect reset
0x4000A000 C   FIELD 25w01 RXORDSETEN5: SOP'_Debug
0x4000A000 C   FIELD 26w01 RXORDSETEN6: SOP'' Debug
0x4000A000 C   FIELD 27w01 RXORDSETEN7: SOP extension #1
0x4000A000 C   FIELD 28w01 RXORDSETEN8: SOP extension #2
0x4000A000 C   FIELD 29w01 TXDMAEN: TXDMAEN
0x4000A000 C   FIELD 30w01 RXDMAEN: RXDMAEN
0x4000A000 C   FIELD 31w01 UCPDEN: UCPDEN
0x4000A004 B  REGISTER CFGR2 (rw): UCPD configuration register 2
0x4000A004 C   FIELD 00w01 RXFILTDIS: RXFILTDIS
0x4000A004 C   FIELD 01w01 RXFILT2N3: RXFILT2N3
0x4000A004 C   FIELD 02w01 FORCECLK: FORCECLK
0x4000A004 C   FIELD 03w01 WUPEN: WUPEN
0x4000A00C B  REGISTER CR (rw): UCPD configuration register 2
0x4000A00C C   FIELD 00w02 TXMODE: TXMODE
0x4000A00C C   FIELD 02w01 TXSEND: TXSEND
0x4000A00C C   FIELD 03w01 TXHRST: TXHRST
0x4000A00C C   FIELD 04w01 RXMODE: RXMODE
0x4000A00C C   FIELD 05w01 PHYRXEN: PHYRXEN
0x4000A00C C   FIELD 06w01 PHYCCSEL: PHYCCSEL
0x4000A00C C   FIELD 07w02 ANASUBMODE: ANASUBMODE
0x4000A00C C   FIELD 09w01 ANAMODE: ANAMODE
0x4000A00C C   FIELD 10w02 CCENABLE: CCENABLE
0x4000A00C C   FIELD 16w01 FRSRXEN: FRSRXEN
0x4000A00C C   FIELD 17w01 FRSTX: FRSTX
0x4000A00C C   FIELD 18w01 RDCH: RDCH
0x4000A00C C   FIELD 20w01 CC1TCDIS: CC1TCDIS
0x4000A00C C   FIELD 21w01 CC2TCDIS: CC2TCDIS
0x4000A010 B  REGISTER IMR (rw): UCPD Interrupt Mask Register
0x4000A010 C   FIELD 00w01 TXISIE: TXISIE
0x4000A010 C   FIELD 01w01 TXMSGDISCIE: TXMSGDISCIE
0x4000A010 C   FIELD 02w01 TXMSGSENTIE: TXMSGSENTIE
0x4000A010 C   FIELD 03w01 TXMSGABTIE: TXMSGABTIE
0x4000A010 C   FIELD 04w01 HRSTDISCIE: HRSTDISCIE
0x4000A010 C   FIELD 05w01 HRSTSENTIE: HRSTSENTIE
0x4000A010 C   FIELD 06w01 TXUNDIE: TXUNDIE
0x4000A010 C   FIELD 08w01 RXNEIE: RXNEIE
0x4000A010 C   FIELD 09w01 RXORDDETIE: RXORDDETIE
0x4000A010 C   FIELD 10w01 RXHRSTDETIE: RXHRSTDETIE
0x4000A010 C   FIELD 11w01 RXOVRIE: RXOVRIE
0x4000A010 C   FIELD 12w01 RXMSGENDIE: RXMSGENDIE
0x4000A010 C   FIELD 14w01 TYPECEVT1IE: TYPECEVT1IE
0x4000A010 C   FIELD 15w01 TYPECEVT2IE: TYPECEVT2IE
0x4000A010 C   FIELD 20w01 FRSEVTIE: FRSEVTIE
0x4000A014 B  REGISTER SR (rw): UCPD Status Register
0x4000A014 C   FIELD 00w01 TXIS: TXIS
0x4000A014 C   FIELD 01w01 TXMSGDISC: TXMSGDISC
0x4000A014 C   FIELD 02w01 TXMSGSENT: TXMSGSENT
0x4000A014 C   FIELD 03w01 TXMSGABT: TXMSGABT
0x4000A014 C   FIELD 04w01 HRSTDISC: HRSTDISC
0x4000A014 C   FIELD 05w01 HRSTSENT: HRSTSENT
0x4000A014 C   FIELD 06w01 TXUND: TXUND
0x4000A014 C   FIELD 08w01 RXNE: RXNE
0x4000A014 C   FIELD 09w01 RXORDDET: RXORDDET
0x4000A014 C   FIELD 10w01 RXHRSTDET: RXHRSTDET
0x4000A014 C   FIELD 11w01 RXOVR: RXOVR
0x4000A014 C   FIELD 12w01 RXMSGEND: RXMSGEND
0x4000A014 C   FIELD 13w01 RXERR: RXERR
0x4000A014 C   FIELD 14w01 TYPECEVT1: TYPECEVT1
0x4000A014 C   FIELD 15w01 TYPECEVT2: TYPECEVT2
0x4000A014 C   FIELD 16w02 TYPEC_VSTATE_CC1: TYPEC_VSTATE_CC1
0x4000A014 C   FIELD 18w02 TYPEC_VSTATE_CC2: TYPEC_VSTATE_CC2
0x4000A014 C   FIELD 20w01 FRSEVT: FRSEVT
0x4000A018 B  REGISTER ICR (rw): UCPD Interrupt Clear Register
0x4000A018 C   FIELD 01w01 TXMSGDISCCF: TXMSGDISCCF
0x4000A018 C   FIELD 02w01 TXMSGSENTCF: TXMSGSENTCF
0x4000A018 C   FIELD 03w01 TXMSGABTCF: TXMSGABTCF
0x4000A018 C   FIELD 04w01 HRSTDISCCF: HRSTDISCCF
0x4000A018 C   FIELD 05w01 HRSTSENTCF: HRSTSENTCF
0x4000A018 C   FIELD 06w01 TXUNDCF: TXUNDCF
0x4000A018 C   FIELD 09w01 RXORDDETCF: RXORDDETCF
0x4000A018 C   FIELD 10w01 RXHRSTDETCF: RXHRSTDETCF
0x4000A018 C   FIELD 11w01 RXOVRCF: RXOVRCF
0x4000A018 C   FIELD 12w01 RXMSGENDCF: RXMSGENDCF
0x4000A018 C   FIELD 14w01 TYPECEVT1CF: TYPECEVT1CF
0x4000A018 C   FIELD 15w01 TYPECEVT2CF: TYPECEVT2CF
0x4000A018 C   FIELD 20w01 FRSEVTCF: FRSEVTCF
0x4000A01C B  REGISTER TX_ORDSETR (rw): UCPD Tx Ordered Set Type Register
0x4000A01C C   FIELD 00w20 TXORDSET: TXORDSET
0x4000A020 B  REGISTER TX_PAYSZR (rw): UCPD Tx Paysize Register
0x4000A020 C   FIELD 00w10 TXPAYSZ: TXPAYSZ
0x4000A024 B  REGISTER TXDR (rw): UCPD Tx Data Register
0x4000A024 C   FIELD 00w08 TXDATA: TXDATA
0x4000A028 B  REGISTER RX_ORDSETR (ro): UCPD Rx Ordered Set Register
0x4000A028 C   FIELD 00w03 RXORDSET: RXORDSET
0x4000A028 C   FIELD 03w01 RXSOP3OF4: RXSOP3OF4
0x4000A028 C   FIELD 04w03 RXSOPKINVALID: RXSOPKINVALID
0x4000A02C B  REGISTER RX_PAYSZR (ro): UCPD Rx Paysize Register
0x4000A02C C   FIELD 00w10 RXPAYSZ: RXPAYSZ
0x4000A030 B  REGISTER RXDR (ro): UCPD Rx Data Register
0x4000A030 C   FIELD 00w08 RXDATA: RXDATA
0x4000A034 B  REGISTER RX_ORDEXTR1 (rw): UCPD Rx Ordered Set Extension Register 1
0x4000A034 C   FIELD 00w20 RXSOPX1: RXSOPX1
0x4000A038 B  REGISTER RX_ORDEXTR2 (rw): UCPD Rx Ordered Set Extension Register 2
0x4000A038 C   FIELD 00w20 RXSOPX2: RXSOPX2
0x4000A400 A PERIPHERAL FDCAN
0x4000A400 B  REGISTER CREL: FDCAN core release register
0x4000A400 C   FIELD 00w08 DAY (ro): 18
0x4000A400 C   FIELD 08w08 MON (ro): 12
0x4000A400 C   FIELD 16w04 YEAR (ro): 4
0x4000A400 C   FIELD 20w04 SUBSTEP (ro): 1
0x4000A400 C   FIELD 24w04 STEP (ro): 2
0x4000A400 C   FIELD 28w04 REL (ro): 3
0x4000A404 B  REGISTER ENDN: FDCAN endian register
0x4000A404 C   FIELD 00w32 ETV (ro): Endianness test value The endianness test value is 0x8765 4321.
0x4000A40C B  REGISTER DBTP: FDCAN data bit timing and prescaler register
0x4000A40C C   FIELD 00w04 DSJW (rw): Synchronization jump width Must always be smaller than DTSEG2, valid values are 0 to 15. The value used by the hardware is the one programmed, incremented by 1: t<sub>SJW</sub> = (DSJW + 1) x tq.
0x4000A40C C   FIELD 04w04 DTSEG2 (rw): Data time segment after sample point Valid values are 0 to 15. The value used by the hardware is the one programmed, incremented by 1, i.e. t<sub>BS2</sub> = (DTSEG2 + 1) x tq.
0x4000A40C C   FIELD 08w05 DTSEG1 (rw): Data time segment before sample point Valid values are 0 to 31. The value used by the hardware is the one programmed, incremented by 1, i.e. t<sub>BS1</sub> = (DTSEG1 + 1) x tq.
0x4000A40C C   FIELD 16w05 DBRP (rw): Data bit rate prescaler The value by which the oscillator frequency is divided to generate the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Baud Rate Prescaler are 0 to 31. The hardware interpreters this value as the value programmed plus 1.
0x4000A40C C   FIELD 23w01 TDC (rw): Transceiver delay compensation
0x4000A410 B  REGISTER TEST: FDCAN test register
0x4000A410 C   FIELD 04w01 LBCK (rw): Loop back mode
0x4000A410 C   FIELD 05w02 TX (rw): Control of transmit pin
0x4000A410 C   FIELD 07w01 RX (ro): Receive pin Monitors the actual value of pin FDCANx_RX
0x4000A414 B  REGISTER RWD: FDCAN RAM watchdog register
0x4000A414 C   FIELD 00w08 WDC (rw): Watchdog configuration Start value of the message RAM watchdog counter. With the reset value of 00, the counter is disabled. These are protected write (P) bits, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of FDCAN_CCCR register are set to 1.
0x4000A414 C   FIELD 08w08 WDV (ro): Watchdog value Actual message RAM watchdog counter value.
0x4000A418 B  REGISTER CCCR: FDCAN CC control register
0x4000A418 C   FIELD 00w01 INIT (rw): Initialization
0x4000A418 C   FIELD 01w01 CCE (rw): Configuration change enable
0x4000A418 C   FIELD 02w01 ASM (rw): ASM restricted operation mode The restricted operation mode is intended for applications that adapt themselves to different CAN bit rates. The application tests different bit rates and leaves the Restricted operation Mode after it has received a valid frame. In the optional Restricted operation Mode the node is able to transmit and receive data and remote frames and it gives acknowledge to valid frames, but it does not send active error frames or overload frames. In case of an error condition or overload condition, it does not send dominant bits, instead it waits for the occurrence of bus idle condition to resynchronize itself to the CAN communication. The error counters are not incremented. Bit ASM can only be set by software when both CCE and INIT are set to 1. The bit can be reset by the software at any time.
0x4000A418 C   FIELD 03w01 CSA (ro): Clock stop acknowledge
0x4000A418 C   FIELD 04w01 CSR (rw): Clock stop request
0x4000A418 C   FIELD 05w01 MON (rw): Bus monitoring mode Bit MON can only be set by software when both CCE and INIT are set to 1. The bit can be reset by the Host at any time.
0x4000A418 C   FIELD 06w01 DAR (rw): Disable automatic retransmission
0x4000A418 C   FIELD 07w01 TEST (rw): Test mode enable
0x4000A418 C   FIELD 08w01 FDOE (rw): FD operation enable
0x4000A418 C   FIELD 09w01 BRSE (rw): FDCAN bit rate switching
0x4000A418 C   FIELD 12w01 PXHD (rw): Protocol exception handling disable
0x4000A418 C   FIELD 13w01 EFBI (rw): Edge filtering during bus integration
0x4000A418 C   FIELD 14w01 TXP (rw): If this bit is set, the FDCAN pauses for two CAN bit times before starting the next transmission after successfully transmitting a frame.
0x4000A418 C   FIELD 15w01 NISO (rw): Non ISO operation If this bit is set, the FDCAN uses the CAN FD frame format as specified by the Bosch CAN FD Specification V1.0.
0x4000A41C B  REGISTER NBTP: FDCAN nominal bit timing and prescaler register
0x4000A41C C   FIELD 00w07 NTSEG2 (rw): Nominal time segment after sample point Valid values are 0 to 127. The actual interpretation by the hardware of this value is such that one more than the programmed value is used.
0x4000A41C C   FIELD 08w08 NTSEG1 (rw): Nominal time segment before sample point Valid values are 0 to 255. The actual interpretation by the hardware of this value is such that one more than the programmed value is used. These are protected write (P) bits, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000A41C C   FIELD 16w09 NBRP (rw): Bit rate prescaler Value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values are 0 to 511. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. These are protected write (P) bits, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000A41C C   FIELD 25w07 NSJW (rw): Nominal (re)synchronization jump width Valid values are 0 to 127. The actual interpretation by the hardware of this value is such that the used value is the one programmed incremented by one. These are protected write (P) bits, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000A420 B  REGISTER TSCC: FDCAN timestamp counter configuration register
0x4000A420 C   FIELD 00w02 TSS (rw): Timestamp select These are protected write (P) bits, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000A420 C   FIELD 16w04 TCP (rw): Timestamp counter prescaler
0x4000A424 B  REGISTER TSCV: FDCAN timestamp counter value register
0x4000A424 C   FIELD 00w16 TSC (rw): Timestamp counter
0x4000A428 B  REGISTER TOCC: FDCAN timeout counter configuration register
0x4000A428 C   FIELD 00w01 ETOC (rw): Timeout counter enable This is a protected write (P) bit, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000A428 C   FIELD 01w02 TOS (rw): Timeout select When operating in Continuous mode, a write to TOCV presets the counter to the value configured by TOCC[TOP] and continues down-counting. When the timeout counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by TOCC[TOP]. Down-counting is started when the first FIFO element is stored. These are protected write (P) bits, write access is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000A428 C   FIELD 16w16 TOP (rw): Timeout period Start value of the timeout counter (down-counter). Configures the timeout period.
0x4000A42C B  REGISTER TOCV: FDCAN timeout counter value register
0x4000A42C C   FIELD 00w16 TOC (rw): Timeout counter
0x4000A440 B  REGISTER ECR: FDCAN error counter register
0x4000A440 C   FIELD 00w08 TEC (ro): Transmit error counter Actual state of the transmit error counter, values between 0 and 255. When CCCR.ASM is set, the CAN protocol controller does not increment TEC and REC when a CAN protocol error is detected, but CEL is still incremented.
0x4000A440 C   FIELD 08w07 REC (ro): Receive error counter Actual state of the receive error counter, values between 0 and 127.
0x4000A440 C   FIELD 15w01 RP (ro): Receive error passive
0x4000A440 C   FIELD 16w08 CEL (rw): CAN error logging The counter is incremented each time when a CAN protocol error causes the transmit error counter or the receive error counter to be incremented. It is reset by read access to CEL. The counter stops at 0xFF; the next increment of TEC or REC sets interrupt flag IR[ELO]. Access type is RX: reset on read.
0x4000A444 B  REGISTER PSR: FDCAN protocol status register
0x4000A444 C   FIELD 00w03 LEC (rw): Last error code The LEC indicates the type of the last error to occur on the CAN bus. This field is cleared to 0 when a message has been transferred (reception or transmission) without error. Access type is RS: set on read.
0x4000A444 C   FIELD 03w02 ACT (ro): Activity Monitors the modules CAN communication state.
0x4000A444 C   FIELD 05w01 EP (ro): Error passive
0x4000A444 C   FIELD 06w01 EW (ro): Warning Sstatus
0x4000A444 C   FIELD 07w01 BO (ro): Bus_Off status
0x4000A444 C   FIELD 08w03 DLEC (rw): Data last error code Type of last error that occurred in the data phase of a FDCAN format frame with its BRS flag set. Coding is the same as for LEC. This field is cleared to 0 when a FDCAN format frame with its BRS flag set has been transferred (reception or transmission) without error. Access type is RS: set on read.
0x4000A444 C   FIELD 11w01 RESI (rw): ESI flag of last received FDCAN message This bit is set together with REDL, independent of acceptance filtering. Access type is RX: reset on read.
0x4000A444 C   FIELD 12w01 RBRS (rw): BRS flag of last received FDCAN message This bit is set together with REDL, independent of acceptance filtering. Access type is RX: reset on read.
0x4000A444 C   FIELD 13w01 REDL (rw): Received FDCAN message This bit is set independent of acceptance filtering. Access type is RX: reset on read.
0x4000A444 C   FIELD 14w01 PXE (rw): Protocol exception event
0x4000A444 C   FIELD 16w07 TDCV (ro): Transmitter delay compensation value Position of the secondary sample point, defined by the sum of the measured delay from FDCAN_TX to FDCAN_RX and TDCR.TDCO. The SSP position is, in the data phase, the number of minimum time quanta (mtq) between the start of the transmitted bit and the secondary sample point. Valid values are 0 to 127 mtq.
0x4000A448 B  REGISTER TDCR: FDCAN transmitter delay compensation register
0x4000A448 C   FIELD 00w07 TDCF (rw): Transmitter delay compensation filter window length Defines the minimum value for the SSP position, dominant edges on FDCAN_RX that would result in an earlier SSP position are ignored for transmitter delay measurements. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000A448 C   FIELD 08w07 TDCO (rw): Transmitter delay compensation offset Offset value defining the distance between the measured delay from FDCAN_TX to FDCAN_RX and the secondary sample point. Valid values are 0 to 127 mtq. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000A450 B  REGISTER IR: FDCAN interrupt register
0x4000A450 C   FIELD 00w01 RF0N (rw): Rx FIFO 0 new message
0x4000A450 C   FIELD 01w01 RF0F (rw): Rx FIFO 0 full
0x4000A450 C   FIELD 02w01 RF0L (rw): Rx FIFO 0 message lost
0x4000A450 C   FIELD 03w01 RF1N (rw): Rx FIFO 1 new message
0x4000A450 C   FIELD 04w01 RF1F (rw): Rx FIFO 1 full
0x4000A450 C   FIELD 05w01 RF1L (rw): Rx FIFO 1 message lost
0x4000A450 C   FIELD 06w01 HPM (rw): High-priority message
0x4000A450 C   FIELD 07w01 TC (rw): Transmission completed
0x4000A450 C   FIELD 08w01 TCF (rw): Transmission cancellation finished
0x4000A450 C   FIELD 09w01 TFE (rw): Tx FIFO empty
0x4000A450 C   FIELD 10w01 TEFN (rw): Tx event FIFO New Entry
0x4000A450 C   FIELD 11w01 TEFF (rw): Tx event FIFO full
0x4000A450 C   FIELD 12w01 TEFL (rw): Tx event FIFO element lost
0x4000A450 C   FIELD 13w01 TSW (rw): Timestamp wraparound
0x4000A450 C   FIELD 14w01 MRAF (rw): Message RAM access failure The flag is set when the Rx handler: has not completed acceptance filtering or storage of an accepted message until the arbitration field of the following message has been received. In this case acceptance filtering or message storage is aborted and the Rx handler starts processing of the following message. was unable to write a message to the message RAM. In this case message storage is aborted. In both cases the FIFO put index is not updated. The partly stored message is overwritten when the next message is stored to this location. The flag is also set when the Tx Handler was not able to read a message from the Message RAM in time. In this case message transmission is aborted. In case of a Tx Handler access failure the FDCAN is switched into Restricted operation Mode (see Restricted operation mode). To leave Restricted operation Mode, the Host CPU has to reset CCCR.ASM.
0x4000A450 C   FIELD 15w01 TOO (rw): Timeout occurred
0x4000A450 C   FIELD 16w01 ELO (rw): Error logging overflow
0x4000A450 C   FIELD 17w01 EP (rw): Error passive
0x4000A450 C   FIELD 18w01 EW (rw): Warning status
0x4000A450 C   FIELD 19w01 BO (rw): Bus_Off status
0x4000A450 C   FIELD 20w01 WDI (rw): Watchdog interrupt
0x4000A450 C   FIELD 21w01 PEA (rw): Protocol error in arbitration phase (nominal bit time is used)
0x4000A450 C   FIELD 22w01 PED (rw): Protocol error in data phase (data bit time is used)
0x4000A450 C   FIELD 23w01 ARA (rw): Access to reserved address
0x4000A454 B  REGISTER IE: FDCAN interrupt enable register
0x4000A454 C   FIELD 00w01 RF0NE (rw): Rx FIFO 0 new message interrupt enable
0x4000A454 C   FIELD 01w01 RF0FE (rw): Rx FIFO 0 full interrupt enable
0x4000A454 C   FIELD 02w01 RF0LE (rw): Rx FIFO 0 message lost interrupt enable
0x4000A454 C   FIELD 03w01 RF1NE (rw): Rx FIFO 1 new message interrupt enable
0x4000A454 C   FIELD 04w01 RF1FE (rw): Rx FIFO 1 full interrupt enable
0x4000A454 C   FIELD 05w01 RF1LE (rw): Rx FIFO 1 message lost interrupt enable
0x4000A454 C   FIELD 06w01 HPME (rw): High-priority message interrupt enable
0x4000A454 C   FIELD 07w01 TCE (rw): Transmission completed interrupt enable
0x4000A454 C   FIELD 08w01 TCFE (rw): Transmission cancellation finished interrupt enable
0x4000A454 C   FIELD 09w01 TFEE (rw): Tx FIFO empty interrupt enable
0x4000A454 C   FIELD 10w01 TEFNE (rw): Tx event FIFO new entry interrupt enable
0x4000A454 C   FIELD 11w01 TEFFE (rw): Tx event FIFO full interrupt enable
0x4000A454 C   FIELD 12w01 TEFLE (rw): Tx event FIFO element lost interrupt enable
0x4000A454 C   FIELD 13w01 TSWE (rw): Timestamp wraparound interrupt enable
0x4000A454 C   FIELD 14w01 MRAFE (rw): Message RAM access failure interrupt enable
0x4000A454 C   FIELD 15w01 TOOE (rw): Timeout occurred interrupt enable
0x4000A454 C   FIELD 16w01 ELOE (rw): Error logging overflow interrupt enable
0x4000A454 C   FIELD 17w01 EPE (rw): Error passive interrupt enable
0x4000A454 C   FIELD 18w01 EWE (rw): Warning status interrupt enable
0x4000A454 C   FIELD 19w01 BOE (rw): Bus_Off status
0x4000A454 C   FIELD 20w01 WDIE (rw): Watchdog interrupt enable
0x4000A454 C   FIELD 21w01 PEAE (rw): Protocol error in arbitration phase enable
0x4000A454 C   FIELD 22w01 PEDE (rw): Protocol error in data phase enable
0x4000A454 C   FIELD 23w01 ARAE (rw): Access to reserved address enable
0x4000A458 B  REGISTER ILS: FDCAN interrupt line select register
0x4000A458 C   FIELD 00w01 RXFIFO0 (rw): RX FIFO bit grouping the following interruption RF0LL: Rx FIFO 0 message lost interrupt line RF0FL: Rx FIFO 0 full interrupt line RF0NL: Rx FIFO 0 new message interrupt line
0x4000A458 C   FIELD 01w01 RXFIFO1 (rw): RX FIFO bit grouping the following interruption RF1LL: Rx FIFO 1 message lost interrupt line RF1FL: Rx FIFO 1 full interrupt line RF1NL: Rx FIFO 1 new message interrupt line
0x4000A458 C   FIELD 02w01 SMSG (rw): Status message bit grouping the following interruption TCFL: Transmission cancellation finished interrupt line TCL: Transmission completed interrupt line HPML: High-priority message interrupt line
0x4000A458 C   FIELD 03w01 TFERR (rw): Tx FIFO ERROR grouping the following interruption TEFLL: Tx event FIFO element lost interrupt line TEFFL: Tx event FIFO full interrupt line TEFNL: Tx event FIFO new entry interrupt line TFEL: Tx FIFO empty interrupt line
0x4000A458 C   FIELD 04w01 MISC (rw): Interrupt regrouping the following interruption TOOL: Timeout occurred interrupt line MRAFL: Message RAM access failure interrupt line TSWL: Timestamp wraparound interrupt line
0x4000A458 C   FIELD 05w01 BERR (rw): Bit and line error grouping the following interruption EPL Error passive interrupt line ELOL: Error logging overflow interrupt line
0x4000A458 C   FIELD 06w01 PERR (rw): Protocol error grouping the following interruption ARAL: Access to reserved address line PEDL: Protocol error in data phase line PEAL: Protocol error in arbitration phase line WDIL: Watchdog interrupt line BOL: Bus_Off status EWL: Warning status interrupt line
0x4000A45C B  REGISTER ILE: FDCAN interrupt line enable register
0x4000A45C C   FIELD 00w01 EINT0 (rw): Enable interrupt line 0
0x4000A45C C   FIELD 01w01 EINT1 (rw): Enable interrupt line 1
0x4000A480 B  REGISTER RXGFC: FDCAN global filter configuration register
0x4000A480 C   FIELD 00w01 RRFE (rw): Reject remote frames extended These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000A480 C   FIELD 01w01 RRFS (rw): Reject remote frames standard These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000A480 C   FIELD 02w02 ANFE (rw): Accept non-matching frames extended Defines how received messages with 29-bit IDs that do not match any element of the filter list are treated. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000A480 C   FIELD 04w02 ANFS (rw): Accept Non-matching frames standard Defines how received messages with 11-bit IDs that do not match any element of the filter list are treated. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000A480 C   FIELD 08w01 F1OM (rw): FIFO 1 operation mode (overwrite or blocking) This is a protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000A480 C   FIELD 09w01 F0OM (rw): FIFO 0 operation mode (overwrite or blocking) This is protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000A480 C   FIELD 16w05 LSS (rw): List size standard 1 to 28: Number of standard message ID filter elements >28: Values greater than 28 are interpreted as 28. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000A480 C   FIELD 24w04 LSE (rw): List size extended 1 to 8: Number of extended message ID filter elements >8: Values greater than 8 are interpreted as 8. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000A484 B  REGISTER XIDAM: FDCAN extended ID and mask register
0x4000A484 C   FIELD 00w29 EIDM (rw): Extended ID mask For acceptance filtering of extended frames the Extended ID AND Mask is AND-ed with the Message ID of a received frame. Intended for masking of 29-bit IDs in SAE J1939. With the reset value of all bits set to 1 the mask is not active. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000A488 B  REGISTER HPMS: FDCAN high-priority message status register
0x4000A488 C   FIELD 00w03 BIDX (ro): Buffer index Index of Rx FIFO element to which the message was stored. Only valid when MSI[1] = 1.
0x4000A488 C   FIELD 06w02 MSI (ro): Message storage indicator
0x4000A488 C   FIELD 08w05 FIDX (ro): Filter index Index of matching filter element. Range is 0 to RXGFC[LSS] - 1 or RXGFC[LSE] - 1.
0x4000A488 C   FIELD 15w01 FLST (ro): Filter list Indicates the filter list of the matching filter element.
0x4000A490 B  REGISTER RXF0S: FDCAN Rx FIFO 0 status register
0x4000A490 C   FIELD 00w04 F0FL (ro): Rx FIFO 0 fill level Number of elements stored in Rx FIFO 0, range 0 to 3.
0x4000A490 C   FIELD 08w02 F0GI (ro): Rx FIFO 0 get index Rx FIFO 0 read index pointer, range 0 to 2.
0x4000A490 C   FIELD 16w02 F0PI (ro): Rx FIFO 0 put index Rx FIFO 0 write index pointer, range 0 to 2.
0x4000A490 C   FIELD 24w01 F0F (ro): Rx FIFO 0 full
0x4000A490 C   FIELD 25w01 RF0L (ro): Rx FIFO 0 message lost This bit is a copy of interrupt flag IR[RF0L]. When IR[RF0L] is reset, this bit is also reset.
0x4000A494 B  REGISTER RXF0A: CAN Rx FIFO 0 acknowledge register
0x4000A494 C   FIELD 00w03 F0AI (rw): Rx FIFO 0 acknowledge index After the Host has read a message or a sequence of messages from Rx FIFO 0 it has to write the buffer index of the last element read from Rx FIFO 0 to F0AI. This sets the Rx FIFO 0 get index RXF0S[F0GI] to F0AI + 1 and update the FIFO 0 fill level RXF0S[F0FL].
0x4000A498 B  REGISTER RXF1S: FDCAN Rx FIFO 1 status register
0x4000A498 C   FIELD 00w04 F1FL (ro): Rx FIFO 1 fill level Number of elements stored in Rx FIFO 1, range 0 to 3.
0x4000A498 C   FIELD 08w02 F1GI (ro): Rx FIFO 1 get index Rx FIFO 1 read index pointer, range 0 to 2.
0x4000A498 C   FIELD 16w02 F1PI (ro): Rx FIFO 1 put index Rx FIFO 1 write index pointer, range 0 to 2.
0x4000A498 C   FIELD 24w01 F1F (ro): Rx FIFO 1 full
0x4000A498 C   FIELD 25w01 RF1L (ro): Rx FIFO 1 message lost This bit is a copy of interrupt flag IR[RF1L]. When IR[RF1L] is reset, this bit is also reset.
0x4000A49C B  REGISTER RXF1A: FDCAN Rx FIFO 1 acknowledge register
0x4000A49C C   FIELD 00w03 F1AI (rw): Rx FIFO 1 acknowledge index After the Host has read a message or a sequence of messages from Rx FIFO 1 it has to write the buffer index of the last element read from Rx FIFO 1 to F1AI. This sets the Rx FIFO 1 get index RXF1S[F1GI] to F1AI + 1 and update the FIFO 1 Fill Level RXF1S[F1FL].
0x4000A4C0 B  REGISTER TXBC: FDCAN Tx buffer configuration register
0x4000A4C0 C   FIELD 24w01 TFQM (rw): Tx FIFO/queue mode This is a protected write (P) bit, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x4000A4C4 B  REGISTER TXFQS: FDCAN Tx FIFO/queue status register
0x4000A4C4 C   FIELD 00w03 TFFL (ro): Tx FIFO free level Number of consecutive free Tx FIFO elements starting from TFGI, range 0 to 3. Read as 0 when Tx queue operation is configured (TXBC[TFQM] = 1).
0x4000A4C4 C   FIELD 08w02 TFGI (ro): Tx FIFO get index Tx FIFO read index pointer, range 0 to 3. Read as 0 when Tx queue operation is configured (TXBC.TFQM = 1)
0x4000A4C4 C   FIELD 16w02 TFQPI (ro): Tx FIFO/queue put index Tx FIFO/queue write index pointer, range 0 to 3
0x4000A4C4 C   FIELD 21w01 TFQF (ro): Tx FIFO/queue full
0x4000A4C8 B  REGISTER TXBRP: FDCAN Tx buffer request pending register
0x4000A4C8 C   FIELD 00w03 TRP (ro): Transmission request pending Each Tx buffer has its own transmission request pending bit. The bits are set via register TXBAR. The bits are reset after a requested transmission has completed or has been canceled via register TXBCR. After a TXBRP bit has been set, a Tx scan is started to check for the pending Tx request with the highest priority (Tx buffer with lowest Message ID). A cancellation request resets the corresponding transmission request pending bit of register TXBRP. In case a transmission has already been started when a cancellation is requested, this is done at the end of the transmission, regardless whether the transmission was successful or not. The cancellation request bits are reset directly after the corresponding TXBRP bit has been reset. After a cancellation has been requested, a finished cancellation is signaled via TXBCF after successful transmission together with the corresponding TXBTO bit when the transmission has not yet been started at the point of cancellation when the transmission has been aborted due to lost arbitration when an error occurred during frame transmission In DAR mode all transmissions are automatically canceled if they are not successful. The corresponding TXBCF bit is set for all unsuccessful transmissions.
0x4000A4CC B  REGISTER TXBAR: FDCAN Tx buffer add request register
0x4000A4CC C   FIELD 00w03 AR (rw): Add request Each Tx buffer has its own add request bit. Writing a 1 sets the corresponding add request bit; writing a 0 has no impact. This enables the Host to set transmission requests for multiple Tx buffers with one write to TXBAR. When no Tx scan is running, the bits are reset immediately, else the bits remain set until the Tx scan process has completed.
0x4000A4D0 B  REGISTER TXBCR: FDCAN Tx buffer cancellation request register
0x4000A4D0 C   FIELD 00w03 CR (rw): Cancellation request Each Tx buffer has its own cancellation request bit. Writing a 1 sets the corresponding CR bit; writing a 0 has no impact. This enables the Host to set cancellation requests for multiple Tx buffers with one write to TXBCR. The bits remain set until the corresponding TXBRP bit is reset.
0x4000A4D4 B  REGISTER TXBTO: FDCAN Tx buffer transmission occurred register
0x4000A4D4 C   FIELD 00w03 TO (ro): Transmission occurred. Each Tx buffer has its own TO bit. The bits are set when the corresponding TXBRP bit is cleared after a successful transmission. The bits are reset when a new transmission is requested by writing a 1 to the corresponding bit of register TXBAR.
0x4000A4D8 B  REGISTER TXBCF: FDCAN Tx buffer cancellation finished register
0x4000A4D8 C   FIELD 00w03 CF (ro): Cancellation finished Each Tx buffer has its own CF bit. The bits are set when the corresponding TXBRP bit is cleared after a cancellation was requested via TXBCR. In case the corresponding TXBRP bit was not set at the point of cancellation, CF is set immediately. The bits are reset when a new transmission is requested by writing a 1 to the corresponding bit of register TXBAR.
0x4000A4DC B  REGISTER TXBTIE: FDCAN Tx buffer transmission interrupt enable register
0x4000A4DC C   FIELD 00w03 TIE (rw): Transmission interrupt enable Each Tx buffer has its own TIE bit.
0x4000A4E0 B  REGISTER TXBCIE: FDCAN Tx buffer cancellation finished interrupt enable register
0x4000A4E0 C   FIELD 00w03 CFIE (rw): Cancellation finished interrupt enable. Each Tx buffer has its own CFIE bit.
0x4000A4E4 B  REGISTER TXEFS: FDCAN Tx event FIFO status register
0x4000A4E4 C   FIELD 00w03 EFFL (ro): Event FIFO fill level Number of elements stored in Tx event FIFO, range 0 to 3.
0x4000A4E4 C   FIELD 08w02 EFGI (ro): Event FIFO get index Tx event FIFO read index pointer, range 0 to 3.
0x4000A4E4 C   FIELD 16w02 EFPI (ro): Event FIFO put index Tx event FIFO write index pointer, range 0 to 3.
0x4000A4E4 C   FIELD 24w01 EFF (ro): Event FIFO full
0x4000A4E4 C   FIELD 25w01 TEFL (ro): Tx event FIFO element lost This bit is a copy of interrupt flag IR[TEFL]. When IR[TEFL] is reset, this bit is also reset. 0 No Tx event FIFO element lost 1 Tx event FIFO element lost, also set after write attempt to Tx event FIFO of size 0.
0x4000A4E8 B  REGISTER TXEFA: FDCAN Tx event FIFO acknowledge register
0x4000A4E8 C   FIELD 00w02 EFAI (rw): Event FIFO acknowledge index After the Host has read an element or a sequence of elements from the Tx event FIFO, it has to write the index of the last element read from Tx event FIFO to EFAI. This sets the Tx event FIFO get index TXEFS[EFGI] to EFAI + 1 and updates the FIFO 0 fill level TXEFS[EFFL].
0x4000A500 B  REGISTER CKDIV: FDCAN CFG clock divider register
0x4000A500 C   FIELD 00w04 PDIV (rw): input clock divider The APB clock could be divided prior to be used by the CAN sub system. The rate must be computed using the divider output clock. These are protected write (P) bits, which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to 1.
0x40010000 A PERIPHERAL SYSCFG
0x40010000 B  REGISTER MEMRMP (rw): Remap Memory register
0x40010000 C   FIELD 00w03 MEM_MODE: Memory mapping selection
0x40010000 C   FIELD 08w01 FB_mode: User Flash Bank mode
0x40010004 B  REGISTER CFGR1 (rw): peripheral mode configuration register
0x40010004 C   FIELD 08w01 BOOSTEN: BOOSTEN
0x40010004 C   FIELD 09w01 ANASWVDD: GPIO analog switch control voltage selection
0x40010004 C   FIELD 16w01 I2C_PB6_FMP: FM+ drive capability on PB6
0x40010004 C   FIELD 17w01 I2C_PB7_FMP: FM+ drive capability on PB6
0x40010004 C   FIELD 18w01 I2C_PB8_FMP: FM+ drive capability on PB6
0x40010004 C   FIELD 19w01 I2C_PB9_FMP: FM+ drive capability on PB6
0x40010004 C   FIELD 20w01 I2C1_FMP: I2C1 FM+ drive capability enable
0x40010004 C   FIELD 21w01 I2C2_FMP: I2C1 FM+ drive capability enable
0x40010004 C   FIELD 22w01 I2C3_FMP: I2C1 FM+ drive capability enable
0x40010004 C   FIELD 23w01 I2C4_FMP: I2C1 FM+ drive capability enable
0x40010004 C   FIELD 26w06 FPU_IE: FPU Interrupts Enable
0x40010008 B  REGISTER EXTICR1 (rw): external interrupt configuration register 1
0x40010008 C   FIELD 00w04 EXTI0: EXTI x configuration (x = 0 to 3)
0x40010008 C   FIELD 04w04 EXTI1: EXTI x configuration (x = 0 to 3)
0x40010008 C   FIELD 08w04 EXTI2: EXTI x configuration (x = 0 to 3)
0x40010008 C   FIELD 12w04 EXTI3: EXTI x configuration (x = 0 to 3)
0x4001000C B  REGISTER EXTICR2 (rw): external interrupt configuration register 2
0x4001000C C   FIELD 00w04 EXTI4: EXTI x configuration (x = 4 to 7)
0x4001000C C   FIELD 04w04 EXTI5: EXTI x configuration (x = 4 to 7)
0x4001000C C   FIELD 08w04 EXTI6: EXTI x configuration (x = 4 to 7)
0x4001000C C   FIELD 12w04 EXTI7: EXTI x configuration (x = 4 to 7)
0x40010010 B  REGISTER EXTICR3 (rw): external interrupt configuration register 3
0x40010010 C   FIELD 00w04 EXTI8: EXTI x configuration (x = 8 to 11)
0x40010010 C   FIELD 04w04 EXTI9: EXTI x configuration (x = 8 to 11)
0x40010010 C   FIELD 08w04 EXTI10: EXTI10
0x40010010 C   FIELD 12w04 EXTI11: EXTI x configuration (x = 8 to 11)
0x40010014 B  REGISTER EXTICR4 (rw): external interrupt configuration register 4
0x40010014 C   FIELD 00w04 EXTI12: EXTI x configuration (x = 12 to 15)
0x40010014 C   FIELD 04w04 EXTI13: EXTI x configuration (x = 12 to 15)
0x40010014 C   FIELD 08w04 EXTI14: EXTI x configuration (x = 12 to 15)
0x40010014 C   FIELD 12w04 EXTI15: EXTI x configuration (x = 12 to 15)
0x40010018 B  REGISTER SCSR: CCM SRAM control and status register
0x40010018 C   FIELD 00w01 CCMER (rw): CCM SRAM Erase
0x40010018 C   FIELD 01w01 CCMBSY (ro): CCM SRAM busy by erase operation
0x4001001C B  REGISTER CFGR2 (rw): configuration register 2
0x4001001C C   FIELD 00w01 CLL: Core Lockup Lock
0x4001001C C   FIELD 01w01 SPL: SRAM Parity Lock
0x4001001C C   FIELD 02w01 PVDL: PVD Lock
0x4001001C C   FIELD 03w01 ECCL: ECC Lock
0x4001001C C   FIELD 08w01 SPF: SRAM Parity Flag
0x40010020 B  REGISTER SWPR (rw): SRAM Write protection register 1
0x40010020 C   FIELD 00w01 Page0_WP: Write protection
0x40010020 C   FIELD 01w01 Page1_WP: Write protection
0x40010020 C   FIELD 02w01 Page2_WP: Write protection
0x40010020 C   FIELD 03w01 Page3_WP: Write protection
0x40010020 C   FIELD 04w01 Page4_WP: Write protection
0x40010020 C   FIELD 05w01 Page5_WP: Write protection
0x40010020 C   FIELD 06w01 Page6_WP: Write protection
0x40010020 C   FIELD 07w01 Page7_WP: Write protection
0x40010020 C   FIELD 08w01 Page8_WP: Write protection
0x40010020 C   FIELD 09w01 Page9_WP: Write protection
0x40010020 C   FIELD 10w01 Page10_WP: Write protection
0x40010020 C   FIELD 11w01 Page11_WP: Write protection
0x40010020 C   FIELD 12w01 Page12_WP: Write protection
0x40010020 C   FIELD 13w01 Page13_WP: Write protection
0x40010020 C   FIELD 14w01 Page14_WP: Write protection
0x40010020 C   FIELD 15w01 Page15_WP: Write protection
0x40010020 C   FIELD 16w01 Page16_WP: Write protection
0x40010020 C   FIELD 17w01 Page17_WP: Write protection
0x40010020 C   FIELD 18w01 Page18_WP: Write protection
0x40010020 C   FIELD 19w01 Page19_WP: Write protection
0x40010020 C   FIELD 20w01 Page20_WP: Write protection
0x40010020 C   FIELD 21w01 Page21_WP: Write protection
0x40010020 C   FIELD 22w01 Page22_WP: Write protection
0x40010020 C   FIELD 23w01 Page23_WP: Write protection
0x40010020 C   FIELD 24w01 Page24_WP: Write protection
0x40010020 C   FIELD 25w01 Page25_WP: Write protection
0x40010020 C   FIELD 26w01 Page26_WP: Write protection
0x40010020 C   FIELD 27w01 Page27_WP: Write protection
0x40010020 C   FIELD 28w01 Page28_WP: Write protection
0x40010020 C   FIELD 29w01 Page29_WP: Write protection
0x40010020 C   FIELD 30w01 Page30_WP: Write protection
0x40010020 C   FIELD 31w01 Page31_WP: Write protection
0x40010024 B  REGISTER SKR (wo): SRAM2 Key Register
0x40010024 C   FIELD 00w08 KEY: SRAM2 Key for software erase
0x40010030 A PERIPHERAL VREFBUF
0x40010030 B  REGISTER CSR: VREF_BUF Control and Status Register
0x40010030 C   FIELD 00w01 ENVR (rw): Enable Voltage Reference
0x40010030 C   FIELD 01w01 HIZ (rw): High impedence mode for the VREF_BUF
0x40010030 C   FIELD 03w01 VRR (ro): Voltage reference buffer ready
0x40010030 C   FIELD 04w02 VRS (rw): Voltage reference scale
0x40010034 B  REGISTER CCR (rw): VREF_BUF Calibration Control Register
0x40010034 C   FIELD 00w06 TRIM: Trimming code
0x40010200 A PERIPHERAL COMP
0x40010200 B  REGISTER C1CSR: Comparator control/status register
0x40010200 C   FIELD 00w01 EN (rw): EN
0x40010200 C   FIELD 04w03 INMSEL (rw): INMSEL
0x40010200 C   FIELD 08w01 INPSEL (rw): INPSEL
0x40010200 C   FIELD 15w01 POL (rw): POL
0x40010200 C   FIELD 16w03 HYST (rw): HYST
0x40010200 C   FIELD 19w03 BLANKSEL (rw): BLANKSEL
0x40010200 C   FIELD 22w01 BRGEN (rw): BRGEN
0x40010200 C   FIELD 23w01 SCALEN (rw): SCALEN
0x40010200 C   FIELD 30w01 VALUE (ro): VALUE
0x40010200 C   FIELD 31w01 LOCK (rw): LOCK
0x40010204 B  REGISTER C2CSR: Comparator control/status register
0x40010204 C   FIELD 00w01 EN (rw): EN
0x40010204 C   FIELD 04w03 INMSEL (rw): INMSEL
0x40010204 C   FIELD 08w01 INPSEL (rw): INPSEL
0x40010204 C   FIELD 15w01 POL (rw): POL
0x40010204 C   FIELD 16w03 HYST (rw): HYST
0x40010204 C   FIELD 19w03 BLANKSEL (rw): BLANKSEL
0x40010204 C   FIELD 22w01 BRGEN (rw): BRGEN
0x40010204 C   FIELD 23w01 SCALEN (rw): SCALEN
0x40010204 C   FIELD 30w01 VALUE (ro): VALUE
0x40010204 C   FIELD 31w01 LOCK (rw): LOCK
0x40010208 B  REGISTER C3CSR: Comparator control/status register
0x40010208 C   FIELD 00w01 EN (rw): EN
0x40010208 C   FIELD 04w03 INMSEL (rw): INMSEL
0x40010208 C   FIELD 08w01 INPSEL (rw): INPSEL
0x40010208 C   FIELD 15w01 POL (rw): POL
0x40010208 C   FIELD 16w03 HYST (rw): HYST
0x40010208 C   FIELD 19w03 BLANKSEL (rw): BLANKSEL
0x40010208 C   FIELD 22w01 BRGEN (rw): BRGEN
0x40010208 C   FIELD 23w01 SCALEN (rw): SCALEN
0x40010208 C   FIELD 30w01 VALUE (ro): VALUE
0x40010208 C   FIELD 31w01 LOCK (rw): LOCK
0x4001020C B  REGISTER C4CSR: Comparator control/status register
0x4001020C C   FIELD 00w01 EN (rw): EN
0x4001020C C   FIELD 04w03 INMSEL (rw): INMSEL
0x4001020C C   FIELD 08w01 INPSEL (rw): INPSEL
0x4001020C C   FIELD 15w01 POL (rw): POL
0x4001020C C   FIELD 16w03 HYST (rw): HYST
0x4001020C C   FIELD 19w03 BLANKSEL (rw): BLANKSEL
0x4001020C C   FIELD 22w01 BRGEN (rw): BRGEN
0x4001020C C   FIELD 23w01 SCALEN (rw): SCALEN
0x4001020C C   FIELD 30w01 VALUE (ro): VALUE
0x4001020C C   FIELD 31w01 LOCK (rw): LOCK
0x40010210 B  REGISTER C5CSR: Comparator control/status register
0x40010210 C   FIELD 00w01 EN (rw): EN
0x40010210 C   FIELD 04w03 INMSEL (rw): INMSEL
0x40010210 C   FIELD 08w01 INPSEL (rw): INPSEL
0x40010210 C   FIELD 15w01 POL (rw): POL
0x40010210 C   FIELD 16w03 HYST (rw): HYST
0x40010210 C   FIELD 19w03 BLANKSEL (rw): BLANKSEL
0x40010210 C   FIELD 22w01 BRGEN (rw): BRGEN
0x40010210 C   FIELD 23w01 SCALEN (rw): SCALEN
0x40010210 C   FIELD 30w01 VALUE (ro): VALUE
0x40010210 C   FIELD 31w01 LOCK (rw): LOCK
0x40010214 B  REGISTER C6CSR: Comparator control/status register
0x40010214 C   FIELD 00w01 EN (rw): EN
0x40010214 C   FIELD 04w03 INMSEL (rw): INMSEL
0x40010214 C   FIELD 08w01 INPSEL (rw): INPSEL
0x40010214 C   FIELD 15w01 POL (rw): POL
0x40010214 C   FIELD 16w03 HYST (rw): HYST
0x40010214 C   FIELD 19w03 BLANKSEL (rw): BLANKSEL
0x40010214 C   FIELD 22w01 BRGEN (rw): BRGEN
0x40010214 C   FIELD 23w01 SCALEN (rw): SCALEN
0x40010214 C   FIELD 30w01 VALUE (ro): VALUE
0x40010214 C   FIELD 31w01 LOCK (rw): LOCK
0x40010218 B  REGISTER C7CSR: Comparator control/status register
0x40010218 C   FIELD 00w01 EN (rw): EN
0x40010218 C   FIELD 04w03 INMSEL (rw): INMSEL
0x40010218 C   FIELD 08w01 INPSEL (rw): INPSEL
0x40010218 C   FIELD 15w01 POL (rw): POL
0x40010218 C   FIELD 16w03 HYST (rw): HYST
0x40010218 C   FIELD 19w03 BLANKSEL (rw): BLANKSEL
0x40010218 C   FIELD 22w01 BRGEN (rw): BRGEN
0x40010218 C   FIELD 23w01 SCALEN (rw): SCALEN
0x40010218 C   FIELD 30w01 VALUE (ro): VALUE
0x40010218 C   FIELD 31w01 LOCK (rw): LOCK
0x40010300 A PERIPHERAL OPAMP
0x40010300 B  REGISTER OPAMP1_CSR (rw): OPAMP1 control/status register
0x40010300 C   FIELD 00w01 OPAEN: Operational amplifier Enable
0x40010300 C   FIELD 01w01 FORCE_VP: FORCE_VP
0x40010300 C   FIELD 02w02 VP_SEL: VP_SEL
0x40010300 C   FIELD 04w01 USERTRIM: USERTRIM
0x40010300 C   FIELD 05w02 VM_SEL: VM_SEL
0x40010300 C   FIELD 07w01 OPAHSM: OPAHSM
0x40010300 C   FIELD 08w01 OPAINTOEN: OPAINTOEN
0x40010300 C   FIELD 11w01 CALON: CALON
0x40010300 C   FIELD 12w02 CALSEL: CALSEL
0x40010300 C   FIELD 14w05 PGA_GAIN: PGA_GAIN
0x40010300 C   FIELD 19w05 TRIMOFFSETP: TRIMOFFSETP
0x40010300 C   FIELD 24w05 TRIMOFFSETN: TRIMOFFSETN
0x40010300 C   FIELD 30w01 CALOUT: CALOUT
0x40010300 C   FIELD 31w01 LOCK: LOCK
0x40010304 B  REGISTER OPAMP2_CSR (rw): OPAMP2 control/status register
0x40010304 C   FIELD 00w01 OPAEN: Operational amplifier Enable
0x40010304 C   FIELD 01w01 FORCE_VP: FORCE_VP
0x40010304 C   FIELD 02w02 VP_SEL: VP_SEL
0x40010304 C   FIELD 04w01 USERTRIM: USERTRIM
0x40010304 C   FIELD 05w02 VM_SEL: VM_SEL
0x40010304 C   FIELD 07w01 OPAHSM: OPAHSM
0x40010304 C   FIELD 08w01 OPAINTOEN: OPAINTOEN
0x40010304 C   FIELD 11w01 CALON: CALON
0x40010304 C   FIELD 12w02 CALSEL: CALSEL
0x40010304 C   FIELD 14w05 PGA_GAIN: PGA_GAIN
0x40010304 C   FIELD 19w05 TRIMOFFSETP: TRIMOFFSETP
0x40010304 C   FIELD 24w05 TRIMOFFSETN: TRIMOFFSETN
0x40010304 C   FIELD 30w01 CALOUT: CALOUT
0x40010304 C   FIELD 31w01 LOCK: LOCK
0x40010308 B  REGISTER OPAMP3_CSR (rw): OPAMP3 control/status register
0x40010308 C   FIELD 00w01 OPAEN: Operational amplifier Enable
0x40010308 C   FIELD 01w01 FORCE_VP: FORCE_VP
0x40010308 C   FIELD 02w02 VP_SEL: VP_SEL
0x40010308 C   FIELD 04w01 USERTRIM: USERTRIM
0x40010308 C   FIELD 05w02 VM_SEL: VM_SEL
0x40010308 C   FIELD 07w01 OPAHSM: OPAHSM
0x40010308 C   FIELD 08w01 OPAINTOEN: OPAINTOEN
0x40010308 C   FIELD 11w01 CALON: CALON
0x40010308 C   FIELD 12w02 CALSEL: CALSEL
0x40010308 C   FIELD 14w05 PGA_GAIN: PGA_GAIN
0x40010308 C   FIELD 19w05 TRIMOFFSETP: TRIMOFFSETP
0x40010308 C   FIELD 24w05 TRIMOFFSETN: TRIMOFFSETN
0x40010308 C   FIELD 30w01 CALOUT: CALOUT
0x40010308 C   FIELD 31w01 LOCK: LOCK
0x40010314 B  REGISTER OPAMP6_CSR (rw): OPAMP6 control/status register
0x40010314 C   FIELD 00w01 OPAEN: Operational amplifier Enable
0x40010314 C   FIELD 01w01 FORCE_VP: FORCE_VP
0x40010314 C   FIELD 02w02 VP_SEL: VP_SEL
0x40010314 C   FIELD 04w01 USERTRIM: USERTRIM
0x40010314 C   FIELD 05w02 VM_SEL: VM_SEL
0x40010314 C   FIELD 07w01 OPAHSM: OPAHSM
0x40010314 C   FIELD 08w01 OPAINTOEN: OPAINTOEN
0x40010314 C   FIELD 11w01 CALON: CALON
0x40010314 C   FIELD 12w02 CALSEL: CALSEL
0x40010314 C   FIELD 14w05 PGA_GAIN: PGA_GAIN
0x40010314 C   FIELD 19w05 TRIMOFFSETP: TRIMOFFSETP
0x40010314 C   FIELD 24w05 TRIMOFFSETN: TRIMOFFSETN
0x40010314 C   FIELD 30w01 CALOUT: CALOUT
0x40010314 C   FIELD 31w01 LOCK: LOCK
0x40010318 B  REGISTER OPAMP1_TCMR (rw): OPAMP1 control/status register
0x40010318 C   FIELD 00w01 VMS_SEL: VMS_SEL
0x40010318 C   FIELD 01w02 VPS_SEL: VPS_SEL
0x40010318 C   FIELD 03w01 T1CM_EN: T1CM_EN
0x40010318 C   FIELD 04w01 T8CM_EN: T8CM_EN
0x40010318 C   FIELD 05w01 T20CM_EN: T20CM_EN
0x40010318 C   FIELD 31w01 LOCK: LOCK
0x4001031C B  REGISTER OPAMP2_TCMR (rw): OPAMP2 control/status register
0x4001031C C   FIELD 00w01 VMS_SEL: VMS_SEL
0x4001031C C   FIELD 01w02 VPS_SEL: VPS_SEL
0x4001031C C   FIELD 03w01 T1CM_EN: T1CM_EN
0x4001031C C   FIELD 04w01 T8CM_EN: T8CM_EN
0x4001031C C   FIELD 05w01 T20CM_EN: T20CM_EN
0x4001031C C   FIELD 31w01 LOCK: LOCK
0x40010320 B  REGISTER OPAMP3_TCMR (rw): OPAMP3 control/status register
0x40010320 C   FIELD 00w01 VMS_SEL: VMS_SEL
0x40010320 C   FIELD 01w02 VPS_SEL: VPS_SEL
0x40010320 C   FIELD 03w01 T1CM_EN: T1CM_EN
0x40010320 C   FIELD 04w01 T8CM_EN: T8CM_EN
0x40010320 C   FIELD 05w01 T20CM_EN: T20CM_EN
0x40010320 C   FIELD 31w01 LOCK: LOCK
0x4001032C B  REGISTER OPAMP6_TCMR (rw): OPAMP6 control/status register
0x4001032C C   FIELD 00w01 VMS_SEL: VMS_SEL
0x4001032C C   FIELD 01w02 VPS_SEL: VPS_SEL
0x4001032C C   FIELD 03w01 T1CM_EN: T1CM_EN
0x4001032C C   FIELD 04w01 T8CM_EN: T8CM_EN
0x4001032C C   FIELD 05w01 T20CM_EN: T20CM_EN
0x4001032C C   FIELD 31w01 LOCK: LOCK
0x40010400 A PERIPHERAL EXTI
0x40010400 B  REGISTER IMR1 (rw): Interrupt mask register
0x40010400 C   FIELD 00w01 IM0: Interrupt Mask on line 0
0x40010400 C   FIELD 01w01 IM1: Interrupt Mask on line 1
0x40010400 C   FIELD 02w01 IM2: Interrupt Mask on line 2
0x40010400 C   FIELD 03w01 IM3: Interrupt Mask on line 3
0x40010400 C   FIELD 04w01 IM4: Interrupt Mask on line 4
0x40010400 C   FIELD 05w01 IM5: Interrupt Mask on line 5
0x40010400 C   FIELD 06w01 IM6: Interrupt Mask on line 6
0x40010400 C   FIELD 07w01 IM7: Interrupt Mask on line 7
0x40010400 C   FIELD 08w01 IM8: Interrupt Mask on line 8
0x40010400 C   FIELD 09w01 IM9: Interrupt Mask on line 9
0x40010400 C   FIELD 10w01 IM10: Interrupt Mask on line 10
0x40010400 C   FIELD 11w01 IM11: Interrupt Mask on line 11
0x40010400 C   FIELD 12w01 IM12: Interrupt Mask on line 12
0x40010400 C   FIELD 13w01 IM13: Interrupt Mask on line 13
0x40010400 C   FIELD 14w01 IM14: Interrupt Mask on line 14
0x40010400 C   FIELD 15w01 IM15: Interrupt Mask on line 15
0x40010400 C   FIELD 16w01 IM16: Interrupt Mask on line 16
0x40010400 C   FIELD 17w01 IM17: Interrupt Mask on line 17
0x40010400 C   FIELD 18w01 IM18: Interrupt Mask on line 18
0x40010400 C   FIELD 19w01 IM19: Interrupt Mask on line 19
0x40010400 C   FIELD 20w01 IM20: Interrupt Mask on line 20
0x40010400 C   FIELD 21w01 IM21: Interrupt Mask on line 21
0x40010400 C   FIELD 22w01 IM22: Interrupt Mask on line 22
0x40010400 C   FIELD 23w01 IM23: Interrupt Mask on line 23
0x40010400 C   FIELD 24w01 IM24: Interrupt Mask on line 24
0x40010400 C   FIELD 25w01 IM25: Interrupt Mask on line 25
0x40010400 C   FIELD 26w01 IM26: Interrupt Mask on line 26
0x40010400 C   FIELD 27w01 IM27: Interrupt Mask on line 27
0x40010400 C   FIELD 28w01 IM28: Interrupt Mask on line 28
0x40010400 C   FIELD 29w01 IM29: Interrupt Mask on line 29
0x40010400 C   FIELD 30w01 IM30: Interrupt Mask on line 30
0x40010400 C   FIELD 31w01 IM31: Interrupt Mask on line 31
0x40010404 B  REGISTER EMR1 (rw): Event mask register
0x40010404 C   FIELD 00w01 EM0: Event Mask on line 0
0x40010404 C   FIELD 01w01 EM1: Event Mask on line 1
0x40010404 C   FIELD 02w01 EM2: Event Mask on line 2
0x40010404 C   FIELD 03w01 EM3: Event Mask on line 3
0x40010404 C   FIELD 04w01 EM4: Event Mask on line 4
0x40010404 C   FIELD 05w01 EM5: Event Mask on line 5
0x40010404 C   FIELD 06w01 EM6: Event Mask on line 6
0x40010404 C   FIELD 07w01 EM7: Event Mask on line 7
0x40010404 C   FIELD 08w01 EM8: Event Mask on line 8
0x40010404 C   FIELD 09w01 EM9: Event Mask on line 9
0x40010404 C   FIELD 10w01 EM10: Event Mask on line 10
0x40010404 C   FIELD 11w01 EM11: Event Mask on line 11
0x40010404 C   FIELD 12w01 EM12: Event Mask on line 12
0x40010404 C   FIELD 13w01 EM13: Event Mask on line 13
0x40010404 C   FIELD 14w01 EM14: Event Mask on line 14
0x40010404 C   FIELD 15w01 EM15: Event Mask on line 15
0x40010404 C   FIELD 16w01 EM16: Event Mask on line 16
0x40010404 C   FIELD 17w01 EM17: Event Mask on line 17
0x40010404 C   FIELD 18w01 EM18: Event Mask on line 18
0x40010404 C   FIELD 19w01 EM19: Event Mask on line 19
0x40010404 C   FIELD 20w01 EM20: Event Mask on line 20
0x40010404 C   FIELD 21w01 EM21: Event Mask on line 21
0x40010404 C   FIELD 22w01 EM22: Event Mask on line 22
0x40010404 C   FIELD 23w01 EM23: Event Mask on line 23
0x40010404 C   FIELD 24w01 EM24: Event Mask on line 24
0x40010404 C   FIELD 25w01 EM25: Event Mask on line 25
0x40010404 C   FIELD 26w01 EM26: Event Mask on line 26
0x40010404 C   FIELD 27w01 EM27: Event Mask on line 27
0x40010404 C   FIELD 28w01 EM28: Event Mask on line 28
0x40010404 C   FIELD 29w01 EM29: Event Mask on line 29
0x40010404 C   FIELD 30w01 EM30: Event Mask on line 30
0x40010404 C   FIELD 31w01 EM31: Event Mask on line 31
0x40010408 B  REGISTER RTSR1 (rw): Rising Trigger selection register
0x40010408 C   FIELD 00w01 RT0: Rising trigger event configuration of line 0
0x40010408 C   FIELD 01w01 RT1: Rising trigger event configuration of line 1
0x40010408 C   FIELD 02w01 RT2: Rising trigger event configuration of line 2
0x40010408 C   FIELD 03w01 RT3: Rising trigger event configuration of line 3
0x40010408 C   FIELD 04w01 RT4: Rising trigger event configuration of line 4
0x40010408 C   FIELD 05w01 RT5: Rising trigger event configuration of line 5
0x40010408 C   FIELD 06w01 RT6: Rising trigger event configuration of line 6
0x40010408 C   FIELD 07w01 RT7: Rising trigger event configuration of line 7
0x40010408 C   FIELD 08w01 RT8: Rising trigger event configuration of line 8
0x40010408 C   FIELD 09w01 RT9: Rising trigger event configuration of line 9
0x40010408 C   FIELD 10w01 RT10: Rising trigger event configuration of line 10
0x40010408 C   FIELD 11w01 RT11: Rising trigger event configuration of line 11
0x40010408 C   FIELD 12w01 RT12: Rising trigger event configuration of line 12
0x40010408 C   FIELD 13w01 RT13: Rising trigger event configuration of line 13
0x40010408 C   FIELD 14w01 RT14: Rising trigger event configuration of line 14
0x40010408 C   FIELD 15w01 RT15: Rising trigger event configuration of line 15
0x40010408 C   FIELD 16w01 RT16: Rising trigger event configuration of line 16
0x40010408 C   FIELD 17w01 RT17: Rising trigger event configuration of line 17
0x40010408 C   FIELD 19w01 RT19: Rising trigger event configuration of line 19
0x40010408 C   FIELD 20w01 RT20: Rising trigger event configuration of line 20
0x40010408 C   FIELD 21w01 RT21: Rising trigger event configuration of line 21
0x40010408 C   FIELD 22w01 RT22: Rising trigger event configuration of line 22
0x40010408 C   FIELD 29w01 RT29: Rising trigger event configuration of line 29
0x40010408 C   FIELD 30w01 RT30: Rising trigger event configuration of line 30
0x40010408 C   FIELD 31w01 RT31: Rising trigger event configuration of line 31
0x4001040C B  REGISTER FTSR1 (rw): Falling Trigger selection register
0x4001040C C   FIELD 00w01 FT0: Falling trigger event configuration of line 0
0x4001040C C   FIELD 01w01 FT1: Falling trigger event configuration of line 1
0x4001040C C   FIELD 02w01 FT2: Falling trigger event configuration of line 2
0x4001040C C   FIELD 03w01 FT3: Falling trigger event configuration of line 3
0x4001040C C   FIELD 04w01 FT4: Falling trigger event configuration of line 4
0x4001040C C   FIELD 05w01 FT5: Falling trigger event configuration of line 5
0x4001040C C   FIELD 06w01 FT6: Falling trigger event configuration of line 6
0x4001040C C   FIELD 07w01 FT7: Falling trigger event configuration of line 7
0x4001040C C   FIELD 08w01 FT8: Falling trigger event configuration of line 8
0x4001040C C   FIELD 09w01 FT9: Falling trigger event configuration of line 9
0x4001040C C   FIELD 10w01 FT10: Falling trigger event configuration of line 10
0x4001040C C   FIELD 11w01 FT11: Falling trigger event configuration of line 11
0x4001040C C   FIELD 12w01 FT12: Falling trigger event configuration of line 12
0x4001040C C   FIELD 13w01 FT13: Falling trigger event configuration of line 13
0x4001040C C   FIELD 14w01 FT14: Falling trigger event configuration of line 14
0x4001040C C   FIELD 15w01 FT15: Falling trigger event configuration of line 15
0x4001040C C   FIELD 16w01 FT16: Falling trigger event configuration of line 16
0x4001040C C   FIELD 17w01 FT17: Falling trigger event configuration of line 17
0x4001040C C   FIELD 19w01 FT19: Falling trigger event configuration of line 19
0x4001040C C   FIELD 20w01 FT20: Falling trigger event configuration of line 20
0x4001040C C   FIELD 21w01 FT21: Falling trigger event configuration of line 21
0x4001040C C   FIELD 22w01 FT22: Falling trigger event configuration of line 22
0x4001040C C   FIELD 29w01 FT29: Falling trigger event configuration of line 29
0x4001040C C   FIELD 30w01 FT30: Falling trigger event configuration of line 30
0x4001040C C   FIELD 31w01 FT31: Falling trigger event configuration of line 31
0x40010410 B  REGISTER SWIER1 (rw): Software interrupt event register
0x40010410 C   FIELD 00w01 SWI0: Software Interrupt on line 0
0x40010410 C   FIELD 01w01 SWI1: Software Interrupt on line 1
0x40010410 C   FIELD 02w01 SWI2: Software Interrupt on line 2
0x40010410 C   FIELD 03w01 SWI3: Software Interrupt on line 3
0x40010410 C   FIELD 04w01 SWI4: Software Interrupt on line 4
0x40010410 C   FIELD 05w01 SWI5: Software Interrupt on line 5
0x40010410 C   FIELD 06w01 SWI6: Software Interrupt on line 6
0x40010410 C   FIELD 07w01 SWI7: Software Interrupt on line 7
0x40010410 C   FIELD 08w01 SWI8: Software Interrupt on line 8
0x40010410 C   FIELD 09w01 SWI9: Software Interrupt on line 9
0x40010410 C   FIELD 10w01 SWI10: Software Interrupt on line 10
0x40010410 C   FIELD 11w01 SWI11: Software Interrupt on line 11
0x40010410 C   FIELD 12w01 SWI12: Software Interrupt on line 12
0x40010410 C   FIELD 13w01 SWI13: Software Interrupt on line 13
0x40010410 C   FIELD 14w01 SWI14: Software Interrupt on line 14
0x40010410 C   FIELD 15w01 SWI15: Software Interrupt on line 15
0x40010410 C   FIELD 16w01 SWI16: Software Interrupt on line 16
0x40010410 C   FIELD 17w01 SWI17: Software Interrupt on line 17
0x40010410 C   FIELD 19w01 SWI19: Software Interrupt on line 19
0x40010410 C   FIELD 20w01 SWI20: Software Interrupt on line 20
0x40010410 C   FIELD 21w01 SWI21: Software Interrupt on line 21
0x40010410 C   FIELD 22w01 SWI22: Software Interrupt on line 22
0x40010414 B  REGISTER PR1 (rw): Pending register
0x40010414 C   FIELD 00w01 PIF0: Pending bit 0
0x40010414 C   FIELD 01w01 PIF1: Pending bit 1
0x40010414 C   FIELD 02w01 PIF2: Pending bit 2
0x40010414 C   FIELD 03w01 PIF3: Pending bit 3
0x40010414 C   FIELD 04w01 PIF4: Pending bit 4
0x40010414 C   FIELD 05w01 PIF5: Pending bit 5
0x40010414 C   FIELD 06w01 PIF6: Pending bit 6
0x40010414 C   FIELD 07w01 PIF7: Pending bit 7
0x40010414 C   FIELD 08w01 PIF8: Pending bit 8
0x40010414 C   FIELD 09w01 PIF9: Pending bit 9
0x40010414 C   FIELD 10w01 PIF10: Pending bit 10
0x40010414 C   FIELD 11w01 PIF11: Pending bit 11
0x40010414 C   FIELD 12w01 PIF12: Pending bit 12
0x40010414 C   FIELD 13w01 PIF13: Pending bit 13
0x40010414 C   FIELD 14w01 PIF14: Pending bit 14
0x40010414 C   FIELD 15w01 PIF15: Pending bit 15
0x40010414 C   FIELD 16w01 PIF16: Pending bit 16
0x40010414 C   FIELD 17w01 PIF17: Pending bit 17
0x40010414 C   FIELD 19w01 PIF19: Pending bit 19
0x40010414 C   FIELD 20w01 PIF20: Pending bit 20
0x40010414 C   FIELD 21w01 PIF21: Pending bit 21
0x40010414 C   FIELD 22w01 PIF22: Pending bit 22
0x40010420 B  REGISTER IMR2 (rw): Interrupt mask register
0x40010420 C   FIELD 00w01 IM32: Interrupt Mask on external/internal line 32
0x40010420 C   FIELD 01w01 IM33: Interrupt Mask on external/internal line 33
0x40010420 C   FIELD 02w01 IM34: Interrupt Mask on external/internal line 34
0x40010420 C   FIELD 03w01 IM35: Interrupt Mask on external/internal line 35
0x40010420 C   FIELD 04w01 IM36: Interrupt Mask on external/internal line 36
0x40010420 C   FIELD 05w01 IM37: Interrupt Mask on external/internal line 37
0x40010420 C   FIELD 08w01 IM40: Interrupt Mask on external/internal line 40
0x40010420 C   FIELD 09w01 IM41: Interrupt Mask on external/internal line 41
0x40010420 C   FIELD 10w01 IM42: Interrupt Mask on external/internal line 42
0x40010420 C   FIELD 11w01 IM43: Interrupt Mask on external/internal line 43
0x40010424 B  REGISTER EMR2 (rw): Event mask register
0x40010424 C   FIELD 00w01 EM32: Event mask on external/internal line 32
0x40010424 C   FIELD 01w01 EM33: Event mask on external/internal line 33
0x40010424 C   FIELD 02w01 EM34: Event mask on external/internal line 34
0x40010424 C   FIELD 03w01 EM35: Event mask on external/internal line 35
0x40010424 C   FIELD 04w01 EM36: Event mask on external/internal line 36
0x40010424 C   FIELD 05w01 EM37: Event mask on external/internal line 37
0x40010424 C   FIELD 08w01 EM40: Event mask on external/internal line 40
0x40010424 C   FIELD 09w01 EM41: Event mask on external/internal line 41
0x40010424 C   FIELD 10w01 EM42: Event mask on external/internal line 42
0x40010424 C   FIELD 11w01 EM43: Event mask on external/internal line 43
0x40010428 B  REGISTER RTSR2 (rw): Rising Trigger selection register
0x40010428 C   FIELD 00w01 RT32: Rising trigger event configuration bit of line 32
0x40010428 C   FIELD 01w01 RT33: Rising trigger event configuration bit of line 32
0x40010428 C   FIELD 08w01 RT40: Rising trigger event configuration bit of line 40
0x40010428 C   FIELD 09w01 RT41: Rising trigger event configuration bit of line 41
0x4001042C B  REGISTER FTSR2 (rw): Falling Trigger selection register
0x4001042C C   FIELD 00w01 FT32: Falling trigger event configuration of line 32
0x4001042C C   FIELD 01w01 FT33: Falling trigger event configuration of line 33
0x4001042C C   FIELD 08w01 FT40: Falling trigger event configuration of line 40
0x4001042C C   FIELD 09w01 FT41: Falling trigger event configuration of line 41
0x40010430 B  REGISTER SWIER2 (rw): Software interrupt event register
0x40010430 C   FIELD 00w01 SWI32: Software interrupt on line 32
0x40010430 C   FIELD 01w01 SWI33: Software interrupt on line 33
0x40010430 C   FIELD 08w01 SWI40: Software interrupt on line 40
0x40010430 C   FIELD 09w01 SWI41: Software interrupt on line 41
0x40010434 B  REGISTER PR2 (rw): Pending register
0x40010434 C   FIELD 00w01 PIF32: Pending bit 32
0x40010434 C   FIELD 01w01 PIF33: Pending bit 33
0x40010434 C   FIELD 08w01 PIF40: Pending bit 40
0x40010434 C   FIELD 09w01 PIF41: Pending bit 41
0x40012C00 A PERIPHERAL TIM1
0x40012C00 B  REGISTER CR1 (rw): control register 1
0x40012C00 C   FIELD 00w01 CEN: Counter enable
0x40012C00 C   FIELD 01w01 UDIS: Update disable
0x40012C00 C   FIELD 02w01 URS: Update request source
0x40012C00 C   FIELD 03w01 OPM: One-pulse mode
0x40012C00 C   FIELD 04w01 DIR: Direction
0x40012C00 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40012C00 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40012C00 C   FIELD 08w02 CKD: Clock division
0x40012C00 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40012C00 C   FIELD 12w01 DITHEN: Dithering Enable
0x40012C04 B  REGISTER CR2 (rw): control register 2
0x40012C04 C   FIELD 00w01 CCPC: Capture/compare preloaded control
0x40012C04 C   FIELD 02w01 CCUS: Capture/compare control update selection
0x40012C04 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40012C04 C   FIELD 04w03 MMS: Master mode selection
0x40012C04 C   FIELD 07w01 TI1S: TI1 selection
0x40012C04 C   FIELD 08w01 OIS1: Output Idle state (OC1 output)
0x40012C04 C   FIELD 09w01 OIS1N: Output Idle state (OC1N output)
0x40012C04 C   FIELD 10w01 OIS2: Output Idle state (OC2 output)
0x40012C04 C   FIELD 11w01 OIS2N: Output Idle state (OC2N output)
0x40012C04 C   FIELD 12w01 OIS3: Output Idle state (OC3 output)
0x40012C04 C   FIELD 13w01 OIS3N: Output Idle state (OC3N output)
0x40012C04 C   FIELD 14w01 OIS4: Output Idle state (OC4 output)
0x40012C04 C   FIELD 15w01 OIS4N: Output Idle state (OC4N output)
0x40012C04 C   FIELD 16w01 OIS5: Output Idle state (OC5 output)
0x40012C04 C   FIELD 18w01 OIS6: Output Idle state (OC6 output)
0x40012C04 C   FIELD 20w04 MMS2: Master mode selection 2
0x40012C04 C   FIELD 25w01 MMS_3: Master mode selection - bit 3
0x40012C08 B  REGISTER SMCR (rw): slave mode control register
0x40012C08 C   FIELD 00w03 SMS: Slave mode selection
0x40012C08 C   FIELD 03w01 OCCS: OCREF clear selection
0x40012C08 C   FIELD 04w03 TS: Trigger selection
0x40012C08 C   FIELD 07w01 MSM: Master/Slave mode
0x40012C08 C   FIELD 08w04 ETF: External trigger filter
0x40012C08 C   FIELD 12w02 ETPS: External trigger prescaler
0x40012C08 C   FIELD 14w01 ECE: External clock enable
0x40012C08 C   FIELD 15w01 ETP: External trigger polarity
0x40012C08 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x40012C08 C   FIELD 20w02 TS_4_3: Trigger selection - bit 4:3
0x40012C08 C   FIELD 24w01 SMSPE: SMS Preload Enable
0x40012C08 C   FIELD 25w01 SMSPS: SMS Preload Source
0x40012C0C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x40012C0C C   FIELD 00w01 UIE: Update interrupt enable
0x40012C0C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x40012C0C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x40012C0C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x40012C0C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x40012C0C C   FIELD 05w01 COMIE: COM interrupt enable
0x40012C0C C   FIELD 06w01 TIE: Trigger interrupt enable
0x40012C0C C   FIELD 07w01 BIE: Break interrupt enable
0x40012C0C C   FIELD 08w01 UDE: Update DMA request enable
0x40012C0C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x40012C0C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x40012C0C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x40012C0C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x40012C0C C   FIELD 13w01 COMDE: COM DMA request enable
0x40012C0C C   FIELD 14w01 TDE: Trigger DMA request enable
0x40012C0C C   FIELD 20w01 IDXIE: Index interrupt enable
0x40012C0C C   FIELD 21w01 DIRIE: Direction Change interrupt enable
0x40012C0C C   FIELD 22w01 IERRIE: Index Error interrupt enable
0x40012C0C C   FIELD 23w01 TERRIE: Transition Error interrupt enable
0x40012C10 B  REGISTER SR (rw): status register
0x40012C10 C   FIELD 00w01 UIF: Update interrupt flag
0x40012C10 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40012C10 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40012C10 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40012C10 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40012C10 C   FIELD 05w01 COMIF: COM interrupt flag
0x40012C10 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40012C10 C   FIELD 07w01 BIF: Break interrupt flag
0x40012C10 C   FIELD 08w01 B2IF: Break 2 interrupt flag
0x40012C10 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40012C10 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40012C10 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40012C10 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40012C10 C   FIELD 13w01 SBIF: System Break interrupt flag
0x40012C10 C   FIELD 16w01 CC5IF: Compare 5 interrupt flag
0x40012C10 C   FIELD 17w01 CC6IF: Compare 6 interrupt flag
0x40012C10 C   FIELD 20w01 IDXF: Index interrupt flag
0x40012C10 C   FIELD 21w01 DIRF: Direction Change interrupt flag
0x40012C10 C   FIELD 22w01 IERRF: Index Error interrupt flag
0x40012C10 C   FIELD 23w01 TERRF: Transition Error interrupt flag
0x40012C14 B  REGISTER EGR (wo): event generation register
0x40012C14 C   FIELD 00w01 UG: Update generation
0x40012C14 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40012C14 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40012C14 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40012C14 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40012C14 C   FIELD 05w01 COMG: Capture/Compare control update generation
0x40012C14 C   FIELD 06w01 TG: Trigger generation
0x40012C14 C   FIELD 07w01 BG: Break generation
0x40012C14 C   FIELD 08w01 B2G: Break 2 generation
0x40012C18 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40012C18 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40012C18 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40012C18 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40012C18 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40012C18 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40012C18 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40012C18 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40012C18 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40012C18 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40012C18 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40012C18 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40012C18 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40012C18 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40012C18 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40012C18 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40012C18 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40012C18 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40012C18 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40012C18 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x40012C1C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (input mode)
0x40012C1C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x40012C1C C   FIELD 00w02 CC3S (=TIM1.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x40012C1C C   FIELD 00w02 CC3S: Capture/compare 3 selection
0x40012C1C C   FIELD 02w01 OC3FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x40012C1C C   FIELD 02w02 IC3PSC (=TIM1.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x40012C1C C   FIELD 03w01 OC3PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x40012C1C C   FIELD 04w03 OC3M (=TIM1.CCMR1_Output.OC%sM): Output compare 3 mode
0x40012C1C C   FIELD 04w04 IC3F (=TIM1.CCMR1_Input.IC%sF): Input capture 3 filter
0x40012C1C C   FIELD 07w01 OC3CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x40012C1C C   FIELD 08w02 CC4S (=TIM1.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x40012C1C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x40012C1C C   FIELD 10w01 OC4FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x40012C1C C   FIELD 10w02 IC4PSC (=TIM1.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x40012C1C C   FIELD 11w01 OC4PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x40012C1C C   FIELD 12w03 OC4M (=TIM1.CCMR1_Output.OC%sM): Output compare 4 mode
0x40012C1C C   FIELD 12w04 IC4F (=TIM1.CCMR1_Input.IC%sF): Input capture 4 filter
0x40012C1C C   FIELD 15w01 OC4CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x40012C1C C   FIELD 16w01 OC3M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x40012C1C C   FIELD 24w01 OC4M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x40012C20 B  REGISTER CCER (rw): capture/compare enable register
0x40012C20 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40012C20 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40012C20 C   FIELD 02w01 CC1NE: Capture/Compare 1 complementary output enable
0x40012C20 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40012C20 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40012C20 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40012C20 C   FIELD 06w01 CC2NE: Capture/Compare 2 complementary output enable
0x40012C20 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40012C20 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40012C20 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40012C20 C   FIELD 10w01 CC3NE: Capture/Compare 3 complementary output enable
0x40012C20 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40012C20 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40012C20 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40012C20 C   FIELD 14w01 CC4NE: Capture/Compare 4 complementary output enable
0x40012C20 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40012C20 C   FIELD 16w01 CC5E: Capture/Compare 5 output enable
0x40012C20 C   FIELD 17w01 CC5P: Capture/Compare 5 output Polarity
0x40012C20 C   FIELD 20w01 CC6E: Capture/Compare 6 output enable
0x40012C20 C   FIELD 21w01 CC6P: Capture/Compare 6 output Polarity
0x40012C24 B  REGISTER CNT: counter
0x40012C24 C   FIELD 00w16 CNT (rw): counter value
0x40012C24 C   FIELD 31w01 UIFCPY (ro): UIFCPY
0x40012C28 B  REGISTER PSC (rw): prescaler
0x40012C28 C   FIELD 00w16 PSC: Prescaler value
0x40012C2C B  REGISTER ARR (rw): auto-reload register
0x40012C2C C   FIELD 00w20 ARR: Auto-reload value
0x40012C30 B  REGISTER RCR (rw): repetition counter register
0x40012C30 C   FIELD 00w16 REP: Repetition counter value
0x40012C34 B  REGISTER CCR1 (rw): capture/compare register
0x40012C34 C   FIELD 00w20 CCR: Capture/Compare value
0x40012C38 B  REGISTER CCR2 (rw): capture/compare register
0x40012C38 C   FIELD 00w20 CCR: Capture/Compare value
0x40012C3C B  REGISTER CCR3 (rw): capture/compare register
0x40012C3C C   FIELD 00w20 CCR: Capture/Compare value
0x40012C40 B  REGISTER CCR4 (rw): capture/compare register
0x40012C40 C   FIELD 00w20 CCR: Capture/Compare value
0x40012C44 B  REGISTER BDTR (rw): break and dead-time register
0x40012C44 C   FIELD 00w08 DTG: Dead-time generator setup
0x40012C44 C   FIELD 08w02 LOCK: Lock configuration
0x40012C44 C   FIELD 10w01 OSSI: Off-state selection for Idle mode
0x40012C44 C   FIELD 11w01 OSSR: Off-state selection for Run mode
0x40012C44 C   FIELD 12w01 BKE: Break enable
0x40012C44 C   FIELD 13w01 BKP: Break polarity
0x40012C44 C   FIELD 14w01 AOE: Automatic output enable
0x40012C44 C   FIELD 15w01 MOE: Main output enable
0x40012C44 C   FIELD 16w04 BKF: Break filter
0x40012C44 C   FIELD 20w04 BK2F: Break 2 filter
0x40012C44 C   FIELD 24w01 BK2E: Break 2 Enable
0x40012C44 C   FIELD 25w01 BK2P: Break 2 polarity
0x40012C44 C   FIELD 26w01 BKDSRM: BKDSRM
0x40012C44 C   FIELD 27w01 BK2DSRM: BK2DSRM
0x40012C44 C   FIELD 28w01 BKBID: BKBID
0x40012C44 C   FIELD 29w01 BK2ID: BK2ID
0x40012C48 B  REGISTER CCR5 (rw): capture/compare register
0x40012C48 C   FIELD 00w20 CCR: Capture/Compare value
0x40012C48 C   FIELD 29w01 GC5C1: Group Channel 5 and Channel 1
0x40012C48 C   FIELD 30w01 GC5C2: Group Channel 5 and Channel 2
0x40012C48 C   FIELD 31w01 GC5C3: Group Channel 5 and Channel 3
0x40012C4C B  REGISTER CCR6 (rw): capture/compare register
0x40012C4C C   FIELD 00w20 CCR: Capture/Compare value
0x40012C50 B  REGISTER CCMR3_Output (rw): capture/compare mode register 2 (output mode)
0x40012C50 C   FIELD 02w01 OC5FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 5 fast enable
0x40012C50 C   FIELD 03w01 OC5PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 5 preload enable
0x40012C50 C   FIELD 04w03 OC5M (=TIM1.CCMR1_Output.OC%sM): Output compare 5 mode
0x40012C50 C   FIELD 07w01 OC5CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 5 clear enable
0x40012C50 C   FIELD 10w01 OC6FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 6 fast enable
0x40012C50 C   FIELD 11w01 OC6PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 6 preload enable
0x40012C50 C   FIELD 12w03 OC6M (=TIM1.CCMR1_Output.OC%sM): Output compare 6 mode
0x40012C50 C   FIELD 15w01 OC6CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 6 clear enable
0x40012C50 C   FIELD 16w01 OC5M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 5 mode, bit 3
0x40012C50 C   FIELD 24w01 OC6M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 6 mode, bit 3
0x40012C54 B  REGISTER DTR2 (rw): timer Deadtime Register 2
0x40012C54 C   FIELD 00w08 DTGF: Dead-time falling edge generator setup
0x40012C54 C   FIELD 16w01 DTAE: Deadtime Asymmetric Enable
0x40012C54 C   FIELD 17w01 DTPE: Deadtime Preload Enable
0x40012C58 B  REGISTER ECR (rw): DMA control register
0x40012C58 C   FIELD 00w01 IE: Index Enable
0x40012C58 C   FIELD 01w02 IDIR: Index Direction
0x40012C58 C   FIELD 03w02 IBLK: Index Blanking
0x40012C58 C   FIELD 05w01 FIDX: First Index
0x40012C58 C   FIELD 06w02 IPOS: Index Positioning
0x40012C58 C   FIELD 16w08 PW: Pulse width
0x40012C58 C   FIELD 24w03 PWPRSC: Pulse Width prescaler
0x40012C5C B  REGISTER TISEL (rw): TIM timer input selection register
0x40012C5C C   FIELD 00w04 TI1SEL: TI1[0] to TI1[15] input selection
0x40012C5C C   FIELD 08w04 TI2SEL: TI2[0] to TI2[15] input selection
0x40012C5C C   FIELD 16w04 TI3SEL: TI3[0] to TI3[15] input selection
0x40012C5C C   FIELD 24w04 TI4SEL: TI4[0] to TI4[15] input selection
0x40012C60 B  REGISTER AF1 (rw): TIM alternate function option register 1
0x40012C60 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40012C60 C   FIELD 01w01 BKCMP1E: BRK COMP1 enable
0x40012C60 C   FIELD 02w01 BKCMP2E: BRK COMP2 enable
0x40012C60 C   FIELD 03w01 BKCMP3E: BRK COMP3 enable
0x40012C60 C   FIELD 04w01 BKCMP4E: BRK COMP4 enable
0x40012C60 C   FIELD 05w01 BKCMP5E: BRK COMP5 enable
0x40012C60 C   FIELD 06w01 BKCMP6E: BRK COMP6 enable
0x40012C60 C   FIELD 07w01 BKCMP7E: BRK COMP7 enable
0x40012C60 C   FIELD 09w01 BKINP: BRK BKIN input polarity
0x40012C60 C   FIELD 10w01 BKCMP1P: BRK COMP1 input polarity
0x40012C60 C   FIELD 11w01 BKCMP2P: BRK COMP2 input polarity
0x40012C60 C   FIELD 12w01 BKCMP3P: BRK COMP3 input polarity
0x40012C60 C   FIELD 13w01 BKCMP4P: BRK COMP4 input polarity
0x40012C60 C   FIELD 14w04 ETRSEL: ETR source selection
0x40012C64 B  REGISTER AF2 (rw): TIM alternate function option register 2
0x40012C64 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40012C64 C   FIELD 01w01 BK2CMP1E: BRK2 COMP1 enable
0x40012C64 C   FIELD 02w01 BK2CMP2E: BRK2 COMP2 enable
0x40012C64 C   FIELD 03w01 BK2CMP3E: BRK2 COMP3 enable
0x40012C64 C   FIELD 04w01 BK2CMP4E: BRK2 COMP4 enable
0x40012C64 C   FIELD 05w01 BK2CMP5E: BRK2 COMP5 enable
0x40012C64 C   FIELD 06w01 BK2CMP6E: BRK2 COMP6 enable
0x40012C64 C   FIELD 07w01 BK2CMP7E: BRK2 COMP7 enable
0x40012C64 C   FIELD 09w01 BK2INP: BRK2 BKIN input polarity
0x40012C64 C   FIELD 10w01 BK2CMP1P: BRK2 COMP1 input polarity
0x40012C64 C   FIELD 11w01 BK2CMP2P: BRK2 COMP2 input polarity
0x40012C64 C   FIELD 12w01 BK2CMP3P: BRK2 COMP3 input polarity
0x40012C64 C   FIELD 13w01 BK2CMP4P: BRK2 COMP4 input polarity
0x40012C64 C   FIELD 16w03 OCRSEL: OCREF_CLR source selection
0x40012FDC B  REGISTER DCR (rw): control register
0x40012FDC C   FIELD 00w05 DBA: DMA base address
0x40012FDC C   FIELD 08w05 DBL: DMA burst length
0x40012FE0 B  REGISTER DMAR (rw): DMA address for full transfer
0x40012FE0 C   FIELD 00w32 DMAB: DMA register for burst accesses
0x40013000 A PERIPHERAL SPI1
0x40013000 B  REGISTER CR1 (rw): control register 1
0x40013000 C   FIELD 00w01 CPHA: Clock phase
0x40013000 C   FIELD 01w01 CPOL: Clock polarity
0x40013000 C   FIELD 02w01 MSTR: Master selection
0x40013000 C   FIELD 03w03 BR: Baud rate control
0x40013000 C   FIELD 06w01 SPE: SPI enable
0x40013000 C   FIELD 07w01 LSBFIRST: Frame format
0x40013000 C   FIELD 08w01 SSI: Internal slave select
0x40013000 C   FIELD 09w01 SSM: Software slave management
0x40013000 C   FIELD 10w01 RXONLY: Receive only
0x40013000 C   FIELD 11w01 DFF: Data frame format
0x40013000 C   FIELD 12w01 CRCNEXT: CRC transfer next
0x40013000 C   FIELD 13w01 CRCEN: Hardware CRC calculation enable
0x40013000 C   FIELD 14w01 BIDIOE: Output enable in bidirectional mode
0x40013000 C   FIELD 15w01 BIDIMODE: Bidirectional data mode enable
0x40013004 B  REGISTER CR2 (rw): control register 2
0x40013004 C   FIELD 00w01 RXDMAEN: Rx buffer DMA enable
0x40013004 C   FIELD 01w01 TXDMAEN: Tx buffer DMA enable
0x40013004 C   FIELD 02w01 SSOE: SS output enable
0x40013004 C   FIELD 03w01 NSSP: NSS pulse management
0x40013004 C   FIELD 04w01 FRF: Frame format
0x40013004 C   FIELD 05w01 ERRIE: Error interrupt enable
0x40013004 C   FIELD 06w01 RXNEIE: RX buffer not empty interrupt enable
0x40013004 C   FIELD 07w01 TXEIE: Tx buffer empty interrupt enable
0x40013004 C   FIELD 08w04 DS: Data size
0x40013004 C   FIELD 12w01 FRXTH: FIFO reception threshold
0x40013004 C   FIELD 13w01 LDMA_RX: Last DMA transfer for reception
0x40013004 C   FIELD 14w01 LDMA_TX: Last DMA transfer for transmission
0x40013008 B  REGISTER SR: status register
0x40013008 C   FIELD 00w01 RXNE (ro): Receive buffer not empty
0x40013008 C   FIELD 01w01 TXE (ro): Transmit buffer empty
0x40013008 C   FIELD 04w01 CRCERR (rw): CRC error flag
0x40013008 C   FIELD 05w01 MODF (ro): Mode fault
0x40013008 C   FIELD 06w01 OVR (ro): Overrun flag
0x40013008 C   FIELD 07w01 BSY (ro): Busy flag
0x40013008 C   FIELD 08w01 TIFRFE (ro): TI frame format error
0x40013008 C   FIELD 09w02 FRLVL (ro): FIFO reception level
0x40013008 C   FIELD 11w02 FTLVL (ro): FIFO transmission level
0x4001300C B  REGISTER DR (rw): data register
0x4001300C B  REGISTER DR8 (rw): Direct 8-bit access to data register
0x4001300C C   FIELD 00w08 DR: Data register
0x4001300C C   FIELD 00w16 DR: Data register
0x40013010 B  REGISTER CRCPR (rw): CRC polynomial register
0x40013010 C   FIELD 00w16 CRCPOLY: CRC polynomial register
0x40013014 B  REGISTER RXCRCR (ro): RX CRC register
0x40013014 C   FIELD 00w16 RxCRC: Rx CRC register
0x40013018 B  REGISTER TXCRCR (ro): TX CRC register
0x40013018 C   FIELD 00w16 TxCRC: Tx CRC register
0x4001301C B  REGISTER I2SCFGR (rw): configuration register
0x4001301C C   FIELD 00w01 CHLEN: CHLEN
0x4001301C C   FIELD 01w02 DATLEN: DATLEN
0x4001301C C   FIELD 03w01 CKPOL: CKPOL
0x4001301C C   FIELD 04w02 I2SSTD: I2SSTD
0x4001301C C   FIELD 07w01 PCMSYNC: PCMSYNC
0x4001301C C   FIELD 08w02 I2SCFG: I2SCFG
0x4001301C C   FIELD 10w01 I2SE: I2SE
0x4001301C C   FIELD 11w01 I2SMOD: I2SMOD
0x40013020 B  REGISTER I2SPR (rw): prescaler register
0x40013020 C   FIELD 00w08 I2SDIV: I2SDIV
0x40013020 C   FIELD 08w01 ODD: ODD
0x40013020 C   FIELD 09w01 MCKOE: MCKOE
0x40013400 A PERIPHERAL TIM8
0x40013400 B  REGISTER CR1 (rw): control register 1
0x40013400 C   FIELD 00w01 CEN: Counter enable
0x40013400 C   FIELD 01w01 UDIS: Update disable
0x40013400 C   FIELD 02w01 URS: Update request source
0x40013400 C   FIELD 03w01 OPM: One-pulse mode
0x40013400 C   FIELD 04w01 DIR: Direction
0x40013400 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40013400 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40013400 C   FIELD 08w02 CKD: Clock division
0x40013400 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40013400 C   FIELD 12w01 DITHEN: Dithering Enable
0x40013404 B  REGISTER CR2 (rw): control register 2
0x40013404 C   FIELD 00w01 CCPC: Capture/compare preloaded control
0x40013404 C   FIELD 02w01 CCUS: Capture/compare control update selection
0x40013404 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40013404 C   FIELD 04w03 MMS: Master mode selection
0x40013404 C   FIELD 07w01 TI1S: TI1 selection
0x40013404 C   FIELD 08w01 OIS1: Output Idle state (OC1 output)
0x40013404 C   FIELD 09w01 OIS1N: Output Idle state (OC1N output)
0x40013404 C   FIELD 10w01 OIS2: Output Idle state (OC2 output)
0x40013404 C   FIELD 11w01 OIS2N: Output Idle state (OC2N output)
0x40013404 C   FIELD 12w01 OIS3: Output Idle state (OC3 output)
0x40013404 C   FIELD 13w01 OIS3N: Output Idle state (OC3N output)
0x40013404 C   FIELD 14w01 OIS4: Output Idle state (OC4 output)
0x40013404 C   FIELD 15w01 OIS4N: Output Idle state (OC4N output)
0x40013404 C   FIELD 16w01 OIS5: Output Idle state (OC5 output)
0x40013404 C   FIELD 18w01 OIS6: Output Idle state (OC6 output)
0x40013404 C   FIELD 20w04 MMS2: Master mode selection 2
0x40013404 C   FIELD 25w01 MMS_3: Master mode selection - bit 3
0x40013408 B  REGISTER SMCR (rw): slave mode control register
0x40013408 C   FIELD 00w03 SMS: Slave mode selection
0x40013408 C   FIELD 03w01 OCCS: OCREF clear selection
0x40013408 C   FIELD 04w03 TS: Trigger selection
0x40013408 C   FIELD 07w01 MSM: Master/Slave mode
0x40013408 C   FIELD 08w04 ETF: External trigger filter
0x40013408 C   FIELD 12w02 ETPS: External trigger prescaler
0x40013408 C   FIELD 14w01 ECE: External clock enable
0x40013408 C   FIELD 15w01 ETP: External trigger polarity
0x40013408 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x40013408 C   FIELD 20w02 TS_4_3: Trigger selection - bit 4:3
0x40013408 C   FIELD 24w01 SMSPE: SMS Preload Enable
0x40013408 C   FIELD 25w01 SMSPS: SMS Preload Source
0x4001340C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4001340C C   FIELD 00w01 UIE: Update interrupt enable
0x4001340C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4001340C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x4001340C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x4001340C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x4001340C C   FIELD 05w01 COMIE: COM interrupt enable
0x4001340C C   FIELD 06w01 TIE: Trigger interrupt enable
0x4001340C C   FIELD 07w01 BIE: Break interrupt enable
0x4001340C C   FIELD 08w01 UDE: Update DMA request enable
0x4001340C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4001340C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x4001340C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x4001340C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x4001340C C   FIELD 13w01 COMDE: COM DMA request enable
0x4001340C C   FIELD 14w01 TDE: Trigger DMA request enable
0x4001340C C   FIELD 20w01 IDXIE: Index interrupt enable
0x4001340C C   FIELD 21w01 DIRIE: Direction Change interrupt enable
0x4001340C C   FIELD 22w01 IERRIE: Index Error interrupt enable
0x4001340C C   FIELD 23w01 TERRIE: Transition Error interrupt enable
0x40013410 B  REGISTER SR (rw): status register
0x40013410 C   FIELD 00w01 UIF: Update interrupt flag
0x40013410 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40013410 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40013410 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40013410 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40013410 C   FIELD 05w01 COMIF: COM interrupt flag
0x40013410 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40013410 C   FIELD 07w01 BIF: Break interrupt flag
0x40013410 C   FIELD 08w01 B2IF: Break 2 interrupt flag
0x40013410 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40013410 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40013410 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40013410 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40013410 C   FIELD 13w01 SBIF: System Break interrupt flag
0x40013410 C   FIELD 16w01 CC5IF: Compare 5 interrupt flag
0x40013410 C   FIELD 17w01 CC6IF: Compare 6 interrupt flag
0x40013410 C   FIELD 20w01 IDXF: Index interrupt flag
0x40013410 C   FIELD 21w01 DIRF: Direction Change interrupt flag
0x40013410 C   FIELD 22w01 IERRF: Index Error interrupt flag
0x40013410 C   FIELD 23w01 TERRF: Transition Error interrupt flag
0x40013414 B  REGISTER EGR (wo): event generation register
0x40013414 C   FIELD 00w01 UG: Update generation
0x40013414 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40013414 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40013414 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40013414 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40013414 C   FIELD 05w01 COMG: Capture/Compare control update generation
0x40013414 C   FIELD 06w01 TG: Trigger generation
0x40013414 C   FIELD 07w01 BG: Break generation
0x40013414 C   FIELD 08w01 B2G: Break 2 generation
0x40013418 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40013418 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40013418 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40013418 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40013418 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40013418 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40013418 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40013418 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40013418 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40013418 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40013418 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40013418 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40013418 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40013418 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40013418 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40013418 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40013418 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40013418 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40013418 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40013418 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x4001341C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (input mode)
0x4001341C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x4001341C C   FIELD 00w02 CC3S (=TIM1.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x4001341C C   FIELD 00w02 CC3S: Capture/compare 3 selection
0x4001341C C   FIELD 02w01 OC3FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x4001341C C   FIELD 02w02 IC3PSC (=TIM1.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x4001341C C   FIELD 03w01 OC3PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x4001341C C   FIELD 04w03 OC3M (=TIM1.CCMR1_Output.OC%sM): Output compare 3 mode
0x4001341C C   FIELD 04w04 IC3F (=TIM1.CCMR1_Input.IC%sF): Input capture 3 filter
0x4001341C C   FIELD 07w01 OC3CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x4001341C C   FIELD 08w02 CC4S (=TIM1.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x4001341C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x4001341C C   FIELD 10w01 OC4FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x4001341C C   FIELD 10w02 IC4PSC (=TIM1.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x4001341C C   FIELD 11w01 OC4PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x4001341C C   FIELD 12w03 OC4M (=TIM1.CCMR1_Output.OC%sM): Output compare 4 mode
0x4001341C C   FIELD 12w04 IC4F (=TIM1.CCMR1_Input.IC%sF): Input capture 4 filter
0x4001341C C   FIELD 15w01 OC4CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x4001341C C   FIELD 16w01 OC3M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x4001341C C   FIELD 24w01 OC4M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x40013420 B  REGISTER CCER (rw): capture/compare enable register
0x40013420 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40013420 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40013420 C   FIELD 02w01 CC1NE: Capture/Compare 1 complementary output enable
0x40013420 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40013420 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40013420 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40013420 C   FIELD 06w01 CC2NE: Capture/Compare 2 complementary output enable
0x40013420 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40013420 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40013420 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40013420 C   FIELD 10w01 CC3NE: Capture/Compare 3 complementary output enable
0x40013420 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40013420 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40013420 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40013420 C   FIELD 14w01 CC4NE: Capture/Compare 4 complementary output enable
0x40013420 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40013420 C   FIELD 16w01 CC5E: Capture/Compare 5 output enable
0x40013420 C   FIELD 17w01 CC5P: Capture/Compare 5 output Polarity
0x40013420 C   FIELD 20w01 CC6E: Capture/Compare 6 output enable
0x40013420 C   FIELD 21w01 CC6P: Capture/Compare 6 output Polarity
0x40013424 B  REGISTER CNT: counter
0x40013424 C   FIELD 00w16 CNT (rw): counter value
0x40013424 C   FIELD 31w01 UIFCPY (ro): UIFCPY
0x40013428 B  REGISTER PSC (rw): prescaler
0x40013428 C   FIELD 00w16 PSC: Prescaler value
0x4001342C B  REGISTER ARR (rw): auto-reload register
0x4001342C C   FIELD 00w20 ARR: Auto-reload value
0x40013430 B  REGISTER RCR (rw): repetition counter register
0x40013430 C   FIELD 00w16 REP: Repetition counter value
0x40013434 B  REGISTER CCR1 (rw): capture/compare register
0x40013434 C   FIELD 00w20 CCR: Capture/Compare value
0x40013438 B  REGISTER CCR2 (rw): capture/compare register
0x40013438 C   FIELD 00w20 CCR: Capture/Compare value
0x4001343C B  REGISTER CCR3 (rw): capture/compare register
0x4001343C C   FIELD 00w20 CCR: Capture/Compare value
0x40013440 B  REGISTER CCR4 (rw): capture/compare register
0x40013440 C   FIELD 00w20 CCR: Capture/Compare value
0x40013444 B  REGISTER BDTR (rw): break and dead-time register
0x40013444 C   FIELD 00w08 DTG: Dead-time generator setup
0x40013444 C   FIELD 08w02 LOCK: Lock configuration
0x40013444 C   FIELD 10w01 OSSI: Off-state selection for Idle mode
0x40013444 C   FIELD 11w01 OSSR: Off-state selection for Run mode
0x40013444 C   FIELD 12w01 BKE: Break enable
0x40013444 C   FIELD 13w01 BKP: Break polarity
0x40013444 C   FIELD 14w01 AOE: Automatic output enable
0x40013444 C   FIELD 15w01 MOE: Main output enable
0x40013444 C   FIELD 16w04 BKF: Break filter
0x40013444 C   FIELD 20w04 BK2F: Break 2 filter
0x40013444 C   FIELD 24w01 BK2E: Break 2 Enable
0x40013444 C   FIELD 25w01 BK2P: Break 2 polarity
0x40013444 C   FIELD 26w01 BKDSRM: BKDSRM
0x40013444 C   FIELD 27w01 BK2DSRM: BK2DSRM
0x40013444 C   FIELD 28w01 BKBID: BKBID
0x40013444 C   FIELD 29w01 BK2ID: BK2ID
0x40013448 B  REGISTER CCR5 (rw): capture/compare register
0x40013448 C   FIELD 00w20 CCR: Capture/Compare value
0x40013448 C   FIELD 29w01 GC5C1: Group Channel 5 and Channel 1
0x40013448 C   FIELD 30w01 GC5C2: Group Channel 5 and Channel 2
0x40013448 C   FIELD 31w01 GC5C3: Group Channel 5 and Channel 3
0x4001344C B  REGISTER CCR6 (rw): capture/compare register
0x4001344C C   FIELD 00w20 CCR: Capture/Compare value
0x40013450 B  REGISTER CCMR3_Output (rw): capture/compare mode register 2 (output mode)
0x40013450 C   FIELD 02w01 OC5FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 5 fast enable
0x40013450 C   FIELD 03w01 OC5PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 5 preload enable
0x40013450 C   FIELD 04w03 OC5M (=TIM1.CCMR1_Output.OC%sM): Output compare 5 mode
0x40013450 C   FIELD 07w01 OC5CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 5 clear enable
0x40013450 C   FIELD 10w01 OC6FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 6 fast enable
0x40013450 C   FIELD 11w01 OC6PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 6 preload enable
0x40013450 C   FIELD 12w03 OC6M (=TIM1.CCMR1_Output.OC%sM): Output compare 6 mode
0x40013450 C   FIELD 15w01 OC6CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 6 clear enable
0x40013450 C   FIELD 16w01 OC5M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 5 mode, bit 3
0x40013450 C   FIELD 24w01 OC6M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 6 mode, bit 3
0x40013454 B  REGISTER DTR2 (rw): timer Deadtime Register 2
0x40013454 C   FIELD 00w08 DTGF: Dead-time falling edge generator setup
0x40013454 C   FIELD 16w01 DTAE: Deadtime Asymmetric Enable
0x40013454 C   FIELD 17w01 DTPE: Deadtime Preload Enable
0x40013458 B  REGISTER ECR (rw): DMA control register
0x40013458 C   FIELD 00w01 IE: Index Enable
0x40013458 C   FIELD 01w02 IDIR: Index Direction
0x40013458 C   FIELD 03w02 IBLK: Index Blanking
0x40013458 C   FIELD 05w01 FIDX: First Index
0x40013458 C   FIELD 06w02 IPOS: Index Positioning
0x40013458 C   FIELD 16w08 PW: Pulse width
0x40013458 C   FIELD 24w03 PWPRSC: Pulse Width prescaler
0x4001345C B  REGISTER TISEL (rw): TIM timer input selection register
0x4001345C C   FIELD 00w04 TI1SEL: TI1[0] to TI1[15] input selection
0x4001345C C   FIELD 08w04 TI2SEL: TI2[0] to TI2[15] input selection
0x4001345C C   FIELD 16w04 TI3SEL: TI3[0] to TI3[15] input selection
0x4001345C C   FIELD 24w04 TI4SEL: TI4[0] to TI4[15] input selection
0x40013460 B  REGISTER AF1 (rw): TIM alternate function option register 1
0x40013460 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40013460 C   FIELD 01w01 BKCMP1E: BRK COMP1 enable
0x40013460 C   FIELD 02w01 BKCMP2E: BRK COMP2 enable
0x40013460 C   FIELD 03w01 BKCMP3E: BRK COMP3 enable
0x40013460 C   FIELD 04w01 BKCMP4E: BRK COMP4 enable
0x40013460 C   FIELD 05w01 BKCMP5E: BRK COMP5 enable
0x40013460 C   FIELD 06w01 BKCMP6E: BRK COMP6 enable
0x40013460 C   FIELD 07w01 BKCMP7E: BRK COMP7 enable
0x40013460 C   FIELD 09w01 BKINP: BRK BKIN input polarity
0x40013460 C   FIELD 10w01 BKCMP1P: BRK COMP1 input polarity
0x40013460 C   FIELD 11w01 BKCMP2P: BRK COMP2 input polarity
0x40013460 C   FIELD 12w01 BKCMP3P: BRK COMP3 input polarity
0x40013460 C   FIELD 13w01 BKCMP4P: BRK COMP4 input polarity
0x40013460 C   FIELD 14w04 ETRSEL: ETR source selection
0x40013464 B  REGISTER AF2 (rw): TIM alternate function option register 2
0x40013464 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40013464 C   FIELD 01w01 BK2CMP1E: BRK2 COMP1 enable
0x40013464 C   FIELD 02w01 BK2CMP2E: BRK2 COMP2 enable
0x40013464 C   FIELD 03w01 BK2CMP3E: BRK2 COMP3 enable
0x40013464 C   FIELD 04w01 BK2CMP4E: BRK2 COMP4 enable
0x40013464 C   FIELD 05w01 BK2CMP5E: BRK2 COMP5 enable
0x40013464 C   FIELD 06w01 BK2CMP6E: BRK2 COMP6 enable
0x40013464 C   FIELD 07w01 BK2CMP7E: BRK2 COMP7 enable
0x40013464 C   FIELD 09w01 BK2INP: BRK2 BKIN input polarity
0x40013464 C   FIELD 10w01 BK2CMP1P: BRK2 COMP1 input polarity
0x40013464 C   FIELD 11w01 BK2CMP2P: BRK2 COMP2 input polarity
0x40013464 C   FIELD 12w01 BK2CMP3P: BRK2 COMP3 input polarity
0x40013464 C   FIELD 13w01 BK2CMP4P: BRK2 COMP4 input polarity
0x40013464 C   FIELD 16w03 OCRSEL: OCREF_CLR source selection
0x400137DC B  REGISTER DCR (rw): control register
0x400137DC C   FIELD 00w05 DBA: DMA base address
0x400137DC C   FIELD 08w05 DBL: DMA burst length
0x400137E0 B  REGISTER DMAR (rw): DMA address for full transfer
0x400137E0 C   FIELD 00w32 DMAB: DMA register for burst accesses
0x40013800 A PERIPHERAL USART1
0x40013800 B  REGISTER CR1 (rw): Control register 1
0x40013800 C   FIELD 00w01 UE: USART enable
0x40013800 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40013800 C   FIELD 02w01 RE: Receiver enable
0x40013800 C   FIELD 03w01 TE: Transmitter enable
0x40013800 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40013800 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40013800 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40013800 C   FIELD 07w01 TXEIE: interrupt enable
0x40013800 C   FIELD 08w01 PEIE: PE interrupt enable
0x40013800 C   FIELD 09w01 PS: Parity selection
0x40013800 C   FIELD 10w01 PCE: Parity control enable
0x40013800 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40013800 C   FIELD 12w01 M0: Word length
0x40013800 C   FIELD 13w01 MME: Mute mode enable
0x40013800 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40013800 C   FIELD 15w01 OVER8: Oversampling mode
0x40013800 C   FIELD 16w05 DEDT: Driver Enable de-assertion time
0x40013800 C   FIELD 21w05 DEAT: Driver Enable assertion time
0x40013800 C   FIELD 26w01 RTOIE: Receiver timeout interrupt enable
0x40013800 C   FIELD 27w01 EOBIE: End of Block interrupt enable
0x40013800 C   FIELD 28w01 M1: M1
0x40013800 C   FIELD 29w01 FIFOEN: FIFOEN
0x40013800 C   FIELD 30w01 TXFEIE: TXFEIE
0x40013800 C   FIELD 31w01 RXFFIE: RXFFIE
0x40013804 B  REGISTER CR2 (rw): Control register 2
0x40013804 C   FIELD 00w01 SLVEN: SLVEN
0x40013804 C   FIELD 03w01 DIS_NSS: DIS_NSS
0x40013804 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40013804 C   FIELD 05w01 LBDL: LIN break detection length
0x40013804 C   FIELD 06w01 LBDIE: LIN break detection interrupt enable
0x40013804 C   FIELD 08w01 LBCL: Last bit clock pulse
0x40013804 C   FIELD 09w01 CPHA: Clock phase
0x40013804 C   FIELD 10w01 CPOL: Clock polarity
0x40013804 C   FIELD 11w01 CLKEN: Clock enable
0x40013804 C   FIELD 12w02 STOP: STOP bits
0x40013804 C   FIELD 14w01 LINEN: LIN mode enable
0x40013804 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40013804 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40013804 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40013804 C   FIELD 18w01 DATAINV: Binary data inversion
0x40013804 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40013804 C   FIELD 20w01 ABREN: Auto baud rate enable
0x40013804 C   FIELD 21w02 ABRMOD: Auto baud rate mode
0x40013804 C   FIELD 23w01 RTOEN: Receiver timeout enable
0x40013804 C   FIELD 24w08 ADD: Address of the USART node
0x40013808 B  REGISTER CR3 (rw): Control register 3
0x40013808 C   FIELD 00w01 EIE: Error interrupt enable
0x40013808 C   FIELD 01w01 IREN: Ir mode enable
0x40013808 C   FIELD 02w01 IRLP: Ir low-power
0x40013808 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40013808 C   FIELD 04w01 NACK: Smartcard NACK enable
0x40013808 C   FIELD 05w01 SCEN: Smartcard mode enable
0x40013808 C   FIELD 06w01 DMAR: DMA enable receiver
0x40013808 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40013808 C   FIELD 08w01 RTSE: RTS enable
0x40013808 C   FIELD 09w01 CTSE: CTS enable
0x40013808 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40013808 C   FIELD 11w01 ONEBIT: One sample bit method enable
0x40013808 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40013808 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40013808 C   FIELD 14w01 DEM: Driver enable mode
0x40013808 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40013808 C   FIELD 17w03 SCARCNT: Smartcard auto-retry count
0x40013808 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40013808 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40013808 C   FIELD 23w01 TXFTIE: TXFTIE
0x40013808 C   FIELD 24w01 TCBGTIE: TCBGTIE
0x40013808 C   FIELD 25w03 RXFTCFG: RXFTCFG
0x40013808 C   FIELD 28w01 RXFTIE: RXFTIE
0x40013808 C   FIELD 29w03 TXFTCFG: TXFTCFG
0x4001380C B  REGISTER BRR (rw): Baud rate register
0x4001380C C   FIELD 00w16 BRR: DIV_Mantissa
0x40013810 B  REGISTER GTPR (rw): Guard time and prescaler register
0x40013810 C   FIELD 00w08 PSC: Prescaler value
0x40013810 C   FIELD 08w08 GT: Guard time value
0x40013814 B  REGISTER RTOR (rw): Receiver timeout register
0x40013814 C   FIELD 00w24 RTO: Receiver timeout value
0x40013814 C   FIELD 24w08 BLEN: Block Length
0x40013818 B  REGISTER RQR (wo): Request register
0x40013818 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40013818 C   FIELD 01w01 SBKRQ: Send break request
0x40013818 C   FIELD 02w01 MMRQ: Mute mode request
0x40013818 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40013818 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x4001381C B  REGISTER ISR (ro): Interrupt & status register
0x4001381C C   FIELD 00w01 PE: PE
0x4001381C C   FIELD 01w01 FE: FE
0x4001381C C   FIELD 02w01 NF: NF
0x4001381C C   FIELD 03w01 ORE: ORE
0x4001381C C   FIELD 04w01 IDLE: IDLE
0x4001381C C   FIELD 05w01 RXNE: RXNE
0x4001381C C   FIELD 06w01 TC: TC
0x4001381C C   FIELD 07w01 TXE: TXE
0x4001381C C   FIELD 08w01 LBDF: LBDF
0x4001381C C   FIELD 09w01 CTSIF: CTSIF
0x4001381C C   FIELD 10w01 CTS: CTS
0x4001381C C   FIELD 11w01 RTOF: RTOF
0x4001381C C   FIELD 12w01 EOBF: EOBF
0x4001381C C   FIELD 13w01 UDR: UDR
0x4001381C C   FIELD 14w01 ABRE: ABRE
0x4001381C C   FIELD 15w01 ABRF: ABRF
0x4001381C C   FIELD 16w01 BUSY: BUSY
0x4001381C C   FIELD 17w01 CMF: CMF
0x4001381C C   FIELD 18w01 SBKF: SBKF
0x4001381C C   FIELD 19w01 RWU: RWU
0x4001381C C   FIELD 20w01 WUF: WUF
0x4001381C C   FIELD 21w01 TEACK: TEACK
0x4001381C C   FIELD 22w01 REACK: REACK
0x4001381C C   FIELD 23w01 TXFE: TXFE
0x4001381C C   FIELD 24w01 RXFF: RXFF
0x4001381C C   FIELD 25w01 TCBGT: TCBGT
0x4001381C C   FIELD 26w01 RXFT: RXFT
0x4001381C C   FIELD 27w01 TXFT: TXFT
0x40013820 B  REGISTER ICR (wo): Interrupt flag clear register
0x40013820 C   FIELD 00w01 PECF: Parity error clear flag
0x40013820 C   FIELD 01w01 FECF: Framing error clear flag
0x40013820 C   FIELD 02w01 NCF: Noise detected clear flag
0x40013820 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40013820 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40013820 C   FIELD 05w01 TXFECF: TXFECF
0x40013820 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40013820 C   FIELD 07w01 TCBGTCF: TCBGTCF
0x40013820 C   FIELD 08w01 LBDCF: LIN break detection clear flag
0x40013820 C   FIELD 09w01 CTSCF: CTS clear flag
0x40013820 C   FIELD 11w01 RTOCF: Receiver timeout clear flag
0x40013820 C   FIELD 12w01 EOBCF: End of block clear flag
0x40013820 C   FIELD 13w01 UDRCF: UDRCF
0x40013820 C   FIELD 17w01 CMCF: Character match clear flag
0x40013820 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40013824 B  REGISTER RDR (ro): Receive data register
0x40013824 C   FIELD 00w09 RDR: Receive data value
0x40013828 B  REGISTER TDR (rw): Transmit data register
0x40013828 C   FIELD 00w09 TDR: Transmit data value
0x4001382C B  REGISTER PRESC (rw): USART prescaler register
0x4001382C C   FIELD 00w04 PRESCALER: PRESCALER
0x40014000 A PERIPHERAL TIM15
0x40014000 B  REGISTER CR1 (rw): control register 1
0x40014000 C   FIELD 00w01 CEN: Counter enable
0x40014000 C   FIELD 01w01 UDIS: Update disable
0x40014000 C   FIELD 02w01 URS: Update request source
0x40014000 C   FIELD 03w01 OPM: One-pulse mode
0x40014000 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40014000 C   FIELD 08w02 CKD: Clock division
0x40014000 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40014000 C   FIELD 12w01 DITHEN: Dithering Enable
0x40014004 B  REGISTER CR2 (rw): control register 2
0x40014004 C   FIELD 00w01 CCPC: Capture/compare preloaded control
0x40014004 C   FIELD 02w01 CCUS: Capture/compare control update selection
0x40014004 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40014004 C   FIELD 04w03 MMS: Master mode selection
0x40014004 C   FIELD 07w01 TI1S: TI1 selection
0x40014004 C   FIELD 08w01 OIS1: Output Idle state (OC1 output)
0x40014004 C   FIELD 09w01 OIS1N: Output Idle state (OC1N output)
0x40014004 C   FIELD 10w01 OIS2: Output Idle state (OC2 output)
0x40014008 B  REGISTER SMCR (rw): slave mode control register
0x40014008 C   FIELD 00w03 SMS: Slave mode selection
0x40014008 C   FIELD 04w03 TS: Trigger selection
0x40014008 C   FIELD 07w01 MSM: Master/Slave mode
0x40014008 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x40014008 C   FIELD 20w02 TS_4_3: Trigger selection - bit 4:3
0x4001400C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4001400C C   FIELD 00w01 UIE: Update interrupt enable
0x4001400C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4001400C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x4001400C C   FIELD 05w01 COMIE: COM interrupt enable
0x4001400C C   FIELD 06w01 TIE: Trigger interrupt enable
0x4001400C C   FIELD 07w01 BIE: Break interrupt enable
0x4001400C C   FIELD 08w01 UDE: Update DMA request enable
0x4001400C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4001400C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x4001400C C   FIELD 13w01 COMDE: COM DMA request enable
0x4001400C C   FIELD 14w01 TDE: Trigger DMA request enable
0x40014010 B  REGISTER SR (rw): status register
0x40014010 C   FIELD 00w01 UIF: Update interrupt flag
0x40014010 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40014010 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40014010 C   FIELD 05w01 COMIF: COM interrupt flag
0x40014010 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40014010 C   FIELD 07w01 BIF: Break interrupt flag
0x40014010 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40014010 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40014014 B  REGISTER EGR (wo): event generation register
0x40014014 C   FIELD 00w01 UG: Update generation
0x40014014 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40014014 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40014014 C   FIELD 05w01 COMG: Capture/Compare control update generation
0x40014014 C   FIELD 06w01 TG: Trigger generation
0x40014014 C   FIELD 07w01 BG: Break generation
0x40014018 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40014018 B  REGISTER CCMR1_Output (rw): capture/compare mode register (output mode)
0x40014018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40014018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40014018 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40014018 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40014018 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40014018 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40014018 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40014018 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40014018 C   FIELD 08w02 CC2S: CC2S
0x40014018 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40014018 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40014018 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40014018 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40014018 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40014018 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40014018 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40014018 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x40014020 B  REGISTER CCER (rw): capture/compare enable register
0x40014020 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40014020 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40014020 C   FIELD 02w01 CC1NE: Capture/Compare 1 complementary output enable
0x40014020 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40014020 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40014020 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40014020 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40014024 B  REGISTER CNT: counter
0x40014024 C   FIELD 00w16 CNT (rw): counter value
0x40014024 C   FIELD 31w01 UIFCPY (ro): UIF Copy
0x40014028 B  REGISTER PSC (rw): prescaler
0x40014028 C   FIELD 00w16 PSC: Prescaler value
0x4001402C B  REGISTER ARR (rw): auto-reload register
0x4001402C C   FIELD 00w20 ARR: Auto-reload value
0x40014030 B  REGISTER RCR (rw): repetition counter register
0x40014030 C   FIELD 00w08 REP: Repetition counter value
0x40014034 B  REGISTER CCR1 (rw): capture/compare register
0x40014034 C   FIELD 00w20 CCR: Capture/Compare value
0x40014038 B  REGISTER CCR2 (rw): capture/compare register
0x40014038 C   FIELD 00w20 CCR: Capture/Compare value
0x40014044 B  REGISTER BDTR (rw): break and dead-time register
0x40014044 C   FIELD 00w08 DTG: Dead-time generator setup
0x40014044 C   FIELD 08w02 LOCK: Lock configuration
0x40014044 C   FIELD 10w01 OSSI: Off-state selection for Idle mode
0x40014044 C   FIELD 11w01 OSSR: Off-state selection for Run mode
0x40014044 C   FIELD 12w01 BKE: Break enable
0x40014044 C   FIELD 13w01 BKP: Break polarity
0x40014044 C   FIELD 14w01 AOE: Automatic output enable
0x40014044 C   FIELD 15w01 MOE: Main output enable
0x40014044 C   FIELD 16w04 BKF: Break filter
0x40014044 C   FIELD 26w01 BKDSRM: BKDSRM
0x40014044 C   FIELD 28w01 BKBID: BKBID
0x40014054 B  REGISTER DTR2 (rw): timer Deadtime Register 2
0x40014054 C   FIELD 00w08 DTGF: Dead-time generator setup
0x40014054 C   FIELD 16w01 DTAE: Deadtime Asymmetric Enable
0x40014054 C   FIELD 17w01 DTPE: Deadtime Preload Enable
0x4001405C B  REGISTER TISEL (rw): TIM timer input selection register
0x4001405C C   FIELD 00w04 TI1SEL: TI1[0] to TI1[15] input selection
0x4001405C C   FIELD 08w04 TI2SEL: TI2[0] to TI2[15] input selection
0x40014060 B  REGISTER AF1 (rw): TIM alternate function option register 1
0x40014060 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40014060 C   FIELD 01w01 BKCMP1E: BRK COMP1 enable
0x40014060 C   FIELD 02w01 BKCMP2E: BRK COMP2 enable
0x40014060 C   FIELD 03w01 BKCMP3E: BRK COMP3 enable
0x40014060 C   FIELD 04w01 BKCMP4E: BRK COMP4 enable
0x40014060 C   FIELD 05w01 BKCMP5E: BRK COMP5 enable
0x40014060 C   FIELD 06w01 BKCMP6E: BRK COMP6 enable
0x40014060 C   FIELD 07w01 BKCMP7E: BRK COMP7 enable
0x40014060 C   FIELD 09w01 BKINP: BRK BKIN input polarity
0x40014060 C   FIELD 10w01 BKCMP1P: BRK COMP1 input polarity
0x40014060 C   FIELD 11w01 BKCMP2P: BRK COMP2 input polarity
0x40014060 C   FIELD 12w01 BKCMP3P: BRK COMP3 input polarity
0x40014060 C   FIELD 13w01 BKCMP4P: BRK COMP4 input polarity
0x40014064 B  REGISTER AF2 (rw): TIM alternate function option register 2
0x40014064 C   FIELD 16w03 OCRSEL: OCREF_CLR source selection
0x400143DC B  REGISTER DCR (rw): DMA control register
0x400143DC C   FIELD 00w05 DBA: DMA base address
0x400143DC C   FIELD 08w05 DBL: DMA burst length
0x400143E0 B  REGISTER DMAR (rw): DMA address for full transfer
0x400143E0 C   FIELD 00w32 DMAB: DMA register for burst accesses
0x40014400 A PERIPHERAL TIM16
0x40014400 B  REGISTER CR1 (rw): control register 1
0x40014400 C   FIELD 00w01 CEN: Counter enable
0x40014400 C   FIELD 01w01 UDIS: Update disable
0x40014400 C   FIELD 02w01 URS: Update request source
0x40014400 C   FIELD 03w01 OPM: One-pulse mode
0x40014400 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40014400 C   FIELD 08w02 CKD: Clock division
0x40014400 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40014400 C   FIELD 12w01 DITHEN: Dithering Enable
0x40014404 B  REGISTER CR2 (rw): control register 2
0x40014404 C   FIELD 00w01 CCPC: Capture/compare preloaded control
0x40014404 C   FIELD 02w01 CCUS: Capture/compare control update selection
0x40014404 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40014404 C   FIELD 08w01 OIS1: Output Idle state (OC1 output)
0x40014404 C   FIELD 09w01 OIS1N: Output Idle state (OC1N output)
0x4001440C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4001440C C   FIELD 00w01 UIE: Update interrupt enable
0x4001440C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4001440C C   FIELD 05w01 COMIE: COM interrupt enable
0x4001440C C   FIELD 07w01 BIE: Break interrupt enable
0x4001440C C   FIELD 08w01 UDE: Update DMA request enable
0x4001440C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4001440C C   FIELD 13w01 COMDE: COM DMA request enable
0x40014410 B  REGISTER SR (rw): status register
0x40014410 C   FIELD 00w01 UIF: Update interrupt flag
0x40014410 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40014410 C   FIELD 05w01 COMIF: COM interrupt flag
0x40014410 C   FIELD 07w01 BIF: Break interrupt flag
0x40014410 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40014414 B  REGISTER EGR (wo): event generation register
0x40014414 C   FIELD 00w01 UG: Update generation
0x40014414 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40014414 C   FIELD 05w01 COMG: Capture/Compare control update generation
0x40014414 C   FIELD 07w01 BG: Break generation
0x40014418 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40014418 B  REGISTER CCMR1_Output (rw): capture/compare mode register (output mode)
0x40014418 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40014418 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40014418 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40014418 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40014418 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40014418 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40014418 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40014418 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40014420 B  REGISTER CCER (rw): capture/compare enable register
0x40014420 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40014420 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40014420 C   FIELD 02w01 CC1NE: Capture/Compare 1 complementary output enable
0x40014420 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40014424 B  REGISTER CNT: counter
0x40014424 C   FIELD 00w16 CNT (rw): counter value
0x40014424 C   FIELD 31w01 UIFCPY (ro): UIF Copy
0x40014428 B  REGISTER PSC (rw): prescaler
0x40014428 C   FIELD 00w16 PSC: Prescaler value
0x4001442C B  REGISTER ARR (rw): auto-reload register
0x4001442C C   FIELD 00w20 ARR: Auto-reload value
0x40014430 B  REGISTER RCR (rw): repetition counter register
0x40014430 C   FIELD 00w08 REP: Repetition counter value
0x40014434 B  REGISTER CCR1 (rw): capture/compare register
0x40014434 C   FIELD 00w20 CCR: Capture/Compare value
0x40014444 B  REGISTER BDTR (rw): break and dead-time register
0x40014444 C   FIELD 00w08 DTG: Dead-time generator setup
0x40014444 C   FIELD 08w02 LOCK: Lock configuration
0x40014444 C   FIELD 10w01 OSSI: Off-state selection for Idle mode
0x40014444 C   FIELD 11w01 OSSR: Off-state selection for Run mode
0x40014444 C   FIELD 12w01 BKE: Break enable
0x40014444 C   FIELD 13w01 BKP: Break polarity
0x40014444 C   FIELD 14w01 AOE: Automatic output enable
0x40014444 C   FIELD 15w01 MOE: Main output enable
0x40014444 C   FIELD 16w04 BKF: Break filter
0x40014444 C   FIELD 26w01 BKDSRM: BKDSRM
0x40014444 C   FIELD 28w01 BKBID: BKBID
0x40014454 B  REGISTER DTR2 (rw): timer Deadtime Register 2
0x40014454 C   FIELD 00w08 DTGF: Dead-time generator setup
0x40014454 C   FIELD 16w01 DTAE: Deadtime Asymmetric Enable
0x40014454 C   FIELD 17w01 DTPE: Deadtime Preload Enable
0x4001445C B  REGISTER TISEL (rw): TIM timer input selection register
0x4001445C C   FIELD 00w04 TI1SEL: TI1[0] to TI1[15] input selection
0x40014460 B  REGISTER AF1 (rw): TIM alternate function option register 1
0x40014460 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40014460 C   FIELD 01w01 BKCMP1E: BRK COMP1 enable
0x40014460 C   FIELD 02w01 BKCMP2E: BRK COMP2 enable
0x40014460 C   FIELD 03w01 BKCMP3E: BRK COMP3 enable
0x40014460 C   FIELD 04w01 BKCMP4E: BRK COMP4 enable
0x40014460 C   FIELD 05w01 BKCMP5E: BRK COMP5 enable
0x40014460 C   FIELD 06w01 BKCMP6E: BRK COMP6 enable
0x40014460 C   FIELD 07w01 BKCMP7E: BRK COMP7 enable
0x40014460 C   FIELD 09w01 BKINP: BRK BKIN input polarity
0x40014460 C   FIELD 10w01 BKCMP1P: BRK COMP1 input polarity
0x40014460 C   FIELD 11w01 BKCMP2P: BRK COMP2 input polarity
0x40014460 C   FIELD 12w01 BKCMP3P: BRK COMP3 input polarity
0x40014460 C   FIELD 13w01 BKCMP4P: BRK COMP4 input polarity
0x40014464 B  REGISTER AF2 (rw): TIM alternate function option register 2
0x40014464 C   FIELD 16w03 OCRSEL: OCREF_CLR source selection
0x40014468 B  REGISTER OR1 (rw): TIM option register 1
0x40014468 C   FIELD 00w01 HSE32EN: HSE Divided by 32 enable
0x400147DC B  REGISTER DCR (rw): DMA control register
0x400147DC C   FIELD 00w05 DBA: DMA base address
0x400147DC C   FIELD 08w05 DBL: DMA burst length
0x400147E0 B  REGISTER DMAR (rw): DMA address for full transfer
0x400147E0 C   FIELD 00w32 DMAB: DMA register for burst accesses
0x40014800 A PERIPHERAL TIM17
0x40014800 B  REGISTER CR1 (rw): control register 1
0x40014800 C   FIELD 00w01 CEN: Counter enable
0x40014800 C   FIELD 01w01 UDIS: Update disable
0x40014800 C   FIELD 02w01 URS: Update request source
0x40014800 C   FIELD 03w01 OPM: One-pulse mode
0x40014800 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40014800 C   FIELD 08w02 CKD: Clock division
0x40014800 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40014800 C   FIELD 12w01 DITHEN: Dithering Enable
0x40014804 B  REGISTER CR2 (rw): control register 2
0x40014804 C   FIELD 00w01 CCPC: Capture/compare preloaded control
0x40014804 C   FIELD 02w01 CCUS: Capture/compare control update selection
0x40014804 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40014804 C   FIELD 08w01 OIS1: Output Idle state (OC1 output)
0x40014804 C   FIELD 09w01 OIS1N: Output Idle state (OC1N output)
0x4001480C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4001480C C   FIELD 00w01 UIE: Update interrupt enable
0x4001480C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4001480C C   FIELD 05w01 COMIE: COM interrupt enable
0x4001480C C   FIELD 07w01 BIE: Break interrupt enable
0x4001480C C   FIELD 08w01 UDE: Update DMA request enable
0x4001480C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4001480C C   FIELD 13w01 COMDE: COM DMA request enable
0x40014810 B  REGISTER SR (rw): status register
0x40014810 C   FIELD 00w01 UIF: Update interrupt flag
0x40014810 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40014810 C   FIELD 05w01 COMIF: COM interrupt flag
0x40014810 C   FIELD 07w01 BIF: Break interrupt flag
0x40014810 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40014814 B  REGISTER EGR (wo): event generation register
0x40014814 C   FIELD 00w01 UG: Update generation
0x40014814 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40014814 C   FIELD 05w01 COMG: Capture/Compare control update generation
0x40014814 C   FIELD 07w01 BG: Break generation
0x40014818 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40014818 B  REGISTER CCMR1_Output (rw): capture/compare mode register (output mode)
0x40014818 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40014818 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40014818 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40014818 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40014818 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40014818 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40014818 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40014818 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40014820 B  REGISTER CCER (rw): capture/compare enable register
0x40014820 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40014820 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40014820 C   FIELD 02w01 CC1NE: Capture/Compare 1 complementary output enable
0x40014820 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40014824 B  REGISTER CNT: counter
0x40014824 C   FIELD 00w16 CNT (rw): counter value
0x40014824 C   FIELD 31w01 UIFCPY (ro): UIF Copy
0x40014828 B  REGISTER PSC (rw): prescaler
0x40014828 C   FIELD 00w16 PSC: Prescaler value
0x4001482C B  REGISTER ARR (rw): auto-reload register
0x4001482C C   FIELD 00w20 ARR: Auto-reload value
0x40014830 B  REGISTER RCR (rw): repetition counter register
0x40014830 C   FIELD 00w08 REP: Repetition counter value
0x40014834 B  REGISTER CCR1 (rw): capture/compare register
0x40014834 C   FIELD 00w20 CCR: Capture/Compare value
0x40014844 B  REGISTER BDTR (rw): break and dead-time register
0x40014844 C   FIELD 00w08 DTG: Dead-time generator setup
0x40014844 C   FIELD 08w02 LOCK: Lock configuration
0x40014844 C   FIELD 10w01 OSSI: Off-state selection for Idle mode
0x40014844 C   FIELD 11w01 OSSR: Off-state selection for Run mode
0x40014844 C   FIELD 12w01 BKE: Break enable
0x40014844 C   FIELD 13w01 BKP: Break polarity
0x40014844 C   FIELD 14w01 AOE: Automatic output enable
0x40014844 C   FIELD 15w01 MOE: Main output enable
0x40014844 C   FIELD 16w04 BKF: Break filter
0x40014844 C   FIELD 26w01 BKDSRM: BKDSRM
0x40014844 C   FIELD 28w01 BKBID: BKBID
0x40014854 B  REGISTER DTR2 (rw): timer Deadtime Register 2
0x40014854 C   FIELD 00w08 DTGF: Dead-time generator setup
0x40014854 C   FIELD 16w01 DTAE: Deadtime Asymmetric Enable
0x40014854 C   FIELD 17w01 DTPE: Deadtime Preload Enable
0x4001485C B  REGISTER TISEL (rw): TIM timer input selection register
0x4001485C C   FIELD 00w04 TI1SEL: TI1[0] to TI1[15] input selection
0x40014860 B  REGISTER AF1 (rw): TIM alternate function option register 1
0x40014860 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40014860 C   FIELD 01w01 BKCMP1E: BRK COMP1 enable
0x40014860 C   FIELD 02w01 BKCMP2E: BRK COMP2 enable
0x40014860 C   FIELD 03w01 BKCMP3E: BRK COMP3 enable
0x40014860 C   FIELD 04w01 BKCMP4E: BRK COMP4 enable
0x40014860 C   FIELD 05w01 BKCMP5E: BRK COMP5 enable
0x40014860 C   FIELD 06w01 BKCMP6E: BRK COMP6 enable
0x40014860 C   FIELD 07w01 BKCMP7E: BRK COMP7 enable
0x40014860 C   FIELD 09w01 BKINP: BRK BKIN input polarity
0x40014860 C   FIELD 10w01 BKCMP1P: BRK COMP1 input polarity
0x40014860 C   FIELD 11w01 BKCMP2P: BRK COMP2 input polarity
0x40014860 C   FIELD 12w01 BKCMP3P: BRK COMP3 input polarity
0x40014860 C   FIELD 13w01 BKCMP4P: BRK COMP4 input polarity
0x40014864 B  REGISTER AF2 (rw): TIM alternate function option register 2
0x40014864 C   FIELD 16w03 OCRSEL: OCREF_CLR source selection
0x40014868 B  REGISTER OR1 (rw): TIM option register 1
0x40014868 C   FIELD 00w01 HSE32EN: HSE Divided by 32 enable
0x40014BDC B  REGISTER DCR (rw): DMA control register
0x40014BDC C   FIELD 00w05 DBA: DMA base address
0x40014BDC C   FIELD 08w05 DBL: DMA burst length
0x40014BE0 B  REGISTER DMAR (rw): DMA address for full transfer
0x40014BE0 C   FIELD 00w32 DMAB: DMA register for burst accesses
0x40015000 A PERIPHERAL TIM20
0x40015000 B  REGISTER CR1 (rw): control register 1
0x40015000 C   FIELD 00w01 CEN: Counter enable
0x40015000 C   FIELD 01w01 UDIS: Update disable
0x40015000 C   FIELD 02w01 URS: Update request source
0x40015000 C   FIELD 03w01 OPM: One-pulse mode
0x40015000 C   FIELD 04w01 DIR: Direction
0x40015000 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40015000 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40015000 C   FIELD 08w02 CKD: Clock division
0x40015000 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40015000 C   FIELD 12w01 DITHEN: Dithering Enable
0x40015004 B  REGISTER CR2 (rw): control register 2
0x40015004 C   FIELD 00w01 CCPC: Capture/compare preloaded control
0x40015004 C   FIELD 02w01 CCUS: Capture/compare control update selection
0x40015004 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40015004 C   FIELD 04w03 MMS: Master mode selection
0x40015004 C   FIELD 07w01 TI1S: TI1 selection
0x40015004 C   FIELD 08w01 OIS1: Output Idle state (OC1 output)
0x40015004 C   FIELD 09w01 OIS1N: Output Idle state (OC1N output)
0x40015004 C   FIELD 10w01 OIS2: Output Idle state (OC2 output)
0x40015004 C   FIELD 11w01 OIS2N: Output Idle state (OC2N output)
0x40015004 C   FIELD 12w01 OIS3: Output Idle state (OC3 output)
0x40015004 C   FIELD 13w01 OIS3N: Output Idle state (OC3N output)
0x40015004 C   FIELD 14w01 OIS4: Output Idle state (OC4 output)
0x40015004 C   FIELD 15w01 OIS4N: Output Idle state (OC4N output)
0x40015004 C   FIELD 16w01 OIS5: Output Idle state (OC5 output)
0x40015004 C   FIELD 18w01 OIS6: Output Idle state (OC6 output)
0x40015004 C   FIELD 20w04 MMS2: Master mode selection 2
0x40015004 C   FIELD 25w01 MMS_3: Master mode selection - bit 3
0x40015008 B  REGISTER SMCR (rw): slave mode control register
0x40015008 C   FIELD 00w03 SMS: Slave mode selection
0x40015008 C   FIELD 03w01 OCCS: OCREF clear selection
0x40015008 C   FIELD 04w03 TS: Trigger selection
0x40015008 C   FIELD 07w01 MSM: Master/Slave mode
0x40015008 C   FIELD 08w04 ETF: External trigger filter
0x40015008 C   FIELD 12w02 ETPS: External trigger prescaler
0x40015008 C   FIELD 14w01 ECE: External clock enable
0x40015008 C   FIELD 15w01 ETP: External trigger polarity
0x40015008 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x40015008 C   FIELD 20w02 TS_4_3: Trigger selection - bit 4:3
0x40015008 C   FIELD 24w01 SMSPE: SMS Preload Enable
0x40015008 C   FIELD 25w01 SMSPS: SMS Preload Source
0x4001500C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4001500C C   FIELD 00w01 UIE: Update interrupt enable
0x4001500C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4001500C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x4001500C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x4001500C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x4001500C C   FIELD 05w01 COMIE: COM interrupt enable
0x4001500C C   FIELD 06w01 TIE: Trigger interrupt enable
0x4001500C C   FIELD 07w01 BIE: Break interrupt enable
0x4001500C C   FIELD 08w01 UDE: Update DMA request enable
0x4001500C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4001500C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x4001500C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x4001500C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x4001500C C   FIELD 13w01 COMDE: COM DMA request enable
0x4001500C C   FIELD 14w01 TDE: Trigger DMA request enable
0x4001500C C   FIELD 20w01 IDXIE: Index interrupt enable
0x4001500C C   FIELD 21w01 DIRIE: Direction Change interrupt enable
0x4001500C C   FIELD 22w01 IERRIE: Index Error interrupt enable
0x4001500C C   FIELD 23w01 TERRIE: Transition Error interrupt enable
0x40015010 B  REGISTER SR (rw): status register
0x40015010 C   FIELD 00w01 UIF: Update interrupt flag
0x40015010 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40015010 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40015010 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40015010 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40015010 C   FIELD 05w01 COMIF: COM interrupt flag
0x40015010 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40015010 C   FIELD 07w01 BIF: Break interrupt flag
0x40015010 C   FIELD 08w01 B2IF: Break 2 interrupt flag
0x40015010 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40015010 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40015010 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40015010 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40015010 C   FIELD 13w01 SBIF: System Break interrupt flag
0x40015010 C   FIELD 16w01 CC5IF: Compare 5 interrupt flag
0x40015010 C   FIELD 17w01 CC6IF: Compare 6 interrupt flag
0x40015010 C   FIELD 20w01 IDXF: Index interrupt flag
0x40015010 C   FIELD 21w01 DIRF: Direction Change interrupt flag
0x40015010 C   FIELD 22w01 IERRF: Index Error interrupt flag
0x40015010 C   FIELD 23w01 TERRF: Transition Error interrupt flag
0x40015014 B  REGISTER EGR (wo): event generation register
0x40015014 C   FIELD 00w01 UG: Update generation
0x40015014 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40015014 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40015014 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40015014 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40015014 C   FIELD 05w01 COMG: Capture/Compare control update generation
0x40015014 C   FIELD 06w01 TG: Trigger generation
0x40015014 C   FIELD 07w01 BG: Break generation
0x40015014 C   FIELD 08w01 B2G: Break 2 generation
0x40015018 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40015018 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40015018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40015018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40015018 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40015018 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40015018 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40015018 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40015018 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40015018 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40015018 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40015018 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40015018 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40015018 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40015018 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40015018 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40015018 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40015018 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40015018 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40015018 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x4001501C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (input mode)
0x4001501C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x4001501C C   FIELD 00w02 CC3S (=TIM1.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x4001501C C   FIELD 00w02 CC3S: Capture/compare 3 selection
0x4001501C C   FIELD 02w01 OC3FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x4001501C C   FIELD 02w02 IC3PSC (=TIM1.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x4001501C C   FIELD 03w01 OC3PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x4001501C C   FIELD 04w03 OC3M (=TIM1.CCMR1_Output.OC%sM): Output compare 3 mode
0x4001501C C   FIELD 04w04 IC3F (=TIM1.CCMR1_Input.IC%sF): Input capture 3 filter
0x4001501C C   FIELD 07w01 OC3CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x4001501C C   FIELD 08w02 CC4S (=TIM1.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x4001501C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x4001501C C   FIELD 10w01 OC4FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x4001501C C   FIELD 10w02 IC4PSC (=TIM1.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x4001501C C   FIELD 11w01 OC4PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x4001501C C   FIELD 12w03 OC4M (=TIM1.CCMR1_Output.OC%sM): Output compare 4 mode
0x4001501C C   FIELD 12w04 IC4F (=TIM1.CCMR1_Input.IC%sF): Input capture 4 filter
0x4001501C C   FIELD 15w01 OC4CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x4001501C C   FIELD 16w01 OC3M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x4001501C C   FIELD 24w01 OC4M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x40015020 B  REGISTER CCER (rw): capture/compare enable register
0x40015020 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40015020 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40015020 C   FIELD 02w01 CC1NE: Capture/Compare 1 complementary output enable
0x40015020 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40015020 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40015020 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40015020 C   FIELD 06w01 CC2NE: Capture/Compare 2 complementary output enable
0x40015020 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40015020 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40015020 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40015020 C   FIELD 10w01 CC3NE: Capture/Compare 3 complementary output enable
0x40015020 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40015020 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40015020 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40015020 C   FIELD 14w01 CC4NE: Capture/Compare 4 complementary output enable
0x40015020 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40015020 C   FIELD 16w01 CC5E: Capture/Compare 5 output enable
0x40015020 C   FIELD 17w01 CC5P: Capture/Compare 5 output Polarity
0x40015020 C   FIELD 20w01 CC6E: Capture/Compare 6 output enable
0x40015020 C   FIELD 21w01 CC6P: Capture/Compare 6 output Polarity
0x40015024 B  REGISTER CNT: counter
0x40015024 C   FIELD 00w16 CNT (rw): counter value
0x40015024 C   FIELD 31w01 UIFCPY (ro): UIFCPY
0x40015028 B  REGISTER PSC (rw): prescaler
0x40015028 C   FIELD 00w16 PSC: Prescaler value
0x4001502C B  REGISTER ARR (rw): auto-reload register
0x4001502C C   FIELD 00w20 ARR: Auto-reload value
0x40015030 B  REGISTER RCR (rw): repetition counter register
0x40015030 C   FIELD 00w16 REP: Repetition counter value
0x40015034 B  REGISTER CCR1 (rw): capture/compare register
0x40015034 C   FIELD 00w20 CCR: Capture/Compare value
0x40015038 B  REGISTER CCR2 (rw): capture/compare register
0x40015038 C   FIELD 00w20 CCR: Capture/Compare value
0x4001503C B  REGISTER CCR3 (rw): capture/compare register
0x4001503C C   FIELD 00w20 CCR: Capture/Compare value
0x40015040 B  REGISTER CCR4 (rw): capture/compare register
0x40015040 C   FIELD 00w20 CCR: Capture/Compare value
0x40015044 B  REGISTER BDTR (rw): break and dead-time register
0x40015044 C   FIELD 00w08 DTG: Dead-time generator setup
0x40015044 C   FIELD 08w02 LOCK: Lock configuration
0x40015044 C   FIELD 10w01 OSSI: Off-state selection for Idle mode
0x40015044 C   FIELD 11w01 OSSR: Off-state selection for Run mode
0x40015044 C   FIELD 12w01 BKE: Break enable
0x40015044 C   FIELD 13w01 BKP: Break polarity
0x40015044 C   FIELD 14w01 AOE: Automatic output enable
0x40015044 C   FIELD 15w01 MOE: Main output enable
0x40015044 C   FIELD 16w04 BKF: Break filter
0x40015044 C   FIELD 20w04 BK2F: Break 2 filter
0x40015044 C   FIELD 24w01 BK2E: Break 2 Enable
0x40015044 C   FIELD 25w01 BK2P: Break 2 polarity
0x40015044 C   FIELD 26w01 BKDSRM: BKDSRM
0x40015044 C   FIELD 27w01 BK2DSRM: BK2DSRM
0x40015044 C   FIELD 28w01 BKBID: BKBID
0x40015044 C   FIELD 29w01 BK2ID: BK2ID
0x40015048 B  REGISTER CCR5 (rw): capture/compare register
0x40015048 C   FIELD 00w20 CCR: Capture/Compare value
0x40015048 C   FIELD 29w01 GC5C1: Group Channel 5 and Channel 1
0x40015048 C   FIELD 30w01 GC5C2: Group Channel 5 and Channel 2
0x40015048 C   FIELD 31w01 GC5C3: Group Channel 5 and Channel 3
0x4001504C B  REGISTER CCR6 (rw): capture/compare register
0x4001504C C   FIELD 00w20 CCR: Capture/Compare value
0x40015050 B  REGISTER CCMR3_Output (rw): capture/compare mode register 2 (output mode)
0x40015050 C   FIELD 02w01 OC5FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 5 fast enable
0x40015050 C   FIELD 03w01 OC5PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 5 preload enable
0x40015050 C   FIELD 04w03 OC5M (=TIM1.CCMR1_Output.OC%sM): Output compare 5 mode
0x40015050 C   FIELD 07w01 OC5CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 5 clear enable
0x40015050 C   FIELD 10w01 OC6FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 6 fast enable
0x40015050 C   FIELD 11w01 OC6PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 6 preload enable
0x40015050 C   FIELD 12w03 OC6M (=TIM1.CCMR1_Output.OC%sM): Output compare 6 mode
0x40015050 C   FIELD 15w01 OC6CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 6 clear enable
0x40015050 C   FIELD 16w01 OC5M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 5 mode, bit 3
0x40015050 C   FIELD 24w01 OC6M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 6 mode, bit 3
0x40015054 B  REGISTER DTR2 (rw): timer Deadtime Register 2
0x40015054 C   FIELD 00w08 DTGF: Dead-time falling edge generator setup
0x40015054 C   FIELD 16w01 DTAE: Deadtime Asymmetric Enable
0x40015054 C   FIELD 17w01 DTPE: Deadtime Preload Enable
0x40015058 B  REGISTER ECR (rw): DMA control register
0x40015058 C   FIELD 00w01 IE: Index Enable
0x40015058 C   FIELD 01w02 IDIR: Index Direction
0x40015058 C   FIELD 03w02 IBLK: Index Blanking
0x40015058 C   FIELD 05w01 FIDX: First Index
0x40015058 C   FIELD 06w02 IPOS: Index Positioning
0x40015058 C   FIELD 16w08 PW: Pulse width
0x40015058 C   FIELD 24w03 PWPRSC: Pulse Width prescaler
0x4001505C B  REGISTER TISEL (rw): TIM timer input selection register
0x4001505C C   FIELD 00w04 TI1SEL: TI1[0] to TI1[15] input selection
0x4001505C C   FIELD 08w04 TI2SEL: TI2[0] to TI2[15] input selection
0x4001505C C   FIELD 16w04 TI3SEL: TI3[0] to TI3[15] input selection
0x4001505C C   FIELD 24w04 TI4SEL: TI4[0] to TI4[15] input selection
0x40015060 B  REGISTER AF1 (rw): TIM alternate function option register 1
0x40015060 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40015060 C   FIELD 01w01 BKCMP1E: BRK COMP1 enable
0x40015060 C   FIELD 02w01 BKCMP2E: BRK COMP2 enable
0x40015060 C   FIELD 03w01 BKCMP3E: BRK COMP3 enable
0x40015060 C   FIELD 04w01 BKCMP4E: BRK COMP4 enable
0x40015060 C   FIELD 05w01 BKCMP5E: BRK COMP5 enable
0x40015060 C   FIELD 06w01 BKCMP6E: BRK COMP6 enable
0x40015060 C   FIELD 07w01 BKCMP7E: BRK COMP7 enable
0x40015060 C   FIELD 09w01 BKINP: BRK BKIN input polarity
0x40015060 C   FIELD 10w01 BKCMP1P: BRK COMP1 input polarity
0x40015060 C   FIELD 11w01 BKCMP2P: BRK COMP2 input polarity
0x40015060 C   FIELD 12w01 BKCMP3P: BRK COMP3 input polarity
0x40015060 C   FIELD 13w01 BKCMP4P: BRK COMP4 input polarity
0x40015060 C   FIELD 14w04 ETRSEL: ETR source selection
0x40015064 B  REGISTER AF2 (rw): TIM alternate function option register 2
0x40015064 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40015064 C   FIELD 01w01 BK2CMP1E: BRK2 COMP1 enable
0x40015064 C   FIELD 02w01 BK2CMP2E: BRK2 COMP2 enable
0x40015064 C   FIELD 03w01 BK2CMP3E: BRK2 COMP3 enable
0x40015064 C   FIELD 04w01 BK2CMP4E: BRK2 COMP4 enable
0x40015064 C   FIELD 05w01 BK2CMP5E: BRK2 COMP5 enable
0x40015064 C   FIELD 06w01 BK2CMP6E: BRK2 COMP6 enable
0x40015064 C   FIELD 07w01 BK2CMP7E: BRK2 COMP7 enable
0x40015064 C   FIELD 09w01 BK2INP: BRK2 BKIN input polarity
0x40015064 C   FIELD 10w01 BK2CMP1P: BRK2 COMP1 input polarity
0x40015064 C   FIELD 11w01 BK2CMP2P: BRK2 COMP2 input polarity
0x40015064 C   FIELD 12w01 BK2CMP3P: BRK2 COMP3 input polarity
0x40015064 C   FIELD 13w01 BK2CMP4P: BRK2 COMP4 input polarity
0x40015064 C   FIELD 16w03 OCRSEL: OCREF_CLR source selection
0x400153DC B  REGISTER DCR (rw): control register
0x400153DC C   FIELD 00w05 DBA: DMA base address
0x400153DC C   FIELD 08w05 DBL: DMA burst length
0x400153E0 B  REGISTER DMAR (rw): DMA address for full transfer
0x400153E0 C   FIELD 00w32 DMAB: DMA register for burst accesses
0x40015400 A PERIPHERAL SAI
0x40015404 B  CLUSTER CHA: Cluster CHA, containing ?CR1, ?CR2, ?FRCR, ?SLOTR, ?IM, ?SR, ?CLRFR, ?DR
0x40015404 B  REGISTER CR1A (rw): AConfiguration register 1
0x40015404 C   FIELD 00w02 MODE: Audio block mode
0x40015404 C   FIELD 02w02 PRTCFG: Protocol configuration
0x40015404 C   FIELD 05w03 DS: Data size
0x40015404 C   FIELD 08w01 LSBFIRST: Least significant bit first
0x40015404 C   FIELD 09w01 CKSTR: Clock strobing edge
0x40015404 C   FIELD 10w02 SYNCEN: Synchronization enable
0x40015404 C   FIELD 12w01 MONO: Mono mode
0x40015404 C   FIELD 13w01 OUTDRIV: Output drive
0x40015404 C   FIELD 16w01 SAIEN: Audio block A enable
0x40015404 C   FIELD 17w01 DMAEN: DMA enable
0x40015404 C   FIELD 19w01 NODIV: No divider
0x40015404 C   FIELD 20w06 MCKDIV: Master clock divider
0x40015404 C   FIELD 26w01 OSR: OSR
0x40015404 C   FIELD 27w01 MCKEN: MCKEN
0x40015408 B  REGISTER CR2A (rw): AConfiguration register 2
0x40015408 C   FIELD 00w03 FTH (rw): FIFO threshold
0x40015408 C   FIELD 03w01 FFLUSH (wo): FIFO flush
0x40015408 C   FIELD 04w01 TRIS (rw): Tristate management on data line
0x40015408 C   FIELD 05w01 MUTE (rw): Mute
0x40015408 C   FIELD 06w01 MUTEVAL (rw): Mute value
0x40015408 C   FIELD 07w06 MUTECNT (rw): Mute counter
0x40015408 C   FIELD 13w01 CPL (rw): Complement bit
0x40015408 C   FIELD 14w02 COMP (rw): Companding mode
0x4001540C B  REGISTER FRCRA (rw): AFRCR
0x4001540C C   FIELD 00w08 FRL (rw): Frame length
0x4001540C C   FIELD 08w07 FSALL (rw): Frame synchronization active level length
0x4001540C C   FIELD 16w01 FSDEF (rw): Frame synchronization definition
0x4001540C C   FIELD 17w01 FSPOL (rw): Frame synchronization polarity
0x4001540C C   FIELD 18w01 FSOFF (rw): Frame synchronization offset
0x40015410 B  REGISTER SLOTRA (rw): ASlot register
0x40015410 C   FIELD 00w05 FBOFF: First bit offset
0x40015410 C   FIELD 06w02 SLOTSZ: Slot size
0x40015410 C   FIELD 08w04 NBSLOT: Number of slots in an audio frame
0x40015410 C   FIELD 16w16 SLOTEN: Slot enable
0x40015414 B  REGISTER IMA (rw): AInterrupt mask register2
0x40015414 C   FIELD 00w01 OVRUDRIE: Overrun/underrun interrupt enable
0x40015414 C   FIELD 01w01 MUTEDETIE: Mute detection interrupt enable
0x40015414 C   FIELD 02w01 WCKCFGIE: Wrong clock configuration interrupt enable
0x40015414 C   FIELD 03w01 FREQIE: FIFO request interrupt enable
0x40015414 C   FIELD 04w01 CNRDYIE: Codec not ready interrupt enable
0x40015414 C   FIELD 05w01 AFSDETIE: Anticipated frame synchronization detection interrupt enable
0x40015414 C   FIELD 06w01 LFSDETIE: Late frame synchronization detection interrupt enable
0x40015418 B  REGISTER SRA (ro): AStatus register
0x40015418 C   FIELD 00w01 OVRUDR: Overrun / underrun
0x40015418 C   FIELD 01w01 MUTEDET: Mute detection
0x40015418 C   FIELD 02w01 WCKCFG: Wrong clock configuration flag. This bit is read only
0x40015418 C   FIELD 03w01 FREQ: FIFO request
0x40015418 C   FIELD 04w01 CNRDY: Codec not ready
0x40015418 C   FIELD 05w01 AFSDET: Anticipated frame synchronization detection
0x40015418 C   FIELD 06w01 LFSDET: Late frame synchronization detection
0x40015418 C   FIELD 16w03 FLVL: FIFO level threshold
0x4001541C B  REGISTER CLRFRA (wo): AClear flag register
0x4001541C C   FIELD 00w01 COVRUDR: Clear overrun / underrun
0x4001541C C   FIELD 01w01 CMUTEDET: Mute detection flag
0x4001541C C   FIELD 02w01 CWCKCFG: Clear wrong clock configuration flag
0x4001541C C   FIELD 04w01 CCNRDY: Clear codec not ready flag
0x4001541C C   FIELD 05w01 CAFSDET: Clear anticipated frame synchronization detection flag
0x4001541C C   FIELD 06w01 CLFSDET: Clear late frame synchronization detection flag
0x40015420 B  REGISTER DRA (rw): AData register
0x40015420 C   FIELD 00w32 DATA: Data
0x40015424 B  CLUSTER CHB: Cluster CHB, containing ?CR1, ?CR2, ?FRCR, ?SLOTR, ?IM, ?SR, ?CLRFR, ?DR
0x40015424 B  REGISTER CR1B (rw): AConfiguration register 1
0x40015424 C   FIELD 00w02 MODE: Audio block mode
0x40015424 C   FIELD 02w02 PRTCFG: Protocol configuration
0x40015424 C   FIELD 05w03 DS: Data size
0x40015424 C   FIELD 08w01 LSBFIRST: Least significant bit first
0x40015424 C   FIELD 09w01 CKSTR: Clock strobing edge
0x40015424 C   FIELD 10w02 SYNCEN: Synchronization enable
0x40015424 C   FIELD 12w01 MONO: Mono mode
0x40015424 C   FIELD 13w01 OUTDRIV: Output drive
0x40015424 C   FIELD 16w01 SAIEN: Audio block A enable
0x40015424 C   FIELD 17w01 DMAEN: DMA enable
0x40015424 C   FIELD 19w01 NODIV: No divider
0x40015424 C   FIELD 20w06 MCKDIV: Master clock divider
0x40015424 C   FIELD 26w01 OSR: OSR
0x40015424 C   FIELD 27w01 MCKEN: MCKEN
0x40015428 B  REGISTER CR2B (rw): AConfiguration register 2
0x40015428 C   FIELD 00w03 FTH (rw): FIFO threshold
0x40015428 C   FIELD 03w01 FFLUSH (wo): FIFO flush
0x40015428 C   FIELD 04w01 TRIS (rw): Tristate management on data line
0x40015428 C   FIELD 05w01 MUTE (rw): Mute
0x40015428 C   FIELD 06w01 MUTEVAL (rw): Mute value
0x40015428 C   FIELD 07w06 MUTECNT (rw): Mute counter
0x40015428 C   FIELD 13w01 CPL (rw): Complement bit
0x40015428 C   FIELD 14w02 COMP (rw): Companding mode
0x4001542C B  REGISTER FRCRB (rw): AFRCR
0x4001542C C   FIELD 00w08 FRL (rw): Frame length
0x4001542C C   FIELD 08w07 FSALL (rw): Frame synchronization active level length
0x4001542C C   FIELD 16w01 FSDEF (rw): Frame synchronization definition
0x4001542C C   FIELD 17w01 FSPOL (rw): Frame synchronization polarity
0x4001542C C   FIELD 18w01 FSOFF (rw): Frame synchronization offset
0x40015430 B  REGISTER SLOTRB (rw): ASlot register
0x40015430 C   FIELD 00w05 FBOFF: First bit offset
0x40015430 C   FIELD 06w02 SLOTSZ: Slot size
0x40015430 C   FIELD 08w04 NBSLOT: Number of slots in an audio frame
0x40015430 C   FIELD 16w16 SLOTEN: Slot enable
0x40015434 B  REGISTER IMB (rw): AInterrupt mask register2
0x40015434 C   FIELD 00w01 OVRUDRIE: Overrun/underrun interrupt enable
0x40015434 C   FIELD 01w01 MUTEDETIE: Mute detection interrupt enable
0x40015434 C   FIELD 02w01 WCKCFGIE: Wrong clock configuration interrupt enable
0x40015434 C   FIELD 03w01 FREQIE: FIFO request interrupt enable
0x40015434 C   FIELD 04w01 CNRDYIE: Codec not ready interrupt enable
0x40015434 C   FIELD 05w01 AFSDETIE: Anticipated frame synchronization detection interrupt enable
0x40015434 C   FIELD 06w01 LFSDETIE: Late frame synchronization detection interrupt enable
0x40015438 B  REGISTER SRB (ro): AStatus register
0x40015438 C   FIELD 00w01 OVRUDR: Overrun / underrun
0x40015438 C   FIELD 01w01 MUTEDET: Mute detection
0x40015438 C   FIELD 02w01 WCKCFG: Wrong clock configuration flag. This bit is read only
0x40015438 C   FIELD 03w01 FREQ: FIFO request
0x40015438 C   FIELD 04w01 CNRDY: Codec not ready
0x40015438 C   FIELD 05w01 AFSDET: Anticipated frame synchronization detection
0x40015438 C   FIELD 06w01 LFSDET: Late frame synchronization detection
0x40015438 C   FIELD 16w03 FLVL: FIFO level threshold
0x4001543C B  REGISTER CLRFRB (wo): AClear flag register
0x4001543C C   FIELD 00w01 COVRUDR: Clear overrun / underrun
0x4001543C C   FIELD 01w01 CMUTEDET: Mute detection flag
0x4001543C C   FIELD 02w01 CWCKCFG: Clear wrong clock configuration flag
0x4001543C C   FIELD 04w01 CCNRDY: Clear codec not ready flag
0x4001543C C   FIELD 05w01 CAFSDET: Clear anticipated frame synchronization detection flag
0x4001543C C   FIELD 06w01 CLFSDET: Clear late frame synchronization detection flag
0x40015440 B  REGISTER DRB (rw): AData register
0x40015440 C   FIELD 00w32 DATA: Data
0x40015444 B  REGISTER PDMCR (rw): PDM control register
0x40015444 C   FIELD 00w01 PDMEN: PDMEN
0x40015444 C   FIELD 04w02 MICNBR: MICNBR
0x40015444 C   FIELD 08w01 CKEN1: CKEN1
0x40015444 C   FIELD 09w01 CKEN2: CKEN2
0x40015444 C   FIELD 10w01 CKEN3: CKEN3
0x40015444 C   FIELD 11w01 CKEN4: CKEN4
0x40015448 B  REGISTER PDMDLY (rw): PDM delay register
0x40015448 C   FIELD 00w03 DLYM1L: Delay line adjust for first microphone of pair 1
0x40015448 C   FIELD 04w03 DLYM1R: Delay line adjust for second microphone of pair 1
0x40015448 C   FIELD 08w03 DLYM2L: Delay line adjust for first microphone of pair 2
0x40015448 C   FIELD 12w03 DLYM2R: Delay line adjust for second microphone of pair 2
0x40015448 C   FIELD 16w03 DLYM3L: Delay line adjust for first microphone of pair 3
0x40015448 C   FIELD 20w03 DLYM3R: Delay line adjust for second microphone of pair 3
0x40015448 C   FIELD 24w03 DLYM4L: Delay line adjust for first microphone of pair 4
0x40015448 C   FIELD 28w03 DLYM4R: Delay line adjust for second microphone of pair 4
0x40020000 A PERIPHERAL DMA1
0x40020000 B  REGISTER ISR (ro): interrupt status register
0x40020000 C   FIELD 00w01 GIF1: Channel 1 Global interrupt flag
0x40020000 C   FIELD 01w01 TCIF1: Channel 1 Transfer Complete flag
0x40020000 C   FIELD 02w01 HTIF1: Channel 1 Half Transfer Complete flag
0x40020000 C   FIELD 03w01 TEIF1: Channel 1 Transfer Error flag
0x40020000 C   FIELD 04w01 GIF2: Channel 2 Global interrupt flag
0x40020000 C   FIELD 05w01 TCIF2: Channel 2 Transfer Complete flag
0x40020000 C   FIELD 06w01 HTIF2: Channel 2 Half Transfer Complete flag
0x40020000 C   FIELD 07w01 TEIF2: Channel 2 Transfer Error flag
0x40020000 C   FIELD 08w01 GIF3: Channel 3 Global interrupt flag
0x40020000 C   FIELD 09w01 TCIF3: Channel 3 Transfer Complete flag
0x40020000 C   FIELD 10w01 HTIF3: Channel 3 Half Transfer Complete flag
0x40020000 C   FIELD 11w01 TEIF3: Channel 3 Transfer Error flag
0x40020000 C   FIELD 12w01 GIF4: Channel 4 Global interrupt flag
0x40020000 C   FIELD 13w01 TCIF4: Channel 4 Transfer Complete flag
0x40020000 C   FIELD 14w01 HTIF4: Channel 4 Half Transfer Complete flag
0x40020000 C   FIELD 15w01 TEIF4: Channel 4 Transfer Error flag
0x40020000 C   FIELD 16w01 GIF5: Channel 5 Global interrupt flag
0x40020000 C   FIELD 17w01 TCIF5: Channel 5 Transfer Complete flag
0x40020000 C   FIELD 18w01 HTIF5: Channel 5 Half Transfer Complete flag
0x40020000 C   FIELD 19w01 TEIF5: Channel 5 Transfer Error flag
0x40020000 C   FIELD 20w01 GIF6: Channel 6 Global interrupt flag
0x40020000 C   FIELD 21w01 TCIF6: Channel 6 Transfer Complete flag
0x40020000 C   FIELD 22w01 HTIF6: Channel 6 Half Transfer Complete flag
0x40020000 C   FIELD 23w01 TEIF6: Channel 6 Transfer Error flag
0x40020000 C   FIELD 24w01 GIF7: Channel 7 Global interrupt flag
0x40020000 C   FIELD 25w01 TCIF7: Channel 7 Transfer Complete flag
0x40020000 C   FIELD 26w01 HTIF7: Channel 7 Half Transfer Complete flag
0x40020000 C   FIELD 27w01 TEIF7: Channel 7 Transfer Error flag
0x40020000 C   FIELD 28w01 GIF8: Channel 8 Global interrupt flag
0x40020000 C   FIELD 29w01 TCIF8: Channel 8 Transfer Complete flag
0x40020000 C   FIELD 30w01 HTIF8: Channel 8 Half Transfer Complete flag
0x40020000 C   FIELD 31w01 TEIF8: Channel 8 Transfer Error flag
0x40020004 B  REGISTER IFCR (wo): DMA interrupt flag clear register
0x40020004 C   FIELD 00w01 CGIF1: Channel 1 Global interrupt clear
0x40020004 C   FIELD 01w01 CTCIF1: Channel 1 Transfer Complete clear
0x40020004 C   FIELD 02w01 CHTIF1: Channel 1 Half Transfer clear
0x40020004 C   FIELD 03w01 CTEIF1: Channel 1 Transfer Error clear
0x40020004 C   FIELD 04w01 CGIF2: Channel 2 Global interrupt clear
0x40020004 C   FIELD 05w01 CTCIF2: Channel 2 Transfer Complete clear
0x40020004 C   FIELD 06w01 CHTIF2: Channel 2 Half Transfer clear
0x40020004 C   FIELD 07w01 CTEIF2: Channel 2 Transfer Error clear
0x40020004 C   FIELD 08w01 CGIF3: Channel 3 Global interrupt clear
0x40020004 C   FIELD 09w01 CTCIF3: Channel 3 Transfer Complete clear
0x40020004 C   FIELD 10w01 CHTIF3: Channel 3 Half Transfer clear
0x40020004 C   FIELD 11w01 CTEIF3: Channel 3 Transfer Error clear
0x40020004 C   FIELD 12w01 CGIF4: Channel 4 Global interrupt clear
0x40020004 C   FIELD 13w01 CTCIF4: Channel 4 Transfer Complete clear
0x40020004 C   FIELD 14w01 CHTIF4: Channel 4 Half Transfer clear
0x40020004 C   FIELD 15w01 CTEIF4: Channel 4 Transfer Error clear
0x40020004 C   FIELD 16w01 CGIF5: Channel 5 Global interrupt clear
0x40020004 C   FIELD 17w01 CTCIF5: Channel 5 Transfer Complete clear
0x40020004 C   FIELD 18w01 CHTIF5: Channel 5 Half Transfer clear
0x40020004 C   FIELD 19w01 CTEIF5: Channel 5 Transfer Error clear
0x40020004 C   FIELD 20w01 CGIF6: Channel 6 Global interrupt clear
0x40020004 C   FIELD 21w01 CTCIF6: Channel 6 Transfer Complete clear
0x40020004 C   FIELD 22w01 CHTIF6: Channel 6 Half Transfer clear
0x40020004 C   FIELD 23w01 CTEIF6: Channel 6 Transfer Error clear
0x40020004 C   FIELD 24w01 CGIF7: Channel 7 Global interrupt clear
0x40020004 C   FIELD 25w01 CTCIF7: Channel 7 Transfer Complete clear
0x40020004 C   FIELD 26w01 CHTIF7: Channel 7 Half Transfer clear
0x40020004 C   FIELD 27w01 CTEIF7: Channel 7 Transfer Error clear
0x40020004 C   FIELD 28w01 CGIF8: Channel 8 Global interrupt clear
0x40020004 C   FIELD 29w01 CTCIF8: Channel 8 Transfer Complete clear
0x40020004 C   FIELD 30w01 CHTIF8: Channel 8 Half Transfer clear
0x40020004 C   FIELD 31w01 CTEIF8: Channel 8 Transfer Error clear
0x40020008 B  CLUSTER CH1: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020008 B  REGISTER CR1 (rw): DMA channel 1 configuration register
0x40020008 C   FIELD 00w01 EN: channel enable
0x40020008 C   FIELD 01w01 TCIE: TCIE
0x40020008 C   FIELD 02w01 HTIE: HTIE
0x40020008 C   FIELD 03w01 TEIE: TEIE
0x40020008 C   FIELD 04w01 DIR: DIR
0x40020008 C   FIELD 05w01 CIRC: CIRC
0x40020008 C   FIELD 06w01 PINC: PINC
0x40020008 C   FIELD 07w01 MINC: MINC
0x40020008 C   FIELD 08w02 PSIZE: PSIZE
0x40020008 C   FIELD 10w02 MSIZE: MSIZE
0x40020008 C   FIELD 12w02 PL: PL
0x40020008 C   FIELD 14w01 MEM2MEM: MEM2MEM
0x4002000C B  REGISTER NDTR1 (rw): channel x number of data to transfer register
0x4002000C C   FIELD 00w16 NDT: Number of data items to transfer
0x40020010 B  REGISTER PAR1 (rw): DMA channel x peripheral address register
0x40020010 C   FIELD 00w32 PA: Peripheral address
0x40020014 B  REGISTER MAR1 (rw): DMA channel x memory address register
0x40020014 C   FIELD 00w32 MA: Memory 1 address (used in case of Double buffer mode)
0x4002001C B  CLUSTER CH2: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x4002001C B  REGISTER CR2 (rw): DMA channel 1 configuration register
0x4002001C C   FIELD 00w01 EN: channel enable
0x4002001C C   FIELD 01w01 TCIE: TCIE
0x4002001C C   FIELD 02w01 HTIE: HTIE
0x4002001C C   FIELD 03w01 TEIE: TEIE
0x4002001C C   FIELD 04w01 DIR: DIR
0x4002001C C   FIELD 05w01 CIRC: CIRC
0x4002001C C   FIELD 06w01 PINC: PINC
0x4002001C C   FIELD 07w01 MINC: MINC
0x4002001C C   FIELD 08w02 PSIZE: PSIZE
0x4002001C C   FIELD 10w02 MSIZE: MSIZE
0x4002001C C   FIELD 12w02 PL: PL
0x4002001C C   FIELD 14w01 MEM2MEM: MEM2MEM
0x40020020 B  REGISTER NDTR2 (rw): channel x number of data to transfer register
0x40020020 C   FIELD 00w16 NDT: Number of data items to transfer
0x40020024 B  REGISTER PAR2 (rw): DMA channel x peripheral address register
0x40020024 C   FIELD 00w32 PA: Peripheral address
0x40020028 B  REGISTER MAR2 (rw): DMA channel x memory address register
0x40020028 C   FIELD 00w32 MA: Memory 1 address (used in case of Double buffer mode)
0x40020030 B  CLUSTER CH3: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020030 B  REGISTER CR3 (rw): DMA channel 1 configuration register
0x40020030 C   FIELD 00w01 EN: channel enable
0x40020030 C   FIELD 01w01 TCIE: TCIE
0x40020030 C   FIELD 02w01 HTIE: HTIE
0x40020030 C   FIELD 03w01 TEIE: TEIE
0x40020030 C   FIELD 04w01 DIR: DIR
0x40020030 C   FIELD 05w01 CIRC: CIRC
0x40020030 C   FIELD 06w01 PINC: PINC
0x40020030 C   FIELD 07w01 MINC: MINC
0x40020030 C   FIELD 08w02 PSIZE: PSIZE
0x40020030 C   FIELD 10w02 MSIZE: MSIZE
0x40020030 C   FIELD 12w02 PL: PL
0x40020030 C   FIELD 14w01 MEM2MEM: MEM2MEM
0x40020034 B  REGISTER NDTR3 (rw): channel x number of data to transfer register
0x40020034 C   FIELD 00w16 NDT: Number of data items to transfer
0x40020038 B  REGISTER PAR3 (rw): DMA channel x peripheral address register
0x40020038 C   FIELD 00w32 PA: Peripheral address
0x4002003C B  REGISTER MAR3 (rw): DMA channel x memory address register
0x4002003C C   FIELD 00w32 MA: Memory 1 address (used in case of Double buffer mode)
0x40020044 B  CLUSTER CH4: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020044 B  REGISTER CR4 (rw): DMA channel 1 configuration register
0x40020044 C   FIELD 00w01 EN: channel enable
0x40020044 C   FIELD 01w01 TCIE: TCIE
0x40020044 C   FIELD 02w01 HTIE: HTIE
0x40020044 C   FIELD 03w01 TEIE: TEIE
0x40020044 C   FIELD 04w01 DIR: DIR
0x40020044 C   FIELD 05w01 CIRC: CIRC
0x40020044 C   FIELD 06w01 PINC: PINC
0x40020044 C   FIELD 07w01 MINC: MINC
0x40020044 C   FIELD 08w02 PSIZE: PSIZE
0x40020044 C   FIELD 10w02 MSIZE: MSIZE
0x40020044 C   FIELD 12w02 PL: PL
0x40020044 C   FIELD 14w01 MEM2MEM: MEM2MEM
0x40020048 B  REGISTER NDTR4 (rw): channel x number of data to transfer register
0x40020048 C   FIELD 00w16 NDT: Number of data items to transfer
0x4002004C B  REGISTER PAR4 (rw): DMA channel x peripheral address register
0x4002004C C   FIELD 00w32 PA: Peripheral address
0x40020050 B  REGISTER MAR4 (rw): DMA channel x memory address register
0x40020050 C   FIELD 00w32 MA: Memory 1 address (used in case of Double buffer mode)
0x40020058 B  CLUSTER CH5: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020058 B  REGISTER CR5 (rw): DMA channel 1 configuration register
0x40020058 C   FIELD 00w01 EN: channel enable
0x40020058 C   FIELD 01w01 TCIE: TCIE
0x40020058 C   FIELD 02w01 HTIE: HTIE
0x40020058 C   FIELD 03w01 TEIE: TEIE
0x40020058 C   FIELD 04w01 DIR: DIR
0x40020058 C   FIELD 05w01 CIRC: CIRC
0x40020058 C   FIELD 06w01 PINC: PINC
0x40020058 C   FIELD 07w01 MINC: MINC
0x40020058 C   FIELD 08w02 PSIZE: PSIZE
0x40020058 C   FIELD 10w02 MSIZE: MSIZE
0x40020058 C   FIELD 12w02 PL: PL
0x40020058 C   FIELD 14w01 MEM2MEM: MEM2MEM
0x4002005C B  REGISTER NDTR5 (rw): channel x number of data to transfer register
0x4002005C C   FIELD 00w16 NDT: Number of data items to transfer
0x40020060 B  REGISTER PAR5 (rw): DMA channel x peripheral address register
0x40020060 C   FIELD 00w32 PA: Peripheral address
0x40020064 B  REGISTER MAR5 (rw): DMA channel x memory address register
0x40020064 C   FIELD 00w32 MA: Memory 1 address (used in case of Double buffer mode)
0x4002006C B  CLUSTER CH6: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x4002006C B  REGISTER CR6 (rw): DMA channel 1 configuration register
0x4002006C C   FIELD 00w01 EN: channel enable
0x4002006C C   FIELD 01w01 TCIE: TCIE
0x4002006C C   FIELD 02w01 HTIE: HTIE
0x4002006C C   FIELD 03w01 TEIE: TEIE
0x4002006C C   FIELD 04w01 DIR: DIR
0x4002006C C   FIELD 05w01 CIRC: CIRC
0x4002006C C   FIELD 06w01 PINC: PINC
0x4002006C C   FIELD 07w01 MINC: MINC
0x4002006C C   FIELD 08w02 PSIZE: PSIZE
0x4002006C C   FIELD 10w02 MSIZE: MSIZE
0x4002006C C   FIELD 12w02 PL: PL
0x4002006C C   FIELD 14w01 MEM2MEM: MEM2MEM
0x40020070 B  REGISTER NDTR6 (rw): channel x number of data to transfer register
0x40020070 C   FIELD 00w16 NDT: Number of data items to transfer
0x40020074 B  REGISTER PAR6 (rw): DMA channel x peripheral address register
0x40020074 C   FIELD 00w32 PA: Peripheral address
0x40020078 B  REGISTER MAR6 (rw): DMA channel x memory address register
0x40020078 C   FIELD 00w32 MA: Memory 1 address (used in case of Double buffer mode)
0x40020080 B  CLUSTER CH7: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020080 B  REGISTER CR7 (rw): DMA channel 1 configuration register
0x40020080 C   FIELD 00w01 EN: channel enable
0x40020080 C   FIELD 01w01 TCIE: TCIE
0x40020080 C   FIELD 02w01 HTIE: HTIE
0x40020080 C   FIELD 03w01 TEIE: TEIE
0x40020080 C   FIELD 04w01 DIR: DIR
0x40020080 C   FIELD 05w01 CIRC: CIRC
0x40020080 C   FIELD 06w01 PINC: PINC
0x40020080 C   FIELD 07w01 MINC: MINC
0x40020080 C   FIELD 08w02 PSIZE: PSIZE
0x40020080 C   FIELD 10w02 MSIZE: MSIZE
0x40020080 C   FIELD 12w02 PL: PL
0x40020080 C   FIELD 14w01 MEM2MEM: MEM2MEM
0x40020084 B  REGISTER NDTR7 (rw): channel x number of data to transfer register
0x40020084 C   FIELD 00w16 NDT: Number of data items to transfer
0x40020088 B  REGISTER PAR7 (rw): DMA channel x peripheral address register
0x40020088 C   FIELD 00w32 PA: Peripheral address
0x4002008C B  REGISTER MAR7 (rw): DMA channel x memory address register
0x4002008C C   FIELD 00w32 MA: Memory 1 address (used in case of Double buffer mode)
0x40020094 B  CLUSTER CH8: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020094 B  REGISTER CR8 (rw): DMA channel 1 configuration register
0x40020094 C   FIELD 00w01 EN: channel enable
0x40020094 C   FIELD 01w01 TCIE: TCIE
0x40020094 C   FIELD 02w01 HTIE: HTIE
0x40020094 C   FIELD 03w01 TEIE: TEIE
0x40020094 C   FIELD 04w01 DIR: DIR
0x40020094 C   FIELD 05w01 CIRC: CIRC
0x40020094 C   FIELD 06w01 PINC: PINC
0x40020094 C   FIELD 07w01 MINC: MINC
0x40020094 C   FIELD 08w02 PSIZE: PSIZE
0x40020094 C   FIELD 10w02 MSIZE: MSIZE
0x40020094 C   FIELD 12w02 PL: PL
0x40020094 C   FIELD 14w01 MEM2MEM: MEM2MEM
0x40020098 B  REGISTER NDTR8 (rw): channel x number of data to transfer register
0x40020098 C   FIELD 00w16 NDT: Number of data items to transfer
0x4002009C B  REGISTER PAR8 (rw): DMA channel x peripheral address register
0x4002009C C   FIELD 00w32 PA: Peripheral address
0x400200A0 B  REGISTER MAR8 (rw): DMA channel x memory address register
0x400200A0 C   FIELD 00w32 MA: Memory 1 address (used in case of Double buffer mode)
0x40020400 A PERIPHERAL DMA2
0x40020400 B  REGISTER ISR (ro): interrupt status register
0x40020400 C   FIELD 00w01 GIF1: Channel 1 Global interrupt flag
0x40020400 C   FIELD 01w01 TCIF1: Channel 1 Transfer Complete flag
0x40020400 C   FIELD 02w01 HTIF1: Channel 1 Half Transfer Complete flag
0x40020400 C   FIELD 03w01 TEIF1: Channel 1 Transfer Error flag
0x40020400 C   FIELD 04w01 GIF2: Channel 2 Global interrupt flag
0x40020400 C   FIELD 05w01 TCIF2: Channel 2 Transfer Complete flag
0x40020400 C   FIELD 06w01 HTIF2: Channel 2 Half Transfer Complete flag
0x40020400 C   FIELD 07w01 TEIF2: Channel 2 Transfer Error flag
0x40020400 C   FIELD 08w01 GIF3: Channel 3 Global interrupt flag
0x40020400 C   FIELD 09w01 TCIF3: Channel 3 Transfer Complete flag
0x40020400 C   FIELD 10w01 HTIF3: Channel 3 Half Transfer Complete flag
0x40020400 C   FIELD 11w01 TEIF3: Channel 3 Transfer Error flag
0x40020400 C   FIELD 12w01 GIF4: Channel 4 Global interrupt flag
0x40020400 C   FIELD 13w01 TCIF4: Channel 4 Transfer Complete flag
0x40020400 C   FIELD 14w01 HTIF4: Channel 4 Half Transfer Complete flag
0x40020400 C   FIELD 15w01 TEIF4: Channel 4 Transfer Error flag
0x40020400 C   FIELD 16w01 GIF5: Channel 5 Global interrupt flag
0x40020400 C   FIELD 17w01 TCIF5: Channel 5 Transfer Complete flag
0x40020400 C   FIELD 18w01 HTIF5: Channel 5 Half Transfer Complete flag
0x40020400 C   FIELD 19w01 TEIF5: Channel 5 Transfer Error flag
0x40020400 C   FIELD 20w01 GIF6: Channel 6 Global interrupt flag
0x40020400 C   FIELD 21w01 TCIF6: Channel 6 Transfer Complete flag
0x40020400 C   FIELD 22w01 HTIF6: Channel 6 Half Transfer Complete flag
0x40020400 C   FIELD 23w01 TEIF6: Channel 6 Transfer Error flag
0x40020400 C   FIELD 24w01 GIF7: Channel 7 Global interrupt flag
0x40020400 C   FIELD 25w01 TCIF7: Channel 7 Transfer Complete flag
0x40020400 C   FIELD 26w01 HTIF7: Channel 7 Half Transfer Complete flag
0x40020400 C   FIELD 27w01 TEIF7: Channel 7 Transfer Error flag
0x40020400 C   FIELD 28w01 GIF8: Channel 8 Global interrupt flag
0x40020400 C   FIELD 29w01 TCIF8: Channel 8 Transfer Complete flag
0x40020400 C   FIELD 30w01 HTIF8: Channel 8 Half Transfer Complete flag
0x40020400 C   FIELD 31w01 TEIF8: Channel 8 Transfer Error flag
0x40020404 B  REGISTER IFCR (wo): DMA interrupt flag clear register
0x40020404 C   FIELD 00w01 CGIF1: Channel 1 Global interrupt clear
0x40020404 C   FIELD 01w01 CTCIF1: Channel 1 Transfer Complete clear
0x40020404 C   FIELD 02w01 CHTIF1: Channel 1 Half Transfer clear
0x40020404 C   FIELD 03w01 CTEIF1: Channel 1 Transfer Error clear
0x40020404 C   FIELD 04w01 CGIF2: Channel 2 Global interrupt clear
0x40020404 C   FIELD 05w01 CTCIF2: Channel 2 Transfer Complete clear
0x40020404 C   FIELD 06w01 CHTIF2: Channel 2 Half Transfer clear
0x40020404 C   FIELD 07w01 CTEIF2: Channel 2 Transfer Error clear
0x40020404 C   FIELD 08w01 CGIF3: Channel 3 Global interrupt clear
0x40020404 C   FIELD 09w01 CTCIF3: Channel 3 Transfer Complete clear
0x40020404 C   FIELD 10w01 CHTIF3: Channel 3 Half Transfer clear
0x40020404 C   FIELD 11w01 CTEIF3: Channel 3 Transfer Error clear
0x40020404 C   FIELD 12w01 CGIF4: Channel 4 Global interrupt clear
0x40020404 C   FIELD 13w01 CTCIF4: Channel 4 Transfer Complete clear
0x40020404 C   FIELD 14w01 CHTIF4: Channel 4 Half Transfer clear
0x40020404 C   FIELD 15w01 CTEIF4: Channel 4 Transfer Error clear
0x40020404 C   FIELD 16w01 CGIF5: Channel 5 Global interrupt clear
0x40020404 C   FIELD 17w01 CTCIF5: Channel 5 Transfer Complete clear
0x40020404 C   FIELD 18w01 CHTIF5: Channel 5 Half Transfer clear
0x40020404 C   FIELD 19w01 CTEIF5: Channel 5 Transfer Error clear
0x40020404 C   FIELD 20w01 CGIF6: Channel 6 Global interrupt clear
0x40020404 C   FIELD 21w01 CTCIF6: Channel 6 Transfer Complete clear
0x40020404 C   FIELD 22w01 CHTIF6: Channel 6 Half Transfer clear
0x40020404 C   FIELD 23w01 CTEIF6: Channel 6 Transfer Error clear
0x40020404 C   FIELD 24w01 CGIF7: Channel 7 Global interrupt clear
0x40020404 C   FIELD 25w01 CTCIF7: Channel 7 Transfer Complete clear
0x40020404 C   FIELD 26w01 CHTIF7: Channel 7 Half Transfer clear
0x40020404 C   FIELD 27w01 CTEIF7: Channel 7 Transfer Error clear
0x40020404 C   FIELD 28w01 CGIF8: Channel 8 Global interrupt clear
0x40020404 C   FIELD 29w01 CTCIF8: Channel 8 Transfer Complete clear
0x40020404 C   FIELD 30w01 CHTIF8: Channel 8 Half Transfer clear
0x40020404 C   FIELD 31w01 CTEIF8: Channel 8 Transfer Error clear
0x40020408 B  CLUSTER CH1: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020408 B  REGISTER CR1 (rw): DMA channel 1 configuration register
0x40020408 C   FIELD 00w01 EN: channel enable
0x40020408 C   FIELD 01w01 TCIE: TCIE
0x40020408 C   FIELD 02w01 HTIE: HTIE
0x40020408 C   FIELD 03w01 TEIE: TEIE
0x40020408 C   FIELD 04w01 DIR: DIR
0x40020408 C   FIELD 05w01 CIRC: CIRC
0x40020408 C   FIELD 06w01 PINC: PINC
0x40020408 C   FIELD 07w01 MINC: MINC
0x40020408 C   FIELD 08w02 PSIZE: PSIZE
0x40020408 C   FIELD 10w02 MSIZE: MSIZE
0x40020408 C   FIELD 12w02 PL: PL
0x40020408 C   FIELD 14w01 MEM2MEM: MEM2MEM
0x4002040C B  REGISTER NDTR1 (rw): channel x number of data to transfer register
0x4002040C C   FIELD 00w16 NDT: Number of data items to transfer
0x40020410 B  REGISTER PAR1 (rw): DMA channel x peripheral address register
0x40020410 C   FIELD 00w32 PA: Peripheral address
0x40020414 B  REGISTER MAR1 (rw): DMA channel x memory address register
0x40020414 C   FIELD 00w32 MA: Memory 1 address (used in case of Double buffer mode)
0x4002041C B  CLUSTER CH2: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x4002041C B  REGISTER CR2 (rw): DMA channel 1 configuration register
0x4002041C C   FIELD 00w01 EN: channel enable
0x4002041C C   FIELD 01w01 TCIE: TCIE
0x4002041C C   FIELD 02w01 HTIE: HTIE
0x4002041C C   FIELD 03w01 TEIE: TEIE
0x4002041C C   FIELD 04w01 DIR: DIR
0x4002041C C   FIELD 05w01 CIRC: CIRC
0x4002041C C   FIELD 06w01 PINC: PINC
0x4002041C C   FIELD 07w01 MINC: MINC
0x4002041C C   FIELD 08w02 PSIZE: PSIZE
0x4002041C C   FIELD 10w02 MSIZE: MSIZE
0x4002041C C   FIELD 12w02 PL: PL
0x4002041C C   FIELD 14w01 MEM2MEM: MEM2MEM
0x40020420 B  REGISTER NDTR2 (rw): channel x number of data to transfer register
0x40020420 C   FIELD 00w16 NDT: Number of data items to transfer
0x40020424 B  REGISTER PAR2 (rw): DMA channel x peripheral address register
0x40020424 C   FIELD 00w32 PA: Peripheral address
0x40020428 B  REGISTER MAR2 (rw): DMA channel x memory address register
0x40020428 C   FIELD 00w32 MA: Memory 1 address (used in case of Double buffer mode)
0x40020430 B  CLUSTER CH3: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020430 B  REGISTER CR3 (rw): DMA channel 1 configuration register
0x40020430 C   FIELD 00w01 EN: channel enable
0x40020430 C   FIELD 01w01 TCIE: TCIE
0x40020430 C   FIELD 02w01 HTIE: HTIE
0x40020430 C   FIELD 03w01 TEIE: TEIE
0x40020430 C   FIELD 04w01 DIR: DIR
0x40020430 C   FIELD 05w01 CIRC: CIRC
0x40020430 C   FIELD 06w01 PINC: PINC
0x40020430 C   FIELD 07w01 MINC: MINC
0x40020430 C   FIELD 08w02 PSIZE: PSIZE
0x40020430 C   FIELD 10w02 MSIZE: MSIZE
0x40020430 C   FIELD 12w02 PL: PL
0x40020430 C   FIELD 14w01 MEM2MEM: MEM2MEM
0x40020434 B  REGISTER NDTR3 (rw): channel x number of data to transfer register
0x40020434 C   FIELD 00w16 NDT: Number of data items to transfer
0x40020438 B  REGISTER PAR3 (rw): DMA channel x peripheral address register
0x40020438 C   FIELD 00w32 PA: Peripheral address
0x4002043C B  REGISTER MAR3 (rw): DMA channel x memory address register
0x4002043C C   FIELD 00w32 MA: Memory 1 address (used in case of Double buffer mode)
0x40020444 B  CLUSTER CH4: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020444 B  REGISTER CR4 (rw): DMA channel 1 configuration register
0x40020444 C   FIELD 00w01 EN: channel enable
0x40020444 C   FIELD 01w01 TCIE: TCIE
0x40020444 C   FIELD 02w01 HTIE: HTIE
0x40020444 C   FIELD 03w01 TEIE: TEIE
0x40020444 C   FIELD 04w01 DIR: DIR
0x40020444 C   FIELD 05w01 CIRC: CIRC
0x40020444 C   FIELD 06w01 PINC: PINC
0x40020444 C   FIELD 07w01 MINC: MINC
0x40020444 C   FIELD 08w02 PSIZE: PSIZE
0x40020444 C   FIELD 10w02 MSIZE: MSIZE
0x40020444 C   FIELD 12w02 PL: PL
0x40020444 C   FIELD 14w01 MEM2MEM: MEM2MEM
0x40020448 B  REGISTER NDTR4 (rw): channel x number of data to transfer register
0x40020448 C   FIELD 00w16 NDT: Number of data items to transfer
0x4002044C B  REGISTER PAR4 (rw): DMA channel x peripheral address register
0x4002044C C   FIELD 00w32 PA: Peripheral address
0x40020450 B  REGISTER MAR4 (rw): DMA channel x memory address register
0x40020450 C   FIELD 00w32 MA: Memory 1 address (used in case of Double buffer mode)
0x40020458 B  CLUSTER CH5: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020458 B  REGISTER CR5 (rw): DMA channel 1 configuration register
0x40020458 C   FIELD 00w01 EN: channel enable
0x40020458 C   FIELD 01w01 TCIE: TCIE
0x40020458 C   FIELD 02w01 HTIE: HTIE
0x40020458 C   FIELD 03w01 TEIE: TEIE
0x40020458 C   FIELD 04w01 DIR: DIR
0x40020458 C   FIELD 05w01 CIRC: CIRC
0x40020458 C   FIELD 06w01 PINC: PINC
0x40020458 C   FIELD 07w01 MINC: MINC
0x40020458 C   FIELD 08w02 PSIZE: PSIZE
0x40020458 C   FIELD 10w02 MSIZE: MSIZE
0x40020458 C   FIELD 12w02 PL: PL
0x40020458 C   FIELD 14w01 MEM2MEM: MEM2MEM
0x4002045C B  REGISTER NDTR5 (rw): channel x number of data to transfer register
0x4002045C C   FIELD 00w16 NDT: Number of data items to transfer
0x40020460 B  REGISTER PAR5 (rw): DMA channel x peripheral address register
0x40020460 C   FIELD 00w32 PA: Peripheral address
0x40020464 B  REGISTER MAR5 (rw): DMA channel x memory address register
0x40020464 C   FIELD 00w32 MA: Memory 1 address (used in case of Double buffer mode)
0x4002046C B  CLUSTER CH6: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x4002046C B  REGISTER CR6 (rw): DMA channel 1 configuration register
0x4002046C C   FIELD 00w01 EN: channel enable
0x4002046C C   FIELD 01w01 TCIE: TCIE
0x4002046C C   FIELD 02w01 HTIE: HTIE
0x4002046C C   FIELD 03w01 TEIE: TEIE
0x4002046C C   FIELD 04w01 DIR: DIR
0x4002046C C   FIELD 05w01 CIRC: CIRC
0x4002046C C   FIELD 06w01 PINC: PINC
0x4002046C C   FIELD 07w01 MINC: MINC
0x4002046C C   FIELD 08w02 PSIZE: PSIZE
0x4002046C C   FIELD 10w02 MSIZE: MSIZE
0x4002046C C   FIELD 12w02 PL: PL
0x4002046C C   FIELD 14w01 MEM2MEM: MEM2MEM
0x40020470 B  REGISTER NDTR6 (rw): channel x number of data to transfer register
0x40020470 C   FIELD 00w16 NDT: Number of data items to transfer
0x40020474 B  REGISTER PAR6 (rw): DMA channel x peripheral address register
0x40020474 C   FIELD 00w32 PA: Peripheral address
0x40020478 B  REGISTER MAR6 (rw): DMA channel x memory address register
0x40020478 C   FIELD 00w32 MA: Memory 1 address (used in case of Double buffer mode)
0x40020480 B  CLUSTER CH7: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020480 B  REGISTER CR7 (rw): DMA channel 1 configuration register
0x40020480 C   FIELD 00w01 EN: channel enable
0x40020480 C   FIELD 01w01 TCIE: TCIE
0x40020480 C   FIELD 02w01 HTIE: HTIE
0x40020480 C   FIELD 03w01 TEIE: TEIE
0x40020480 C   FIELD 04w01 DIR: DIR
0x40020480 C   FIELD 05w01 CIRC: CIRC
0x40020480 C   FIELD 06w01 PINC: PINC
0x40020480 C   FIELD 07w01 MINC: MINC
0x40020480 C   FIELD 08w02 PSIZE: PSIZE
0x40020480 C   FIELD 10w02 MSIZE: MSIZE
0x40020480 C   FIELD 12w02 PL: PL
0x40020480 C   FIELD 14w01 MEM2MEM: MEM2MEM
0x40020484 B  REGISTER NDTR7 (rw): channel x number of data to transfer register
0x40020484 C   FIELD 00w16 NDT: Number of data items to transfer
0x40020488 B  REGISTER PAR7 (rw): DMA channel x peripheral address register
0x40020488 C   FIELD 00w32 PA: Peripheral address
0x4002048C B  REGISTER MAR7 (rw): DMA channel x memory address register
0x4002048C C   FIELD 00w32 MA: Memory 1 address (used in case of Double buffer mode)
0x40020494 B  CLUSTER CH8: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020494 B  REGISTER CR8 (rw): DMA channel 1 configuration register
0x40020494 C   FIELD 00w01 EN: channel enable
0x40020494 C   FIELD 01w01 TCIE: TCIE
0x40020494 C   FIELD 02w01 HTIE: HTIE
0x40020494 C   FIELD 03w01 TEIE: TEIE
0x40020494 C   FIELD 04w01 DIR: DIR
0x40020494 C   FIELD 05w01 CIRC: CIRC
0x40020494 C   FIELD 06w01 PINC: PINC
0x40020494 C   FIELD 07w01 MINC: MINC
0x40020494 C   FIELD 08w02 PSIZE: PSIZE
0x40020494 C   FIELD 10w02 MSIZE: MSIZE
0x40020494 C   FIELD 12w02 PL: PL
0x40020494 C   FIELD 14w01 MEM2MEM: MEM2MEM
0x40020498 B  REGISTER NDTR8 (rw): channel x number of data to transfer register
0x40020498 C   FIELD 00w16 NDT: Number of data items to transfer
0x4002049C B  REGISTER PAR8 (rw): DMA channel x peripheral address register
0x4002049C C   FIELD 00w32 PA: Peripheral address
0x400204A0 B  REGISTER MAR8 (rw): DMA channel x memory address register
0x400204A0 C   FIELD 00w32 MA: Memory 1 address (used in case of Double buffer mode)
0x40020800 A PERIPHERAL DMAMUX
0x40020800 B  REGISTER CCR0 (rw): DMA Multiplexer Channel 0 Control register
0x40020800 C   FIELD 00w07 DMAREQ_ID: Input DMA request line selected
0x40020800 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020800 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020800 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020800 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020800 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020800 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020804 B  REGISTER CCR1 (rw): DMA Multiplexer Channel 1 Control register
0x40020804 C   FIELD 00w07 DMAREQ_ID: Input DMA request line selected
0x40020804 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020804 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020804 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020804 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020804 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020804 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020808 B  REGISTER CCR2 (rw): DMA Multiplexer Channel 2 Control register
0x40020808 C   FIELD 00w07 DMAREQ_ID: Input DMA request line selected
0x40020808 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020808 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020808 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020808 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020808 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020808 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x4002080C B  REGISTER CCR3 (rw): DMA Multiplexer Channel 3 Control register
0x4002080C C   FIELD 00w07 DMAREQ_ID: Input DMA request line selected
0x4002080C C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x4002080C C   FIELD 09w01 EGE: Event generation enable/disable
0x4002080C C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x4002080C C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x4002080C C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x4002080C C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020810 B  REGISTER CCR4 (rw): DMA Multiplexer Channel 4 Control register
0x40020810 C   FIELD 00w07 DMAREQ_ID: Input DMA request line selected
0x40020810 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020810 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020810 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020810 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020810 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020810 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020814 B  REGISTER CCR5 (rw): DMA Multiplexer Channel 5 Control register
0x40020814 C   FIELD 00w07 DMAREQ_ID: Input DMA request line selected
0x40020814 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020814 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020814 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020814 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020814 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020814 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020818 B  REGISTER CCR6 (rw): DMA Multiplexer Channel 6 Control register
0x40020818 C   FIELD 00w07 DMAREQ_ID: Input DMA request line selected
0x40020818 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020818 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020818 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020818 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020818 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020818 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x4002081C B  REGISTER CCR7 (rw): DMA Multiplexer Channel 7 Control register
0x4002081C C   FIELD 00w07 DMAREQ_ID: Input DMA request line selected
0x4002081C C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x4002081C C   FIELD 09w01 EGE: Event generation enable/disable
0x4002081C C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x4002081C C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x4002081C C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x4002081C C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020820 B  REGISTER CCR8 (rw): DMA Multiplexer Channel 8 Control register
0x40020820 C   FIELD 00w07 DMAREQ_ID: Input DMA request line selected
0x40020820 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020820 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020820 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020820 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020820 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020820 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020824 B  REGISTER CCR9 (rw): DMA Multiplexer Channel 9 Control register
0x40020824 C   FIELD 00w07 DMAREQ_ID: Input DMA request line selected
0x40020824 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020824 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020824 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020824 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020824 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020824 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020828 B  REGISTER CCR10 (rw): DMA Multiplexer Channel 10 Control register
0x40020828 C   FIELD 00w07 DMAREQ_ID: Input DMA request line selected
0x40020828 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020828 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020828 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020828 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020828 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020828 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x4002082C B  REGISTER CCR11 (rw): DMA Multiplexer Channel 11 Control register
0x4002082C C   FIELD 00w07 DMAREQ_ID: Input DMA request line selected
0x4002082C C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x4002082C C   FIELD 09w01 EGE: Event generation enable/disable
0x4002082C C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x4002082C C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x4002082C C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x4002082C C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020830 B  REGISTER CCR12 (rw): DMA Multiplexer Channel 12 Control register
0x40020830 C   FIELD 00w07 DMAREQ_ID: Input DMA request line selected
0x40020830 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020830 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020830 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020830 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020830 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020830 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020834 B  REGISTER CCR13 (rw): DMA Multiplexer Channel 13 Control register
0x40020834 C   FIELD 00w07 DMAREQ_ID: Input DMA request line selected
0x40020834 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020834 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020834 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020834 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020834 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020834 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020838 B  REGISTER CCR14 (rw): DMA Multiplexer Channel 14 Control register
0x40020838 C   FIELD 00w07 DMAREQ_ID: Input DMA request line selected
0x40020838 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020838 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020838 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020838 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020838 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020838 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x4002083C B  REGISTER CCR15 (rw): DMA Multiplexer Channel 15 Control register
0x4002083C C   FIELD 00w07 DMAREQ_ID: Input DMA request line selected
0x4002083C C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x4002083C C   FIELD 09w01 EGE: Event generation enable/disable
0x4002083C C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x4002083C C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x4002083C C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x4002083C C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020880 B  REGISTER CSR (ro): DMAMUX request line multiplexer interrupt channel status register
0x40020880 C   FIELD 00w16 SOF: Synchronization overrun event flag
0x40020884 B  REGISTER CFR (wo): DMAMUX request line multiplexer interrupt clear flag register
0x40020884 C   FIELD 00w16 CSOF: Clear synchronization overrun event flag
0x40020900 B  REGISTER RGCR0 (rw): DMAMux - DMA request generator channel x control register
0x40020900 C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x40020900 C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x40020900 C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x40020900 C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x40020900 C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x40020904 B  REGISTER RGCR1 (rw): DMAMux - DMA request generator channel x control register
0x40020904 C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x40020904 C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x40020904 C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x40020904 C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x40020904 C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x40020908 B  REGISTER RGCR2 (rw): DMAMux - DMA request generator channel x control register
0x40020908 C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x40020908 C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x40020908 C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x40020908 C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x40020908 C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x4002090C B  REGISTER RGCR3 (rw): DMAMux - DMA request generator channel x control register
0x4002090C C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x4002090C C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x4002090C C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x4002090C C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x4002090C C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x40020940 B  REGISTER RGSR (ro): DMAMux - DMA request generator status register
0x40020940 C   FIELD 00w04 OF: Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register.
0x40020944 B  REGISTER RGCFR (wo): DMAMux - DMA request generator clear flag register
0x40020944 C   FIELD 00w04 COF: Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register.
0x40020C00 A PERIPHERAL CORDIC
0x40020C00 B  REGISTER CSR (rw): CORDIC Control Status register
0x40020C00 C   FIELD 00w04 FUNC: FUNC
0x40020C00 C   FIELD 04w04 PRECISION: Precision (number of iterations/cycles) required
0x40020C00 C   FIELD 08w03 SCALE: Scaling factor (2^-n for arguments, 2^n for results)
0x40020C00 C   FIELD 16w01 IEN: IEN
0x40020C00 C   FIELD 17w01 DMAREN: DMAREN
0x40020C00 C   FIELD 18w01 DMAWEN: DMAWEN
0x40020C00 C   FIELD 19w01 NRES: NRES
0x40020C00 C   FIELD 20w01 NARGS: NARGS
0x40020C00 C   FIELD 21w01 RESSIZE: RESSIZE
0x40020C00 C   FIELD 22w01 ARGSIZE: ARGSIZE
0x40020C00 C   FIELD 31w01 RRDY: RRDY
0x40020C04 B  REGISTER WDATA (rw): CORDIC argument register
0x40020C04 C   FIELD 00w32 ARG: ARG
0x40020C08 B  REGISTER RDATA (ro): CORDIC result register
0x40020C08 C   FIELD 00w32 RES: RES
0x40021000 A PERIPHERAL RCC
0x40021000 B  REGISTER CR: Clock control register
0x40021000 C   FIELD 08w01 HSION (rw): HSI16 clock enable Set and cleared by software. Cleared by hardware to stop the HSI16 oscillator when entering Stop, Standby or Shutdown mode. Set by hardware to force the HSI16 oscillator ON when STOPWUCK=1 or HSIASFS = 1 when leaving Stop modes, or in case of failure of the HSE crystal oscillator. This bit is set by hardware if the HSI16 is used directly or indirectly as system clock.
0x40021000 C   FIELD 09w01 HSIKERON (rw): HSI16 always enable for peripheral kernels. Set and cleared by software to force HSI16 ON even in Stop modes. The HSI16 can only feed USARTs and I<sup>2</sup>Cs peripherals configured with HSI16 as kernel clock. Keeping the HSI16 ON in Stop mode allows to avoid slowing down the communication speed because of the HSI16 startup time. This bit has no effect on HSION value.
0x40021000 C   FIELD 10w01 HSIRDY (ro): HSI16 clock ready flag Set by hardware to indicate that HSI16 oscillator is stable. This bit is set only when HSI16 is enabled by software by setting HSION. Note: Once the HSION bit is cleared, HSIRDY goes low after 6 HSI16 clock cycles.
0x40021000 C   FIELD 16w01 HSEON (rw): HSE clock enable Set and cleared by software. Cleared by hardware to stop the HSE oscillator when entering Stop, Standby or Shutdown mode. This bit cannot be reset if the HSE oscillator is used directly or indirectly as the system clock.
0x40021000 C   FIELD 17w01 HSERDY (ro): HSE clock ready flag Set by hardware to indicate that the HSE oscillator is stable. Note: Once the HSEON bit is cleared, HSERDY goes low after 6 HSE clock cycles.
0x40021000 C   FIELD 18w01 HSEBYP (rw): HSE crystal oscillator bypass Set and cleared by software to bypass the oscillator with an external clock. The external clock must be enabled with the HSEON bit set, to be used by the device. The HSEBYP bit can be written only if the HSE oscillator is disabled.
0x40021000 C   FIELD 19w01 CSSON (rw): Clock security system enable Set by software to enable the clock security system. When CSSON is set, the clock detector is enabled by hardware when the HSE oscillator is ready, and disabled by hardware if a HSE clock failure is detected. This bit is set only and is cleared by reset.
0x40021000 C   FIELD 24w01 PLLON (rw): Main PLL enable Set and cleared by software to enable the main PLL. Cleared by hardware when entering Stop, Standby or Shutdown mode. This bit cannot be reset if the PLL clock is used as the system clock.
0x40021000 C   FIELD 25w01 PLLRDY (ro): Main PLL clock ready flag Set by hardware to indicate that the main PLL is locked.
0x40021004 B  REGISTER ICSCR: Internal clock sources calibration register
0x40021004 C   FIELD 16w08 HSICAL (ro): HSI16 clock calibration These bits are initialized at startup with the factory-programmed HSI16 calibration trim value. When HSITRIM is written, HSICAL is updated with the sum of HSITRIM and the factory trim value.
0x40021004 C   FIELD 24w07 HSITRIM (rw): HSI16 clock trimming These bits provide an additional user-programmable trimming value that is added to the HSICAL[7:0] bits. It can be programmed to adjust to variations in voltage and temperature that influence the frequency of the HSI16. The default value is 16, which, when added to the HSICAL value, should trim the HSI16 to 16 MHz 1 %.
0x40021008 B  REGISTER CFGR: Clock configuration register
0x40021008 C   FIELD 00w02 SW (rw): System clock switch Set and cleared by software to select system clock source (SYSCLK). Configured by hardware to force HSI16 oscillator selection when exiting stop and standby modes or in case of failure of the HSE oscillator.
0x40021008 C   FIELD 02w02 SWS (ro): System clock switch status Set and cleared by hardware to indicate which clock source is used as system clock.
0x40021008 C   FIELD 04w04 HPRE (rw): AHB prescaler Set and cleared by software to control the division factor of the AHB clock. Note: Depending on the device voltage range, the software has to set correctly these bits to ensure that the system frequency does not exceed the maximum allowed frequency (for more details please refer to Section 6.1.5: Dynamic voltage scaling management). After a write operation to these bits and before decreasing the voltage range, this register must be read to be sure that the new value has been taken into account. 0xxx: SYSCLK not divided
0x40021008 C   FIELD 08w03 PPRE1 (rw): APB1 prescaler Set and cleared by software to control the division factor of the APB1 clock (PCLK1). 0xx: HCLK not divided
0x40021008 C   FIELD 11w03 PPRE2 (rw): APB2 prescaler Set and cleared by software to control the division factor of the APB2 clock (PCLK2). 0xx: HCLK not divided
0x40021008 C   FIELD 24w04 MCOSEL (rw): Microcontroller clock output Set and cleared by software. Others: Reserved Note: This clock output may have some truncated cycles at startup or during MCO clock source switching.
0x40021008 C   FIELD 28w03 MCOPRE (rw): Microcontroller clock output prescaler These bits are set and cleared by software. It is highly recommended to change this prescaler before MCO output is enabled. Others: not allowed
0x4002100C B  REGISTER PLLCFGR: PLL configuration register
0x4002100C C   FIELD 00w02 PLLSRC (rw): Main PLL entry clock source Set and cleared by software to select PLL clock source. These bits can be written only when PLL is disabled. In order to save power, when no PLL is used, the value of PLLSRC should be 00.
0x4002100C C   FIELD 04w04 PLLM (rw): Division factor for the main PLL input clock Set and cleared by software to divide the PLL input clock before the VCO. These bits can be written only when all PLLs are disabled. VCO input frequency = PLL input clock frequency / PLLM with 1 <= PLLM <= 16 ... Note: The software has to set these bits correctly to ensure that the VCO input frequency is within the range defined in the device datasheet.
0x4002100C C   FIELD 08w07 PLLN (rw): Main PLL multiplication factor for VCO Set and cleared by software to control the multiplication factor of the VCO. These bits can be written only when the PLL is disabled. VCO output frequency = VCO input frequency x PLLN with 8 =< PLLN =< 127 ... ... Note: The software has to set correctly these bits to assure that the VCO output frequency is within the range defined in the device datasheet.
0x4002100C C   FIELD 16w01 PLLPEN (rw): Main PLL PLL P clock output enable Set and reset by software to enable the PLL P clock output of the PLL. In order to save power, when the PLL P clock output of the PLL is not used, the value of PLLPEN should be 0.
0x4002100C C   FIELD 17w01 PLLP (rw): Main PLL division factor for PLL P clock. Set and cleared by software to control the frequency of the main PLL output clock PLL P clock. These bits can be written only if PLL is disabled. When the PLLPDIV[4:0] is set to 00000PLL P output clock frequency = VCO frequency / PLLP with PLLP =7, or 17 Note: The software has to set these bits correctly not to exceed 170 MHz on this domain.
0x4002100C C   FIELD 20w01 PLLQEN (rw): Main PLL Q clock output enable Set and reset by software to enable the PLL Q clock output of the PLL. In order to save power, when the PLL Q clock output of the PLL is not used, the value of PLLQEN should be 0.
0x4002100C C   FIELD 21w02 PLLQ (rw): Main PLL division factor for PLL Q clock. Set and cleared by software to control the frequency of the main PLL output clock PLL Q clock. This output can be selected for USB, RNG, SAI (48 MHz clock). These bits can be written only if PLL is disabled. PLL Q output clock frequency = VCO frequency / PLLQ with PLLQ = 2, 4, 6, or 8 Note: The software has to set these bits correctly not to exceed 170 MHz on this domain.
0x4002100C C   FIELD 24w01 PLLREN (rw): PLL R clock output enable Set and reset by software to enable the PLL R clock output of the PLL (used as system clock). This bit cannot be written when PLL R clock output of the PLL is used as System Clock. In order to save power, when the PLL R clock output of the PLL is not used, the value of PLLREN should be 0.
0x4002100C C   FIELD 25w02 PLLR (rw): Main PLL division factor for PLL R clock (system clock) Set and cleared by software to control the frequency of the main PLL output clock PLLCLK. This output can be selected as system clock. These bits can be written only if PLL is disabled. PLL R output clock frequency = VCO frequency / PLLR with PLLR = 2, 4, 6, or 8 Note: The software has to set these bits correctly not to exceed 170 MHz on this domain.
0x4002100C C   FIELD 27w05 PLLPDIV (rw): Main PLLP division factor Set and cleared by software to control the PLL P frequency. PLL P output clock frequency = VCO frequency / PLLPDIV. ....
0x40021018 B  REGISTER CIER: Clock interrupt enable register
0x40021018 C   FIELD 00w01 LSIRDYIE (rw): LSI ready interrupt enable Set and cleared by software to enable/disable interrupt caused by the LSI oscillator stabilization.
0x40021018 C   FIELD 01w01 LSERDYIE (rw): LSE ready interrupt enable Set and cleared by software to enable/disable interrupt caused by the LSE oscillator stabilization.
0x40021018 C   FIELD 03w01 HSIRDYIE (rw): HSI16 ready interrupt enable Set and cleared by software to enable/disable interrupt caused by the HSI16 oscillator stabilization.
0x40021018 C   FIELD 04w01 HSERDYIE (rw): HSE ready interrupt enable Set and cleared by software to enable/disable interrupt caused by the HSE oscillator stabilization.
0x40021018 C   FIELD 05w01 PLLRDYIE (rw): PLL ready interrupt enable Set and cleared by software to enable/disable interrupt caused by PLL lock.
0x40021018 C   FIELD 09w01 LSECSSIE (rw): LSE clock security system interrupt enable Set and cleared by software to enable/disable interrupt caused by the clock security system on LSE.
0x40021018 C   FIELD 10w01 HSI48RDYIE (rw): HSI48 ready interrupt enable Set and cleared by software to enable/disable interrupt caused by the internal HSI48 oscillator.
0x4002101C B  REGISTER CIFR: Clock interrupt flag register
0x4002101C C   FIELD 00w01 LSIRDYF (ro): LSI ready interrupt flag Set by hardware when the LSI clock becomes stable and LSIRDYDIE is set. Cleared by software setting the LSIRDYC bit.
0x4002101C C   FIELD 01w01 LSERDYF (ro): LSE ready interrupt flag Set by hardware when the LSE clock becomes stable and LSERDYDIE is set. Cleared by software setting the LSERDYC bit.
0x4002101C C   FIELD 03w01 HSIRDYF (ro): HSI16 ready interrupt flag Set by hardware when the HSI16 clock becomes stable and HSIRDYDIE is set in a response to setting the HSION (refer to Clock control register (RCC_CR)). When HSION is not set but the HSI16 oscillator is enabled by the peripheral through a clock request, this bit is not set and no interrupt is generated. Cleared by software setting the HSIRDYC bit.
0x4002101C C   FIELD 04w01 HSERDYF (ro): HSE ready interrupt flag Set by hardware when the HSE clock becomes stable and HSERDYDIE is set. Cleared by software setting the HSERDYC bit.
0x4002101C C   FIELD 05w01 PLLRDYF (ro): PLL ready interrupt flag Set by hardware when the PLL locks and PLLRDYDIE is set. Cleared by software setting the PLLRDYC bit.
0x4002101C C   FIELD 08w01 CSSF (ro): Clock security system interrupt flag Set by hardware when a failure is detected in the HSE oscillator. Cleared by software setting the CSSC bit.
0x4002101C C   FIELD 09w01 LSECSSF (ro): LSE Clock security system interrupt flag Set by hardware when a failure is detected in the LSE oscillator. Cleared by software setting the LSECSSC bit.
0x4002101C C   FIELD 10w01 HSI48RDYF (ro): HSI48 ready interrupt flag Set by hardware when the HSI48 clock becomes stable and HSI48RDYIE is set in a response to setting the HSI48ON (refer to Clock recovery RC register (RCC_CRRCR)). Cleared by software setting the HSI48RDYC bit.
0x40021020 B  REGISTER CICR: Clock interrupt clear register
0x40021020 C   FIELD 00w01 LSIRDYC (wo): LSI ready interrupt clear This bit is set by software to clear the LSIRDYF flag.
0x40021020 C   FIELD 01w01 LSERDYC (wo): LSE ready interrupt clear This bit is set by software to clear the LSERDYF flag.
0x40021020 C   FIELD 03w01 HSIRDYC (wo): HSI16 ready interrupt clear This bit is set software to clear the HSIRDYF flag.
0x40021020 C   FIELD 04w01 HSERDYC (wo): HSE ready interrupt clear This bit is set by software to clear the HSERDYF flag.
0x40021020 C   FIELD 05w01 PLLRDYC (wo): PLL ready interrupt clear This bit is set by software to clear the PLLRDYF flag.
0x40021020 C   FIELD 08w01 CSSC (wo): Clock security system interrupt clear This bit is set by software to clear the CSSF flag.
0x40021020 C   FIELD 09w01 LSECSSC (wo): LSE Clock security system interrupt clear This bit is set by software to clear the LSECSSF flag.
0x40021020 C   FIELD 10w01 HSI48RDYC (wo): HSI48 oscillator ready interrupt clear This bit is set by software to clear the HSI48RDYF flag.
0x40021028 B  REGISTER AHB1RSTR: AHB1 peripheral reset register
0x40021028 C   FIELD 00w01 DMA1RST (rw): DMA1 reset Set and cleared by software.
0x40021028 C   FIELD 01w01 DMA2RST (rw): DMA2 reset Set and cleared by software.
0x40021028 C   FIELD 02w01 DMAMUX1RST (rw): Set and cleared by software.
0x40021028 C   FIELD 03w01 CORDICRST (rw): Set and cleared by software
0x40021028 C   FIELD 04w01 FMACRST (rw): Set and cleared by software
0x40021028 C   FIELD 08w01 FLASHRST (rw): Flash memory interface reset Set and cleared by software. This bit can be activated only when the Flash memory is in power down mode.
0x40021028 C   FIELD 12w01 CRCRST (rw): CRC reset Set and cleared by software.
0x4002102C B  REGISTER AHB2RSTR: AHB2 peripheral reset register
0x4002102C C   FIELD 00w01 GPIOARST (rw): IO port A reset Set and cleared by software.
0x4002102C C   FIELD 01w01 GPIOBRST (rw): IO port B reset Set and cleared by software.
0x4002102C C   FIELD 02w01 GPIOCRST (rw): IO port C reset Set and cleared by software.
0x4002102C C   FIELD 03w01 GPIODRST (rw): IO port D reset Set and cleared by software.
0x4002102C C   FIELD 04w01 GPIOERST (rw): IO port E reset Set and cleared by software.
0x4002102C C   FIELD 05w01 GPIOFRST (rw): IO port F reset Set and cleared by software.
0x4002102C C   FIELD 06w01 GPIOGRST (rw): IO port G reset Set and cleared by software.
0x4002102C C   FIELD 13w01 ADC12RST (rw): ADC12 reset Set and cleared by software.
0x4002102C C   FIELD 14w01 ADC345RST (rw): ADC345 reset Set and cleared by software.
0x4002102C C   FIELD 16w01 DAC1RST (rw): DAC1 reset Set and cleared by software.
0x4002102C C   FIELD 17w01 DAC2RST (rw): DAC2 reset Set and cleared by software.
0x4002102C C   FIELD 18w01 DAC3RST (rw): DAC3 reset Set and cleared by software.
0x4002102C C   FIELD 19w01 DAC4RST (rw): DAC4 reset Set and cleared by software.
0x4002102C C   FIELD 24w01 AESRST (rw): AESRST reset Set and cleared by software.
0x4002102C C   FIELD 26w01 RNGRST (rw): RNG reset Set and cleared by software.
0x40021030 B  REGISTER AHB3RSTR: AHB3 peripheral reset register
0x40021030 C   FIELD 00w01 FMCRST (rw): Flexible static memory controller reset Set and cleared by software.
0x40021030 C   FIELD 08w01 QSPIRST (rw): QUADSPI reset Set and cleared by software.
0x40021038 B  REGISTER APB1RSTR1: APB1 peripheral reset register 1
0x40021038 C   FIELD 00w01 TIM2RST (rw): TIM2 timer reset Set and cleared by software.
0x40021038 C   FIELD 01w01 TIM3RST (rw): TIM3 timer reset Set and cleared by software.
0x40021038 C   FIELD 02w01 TIM4RST (rw): TIM3 timer reset Set and cleared by software.
0x40021038 C   FIELD 03w01 TIM5RST (rw): TIM5 timer reset Set and cleared by software.
0x40021038 C   FIELD 04w01 TIM6RST (rw): TIM6 timer reset Set and cleared by software.
0x40021038 C   FIELD 05w01 TIM7RST (rw): TIM7 timer reset Set and cleared by software.
0x40021038 C   FIELD 08w01 CRSRST (rw): CRS reset Set and cleared by software.
0x40021038 C   FIELD 14w01 SPI2RST (rw): SPI2 reset Set and cleared by software.
0x40021038 C   FIELD 15w01 SPI3RST (rw): SPI3 reset Set and cleared by software.
0x40021038 C   FIELD 17w01 USART2RST (rw): USART2 reset Set and cleared by software.
0x40021038 C   FIELD 18w01 USART3RST (rw): USART3 reset Set and cleared by software.
0x40021038 C   FIELD 19w01 UART4RST (rw): UART4 reset Set and cleared by software.
0x40021038 C   FIELD 20w01 UART5RST (rw): UART5 reset Set and cleared by software.
0x40021038 C   FIELD 21w01 I2C1RST (rw): I2C1 reset Set and cleared by software.
0x40021038 C   FIELD 22w01 I2C2RST (rw): I2C2 reset Set and cleared by software.
0x40021038 C   FIELD 23w01 USBRST (rw): USB device reset Set and reset by software.
0x40021038 C   FIELD 25w01 FDCANRST (rw): FDCAN reset Set and reset by software.
0x40021038 C   FIELD 28w01 PWRRST (rw): Power interface reset Set and cleared by software.
0x40021038 C   FIELD 30w01 I2C3RST (rw): I2C3 reset Set and cleared by software.
0x40021038 C   FIELD 31w01 LPTIM1RST (rw): Low Power Timer 1 reset Set and cleared by software.
0x4002103C B  REGISTER APB1RSTR2: APB1 peripheral reset register 2
0x4002103C C   FIELD 00w01 LPUART1RST (rw): Low-power UART 1 reset Set and cleared by software.
0x4002103C C   FIELD 01w01 I2C4RST (rw): I2C4 reset Set and cleared by software
0x4002103C C   FIELD 08w01 UCPD1RST (rw): UCPD1 reset Set and cleared by software.
0x40021040 B  REGISTER APB2RSTR: APB2 peripheral reset register
0x40021040 C   FIELD 00w01 SYSCFGRST (rw): SYSCFG + COMP + OPAMP + VREFBUF reset
0x40021040 C   FIELD 11w01 TIM1RST (rw): TIM1 timer reset Set and cleared by software.
0x40021040 C   FIELD 12w01 SPI1RST (rw): SPI1 reset Set and cleared by software.
0x40021040 C   FIELD 13w01 TIM8RST (rw): TIM8 timer reset Set and cleared by software.
0x40021040 C   FIELD 14w01 USART1RST (rw): USART1 reset Set and cleared by software.
0x40021040 C   FIELD 15w01 SPI4RST (rw): SPI4 reset Set and cleared by software.
0x40021040 C   FIELD 16w01 TIM15RST (rw): TIM15 timer reset Set and cleared by software.
0x40021040 C   FIELD 17w01 TIM16RST (rw): TIM16 timer reset Set and cleared by software.
0x40021040 C   FIELD 18w01 TIM17RST (rw): TIM17 timer reset Set and cleared by software.
0x40021040 C   FIELD 20w01 TIM20RST (rw): TIM20 reset Set and cleared by software.
0x40021040 C   FIELD 21w01 SAI1RST (rw): Serial audio interface 1 (SAI1) reset Set and cleared by software.
0x40021040 C   FIELD 26w01 HRTIM1RST (rw): HRTIM1 reset Set and cleared by software.
0x40021048 B  REGISTER AHB1ENR: AHB1 peripheral clock enable register
0x40021048 C   FIELD 00w01 DMA1EN (rw): DMA1 clock enable Set and cleared by software.
0x40021048 C   FIELD 01w01 DMA2EN (rw): DMA2 clock enable Set and cleared by software.
0x40021048 C   FIELD 02w01 DMAMUX1EN (rw): DMAMUX1 clock enable Set and reset by software.
0x40021048 C   FIELD 03w01 CORDICEN (rw): CORDIC clock enable Set and reset by software.
0x40021048 C   FIELD 04w01 FMACEN (rw): FMAC enable Set and reset by software.
0x40021048 C   FIELD 08w01 FLASHEN (rw): Flash memory interface clock enable Set and cleared by software. This bit can be disabled only when the Flash is in power down mode.
0x40021048 C   FIELD 12w01 CRCEN (rw): CRC clock enable Set and cleared by software.
0x4002104C B  REGISTER AHB2ENR: AHB2 peripheral clock enable register
0x4002104C C   FIELD 00w01 GPIOAEN (rw): IO port A clock enable Set and cleared by software.
0x4002104C C   FIELD 01w01 GPIOBEN (rw): IO port B clock enable Set and cleared by software.
0x4002104C C   FIELD 02w01 GPIOCEN (rw): IO port C clock enable Set and cleared by software.
0x4002104C C   FIELD 03w01 GPIODEN (rw): IO port D clock enable Set and cleared by software.
0x4002104C C   FIELD 04w01 GPIOEEN (rw): IO port E clock enable Set and cleared by software.
0x4002104C C   FIELD 05w01 GPIOFEN (rw): IO port F clock enable Set and cleared by software.
0x4002104C C   FIELD 06w01 GPIOGEN (rw): IO port G clock enable Set and cleared by software.
0x4002104C C   FIELD 13w01 ADC12EN (rw): ADC12 clock enable Set and cleared by software.
0x4002104C C   FIELD 14w01 ADC345EN (rw): ADC345 clock enable Set and cleared by software
0x4002104C C   FIELD 16w01 DAC1EN (rw): DAC1 clock enable Set and cleared by software.
0x4002104C C   FIELD 17w01 DAC2EN (rw): DAC2 clock enable Set and cleared by software.
0x4002104C C   FIELD 18w01 DAC3EN (rw): DAC3 clock enable Set and cleared by software.
0x4002104C C   FIELD 19w01 DAC4EN (rw): DAC4 clock enable Set and cleared by software.
0x4002104C C   FIELD 24w01 AESEN (rw): AES clock enable Set and cleared by software.
0x4002104C C   FIELD 26w01 RNGEN (rw): RNG enable Set and cleared by software.
0x40021050 B  REGISTER AHB3ENR: AHB3 peripheral clock enable register
0x40021050 C   FIELD 00w01 FMCEN (rw): Flexible static memory controller clock enable Set and cleared by software.
0x40021050 C   FIELD 08w01 QSPIEN (rw): QUADSPI memory interface clock enable Set and cleared by software.
0x40021058 B  REGISTER APB1ENR1: APB1 peripheral clock enable register 1
0x40021058 C   FIELD 00w01 TIM2EN (rw): TIM2 timer clock enable Set and cleared by software.
0x40021058 C   FIELD 01w01 TIM3EN (rw): TIM3 timer clock enable Set and cleared by software.
0x40021058 C   FIELD 02w01 TIM4EN (rw): TIM4 timer clock enable Set and cleared by software.
0x40021058 C   FIELD 03w01 TIM5EN (rw): TIM5 timer clock enable Set and cleared by software.
0x40021058 C   FIELD 04w01 TIM6EN (rw): TIM6 timer clock enable Set and cleared by software.
0x40021058 C   FIELD 05w01 TIM7EN (rw): TIM7 timer clock enable Set and cleared by software.
0x40021058 C   FIELD 08w01 CRSEN (rw): CRS Recovery System clock enable Set and cleared by software.
0x40021058 C   FIELD 10w01 RTCAPBEN (rw): RTC APB clock enable Set and cleared by software
0x40021058 C   FIELD 11w01 WWDGEN (rw): Window watchdog clock enable Set by software to enable the window watchdog clock. Reset by hardware system reset. This bit can also be set by hardware if the WWDG_SW option bit is reset.
0x40021058 C   FIELD 14w01 SPI2EN (rw): SPI2 clock enable Set and cleared by software.
0x40021058 C   FIELD 15w01 SPI3EN (rw): SPI3 clock enable Set and cleared by software.
0x40021058 C   FIELD 17w01 USART2EN (rw): USART2 clock enable Set and cleared by software.
0x40021058 C   FIELD 18w01 USART3EN (rw): USART3 clock enable Set and cleared by software.
0x40021058 C   FIELD 19w01 UART4EN (rw): UART4 clock enable Set and cleared by software.
0x40021058 C   FIELD 20w01 UART5EN (rw): UART5 clock enable Set and cleared by software.
0x40021058 C   FIELD 21w01 I2C1EN (rw): I2C1 clock enable Set and cleared by software.
0x40021058 C   FIELD 22w01 I2C2EN (rw): I2C2 clock enable Set and cleared by software.
0x40021058 C   FIELD 23w01 USBEN (rw): USB device clock enable Set and cleared by software.
0x40021058 C   FIELD 25w01 FDCANEN (rw): FDCAN clock enable Set and cleared by software.
0x40021058 C   FIELD 28w01 PWREN (rw): Power interface clock enable Set and cleared by software.
0x40021058 C   FIELD 30w01 I2C3EN (rw): I2C3 clock enable Set and cleared by software.
0x40021058 C   FIELD 31w01 LPTIM1EN (rw): Low power timer 1 clock enable Set and cleared by software.
0x4002105C B  REGISTER APB1ENR2: APB1 peripheral clock enable register 2
0x4002105C C   FIELD 00w01 LPUART1EN (rw): Low power UART 1 clock enable Set and cleared by software.
0x4002105C C   FIELD 01w01 I2C4EN (rw): I2C4 clock enable Set and cleared by software
0x4002105C C   FIELD 08w01 UCPD1EN (rw): UCPD1 clock enable Set and cleared by software.
0x40021060 B  REGISTER APB2ENR: APB2 peripheral clock enable register
0x40021060 C   FIELD 00w01 SYSCFGEN (rw): SYSCFG + COMP + VREFBUF + OPAMP clock enable Set and cleared by software.
0x40021060 C   FIELD 11w01 TIM1EN (rw): TIM1 timer clock enable Set and cleared by software.
0x40021060 C   FIELD 12w01 SPI1EN (rw): SPI1 clock enable Set and cleared by software.
0x40021060 C   FIELD 13w01 TIM8EN (rw): TIM8 timer clock enable Set and cleared by software.
0x40021060 C   FIELD 14w01 USART1EN (rw): USART1clock enable Set and cleared by software.
0x40021060 C   FIELD 15w01 SPI4EN (rw): SPI4 clock enable Set and cleared by software.
0x40021060 C   FIELD 16w01 TIM15EN (rw): TIM15 timer clock enable Set and cleared by software.
0x40021060 C   FIELD 17w01 TIM16EN (rw): TIM16 timer clock enable Set and cleared by software.
0x40021060 C   FIELD 18w01 TIM17EN (rw): TIM17 timer clock enable Set and cleared by software.
0x40021060 C   FIELD 20w01 TIM20EN (rw): TIM20 timer clock enable Set and cleared by software.
0x40021060 C   FIELD 21w01 SAI1EN (rw): SAI1 clock enable Set and cleared by software.
0x40021060 C   FIELD 26w01 HRTIM1EN (rw): HRTIM1 clock enable Set and cleared by software.
0x40021068 B  REGISTER AHB1SMENR: AHB1 peripheral clocks enable in Sleep and Stop modes register
0x40021068 C   FIELD 00w01 DMA1SMEN (rw): DMA1 clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021068 C   FIELD 01w01 DMA2SMEN (rw): DMA2 clocks enable during Sleep and Stop modes Set and cleared by software during Sleep mode.
0x40021068 C   FIELD 02w01 DMAMUX1SMEN (rw): DMAMUX1 clock enable during Sleep and Stop modes. Set and cleared by software.
0x40021068 C   FIELD 03w01 CORDICSMEN (rw): CORDICSM clock enable. Set and cleared by software.
0x40021068 C   FIELD 04w01 FMACSMEN (rw): FMACSM clock enable. Set and cleared by software.
0x40021068 C   FIELD 08w01 FLASHSMEN (rw): Flash memory interface clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021068 C   FIELD 09w01 SRAM1SMEN (rw): SRAM1 interface clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021068 C   FIELD 12w01 CRCSMEN (rw): CRC clocks enable during Sleep and Stop modes Set and cleared by software.
0x4002106C B  REGISTER AHB2SMENR: AHB2 peripheral clocks enable in Sleep and Stop modes register
0x4002106C C   FIELD 00w01 GPIOASMEN (rw): IO port A clocks enable during Sleep and Stop modes Set and cleared by software.
0x4002106C C   FIELD 01w01 GPIOBSMEN (rw): IO port B clocks enable during Sleep and Stop modes Set and cleared by software.
0x4002106C C   FIELD 02w01 GPIOCSMEN (rw): IO port C clocks enable during Sleep and Stop modes Set and cleared by software.
0x4002106C C   FIELD 03w01 GPIODSMEN (rw): IO port D clocks enable during Sleep and Stop modes Set and cleared by software.
0x4002106C C   FIELD 04w01 GPIOESMEN (rw): IO port E clocks enable during Sleep and Stop modes Set and cleared by software.
0x4002106C C   FIELD 05w01 GPIOFSMEN (rw): IO port F clocks enable during Sleep and Stop modes Set and cleared by software.
0x4002106C C   FIELD 06w01 GPIOGSMEN (rw): IO port G clocks enable during Sleep and Stop modes Set and cleared by software.
0x4002106C C   FIELD 09w01 CCMSRAMSMEN (rw): CCM SRAM interface clocks enable during Sleep and Stop modes Set and cleared by software.
0x4002106C C   FIELD 10w01 SRAM2SMEN (rw): SRAM2 interface clocks enable during Sleep and Stop modes Set and cleared by software.
0x4002106C C   FIELD 13w01 ADC12SMEN (rw): ADC12 clocks enable during Sleep and Stop modes Set and cleared by software.
0x4002106C C   FIELD 14w01 ADC345SMEN (rw): ADC345 clock enable Set and cleared by software.
0x4002106C C   FIELD 16w01 DAC1SMEN (rw): DAC1 clock enable Set and cleared by software.
0x4002106C C   FIELD 17w01 DAC2SMEN (rw): DAC2 clock enable Set and cleared by software.
0x4002106C C   FIELD 18w01 DAC3SMEN (rw): DAC3 clock enable Set and cleared by software.
0x4002106C C   FIELD 19w01 DAC4SMEN (rw): DAC4 clock enable Set and cleared by software.
0x4002106C C   FIELD 24w01 AESSMEN (rw): AESM clocks enable Set and cleared by software.
0x4002106C C   FIELD 26w01 RNGEN (rw): RNG enable Set and cleared by software.
0x40021070 B  REGISTER AHB3SMENR: AHB3 peripheral clocks enable in Sleep and Stop modes register
0x40021070 C   FIELD 00w01 FMCSMEN (rw): Flexible static memory controller clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021070 C   FIELD 08w01 QSPISMEN (rw): QUADSPI memory interface clock enable during Sleep and Stop modes Set and cleared by software.
0x40021078 B  REGISTER APB1SMENR1: APB1 peripheral clocks enable in Sleep and Stop modes register 1
0x40021078 C   FIELD 00w01 TIM2SMEN (rw): TIM2 timer clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021078 C   FIELD 01w01 TIM3SMEN (rw): TIM3 timer clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021078 C   FIELD 02w01 TIM4SMEN (rw): TIM4 timer clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021078 C   FIELD 03w01 TIM5SMEN (rw): TIM5 timer clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021078 C   FIELD 04w01 TIM6SMEN (rw): TIM6 timer clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021078 C   FIELD 05w01 TIM7SMEN (rw): TIM7 timer clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021078 C   FIELD 08w01 CRSSMEN (rw): CRS timer clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021078 C   FIELD 10w01 RTCAPBSMEN (rw): RTC APB clock enable during Sleep and Stop modes Set and cleared by software
0x40021078 C   FIELD 11w01 WWDGSMEN (rw): Window watchdog clocks enable during Sleep and Stop modes Set and cleared by software. This bit is forced to 1 by hardware when the hardware WWDG option is activated.
0x40021078 C   FIELD 14w01 SPI2SMEN (rw): SPI2 clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021078 C   FIELD 15w01 SPI3SMEN (rw): SPI3 clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021078 C   FIELD 17w01 USART2SMEN (rw): USART2 clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021078 C   FIELD 18w01 USART3SMEN (rw): USART3 clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021078 C   FIELD 19w01 UART4SMEN (rw): UART4 clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021078 C   FIELD 20w01 UART5SMEN (rw): UART5 clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021078 C   FIELD 21w01 I2C1SMEN (rw): I2C1 clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021078 C   FIELD 22w01 I2C2SMEN (rw): I2C2 clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021078 C   FIELD 23w01 USBSMEN (rw): USB device clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021078 C   FIELD 25w01 FDCANSMEN (rw): FDCAN clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021078 C   FIELD 28w01 PWRSMEN (rw): Power interface clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021078 C   FIELD 30w01 I2C3SMEN (rw): I2C3 clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021078 C   FIELD 31w01 LPTIM1SMEN (rw): Low power timer 1 clocks enable during Sleep and Stop modes Set and cleared by software.
0x4002107C B  REGISTER APB1SMENR2: APB1 peripheral clocks enable in Sleep and Stop modes register 2
0x4002107C C   FIELD 00w01 LPUART1SMEN (rw): Low power UART 1 clocks enable during Sleep and Stop modes Set and cleared by software.
0x4002107C C   FIELD 01w01 I2C4SMEN (rw): I2C4 clocks enable during Sleep and Stop modes Set and cleared by software
0x4002107C C   FIELD 08w01 UCPD1SMEN (rw): UCPD1 clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021080 B  REGISTER APB2SMENR: APB2 peripheral clocks enable in Sleep and Stop modes register
0x40021080 C   FIELD 00w01 SYSCFGSMEN (rw): SYSCFG + COMP + VREFBUF + OPAMP clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021080 C   FIELD 11w01 TIM1SMEN (rw): TIM1 timer clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021080 C   FIELD 12w01 SPI1SMEN (rw): SPI1 clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021080 C   FIELD 13w01 TIM8SMEN (rw): TIM8 timer clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021080 C   FIELD 14w01 USART1SMEN (rw): USART1clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021080 C   FIELD 15w01 SPI4SMEN (rw): SPI4 timer clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021080 C   FIELD 16w01 TIM15SMEN (rw): TIM15 timer clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021080 C   FIELD 17w01 TIM16SMEN (rw): TIM16 timer clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021080 C   FIELD 18w01 TIM17SMEN (rw): TIM17 timer clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021080 C   FIELD 20w01 TIM20SMEN (rw): TIM20 timer clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021080 C   FIELD 21w01 SAI1SMEN (rw): SAI1 clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021080 C   FIELD 26w01 HRTIM1SMEN (rw): HRTIM1 timer clocks enable during Sleep and Stop modes Set and cleared by software.
0x40021088 B  REGISTER CCIPR: Peripherals independent clock configuration register
0x40021088 C   FIELD 00w02 USART1SEL (rw): USART1 clock source selection This bit is set and cleared by software to select the USART1 clock source.
0x40021088 C   FIELD 02w02 USART2SEL (rw): USART2 clock source selection This bit is set and cleared by software to select the USART2 clock source.
0x40021088 C   FIELD 04w02 USART3SEL (rw): USART3 clock source selection This bit is set and cleared by software to select the USART3 clock source.
0x40021088 C   FIELD 06w02 UART4SEL (rw): UART4 clock source selection This bit is set and cleared by software to select the UART4 clock source.
0x40021088 C   FIELD 08w02 UART5SEL (rw): UART5 clock source selection These bits are set and cleared by software to select the UART5 clock source.
0x40021088 C   FIELD 10w02 LPUART1SEL (rw): LPUART1 clock source selection These bits are set and cleared by software to select the LPUART1 clock source.
0x40021088 C   FIELD 12w02 I2C1SEL (rw): I2C1 clock source selection These bits are set and cleared by software to select the I2C1 clock source.
0x40021088 C   FIELD 14w02 I2C2SEL (rw): I2C2 clock source selection These bits are set and cleared by software to select the I2C2 clock source.
0x40021088 C   FIELD 16w02 I2C3SEL (rw): I2C3 clock source selection These bits are set and cleared by software to select the I2C3 clock source.
0x40021088 C   FIELD 18w02 LPTIM1SEL (rw): Low power timer 1 clock source selection These bits are set and cleared by software to select the LPTIM1 clock source.
0x40021088 C   FIELD 20w02 SAI1SEL (rw): clock source selection These bits are set and cleared by software to select the SAI clock source.
0x40021088 C   FIELD 22w02 I2S23SEL (rw): clock source selection These bits are set and cleared by software to select the I2S23 clock source.
0x40021088 C   FIELD 24w02 FDCANSEL (rw): None
0x40021088 C   FIELD 26w02 CLK48SEL (rw): 48 MHz clock source selection These bits are set and cleared by software to select the 48 MHz clock source used by USB device FS and RNG.
0x40021088 C   FIELD 28w02 ADC12SEL (rw): ADC1/2 clock source selection These bits are set and cleared by software to select the clock source used by the ADC interface.
0x40021088 C   FIELD 30w02 ADC345SEL (rw): ADC3/4/5 clock source selection These bits are set and cleared by software to select the clock source used by the ADC345 interface.
0x40021090 B  REGISTER BDCR: RTC domain control register
0x40021090 C   FIELD 00w01 LSEON (rw): LSE oscillator enable Set and cleared by software.
0x40021090 C   FIELD 01w01 LSERDY (ro): LSE oscillator ready Set and cleared by hardware to indicate when the external 32 kHz oscillator is stable. After the LSEON bit is cleared, LSERDY goes low after 6 external low-speed oscillator clock cycles.
0x40021090 C   FIELD 02w01 LSEBYP (rw): LSE oscillator bypass Set and cleared by software to bypass oscillator in debug mode. This bit can be written only when the external 32 kHz oscillator is disabled (LSEON=0 and LSERDY=0).
0x40021090 C   FIELD 03w02 LSEDRV (rw): LSE oscillator drive capability Set by software to modulate the LSE oscillators drive capability. The oscillator is in Xtal mode when it is not in bypass mode.
0x40021090 C   FIELD 05w01 LSECSSON (rw): CSS on LSE enable Set by software to enable the Clock Security System on LSE (32 kHz oscillator). LSECSSON must be enabled after the LSE oscillator is enabled (LSEON bit enabled) and ready (LSERDY flag set by hardware), and after the RTCSEL bit is selected. Once enabled this bit cannot be disabled, except after a LSE failure detection (LSECSSD =1). In that case the software MUST disable the LSECSSON bit.
0x40021090 C   FIELD 06w01 LSECSSD (ro): CSS on LSE failure Detection Set by hardware to indicate when a failure has been detected by the Clock Security System on the external 32 kHz oscillator (LSE).
0x40021090 C   FIELD 08w02 RTCSEL (rw): RTC clock source selection Set by software to select the clock source for the RTC. Once the RTC clock source has been selected, it cannot be changed anymore unless the RTC domain is reset, or unless a failure is detected on LSE (LSECSSD is set). The BDRST bit can be used to reset them.
0x40021090 C   FIELD 15w01 RTCEN (rw): RTC clock enable Set and cleared by software.
0x40021090 C   FIELD 16w01 BDRST (rw): RTC domain software reset Set and cleared by software.
0x40021090 C   FIELD 24w01 LSCOEN (rw): Low speed clock output enable Set and cleared by software.
0x40021090 C   FIELD 25w01 LSCOSEL (rw): Low speed clock output selection Set and cleared by software.
0x40021094 B  REGISTER CSR: Control/status register
0x40021094 C   FIELD 00w01 LSION (rw): LSI oscillator enable Set and cleared by software.
0x40021094 C   FIELD 01w01 LSIRDY (ro): LSI oscillator ready Set and cleared by hardware to indicate when the LSI oscillator is stable. After the LSION bit is cleared, LSIRDY goes low after 3 LSI oscillator clock cycles. This bit can be set even if LSION = 0 if the LSI is requested by the Clock Security System on LSE, by the Independent Watchdog or by the RTC.
0x40021094 C   FIELD 23w01 RMVF (rw): Remove reset flag Set by software to clear the reset flags.
0x40021094 C   FIELD 25w01 OBLRSTF (ro): Option byte loader reset flag Set by hardware when a reset from the Option Byte loading occurs. Cleared by writing to the RMVF bit.
0x40021094 C   FIELD 26w01 PINRSTF (ro): Pin reset flag Set by hardware when a reset from the NRST pin occurs. Cleared by writing to the RMVF bit.
0x40021094 C   FIELD 27w01 BORRSTF (ro): BOR flag Set by hardware when a BOR occurs. Cleared by writing to the RMVF bit.
0x40021094 C   FIELD 28w01 SFTRSTF (ro): Software reset flag Set by hardware when a software reset occurs. Cleared by writing to the RMVF bit.
0x40021094 C   FIELD 29w01 IWDGRSTF (ro): Independent window watchdog reset flag Set by hardware when an independent watchdog reset domain occurs. Cleared by writing to the RMVF bit.
0x40021094 C   FIELD 30w01 WWDGRSTF (ro): Window watchdog reset flag Set by hardware when a window watchdog reset occurs. Cleared by writing to the RMVF bit.
0x40021094 C   FIELD 31w01 LPWRRSTF (ro): Low-power reset flag Set by hardware when a reset occurs due to illegal Stop, Standby or Shutdown mode entry. Cleared by writing to the RMVF bit.
0x40021098 B  REGISTER CRRCR: Clock recovery RC register
0x40021098 C   FIELD 00w01 HSI48ON (rw): HSI48 clock enable Set and cleared by software. Cleared by hardware to stop the HSI48 when entering in Stop, Standby or Shutdown modes.
0x40021098 C   FIELD 01w01 HSI48RDY (ro): HSI48 clock ready flag Set by hardware to indicate that HSI48 oscillator is stable. This bit is set only when HSI48 is enabled by software by setting HSI48ON.
0x40021098 C   FIELD 07w09 HSI48CAL (ro): HSI48 clock calibration These bits are initialized at startup with the factory-programmed HSI48 calibration trim value. They are ready only.
0x4002109C B  REGISTER CCIPR2: Peripherals independent clock configuration register
0x4002109C C   FIELD 00w02 I2C4SEL (rw): I2C4 clock source selection These bits are set and cleared by software to select the I2C4 clock source.
0x4002109C C   FIELD 20w02 QSPISEL (rw): QUADSPI clock source selection Set and reset by software.
0x40021400 A PERIPHERAL FMAC
0x40021400 B  REGISTER X1BUFCFG (rw): FMAC X1 Buffer Configuration register
0x40021400 C   FIELD 00w08 X1_BASE: X1_BASE
0x40021400 C   FIELD 08w08 X1_BUF_SIZE: X1_BUF_SIZE
0x40021400 C   FIELD 24w02 FULL_WM: FULL_WM
0x40021404 B  REGISTER X2BUFCFG (rw): FMAC X2 Buffer Configuration register
0x40021404 C   FIELD 00w08 X2_BASE: X1_BASE
0x40021404 C   FIELD 08w08 X2_BUF_SIZE: X1_BUF_SIZE
0x40021408 B  REGISTER YBUFCFG (rw): FMAC Y Buffer Configuration register
0x40021408 C   FIELD 00w08 Y_BASE: X1_BASE
0x40021408 C   FIELD 08w08 Y_BUF_SIZE: X1_BUF_SIZE
0x40021408 C   FIELD 24w02 EMPTY_WM: EMPTY_WM
0x4002140C B  REGISTER PARAM (rw): FMAC Parameter register
0x4002140C C   FIELD 00w08 P: P
0x4002140C C   FIELD 08w08 Q: Q
0x4002140C C   FIELD 16w08 R: R
0x4002140C C   FIELD 24w07 FUNC: FUNC
0x4002140C C   FIELD 31w01 START: START
0x40021410 B  REGISTER CR (rw): FMAC Control register
0x40021410 C   FIELD 00w01 RIEN: RIEN
0x40021410 C   FIELD 01w01 WIEN: WIEN
0x40021410 C   FIELD 02w01 OVFLIEN: OVFLIEN
0x40021410 C   FIELD 03w01 UNFLIEN: UNFLIEN
0x40021410 C   FIELD 04w01 SATIEN: SATIEN
0x40021410 C   FIELD 08w01 DMAREN: DMAREN
0x40021410 C   FIELD 09w01 DMAWEN: DMAWEN
0x40021410 C   FIELD 15w01 CLIPEN: CLIPEN
0x40021410 C   FIELD 16w01 RESET: RESET
0x40021414 B  REGISTER SR (ro): FMAC Status register
0x40021414 C   FIELD 00w01 YEMPTY: YEMPTY
0x40021414 C   FIELD 01w01 X1FULL: X1FULL
0x40021414 C   FIELD 08w01 OVFL: OVFL
0x40021414 C   FIELD 09w01 UNFL: UNFL
0x40021414 C   FIELD 10w01 SAT: SAT
0x40021418 B  REGISTER WDATA (wo): FMAC Write Data register
0x40021418 C   FIELD 00w16 WDATA: WDATA
0x4002141C B  REGISTER RDATA (ro): FMAC Read Data register
0x4002141C C   FIELD 00w16 RDATA: RDATA
0x40022000 A PERIPHERAL FLASH
0x40022000 B  REGISTER ACR (rw): Access control register
0x40022000 C   FIELD 00w04 LATENCY: Latency
0x40022000 C   FIELD 08w01 PRFTEN: Prefetch enable
0x40022000 C   FIELD 09w01 ICEN: Instruction cache enable
0x40022000 C   FIELD 10w01 DCEN: Data cache enable
0x40022000 C   FIELD 11w01 ICRST: Instruction cache reset
0x40022000 C   FIELD 12w01 DCRST: Data cache reset
0x40022000 C   FIELD 13w01 RUN_PD: Flash Power-down mode during Low-power run mode
0x40022000 C   FIELD 14w01 SLEEP_PD: Flash Power-down mode during Low-power sleep mode
0x40022000 C   FIELD 18w01 DBG_SWEN: Debug software enable
0x40022004 B  REGISTER PDKEYR (wo): Power down key register
0x40022004 C   FIELD 00w32 PDKEYR: RUN_PD in FLASH_ACR key
0x40022008 B  REGISTER KEYR (wo): Flash key register
0x40022008 C   FIELD 00w32 KEYR: KEYR
0x4002200C B  REGISTER OPTKEYR (wo): Option byte key register
0x4002200C C   FIELD 00w32 OPTKEYR: Option byte key
0x40022010 B  REGISTER SR: Status register
0x40022010 C   FIELD 00w01 EOP (rw): End of operation
0x40022010 C   FIELD 01w01 OPERR (rw): Operation error
0x40022010 C   FIELD 03w01 PROGERR (rw): Programming error
0x40022010 C   FIELD 04w01 WRPERR (rw): Write protected error
0x40022010 C   FIELD 05w01 PGAERR (rw): Programming alignment error
0x40022010 C   FIELD 06w01 SIZERR (rw): Size error
0x40022010 C   FIELD 07w01 PGSERR (rw): Programming sequence error
0x40022010 C   FIELD 08w01 MISERR (rw): Fast programming data miss error
0x40022010 C   FIELD 09w01 FASTERR (rw): Fast programming error
0x40022010 C   FIELD 14w01 RDERR (rw): PCROP read error
0x40022010 C   FIELD 15w01 OPTVERR (rw): Option validity error
0x40022010 C   FIELD 16w01 BSY (ro): Busy
0x40022014 B  REGISTER CR (rw): Flash control register
0x40022014 C   FIELD 00w01 PG: Programming
0x40022014 C   FIELD 01w01 PER: Page erase
0x40022014 C   FIELD 02w01 MER1: Bank 1 Mass erase
0x40022014 C   FIELD 03w07 PNB: Page number
0x40022014 C   FIELD 16w01 STRT: Start
0x40022014 C   FIELD 17w01 OPTSTRT: Options modification start
0x40022014 C   FIELD 18w01 FSTPG: Fast programming
0x40022014 C   FIELD 24w01 EOPIE: End of operation interrupt enable
0x40022014 C   FIELD 25w01 ERRIE: Error interrupt enable
0x40022014 C   FIELD 26w01 RDERRIE: PCROP read error interrupt enable
0x40022014 C   FIELD 27w01 OBL_LAUNCH: Force the option byte loading
0x40022014 C   FIELD 28w01 SEC_PROT1: SEC_PROT1
0x40022014 C   FIELD 30w01 OPTLOCK: Options Lock
0x40022014 C   FIELD 31w01 LOCK: FLASH_CR Lock
0x40022018 B  REGISTER ECCR: Flash ECC register
0x40022018 C   FIELD 00w19 ADDR_ECC (ro): ECC fail address
0x40022018 C   FIELD 21w01 BK_ECC (ro): BK_ECC
0x40022018 C   FIELD 22w01 SYSF_ECC (ro): SYSF_ECC
0x40022018 C   FIELD 24w01 ECCIE (rw): ECCIE
0x40022018 C   FIELD 28w01 ECCC2 (rw): ECC correction
0x40022018 C   FIELD 29w01 ECCD2 (rw): ECC2 detection
0x40022018 C   FIELD 30w01 ECCC (rw): ECC correction
0x40022018 C   FIELD 31w01 ECCD (rw): ECC detection
0x40022020 B  REGISTER OPTR (rw): Flash option register
0x40022020 C   FIELD 00w08 RDP: Read protection level
0x40022020 C   FIELD 08w03 BOR_LEV: BOR reset Level
0x40022020 C   FIELD 12w01 nRST_STOP: nRST_STOP
0x40022020 C   FIELD 13w01 nRST_STDBY: nRST_STDBY
0x40022020 C   FIELD 14w01 nRST_SHDW: nRST_SHDW
0x40022020 C   FIELD 16w01 IDWG_SW: Independent watchdog selection
0x40022020 C   FIELD 17w01 IWDG_STOP: Independent watchdog counter freeze in Stop mode
0x40022020 C   FIELD 18w01 IWDG_STDBY: Independent watchdog counter freeze in Standby mode
0x40022020 C   FIELD 19w01 WWDG_SW: Window watchdog selection
0x40022020 C   FIELD 23w01 nBOOT1: Boot configuration
0x40022020 C   FIELD 24w01 SRAM2_PE: SRAM2 parity check enable
0x40022020 C   FIELD 25w01 SRAM2_RST: SRAM2 Erase when system reset
0x40022020 C   FIELD 26w01 nSWBOOT0: nSWBOOT0
0x40022020 C   FIELD 27w01 nBOOT0: nBOOT0
0x40022020 C   FIELD 28w02 NRST_MODE: NRST_MODE
0x40022020 C   FIELD 30w01 IRHEN: IRHEN
0x40022024 B  REGISTER PCROP1SR (rw): Flash Bank 1 PCROP Start address register
0x40022024 C   FIELD 00w15 PCROP1_STRT: Bank 1 PCROP area start offset
0x40022028 B  REGISTER PCROP1ER (rw): Flash Bank 1 PCROP End address register
0x40022028 C   FIELD 00w15 PCROP1_END: Bank 1 PCROP area end offset
0x40022028 C   FIELD 31w01 PCROP_RDP: PCROP area preserved when RDP level decreased
0x4002202C B  REGISTER WRP1AR (rw): Flash Bank 1 WRP area A address register
0x4002202C C   FIELD 00w07 WRP1A_STRT: Bank 1 WRP first area start offset
0x4002202C C   FIELD 16w07 WRP1A_END: Bank 1 WRP first area A end offset
0x40022030 B  REGISTER WRP1BR (rw): Flash Bank 1 WRP area B address register
0x40022030 C   FIELD 00w07 WRP1B_STRT: Bank 1 WRP second area B end offset
0x40022030 C   FIELD 16w07 WRP1B_END: Bank 1 WRP second area B start offset
0x40022070 B  REGISTER SEC1R (rw): securable area bank1 register
0x40022070 C   FIELD 00w08 SEC_SIZE1: SEC_SIZE1
0x40022070 C   FIELD 16w01 BOOT_LOCK: BOOT_LOCK
0x40023000 A PERIPHERAL CRC
0x40023000 B  REGISTER DR (rw): Data register
0x40023000 C   FIELD 00w32 DR: Data register bits
0x40023004 B  REGISTER IDR (rw): Independent data register
0x40023004 C   FIELD 00w32 IDR: General-purpose 8-bit data register bits
0x40023008 B  REGISTER CR: Control register
0x40023008 C   FIELD 00w01 RESET (wo): RESET bit
0x40023008 C   FIELD 03w02 POLYSIZE (rw): Polynomial size
0x40023008 C   FIELD 05w02 REV_IN (rw): Reverse input data
0x40023008 C   FIELD 07w01 REV_OUT (rw): Reverse output data
0x40023010 B  REGISTER INIT (rw): Initial CRC value
0x40023010 C   FIELD 00w32 CRC_INIT: Programmable initial CRC value
0x40023014 B  REGISTER POL (rw): polynomial
0x40023014 C   FIELD 00w32 POL: Programmable polynomial
0x48000000 A PERIPHERAL GPIOA
0x48000000 B  REGISTER MODER (rw): GPIO port mode register
0x48000000 C   FIELD 00w02 MODER0: Port x configuration pin 0
0x48000000 C   FIELD 02w02 MODER1: Port x configuration pin 1
0x48000000 C   FIELD 04w02 MODER2: Port x configuration pin 2
0x48000000 C   FIELD 06w02 MODER3: Port x configuration pin 3
0x48000000 C   FIELD 08w02 MODER4: Port x configuration pin 4
0x48000000 C   FIELD 10w02 MODER5: Port x configuration pin 5
0x48000000 C   FIELD 12w02 MODER6: Port x configuration pin 6
0x48000000 C   FIELD 14w02 MODER7: Port x configuration pin 7
0x48000000 C   FIELD 16w02 MODER8: Port x configuration pin 8
0x48000000 C   FIELD 18w02 MODER9: Port x configuration pin 9
0x48000000 C   FIELD 20w02 MODER10: Port x configuration pin 10
0x48000000 C   FIELD 22w02 MODER11: Port x configuration pin 11
0x48000000 C   FIELD 24w02 MODER12: Port x configuration pin 12
0x48000000 C   FIELD 26w02 MODER13: Port x configuration pin 13
0x48000000 C   FIELD 28w02 MODER14: Port x configuration pin 14
0x48000000 C   FIELD 30w02 MODER15: Port x configuration pin 15
0x48000004 B  REGISTER OTYPER (rw): GPIO port output type register
0x48000004 C   FIELD 00w01 OT0: Port x configuration pin 0
0x48000004 C   FIELD 01w01 OT1: Port x configuration pin 1
0x48000004 C   FIELD 02w01 OT2: Port x configuration pin 2
0x48000004 C   FIELD 03w01 OT3: Port x configuration pin 3
0x48000004 C   FIELD 04w01 OT4: Port x configuration pin 4
0x48000004 C   FIELD 05w01 OT5: Port x configuration pin 5
0x48000004 C   FIELD 06w01 OT6: Port x configuration pin 6
0x48000004 C   FIELD 07w01 OT7: Port x configuration pin 7
0x48000004 C   FIELD 08w01 OT8: Port x configuration pin 8
0x48000004 C   FIELD 09w01 OT9: Port x configuration pin 9
0x48000004 C   FIELD 10w01 OT10: Port x configuration pin 10
0x48000004 C   FIELD 11w01 OT11: Port x configuration pin 11
0x48000004 C   FIELD 12w01 OT12: Port x configuration pin 12
0x48000004 C   FIELD 13w01 OT13: Port x configuration pin 13
0x48000004 C   FIELD 14w01 OT14: Port x configuration pin 14
0x48000004 C   FIELD 15w01 OT15: Port x configuration pin 15
0x48000008 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x48000008 C   FIELD 00w02 OSPEEDR0: Port x configuration pin 0
0x48000008 C   FIELD 02w02 OSPEEDR1: Port x configuration pin 1
0x48000008 C   FIELD 04w02 OSPEEDR2: Port x configuration pin 2
0x48000008 C   FIELD 06w02 OSPEEDR3: Port x configuration pin 3
0x48000008 C   FIELD 08w02 OSPEEDR4: Port x configuration pin 4
0x48000008 C   FIELD 10w02 OSPEEDR5: Port x configuration pin 5
0x48000008 C   FIELD 12w02 OSPEEDR6: Port x configuration pin 6
0x48000008 C   FIELD 14w02 OSPEEDR7: Port x configuration pin 7
0x48000008 C   FIELD 16w02 OSPEEDR8: Port x configuration pin 8
0x48000008 C   FIELD 18w02 OSPEEDR9: Port x configuration pin 9
0x48000008 C   FIELD 20w02 OSPEEDR10: Port x configuration pin 10
0x48000008 C   FIELD 22w02 OSPEEDR11: Port x configuration pin 11
0x48000008 C   FIELD 24w02 OSPEEDR12: Port x configuration pin 12
0x48000008 C   FIELD 26w02 OSPEEDR13: Port x configuration pin 13
0x48000008 C   FIELD 28w02 OSPEEDR14: Port x configuration pin 14
0x48000008 C   FIELD 30w02 OSPEEDR15: Port x configuration pin 15
0x4800000C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x4800000C C   FIELD 00w02 PUPDR0: Port x configuration pin 0
0x4800000C C   FIELD 02w02 PUPDR1: Port x configuration pin 1
0x4800000C C   FIELD 04w02 PUPDR2: Port x configuration pin 2
0x4800000C C   FIELD 06w02 PUPDR3: Port x configuration pin 3
0x4800000C C   FIELD 08w02 PUPDR4: Port x configuration pin 4
0x4800000C C   FIELD 10w02 PUPDR5: Port x configuration pin 5
0x4800000C C   FIELD 12w02 PUPDR6: Port x configuration pin 6
0x4800000C C   FIELD 14w02 PUPDR7: Port x configuration pin 7
0x4800000C C   FIELD 16w02 PUPDR8: Port x configuration pin 8
0x4800000C C   FIELD 18w02 PUPDR9: Port x configuration pin 9
0x4800000C C   FIELD 20w02 PUPDR10: Port x configuration pin 10
0x4800000C C   FIELD 22w02 PUPDR11: Port x configuration pin 11
0x4800000C C   FIELD 24w02 PUPDR12: Port x configuration pin 12
0x4800000C C   FIELD 26w02 PUPDR13: Port x configuration pin 13
0x4800000C C   FIELD 28w02 PUPDR14: Port x configuration pin 14
0x4800000C C   FIELD 30w02 PUPDR15: Port x configuration pin 15
0x48000010 B  REGISTER IDR (ro): GPIO port input data register
0x48000010 C   FIELD 00w01 IDR0: Port input data pin 0
0x48000010 C   FIELD 01w01 IDR1: Port input data pin 1
0x48000010 C   FIELD 02w01 IDR2: Port input data pin 2
0x48000010 C   FIELD 03w01 IDR3: Port input data pin 3
0x48000010 C   FIELD 04w01 IDR4: Port input data pin 4
0x48000010 C   FIELD 05w01 IDR5: Port input data pin 5
0x48000010 C   FIELD 06w01 IDR6: Port input data pin 6
0x48000010 C   FIELD 07w01 IDR7: Port input data pin 7
0x48000010 C   FIELD 08w01 IDR8: Port input data pin 8
0x48000010 C   FIELD 09w01 IDR9: Port input data pin 9
0x48000010 C   FIELD 10w01 IDR10: Port input data pin 10
0x48000010 C   FIELD 11w01 IDR11: Port input data pin 11
0x48000010 C   FIELD 12w01 IDR12: Port input data pin 12
0x48000010 C   FIELD 13w01 IDR13: Port input data pin 13
0x48000010 C   FIELD 14w01 IDR14: Port input data pin 14
0x48000010 C   FIELD 15w01 IDR15: Port input data pin 15
0x48000014 B  REGISTER ODR (rw): GPIO port output data register
0x48000014 C   FIELD 00w01 ODR0: Port output data pin 0
0x48000014 C   FIELD 01w01 ODR1: Port output data pin 1
0x48000014 C   FIELD 02w01 ODR2: Port output data pin 2
0x48000014 C   FIELD 03w01 ODR3: Port output data pin 3
0x48000014 C   FIELD 04w01 ODR4: Port output data pin 4
0x48000014 C   FIELD 05w01 ODR5: Port output data pin 5
0x48000014 C   FIELD 06w01 ODR6: Port output data pin 6
0x48000014 C   FIELD 07w01 ODR7: Port output data pin 7
0x48000014 C   FIELD 08w01 ODR8: Port output data pin 8
0x48000014 C   FIELD 09w01 ODR9: Port output data pin 9
0x48000014 C   FIELD 10w01 ODR10: Port output data pin 10
0x48000014 C   FIELD 11w01 ODR11: Port output data pin 11
0x48000014 C   FIELD 12w01 ODR12: Port output data pin 12
0x48000014 C   FIELD 13w01 ODR13: Port output data pin 13
0x48000014 C   FIELD 14w01 ODR14: Port output data pin 14
0x48000014 C   FIELD 15w01 ODR15: Port output data pin 15
0x48000018 B  REGISTER BSRR (wo): GPIO port bit set/reset register
0x48000018 C   FIELD 00w01 BS0: Port x set pin 0
0x48000018 C   FIELD 01w01 BS1: Port x set pin 1
0x48000018 C   FIELD 02w01 BS2: Port x set pin 2
0x48000018 C   FIELD 03w01 BS3: Port x set pin 3
0x48000018 C   FIELD 04w01 BS4: Port x set pin 4
0x48000018 C   FIELD 05w01 BS5: Port x set pin 5
0x48000018 C   FIELD 06w01 BS6: Port x set pin 6
0x48000018 C   FIELD 07w01 BS7: Port x set pin 7
0x48000018 C   FIELD 08w01 BS8: Port x set pin 8
0x48000018 C   FIELD 09w01 BS9: Port x set pin 9
0x48000018 C   FIELD 10w01 BS10: Port x set pin 10
0x48000018 C   FIELD 11w01 BS11: Port x set pin 11
0x48000018 C   FIELD 12w01 BS12: Port x set pin 12
0x48000018 C   FIELD 13w01 BS13: Port x set pin 13
0x48000018 C   FIELD 14w01 BS14: Port x set pin 14
0x48000018 C   FIELD 15w01 BS15: Port x set pin 15
0x48000018 C   FIELD 16w01 BR0: Port x reset pin 0
0x48000018 C   FIELD 17w01 BR1: Port x reset pin 1
0x48000018 C   FIELD 18w01 BR2: Port x reset pin 2
0x48000018 C   FIELD 19w01 BR3: Port x reset pin 3
0x48000018 C   FIELD 20w01 BR4: Port x reset pin 4
0x48000018 C   FIELD 21w01 BR5: Port x reset pin 5
0x48000018 C   FIELD 22w01 BR6: Port x reset pin 6
0x48000018 C   FIELD 23w01 BR7: Port x reset pin 7
0x48000018 C   FIELD 24w01 BR8: Port x reset pin 8
0x48000018 C   FIELD 25w01 BR9: Port x reset pin 9
0x48000018 C   FIELD 26w01 BR10: Port x reset pin 10
0x48000018 C   FIELD 27w01 BR11: Port x reset pin 11
0x48000018 C   FIELD 28w01 BR12: Port x reset pin 12
0x48000018 C   FIELD 29w01 BR13: Port x reset pin 13
0x48000018 C   FIELD 30w01 BR14: Port x reset pin 14
0x48000018 C   FIELD 31w01 BR15: Port x reset pin 15
0x4800001C B  REGISTER LCKR (rw): GPIO port configuration lock register
0x4800001C C   FIELD 00w01 LCK0: Port x lock pin 0
0x4800001C C   FIELD 01w01 LCK1: Port x lock pin 1
0x4800001C C   FIELD 02w01 LCK2: Port x lock pin 2
0x4800001C C   FIELD 03w01 LCK3: Port x lock pin 3
0x4800001C C   FIELD 04w01 LCK4: Port x lock pin 4
0x4800001C C   FIELD 05w01 LCK5: Port x lock pin 5
0x4800001C C   FIELD 06w01 LCK6: Port x lock pin 6
0x4800001C C   FIELD 07w01 LCK7: Port x lock pin 7
0x4800001C C   FIELD 08w01 LCK8: Port x lock pin 8
0x4800001C C   FIELD 09w01 LCK9: Port x lock pin 9
0x4800001C C   FIELD 10w01 LCK10: Port x lock pin 10
0x4800001C C   FIELD 11w01 LCK11: Port x lock pin 11
0x4800001C C   FIELD 12w01 LCK12: Port x lock pin 12
0x4800001C C   FIELD 13w01 LCK13: Port x lock pin 13
0x4800001C C   FIELD 14w01 LCK14: Port x lock pin 14
0x4800001C C   FIELD 15w01 LCK15: Port x lock pin 15
0x4800001C C   FIELD 16w01 LCKK: Port x lock bit y (y= 0..15)
0x48000020 B  REGISTER AFRL (rw): GPIO alternate function low register
0x48000020 C   FIELD 00w04 AFRL0: Alternate function selection for port x bit y (y = 0..7)
0x48000020 C   FIELD 04w04 AFRL1: Alternate function selection for port x bit y (y = 0..7)
0x48000020 C   FIELD 08w04 AFRL2: Alternate function selection for port x bit y (y = 0..7)
0x48000020 C   FIELD 12w04 AFRL3: Alternate function selection for port x bit y (y = 0..7)
0x48000020 C   FIELD 16w04 AFRL4: Alternate function selection for port x bit y (y = 0..7)
0x48000020 C   FIELD 20w04 AFRL5: Alternate function selection for port x bit y (y = 0..7)
0x48000020 C   FIELD 24w04 AFRL6: Alternate function selection for port x bit y (y = 0..7)
0x48000020 C   FIELD 28w04 AFRL7: Alternate function selection for port x bit y (y = 0..7)
0x48000024 B  REGISTER AFRH (rw): GPIO alternate function high register
0x48000024 C   FIELD 00w04 AFRH8 (=GPIOA.AFRL.AFR%s): Alternate function selection for port x bit y (y = 8..15)
0x48000024 C   FIELD 04w04 AFRH9 (=GPIOA.AFRL.AFR%s): Alternate function selection for port x bit y (y = 8..15)
0x48000024 C   FIELD 08w04 AFRH10 (=GPIOA.AFRL.AFR%s): Alternate function selection for port x bit y (y = 8..15)
0x48000024 C   FIELD 12w04 AFRH11 (=GPIOA.AFRL.AFR%s): Alternate function selection for port x bit y (y = 8..15)
0x48000024 C   FIELD 16w04 AFRH12 (=GPIOA.AFRL.AFR%s): Alternate function selection for port x bit y (y = 8..15)
0x48000024 C   FIELD 20w04 AFRH13 (=GPIOA.AFRL.AFR%s): Alternate function selection for port x bit y (y = 8..15)
0x48000024 C   FIELD 24w04 AFRH14 (=GPIOA.AFRL.AFR%s): Alternate function selection for port x bit y (y = 8..15)
0x48000024 C   FIELD 28w04 AFRH15 (=GPIOA.AFRL.AFR%s): Alternate function selection for port x bit y (y = 8..15)
0x48000028 B  REGISTER BRR (wo): GPIO port bit reset register
0x48000028 C   FIELD 00w01 BR0: Port x reset pin 0
0x48000028 C   FIELD 01w01 BR1: Port x reset pin 1
0x48000028 C   FIELD 02w01 BR2: Port x reset pin 2
0x48000028 C   FIELD 03w01 BR3: Port x reset pin 3
0x48000028 C   FIELD 04w01 BR4: Port x reset pin 4
0x48000028 C   FIELD 05w01 BR5: Port x reset pin 5
0x48000028 C   FIELD 06w01 BR6: Port x reset pin 6
0x48000028 C   FIELD 07w01 BR7: Port x reset pin 7
0x48000028 C   FIELD 08w01 BR8: Port x reset pin 8
0x48000028 C   FIELD 09w01 BR9: Port x reset pin 9
0x48000028 C   FIELD 10w01 BR10: Port x reset pin 10
0x48000028 C   FIELD 11w01 BR11: Port x reset pin 11
0x48000028 C   FIELD 12w01 BR12: Port x reset pin 12
0x48000028 C   FIELD 13w01 BR13: Port x reset pin 13
0x48000028 C   FIELD 14w01 BR14: Port x reset pin 14
0x48000028 C   FIELD 15w01 BR15: Port x reset pin 15
0x48000400 A PERIPHERAL GPIOB
0x48000400 B  REGISTER MODER (rw): GPIO port mode register
0x48000400 C   FIELD 00w02 MODER0 (=GPIOA.MODER.MODER%s): Port x configuration pin 0
0x48000400 C   FIELD 02w02 MODER1 (=GPIOA.MODER.MODER%s): Port x configuration pin 1
0x48000400 C   FIELD 04w02 MODER2 (=GPIOA.MODER.MODER%s): Port x configuration pin 2
0x48000400 C   FIELD 06w02 MODER3 (=GPIOA.MODER.MODER%s): Port x configuration pin 3
0x48000400 C   FIELD 08w02 MODER4 (=GPIOA.MODER.MODER%s): Port x configuration pin 4
0x48000400 C   FIELD 10w02 MODER5 (=GPIOA.MODER.MODER%s): Port x configuration pin 5
0x48000400 C   FIELD 12w02 MODER6 (=GPIOA.MODER.MODER%s): Port x configuration pin 6
0x48000400 C   FIELD 14w02 MODER7 (=GPIOA.MODER.MODER%s): Port x configuration pin 7
0x48000400 C   FIELD 16w02 MODER8 (=GPIOA.MODER.MODER%s): Port x configuration pin 8
0x48000400 C   FIELD 18w02 MODER9 (=GPIOA.MODER.MODER%s): Port x configuration pin 9
0x48000400 C   FIELD 20w02 MODER10 (=GPIOA.MODER.MODER%s): Port x configuration pin 10
0x48000400 C   FIELD 22w02 MODER11 (=GPIOA.MODER.MODER%s): Port x configuration pin 11
0x48000400 C   FIELD 24w02 MODER12 (=GPIOA.MODER.MODER%s): Port x configuration pin 12
0x48000400 C   FIELD 26w02 MODER13 (=GPIOA.MODER.MODER%s): Port x configuration pin 13
0x48000400 C   FIELD 28w02 MODER14 (=GPIOA.MODER.MODER%s): Port x configuration pin 14
0x48000400 C   FIELD 30w02 MODER15 (=GPIOA.MODER.MODER%s): Port x configuration pin 15
0x48000404 B  REGISTER OTYPER (=GPIOA.OTYPER): GPIO port output type register
0x48000408 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x48000408 C   FIELD 00w02 OSPEEDR0 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 0
0x48000408 C   FIELD 02w02 OSPEEDR1 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 1
0x48000408 C   FIELD 04w02 OSPEEDR2 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 2
0x48000408 C   FIELD 06w02 OSPEEDR3 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 3
0x48000408 C   FIELD 08w02 OSPEEDR4 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 4
0x48000408 C   FIELD 10w02 OSPEEDR5 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 5
0x48000408 C   FIELD 12w02 OSPEEDR6 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 6
0x48000408 C   FIELD 14w02 OSPEEDR7 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 7
0x48000408 C   FIELD 16w02 OSPEEDR8 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 8
0x48000408 C   FIELD 18w02 OSPEEDR9 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 9
0x48000408 C   FIELD 20w02 OSPEEDR10 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 10
0x48000408 C   FIELD 22w02 OSPEEDR11 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 11
0x48000408 C   FIELD 24w02 OSPEEDR12 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 12
0x48000408 C   FIELD 26w02 OSPEEDR13 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 13
0x48000408 C   FIELD 28w02 OSPEEDR14 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 14
0x48000408 C   FIELD 30w02 OSPEEDR15 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 15
0x4800040C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x4800040C C   FIELD 00w02 PUPDR0 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 0
0x4800040C C   FIELD 02w02 PUPDR1 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 1
0x4800040C C   FIELD 04w02 PUPDR2 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 2
0x4800040C C   FIELD 06w02 PUPDR3 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 3
0x4800040C C   FIELD 08w02 PUPDR4 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 4
0x4800040C C   FIELD 10w02 PUPDR5 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 5
0x4800040C C   FIELD 12w02 PUPDR6 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 6
0x4800040C C   FIELD 14w02 PUPDR7 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 7
0x4800040C C   FIELD 16w02 PUPDR8 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 8
0x4800040C C   FIELD 18w02 PUPDR9 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 9
0x4800040C C   FIELD 20w02 PUPDR10 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 10
0x4800040C C   FIELD 22w02 PUPDR11 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 11
0x4800040C C   FIELD 24w02 PUPDR12 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 12
0x4800040C C   FIELD 26w02 PUPDR13 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 13
0x4800040C C   FIELD 28w02 PUPDR14 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 14
0x4800040C C   FIELD 30w02 PUPDR15 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 15
0x48000410 B  REGISTER IDR (=GPIOA.IDR): GPIO port input data register
0x48000414 B  REGISTER ODR (=GPIOA.ODR): GPIO port output data register
0x48000418 B  REGISTER BSRR (=GPIOA.BSRR): GPIO port bit set/reset register
0x4800041C B  REGISTER LCKR (=GPIOA.LCKR): GPIO port configuration lock register
0x48000420 B  REGISTER AFRL (=GPIOA.AFRL): GPIO alternate function low register
0x48000424 B  REGISTER AFRH (=GPIOA.AFRH): GPIO alternate function high register
0x48000428 B  REGISTER BRR (=GPIOA.BRR): GPIO port bit reset register
0x48000800 A PERIPHERAL GPIOC
0x48000800 B  REGISTER MODER (rw): GPIO port mode register
0x48000800 C   FIELD 00w02 MODER0 (=GPIOA.MODER.MODER%s): Port x configuration pin 0
0x48000800 C   FIELD 02w02 MODER1 (=GPIOA.MODER.MODER%s): Port x configuration pin 1
0x48000800 C   FIELD 04w02 MODER2 (=GPIOA.MODER.MODER%s): Port x configuration pin 2
0x48000800 C   FIELD 06w02 MODER3 (=GPIOA.MODER.MODER%s): Port x configuration pin 3
0x48000800 C   FIELD 08w02 MODER4 (=GPIOA.MODER.MODER%s): Port x configuration pin 4
0x48000800 C   FIELD 10w02 MODER5 (=GPIOA.MODER.MODER%s): Port x configuration pin 5
0x48000800 C   FIELD 12w02 MODER6 (=GPIOA.MODER.MODER%s): Port x configuration pin 6
0x48000800 C   FIELD 14w02 MODER7 (=GPIOA.MODER.MODER%s): Port x configuration pin 7
0x48000800 C   FIELD 16w02 MODER8 (=GPIOA.MODER.MODER%s): Port x configuration pin 8
0x48000800 C   FIELD 18w02 MODER9 (=GPIOA.MODER.MODER%s): Port x configuration pin 9
0x48000800 C   FIELD 20w02 MODER10 (=GPIOA.MODER.MODER%s): Port x configuration pin 10
0x48000800 C   FIELD 22w02 MODER11 (=GPIOA.MODER.MODER%s): Port x configuration pin 11
0x48000800 C   FIELD 24w02 MODER12 (=GPIOA.MODER.MODER%s): Port x configuration pin 12
0x48000800 C   FIELD 26w02 MODER13 (=GPIOA.MODER.MODER%s): Port x configuration pin 13
0x48000800 C   FIELD 28w02 MODER14 (=GPIOA.MODER.MODER%s): Port x configuration pin 14
0x48000800 C   FIELD 30w02 MODER15 (=GPIOA.MODER.MODER%s): Port x configuration pin 15
0x48000804 B  REGISTER OTYPER (=GPIOA.OTYPER): GPIO port output type register
0x48000808 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x48000808 C   FIELD 00w02 OSPEEDR0 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 0
0x48000808 C   FIELD 02w02 OSPEEDR1 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 1
0x48000808 C   FIELD 04w02 OSPEEDR2 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 2
0x48000808 C   FIELD 06w02 OSPEEDR3 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 3
0x48000808 C   FIELD 08w02 OSPEEDR4 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 4
0x48000808 C   FIELD 10w02 OSPEEDR5 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 5
0x48000808 C   FIELD 12w02 OSPEEDR6 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 6
0x48000808 C   FIELD 14w02 OSPEEDR7 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 7
0x48000808 C   FIELD 16w02 OSPEEDR8 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 8
0x48000808 C   FIELD 18w02 OSPEEDR9 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 9
0x48000808 C   FIELD 20w02 OSPEEDR10 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 10
0x48000808 C   FIELD 22w02 OSPEEDR11 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 11
0x48000808 C   FIELD 24w02 OSPEEDR12 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 12
0x48000808 C   FIELD 26w02 OSPEEDR13 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 13
0x48000808 C   FIELD 28w02 OSPEEDR14 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 14
0x48000808 C   FIELD 30w02 OSPEEDR15 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 15
0x4800080C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x4800080C C   FIELD 00w02 PUPDR0 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 0
0x4800080C C   FIELD 02w02 PUPDR1 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 1
0x4800080C C   FIELD 04w02 PUPDR2 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 2
0x4800080C C   FIELD 06w02 PUPDR3 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 3
0x4800080C C   FIELD 08w02 PUPDR4 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 4
0x4800080C C   FIELD 10w02 PUPDR5 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 5
0x4800080C C   FIELD 12w02 PUPDR6 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 6
0x4800080C C   FIELD 14w02 PUPDR7 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 7
0x4800080C C   FIELD 16w02 PUPDR8 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 8
0x4800080C C   FIELD 18w02 PUPDR9 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 9
0x4800080C C   FIELD 20w02 PUPDR10 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 10
0x4800080C C   FIELD 22w02 PUPDR11 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 11
0x4800080C C   FIELD 24w02 PUPDR12 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 12
0x4800080C C   FIELD 26w02 PUPDR13 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 13
0x4800080C C   FIELD 28w02 PUPDR14 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 14
0x4800080C C   FIELD 30w02 PUPDR15 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 15
0x48000810 B  REGISTER IDR (=GPIOA.IDR): GPIO port input data register
0x48000814 B  REGISTER ODR (=GPIOA.ODR): GPIO port output data register
0x48000818 B  REGISTER BSRR (=GPIOA.BSRR): GPIO port bit set/reset register
0x4800081C B  REGISTER LCKR (=GPIOA.LCKR): GPIO port configuration lock register
0x48000820 B  REGISTER AFRL (=GPIOA.AFRL): GPIO alternate function low register
0x48000824 B  REGISTER AFRH (=GPIOA.AFRH): GPIO alternate function high register
0x48000828 B  REGISTER BRR (=GPIOA.BRR): GPIO port bit reset register
0x48000C00 A PERIPHERAL GPIOD
0x48000C00 B  REGISTER MODER (rw): GPIO port mode register
0x48000C00 C   FIELD 00w02 MODER0 (=GPIOA.MODER.MODER%s): Port x configuration pin 0
0x48000C00 C   FIELD 02w02 MODER1 (=GPIOA.MODER.MODER%s): Port x configuration pin 1
0x48000C00 C   FIELD 04w02 MODER2 (=GPIOA.MODER.MODER%s): Port x configuration pin 2
0x48000C00 C   FIELD 06w02 MODER3 (=GPIOA.MODER.MODER%s): Port x configuration pin 3
0x48000C00 C   FIELD 08w02 MODER4 (=GPIOA.MODER.MODER%s): Port x configuration pin 4
0x48000C00 C   FIELD 10w02 MODER5 (=GPIOA.MODER.MODER%s): Port x configuration pin 5
0x48000C00 C   FIELD 12w02 MODER6 (=GPIOA.MODER.MODER%s): Port x configuration pin 6
0x48000C00 C   FIELD 14w02 MODER7 (=GPIOA.MODER.MODER%s): Port x configuration pin 7
0x48000C00 C   FIELD 16w02 MODER8 (=GPIOA.MODER.MODER%s): Port x configuration pin 8
0x48000C00 C   FIELD 18w02 MODER9 (=GPIOA.MODER.MODER%s): Port x configuration pin 9
0x48000C00 C   FIELD 20w02 MODER10 (=GPIOA.MODER.MODER%s): Port x configuration pin 10
0x48000C00 C   FIELD 22w02 MODER11 (=GPIOA.MODER.MODER%s): Port x configuration pin 11
0x48000C00 C   FIELD 24w02 MODER12 (=GPIOA.MODER.MODER%s): Port x configuration pin 12
0x48000C00 C   FIELD 26w02 MODER13 (=GPIOA.MODER.MODER%s): Port x configuration pin 13
0x48000C00 C   FIELD 28w02 MODER14 (=GPIOA.MODER.MODER%s): Port x configuration pin 14
0x48000C00 C   FIELD 30w02 MODER15 (=GPIOA.MODER.MODER%s): Port x configuration pin 15
0x48000C04 B  REGISTER OTYPER (=GPIOA.OTYPER): GPIO port output type register
0x48000C08 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x48000C08 C   FIELD 00w02 OSPEEDR0 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 0
0x48000C08 C   FIELD 02w02 OSPEEDR1 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 1
0x48000C08 C   FIELD 04w02 OSPEEDR2 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 2
0x48000C08 C   FIELD 06w02 OSPEEDR3 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 3
0x48000C08 C   FIELD 08w02 OSPEEDR4 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 4
0x48000C08 C   FIELD 10w02 OSPEEDR5 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 5
0x48000C08 C   FIELD 12w02 OSPEEDR6 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 6
0x48000C08 C   FIELD 14w02 OSPEEDR7 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 7
0x48000C08 C   FIELD 16w02 OSPEEDR8 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 8
0x48000C08 C   FIELD 18w02 OSPEEDR9 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 9
0x48000C08 C   FIELD 20w02 OSPEEDR10 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 10
0x48000C08 C   FIELD 22w02 OSPEEDR11 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 11
0x48000C08 C   FIELD 24w02 OSPEEDR12 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 12
0x48000C08 C   FIELD 26w02 OSPEEDR13 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 13
0x48000C08 C   FIELD 28w02 OSPEEDR14 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 14
0x48000C08 C   FIELD 30w02 OSPEEDR15 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 15
0x48000C0C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x48000C0C C   FIELD 00w02 PUPDR0 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 0
0x48000C0C C   FIELD 02w02 PUPDR1 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 1
0x48000C0C C   FIELD 04w02 PUPDR2 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 2
0x48000C0C C   FIELD 06w02 PUPDR3 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 3
0x48000C0C C   FIELD 08w02 PUPDR4 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 4
0x48000C0C C   FIELD 10w02 PUPDR5 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 5
0x48000C0C C   FIELD 12w02 PUPDR6 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 6
0x48000C0C C   FIELD 14w02 PUPDR7 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 7
0x48000C0C C   FIELD 16w02 PUPDR8 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 8
0x48000C0C C   FIELD 18w02 PUPDR9 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 9
0x48000C0C C   FIELD 20w02 PUPDR10 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 10
0x48000C0C C   FIELD 22w02 PUPDR11 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 11
0x48000C0C C   FIELD 24w02 PUPDR12 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 12
0x48000C0C C   FIELD 26w02 PUPDR13 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 13
0x48000C0C C   FIELD 28w02 PUPDR14 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 14
0x48000C0C C   FIELD 30w02 PUPDR15 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 15
0x48000C10 B  REGISTER IDR (=GPIOA.IDR): GPIO port input data register
0x48000C14 B  REGISTER ODR (=GPIOA.ODR): GPIO port output data register
0x48000C18 B  REGISTER BSRR (=GPIOA.BSRR): GPIO port bit set/reset register
0x48000C1C B  REGISTER LCKR (=GPIOA.LCKR): GPIO port configuration lock register
0x48000C20 B  REGISTER AFRL (=GPIOA.AFRL): GPIO alternate function low register
0x48000C24 B  REGISTER AFRH (=GPIOA.AFRH): GPIO alternate function high register
0x48000C28 B  REGISTER BRR (=GPIOA.BRR): GPIO port bit reset register
0x48001000 A PERIPHERAL GPIOE
0x48001000 B  REGISTER MODER (rw): GPIO port mode register
0x48001000 C   FIELD 00w02 MODER0 (=GPIOA.MODER.MODER%s): Port x configuration pin 0
0x48001000 C   FIELD 02w02 MODER1 (=GPIOA.MODER.MODER%s): Port x configuration pin 1
0x48001000 C   FIELD 04w02 MODER2 (=GPIOA.MODER.MODER%s): Port x configuration pin 2
0x48001000 C   FIELD 06w02 MODER3 (=GPIOA.MODER.MODER%s): Port x configuration pin 3
0x48001000 C   FIELD 08w02 MODER4 (=GPIOA.MODER.MODER%s): Port x configuration pin 4
0x48001000 C   FIELD 10w02 MODER5 (=GPIOA.MODER.MODER%s): Port x configuration pin 5
0x48001000 C   FIELD 12w02 MODER6 (=GPIOA.MODER.MODER%s): Port x configuration pin 6
0x48001000 C   FIELD 14w02 MODER7 (=GPIOA.MODER.MODER%s): Port x configuration pin 7
0x48001000 C   FIELD 16w02 MODER8 (=GPIOA.MODER.MODER%s): Port x configuration pin 8
0x48001000 C   FIELD 18w02 MODER9 (=GPIOA.MODER.MODER%s): Port x configuration pin 9
0x48001000 C   FIELD 20w02 MODER10 (=GPIOA.MODER.MODER%s): Port x configuration pin 10
0x48001000 C   FIELD 22w02 MODER11 (=GPIOA.MODER.MODER%s): Port x configuration pin 11
0x48001000 C   FIELD 24w02 MODER12 (=GPIOA.MODER.MODER%s): Port x configuration pin 12
0x48001000 C   FIELD 26w02 MODER13 (=GPIOA.MODER.MODER%s): Port x configuration pin 13
0x48001000 C   FIELD 28w02 MODER14 (=GPIOA.MODER.MODER%s): Port x configuration pin 14
0x48001000 C   FIELD 30w02 MODER15 (=GPIOA.MODER.MODER%s): Port x configuration pin 15
0x48001004 B  REGISTER OTYPER (=GPIOA.OTYPER): GPIO port output type register
0x48001008 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x48001008 C   FIELD 00w02 OSPEEDR0 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 0
0x48001008 C   FIELD 02w02 OSPEEDR1 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 1
0x48001008 C   FIELD 04w02 OSPEEDR2 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 2
0x48001008 C   FIELD 06w02 OSPEEDR3 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 3
0x48001008 C   FIELD 08w02 OSPEEDR4 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 4
0x48001008 C   FIELD 10w02 OSPEEDR5 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 5
0x48001008 C   FIELD 12w02 OSPEEDR6 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 6
0x48001008 C   FIELD 14w02 OSPEEDR7 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 7
0x48001008 C   FIELD 16w02 OSPEEDR8 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 8
0x48001008 C   FIELD 18w02 OSPEEDR9 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 9
0x48001008 C   FIELD 20w02 OSPEEDR10 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 10
0x48001008 C   FIELD 22w02 OSPEEDR11 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 11
0x48001008 C   FIELD 24w02 OSPEEDR12 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 12
0x48001008 C   FIELD 26w02 OSPEEDR13 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 13
0x48001008 C   FIELD 28w02 OSPEEDR14 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 14
0x48001008 C   FIELD 30w02 OSPEEDR15 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 15
0x4800100C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x4800100C C   FIELD 00w02 PUPDR0 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 0
0x4800100C C   FIELD 02w02 PUPDR1 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 1
0x4800100C C   FIELD 04w02 PUPDR2 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 2
0x4800100C C   FIELD 06w02 PUPDR3 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 3
0x4800100C C   FIELD 08w02 PUPDR4 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 4
0x4800100C C   FIELD 10w02 PUPDR5 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 5
0x4800100C C   FIELD 12w02 PUPDR6 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 6
0x4800100C C   FIELD 14w02 PUPDR7 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 7
0x4800100C C   FIELD 16w02 PUPDR8 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 8
0x4800100C C   FIELD 18w02 PUPDR9 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 9
0x4800100C C   FIELD 20w02 PUPDR10 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 10
0x4800100C C   FIELD 22w02 PUPDR11 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 11
0x4800100C C   FIELD 24w02 PUPDR12 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 12
0x4800100C C   FIELD 26w02 PUPDR13 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 13
0x4800100C C   FIELD 28w02 PUPDR14 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 14
0x4800100C C   FIELD 30w02 PUPDR15 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 15
0x48001010 B  REGISTER IDR (=GPIOA.IDR): GPIO port input data register
0x48001014 B  REGISTER ODR (=GPIOA.ODR): GPIO port output data register
0x48001018 B  REGISTER BSRR (=GPIOA.BSRR): GPIO port bit set/reset register
0x4800101C B  REGISTER LCKR (=GPIOA.LCKR): GPIO port configuration lock register
0x48001020 B  REGISTER AFRL (=GPIOA.AFRL): GPIO alternate function low register
0x48001024 B  REGISTER AFRH (=GPIOA.AFRH): GPIO alternate function high register
0x48001028 B  REGISTER BRR (=GPIOA.BRR): GPIO port bit reset register
0x48001400 A PERIPHERAL GPIOF
0x48001400 B  REGISTER MODER (rw): GPIO port mode register
0x48001400 C   FIELD 00w02 MODER0 (=GPIOA.MODER.MODER%s): Port x configuration pin 0
0x48001400 C   FIELD 02w02 MODER1 (=GPIOA.MODER.MODER%s): Port x configuration pin 1
0x48001400 C   FIELD 04w02 MODER2 (=GPIOA.MODER.MODER%s): Port x configuration pin 2
0x48001400 C   FIELD 06w02 MODER3 (=GPIOA.MODER.MODER%s): Port x configuration pin 3
0x48001400 C   FIELD 08w02 MODER4 (=GPIOA.MODER.MODER%s): Port x configuration pin 4
0x48001400 C   FIELD 10w02 MODER5 (=GPIOA.MODER.MODER%s): Port x configuration pin 5
0x48001400 C   FIELD 12w02 MODER6 (=GPIOA.MODER.MODER%s): Port x configuration pin 6
0x48001400 C   FIELD 14w02 MODER7 (=GPIOA.MODER.MODER%s): Port x configuration pin 7
0x48001400 C   FIELD 16w02 MODER8 (=GPIOA.MODER.MODER%s): Port x configuration pin 8
0x48001400 C   FIELD 18w02 MODER9 (=GPIOA.MODER.MODER%s): Port x configuration pin 9
0x48001400 C   FIELD 20w02 MODER10 (=GPIOA.MODER.MODER%s): Port x configuration pin 10
0x48001400 C   FIELD 22w02 MODER11 (=GPIOA.MODER.MODER%s): Port x configuration pin 11
0x48001400 C   FIELD 24w02 MODER12 (=GPIOA.MODER.MODER%s): Port x configuration pin 12
0x48001400 C   FIELD 26w02 MODER13 (=GPIOA.MODER.MODER%s): Port x configuration pin 13
0x48001400 C   FIELD 28w02 MODER14 (=GPIOA.MODER.MODER%s): Port x configuration pin 14
0x48001400 C   FIELD 30w02 MODER15 (=GPIOA.MODER.MODER%s): Port x configuration pin 15
0x48001404 B  REGISTER OTYPER (=GPIOA.OTYPER): GPIO port output type register
0x48001408 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x48001408 C   FIELD 00w02 OSPEEDR0 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 0
0x48001408 C   FIELD 02w02 OSPEEDR1 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 1
0x48001408 C   FIELD 04w02 OSPEEDR2 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 2
0x48001408 C   FIELD 06w02 OSPEEDR3 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 3
0x48001408 C   FIELD 08w02 OSPEEDR4 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 4
0x48001408 C   FIELD 10w02 OSPEEDR5 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 5
0x48001408 C   FIELD 12w02 OSPEEDR6 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 6
0x48001408 C   FIELD 14w02 OSPEEDR7 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 7
0x48001408 C   FIELD 16w02 OSPEEDR8 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 8
0x48001408 C   FIELD 18w02 OSPEEDR9 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 9
0x48001408 C   FIELD 20w02 OSPEEDR10 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 10
0x48001408 C   FIELD 22w02 OSPEEDR11 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 11
0x48001408 C   FIELD 24w02 OSPEEDR12 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 12
0x48001408 C   FIELD 26w02 OSPEEDR13 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 13
0x48001408 C   FIELD 28w02 OSPEEDR14 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 14
0x48001408 C   FIELD 30w02 OSPEEDR15 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 15
0x4800140C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x4800140C C   FIELD 00w02 PUPDR0 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 0
0x4800140C C   FIELD 02w02 PUPDR1 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 1
0x4800140C C   FIELD 04w02 PUPDR2 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 2
0x4800140C C   FIELD 06w02 PUPDR3 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 3
0x4800140C C   FIELD 08w02 PUPDR4 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 4
0x4800140C C   FIELD 10w02 PUPDR5 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 5
0x4800140C C   FIELD 12w02 PUPDR6 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 6
0x4800140C C   FIELD 14w02 PUPDR7 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 7
0x4800140C C   FIELD 16w02 PUPDR8 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 8
0x4800140C C   FIELD 18w02 PUPDR9 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 9
0x4800140C C   FIELD 20w02 PUPDR10 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 10
0x4800140C C   FIELD 22w02 PUPDR11 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 11
0x4800140C C   FIELD 24w02 PUPDR12 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 12
0x4800140C C   FIELD 26w02 PUPDR13 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 13
0x4800140C C   FIELD 28w02 PUPDR14 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 14
0x4800140C C   FIELD 30w02 PUPDR15 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 15
0x48001410 B  REGISTER IDR (=GPIOA.IDR): GPIO port input data register
0x48001414 B  REGISTER ODR (=GPIOA.ODR): GPIO port output data register
0x48001418 B  REGISTER BSRR (=GPIOA.BSRR): GPIO port bit set/reset register
0x4800141C B  REGISTER LCKR (=GPIOA.LCKR): GPIO port configuration lock register
0x48001420 B  REGISTER AFRL (=GPIOA.AFRL): GPIO alternate function low register
0x48001424 B  REGISTER AFRH (=GPIOA.AFRH): GPIO alternate function high register
0x48001428 B  REGISTER BRR (=GPIOA.BRR): GPIO port bit reset register
0x48001800 A PERIPHERAL GPIOG
0x48001800 B  REGISTER MODER (rw): GPIO port mode register
0x48001800 C   FIELD 00w02 MODER0 (=GPIOA.MODER.MODER%s): Port x configuration pin 0
0x48001800 C   FIELD 02w02 MODER1 (=GPIOA.MODER.MODER%s): Port x configuration pin 1
0x48001800 C   FIELD 04w02 MODER2 (=GPIOA.MODER.MODER%s): Port x configuration pin 2
0x48001800 C   FIELD 06w02 MODER3 (=GPIOA.MODER.MODER%s): Port x configuration pin 3
0x48001800 C   FIELD 08w02 MODER4 (=GPIOA.MODER.MODER%s): Port x configuration pin 4
0x48001800 C   FIELD 10w02 MODER5 (=GPIOA.MODER.MODER%s): Port x configuration pin 5
0x48001800 C   FIELD 12w02 MODER6 (=GPIOA.MODER.MODER%s): Port x configuration pin 6
0x48001800 C   FIELD 14w02 MODER7 (=GPIOA.MODER.MODER%s): Port x configuration pin 7
0x48001800 C   FIELD 16w02 MODER8 (=GPIOA.MODER.MODER%s): Port x configuration pin 8
0x48001800 C   FIELD 18w02 MODER9 (=GPIOA.MODER.MODER%s): Port x configuration pin 9
0x48001800 C   FIELD 20w02 MODER10 (=GPIOA.MODER.MODER%s): Port x configuration pin 10
0x48001800 C   FIELD 22w02 MODER11 (=GPIOA.MODER.MODER%s): Port x configuration pin 11
0x48001800 C   FIELD 24w02 MODER12 (=GPIOA.MODER.MODER%s): Port x configuration pin 12
0x48001800 C   FIELD 26w02 MODER13 (=GPIOA.MODER.MODER%s): Port x configuration pin 13
0x48001800 C   FIELD 28w02 MODER14 (=GPIOA.MODER.MODER%s): Port x configuration pin 14
0x48001800 C   FIELD 30w02 MODER15 (=GPIOA.MODER.MODER%s): Port x configuration pin 15
0x48001804 B  REGISTER OTYPER (=GPIOA.OTYPER): GPIO port output type register
0x48001808 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x48001808 C   FIELD 00w02 OSPEEDR0 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 0
0x48001808 C   FIELD 02w02 OSPEEDR1 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 1
0x48001808 C   FIELD 04w02 OSPEEDR2 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 2
0x48001808 C   FIELD 06w02 OSPEEDR3 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 3
0x48001808 C   FIELD 08w02 OSPEEDR4 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 4
0x48001808 C   FIELD 10w02 OSPEEDR5 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 5
0x48001808 C   FIELD 12w02 OSPEEDR6 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 6
0x48001808 C   FIELD 14w02 OSPEEDR7 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 7
0x48001808 C   FIELD 16w02 OSPEEDR8 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 8
0x48001808 C   FIELD 18w02 OSPEEDR9 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 9
0x48001808 C   FIELD 20w02 OSPEEDR10 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 10
0x48001808 C   FIELD 22w02 OSPEEDR11 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 11
0x48001808 C   FIELD 24w02 OSPEEDR12 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 12
0x48001808 C   FIELD 26w02 OSPEEDR13 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 13
0x48001808 C   FIELD 28w02 OSPEEDR14 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 14
0x48001808 C   FIELD 30w02 OSPEEDR15 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 15
0x4800180C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x4800180C C   FIELD 00w02 PUPDR0 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 0
0x4800180C C   FIELD 02w02 PUPDR1 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 1
0x4800180C C   FIELD 04w02 PUPDR2 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 2
0x4800180C C   FIELD 06w02 PUPDR3 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 3
0x4800180C C   FIELD 08w02 PUPDR4 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 4
0x4800180C C   FIELD 10w02 PUPDR5 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 5
0x4800180C C   FIELD 12w02 PUPDR6 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 6
0x4800180C C   FIELD 14w02 PUPDR7 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 7
0x4800180C C   FIELD 16w02 PUPDR8 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 8
0x4800180C C   FIELD 18w02 PUPDR9 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 9
0x4800180C C   FIELD 20w02 PUPDR10 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 10
0x4800180C C   FIELD 22w02 PUPDR11 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 11
0x4800180C C   FIELD 24w02 PUPDR12 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 12
0x4800180C C   FIELD 26w02 PUPDR13 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 13
0x4800180C C   FIELD 28w02 PUPDR14 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 14
0x4800180C C   FIELD 30w02 PUPDR15 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 15
0x48001810 B  REGISTER IDR (=GPIOA.IDR): GPIO port input data register
0x48001814 B  REGISTER ODR (=GPIOA.ODR): GPIO port output data register
0x48001818 B  REGISTER BSRR (=GPIOA.BSRR): GPIO port bit set/reset register
0x4800181C B  REGISTER LCKR (=GPIOA.LCKR): GPIO port configuration lock register
0x48001820 B  REGISTER AFRL (=GPIOA.AFRL): GPIO alternate function low register
0x48001824 B  REGISTER AFRH (=GPIOA.AFRH): GPIO alternate function high register
0x48001828 B  REGISTER BRR (=GPIOA.BRR): GPIO port bit reset register
0x50000000 A PERIPHERAL ADC1
0x50000000 B  REGISTER ISR (rw): interrupt and status register
0x50000000 C   FIELD 00w01 ADRDY: ADC ready
0x50000000 C   FIELD 01w01 EOSMP: End of sampling flag
0x50000000 C   FIELD 02w01 EOC: End of conversion flag
0x50000000 C   FIELD 03w01 EOS: End of regular sequence flag
0x50000000 C   FIELD 04w01 OVR: ADC overrun
0x50000000 C   FIELD 05w01 JEOC: Injected channel end of conversion flag
0x50000000 C   FIELD 06w01 JEOS: Injected channel end of sequence flag
0x50000000 C   FIELD 07w01 AWD1: Analog watchdog 1 flag
0x50000000 C   FIELD 08w01 AWD2: Analog watchdog 2 flag
0x50000000 C   FIELD 09w01 AWD3: Analog watchdog 3 flag
0x50000000 C   FIELD 10w01 JQOVF: Injected context queue overflow
0x50000004 B  REGISTER IER (rw): interrupt enable register
0x50000004 C   FIELD 00w01 ADRDYIE: ADC ready interrupt enable
0x50000004 C   FIELD 01w01 EOSMPIE: End of sampling flag interrupt enable for regular conversions
0x50000004 C   FIELD 02w01 EOCIE: End of regular conversion interrupt enable
0x50000004 C   FIELD 03w01 EOSIE: End of regular sequence of conversions interrupt enable
0x50000004 C   FIELD 04w01 OVRIE: Overrun interrupt enable
0x50000004 C   FIELD 05w01 JEOCIE: End of injected conversion interrupt enable
0x50000004 C   FIELD 06w01 JEOSIE: End of injected sequence of conversions interrupt enable
0x50000004 C   FIELD 07w01 AWD1IE: Analog watchdog 1 interrupt enable
0x50000004 C   FIELD 08w01 AWD2IE: Analog watchdog 2 interrupt enable
0x50000004 C   FIELD 09w01 AWD3IE: Analog watchdog 3 interrupt enable
0x50000004 C   FIELD 10w01 JQOVFIE: Injected context queue overflow interrupt enable
0x50000008 B  REGISTER CR (rw): control register
0x50000008 C   FIELD 00w01 ADEN: ADC enable control
0x50000008 C   FIELD 01w01 ADDIS: ADC disable command
0x50000008 C   FIELD 02w01 ADSTART: ADC start of regular conversion
0x50000008 C   FIELD 03w01 JADSTART: ADC start of injected conversion
0x50000008 C   FIELD 04w01 ADSTP: ADC stop of regular conversion command
0x50000008 C   FIELD 05w01 JADSTP: ADC stop of injected conversion command
0x50000008 C   FIELD 28w01 ADVREGEN: ADC voltage regulator enable
0x50000008 C   FIELD 29w01 DEEPPWD: Deep-power-down enable
0x50000008 C   FIELD 30w01 ADCALDIF: Differential mode for calibration
0x50000008 C   FIELD 31w01 ADCAL: ADC calibration
0x5000000C B  REGISTER CFGR (rw): configuration register
0x5000000C C   FIELD 00w01 DMAEN: Direct memory access enable
0x5000000C C   FIELD 01w01 DMACFG: Direct memory access configuration
0x5000000C C   FIELD 03w02 RES: Data resolution
0x5000000C C   FIELD 05w05 EXTSEL: External trigger selection for regular group
0x5000000C C   FIELD 10w02 EXTEN: External trigger enable and polarity selection for regular channels
0x5000000C C   FIELD 12w01 OVRMOD: Overrun mode
0x5000000C C   FIELD 13w01 CONT: Single / continuous conversion mode for regular conversions
0x5000000C C   FIELD 14w01 AUTDLY: Delayed conversion mode
0x5000000C C   FIELD 15w01 ALIGN: Data alignment
0x5000000C C   FIELD 16w01 DISCEN: Discontinuous mode for regular channels
0x5000000C C   FIELD 17w03 DISCNUM: Discontinuous mode channel count
0x5000000C C   FIELD 20w01 JDISCEN: Discontinuous mode on injected channels
0x5000000C C   FIELD 21w01 JQM: JSQR queue mode
0x5000000C C   FIELD 22w01 AWD1SGL: Enable the watchdog 1 on a single channel or on all channels
0x5000000C C   FIELD 23w01 AWD1EN: Analog watchdog 1 enable on regular channels
0x5000000C C   FIELD 24w01 JAWD1EN: Analog watchdog 1 enable on injected channels
0x5000000C C   FIELD 25w01 JAUTO: Automatic injected group conversion
0x5000000C C   FIELD 26w05 AWD1CH: Analog watchdog 1 channel selection
0x5000000C C   FIELD 31w01 JQDIS: Injected Queue disable
0x50000010 B  REGISTER CFGR2 (rw): configuration register
0x50000010 C   FIELD 00w01 ROVSE: Regular Oversampling Enable
0x50000010 C   FIELD 01w01 JOVSE: Injected Oversampling Enable
0x50000010 C   FIELD 02w03 OVSR: Oversampling ratio
0x50000010 C   FIELD 05w04 OVSS: Oversampling shift
0x50000010 C   FIELD 09w01 TROVS: Triggered Regular Oversampling
0x50000010 C   FIELD 10w01 ROVSM: Regular Oversampling mode
0x50000010 C   FIELD 16w01 GCOMP: Gain compensation mode
0x50000010 C   FIELD 25w01 SWTRIG: Software trigger bit for sampling time control trigger mode
0x50000010 C   FIELD 26w01 BULB: Bulb sampling mode
0x50000010 C   FIELD 27w01 SMPTRIG: Sampling time control trigger mode
0x50000014 B  REGISTER SMPR1 (rw): sample time register 1
0x50000014 C   FIELD 00w03 SMP0: Channel 0 sample time selection
0x50000014 C   FIELD 03w03 SMP1: Channel 1 sample time selection
0x50000014 C   FIELD 06w03 SMP2: Channel 2 sample time selection
0x50000014 C   FIELD 09w03 SMP3: Channel 3 sample time selection
0x50000014 C   FIELD 12w03 SMP4: Channel 4 sample time selection
0x50000014 C   FIELD 15w03 SMP5: Channel 5 sample time selection
0x50000014 C   FIELD 18w03 SMP6: Channel 6 sample time selection
0x50000014 C   FIELD 21w03 SMP7: Channel 7 sample time selection
0x50000014 C   FIELD 24w03 SMP8: Channel 8 sample time selection
0x50000014 C   FIELD 27w03 SMP9: Channel 9 sample time selection
0x50000014 C   FIELD 31w01 SMPPLUS: Addition of one clock cycle to the sampling time
0x50000018 B  REGISTER SMPR2 (rw): sample time register 2
0x50000018 C   FIELD 00w03 SMP10: Channel 10 sample time selection
0x50000018 C   FIELD 03w03 SMP11: Channel 11 sample time selection
0x50000018 C   FIELD 06w03 SMP12: Channel 12 sample time selection
0x50000018 C   FIELD 09w03 SMP13: Channel 13 sample time selection
0x50000018 C   FIELD 12w03 SMP14: Channel 14 sample time selection
0x50000018 C   FIELD 15w03 SMP15: Channel 15 sample time selection
0x50000018 C   FIELD 18w03 SMP16: Channel 16 sample time selection
0x50000018 C   FIELD 21w03 SMP17: Channel 17 sample time selection
0x50000018 C   FIELD 24w03 SMP18: Channel 18 sample time selection
0x50000020 B  REGISTER TR1 (rw): watchdog threshold register 1
0x50000020 C   FIELD 00w12 LT1: Analog watchdog 1 lower threshold
0x50000020 C   FIELD 12w03 AWDFILT: Analog watchdog filtering parameter
0x50000020 C   FIELD 16w12 HT1: Analog watchdog 1 higher threshold
0x50000024 B  REGISTER TR2 (rw): watchdog threshold register
0x50000024 C   FIELD 00w08 LT2: Analog watchdog 2 lower threshold
0x50000024 C   FIELD 16w08 HT2: Analog watchdog 2 higher threshold
0x50000028 B  REGISTER TR3 (rw): watchdog threshold register 3
0x50000028 C   FIELD 00w08 LT3: Analog watchdog 3 lower threshold
0x50000028 C   FIELD 16w08 HT3: Analog watchdog 3 higher threshold
0x50000030 B  REGISTER SQR1 (rw): regular sequence register 1
0x50000030 C   FIELD 00w04 L: Regular channel sequence length
0x50000030 C   FIELD 06w05 SQ1: 1 conversion in regular sequence
0x50000030 C   FIELD 12w05 SQ2: 2 conversion in regular sequence
0x50000030 C   FIELD 18w05 SQ3: 3 conversion in regular sequence
0x50000030 C   FIELD 24w05 SQ4: 4 conversion in regular sequence
0x50000034 B  REGISTER SQR2 (rw): regular sequence register 2
0x50000034 C   FIELD 00w05 SQ5: 5 conversion in regular sequence
0x50000034 C   FIELD 06w05 SQ6: 6 conversion in regular sequence
0x50000034 C   FIELD 12w05 SQ7: 7 conversion in regular sequence
0x50000034 C   FIELD 18w05 SQ8: 8 conversion in regular sequence
0x50000034 C   FIELD 24w05 SQ9: 9 conversion in regular sequence
0x50000038 B  REGISTER SQR3 (rw): regular sequence register 3
0x50000038 C   FIELD 00w05 SQ10: 10 conversion in regular sequence
0x50000038 C   FIELD 06w05 SQ11: 11 conversion in regular sequence
0x50000038 C   FIELD 12w05 SQ12: 12 conversion in regular sequence
0x50000038 C   FIELD 18w05 SQ13: 13 conversion in regular sequence
0x50000038 C   FIELD 24w05 SQ14: 14 conversion in regular sequence
0x5000003C B  REGISTER SQR4 (rw): regular sequence register 4
0x5000003C C   FIELD 00w05 SQ15: 15 conversion in regular sequence
0x5000003C C   FIELD 06w05 SQ16: 16 conversion in regular sequence
0x50000040 B  REGISTER DR (ro): regular Data Register
0x50000040 C   FIELD 00w16 RDATA: Regular Data converted
0x5000004C B  REGISTER JSQR (rw): injected sequence register
0x5000004C C   FIELD 00w02 JL: Injected channel sequence length
0x5000004C C   FIELD 02w05 JEXTSEL: External Trigger Selection for injected group
0x5000004C C   FIELD 07w02 JEXTEN: External Trigger Enable and Polarity Selection for injected channels
0x5000004C C   FIELD 09w05 JSQ1: 1 conversion in injected sequence
0x5000004C C   FIELD 15w05 JSQ2: 2 conversion in injected sequence
0x5000004C C   FIELD 21w05 JSQ3: 3 conversion in injected sequence
0x5000004C C   FIELD 27w05 JSQ4: 4 conversion in injected sequence
0x50000060 B  REGISTER OFR1 (rw): offset register 1
0x50000060 C   FIELD 00w12 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x50000060 C   FIELD 24w01 OFFSETPOS: Positive offset
0x50000060 C   FIELD 25w01 SATEN: Saturation enable
0x50000060 C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x50000060 C   FIELD 31w01 OFFSET_EN: Offset X Enable
0x50000064 B  REGISTER OFR2 (rw): offset register 2
0x50000064 C   FIELD 00w12 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x50000064 C   FIELD 24w01 OFFSETPOS: Positive offset
0x50000064 C   FIELD 25w01 SATEN: Saturation enable
0x50000064 C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x50000064 C   FIELD 31w01 OFFSET_EN: Offset X Enable
0x50000068 B  REGISTER OFR3 (rw): offset register 3
0x50000068 C   FIELD 00w12 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x50000068 C   FIELD 24w01 OFFSETPOS: Positive offset
0x50000068 C   FIELD 25w01 SATEN: Saturation enable
0x50000068 C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x50000068 C   FIELD 31w01 OFFSET_EN: Offset X Enable
0x5000006C B  REGISTER OFR4 (rw): offset register 4
0x5000006C C   FIELD 00w12 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x5000006C C   FIELD 24w01 OFFSETPOS: Positive offset
0x5000006C C   FIELD 25w01 SATEN: Saturation enable
0x5000006C C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x5000006C C   FIELD 31w01 OFFSET_EN: Offset X Enable
0x50000080 B  REGISTER JDR1 (ro): injected data register 1
0x50000080 C   FIELD 00w16 JDATA: Injected data
0x50000084 B  REGISTER JDR2 (ro): injected data register 2
0x50000084 C   FIELD 00w16 JDATA: Injected data
0x50000088 B  REGISTER JDR3 (ro): injected data register 3
0x50000088 C   FIELD 00w16 JDATA: Injected data
0x5000008C B  REGISTER JDR4 (ro): injected data register 4
0x5000008C C   FIELD 00w16 JDATA: Injected data
0x500000A0 B  REGISTER AWD2CR (rw): Analog Watchdog 2 Configuration Register
0x500000A0 C   FIELD 00w01 AWD2CH0: Analog watchdog 2 channel selection
0x500000A0 C   FIELD 01w01 AWD2CH1: Analog watchdog 2 channel selection
0x500000A0 C   FIELD 02w01 AWD2CH2: Analog watchdog 2 channel selection
0x500000A0 C   FIELD 03w01 AWD2CH3: Analog watchdog 2 channel selection
0x500000A0 C   FIELD 04w01 AWD2CH4: Analog watchdog 2 channel selection
0x500000A0 C   FIELD 05w01 AWD2CH5: Analog watchdog 2 channel selection
0x500000A0 C   FIELD 06w01 AWD2CH6: Analog watchdog 2 channel selection
0x500000A0 C   FIELD 07w01 AWD2CH7: Analog watchdog 2 channel selection
0x500000A0 C   FIELD 08w01 AWD2CH8: Analog watchdog 2 channel selection
0x500000A0 C   FIELD 09w01 AWD2CH9: Analog watchdog 2 channel selection
0x500000A0 C   FIELD 10w01 AWD2CH10: Analog watchdog 2 channel selection
0x500000A0 C   FIELD 11w01 AWD2CH11: Analog watchdog 2 channel selection
0x500000A0 C   FIELD 12w01 AWD2CH12: Analog watchdog 2 channel selection
0x500000A0 C   FIELD 13w01 AWD2CH13: Analog watchdog 2 channel selection
0x500000A0 C   FIELD 14w01 AWD2CH14: Analog watchdog 2 channel selection
0x500000A0 C   FIELD 15w01 AWD2CH15: Analog watchdog 2 channel selection
0x500000A0 C   FIELD 16w01 AWD2CH16: Analog watchdog 2 channel selection
0x500000A0 C   FIELD 17w01 AWD2CH17: Analog watchdog 2 channel selection
0x500000A0 C   FIELD 18w01 AWD2CH18: Analog watchdog 2 channel selection
0x500000A4 B  REGISTER AWD3CR (rw): Analog Watchdog 3 Configuration Register
0x500000A4 C   FIELD 00w01 AWD3CH0: Analog watchdog 3 channel selection
0x500000A4 C   FIELD 01w01 AWD3CH1: Analog watchdog 3 channel selection
0x500000A4 C   FIELD 02w01 AWD3CH2: Analog watchdog 3 channel selection
0x500000A4 C   FIELD 03w01 AWD3CH3: Analog watchdog 3 channel selection
0x500000A4 C   FIELD 04w01 AWD3CH4: Analog watchdog 3 channel selection
0x500000A4 C   FIELD 05w01 AWD3CH5: Analog watchdog 3 channel selection
0x500000A4 C   FIELD 06w01 AWD3CH6: Analog watchdog 3 channel selection
0x500000A4 C   FIELD 07w01 AWD3CH7: Analog watchdog 3 channel selection
0x500000A4 C   FIELD 08w01 AWD3CH8: Analog watchdog 3 channel selection
0x500000A4 C   FIELD 09w01 AWD3CH9: Analog watchdog 3 channel selection
0x500000A4 C   FIELD 10w01 AWD3CH10: Analog watchdog 3 channel selection
0x500000A4 C   FIELD 11w01 AWD3CH11: Analog watchdog 3 channel selection
0x500000A4 C   FIELD 12w01 AWD3CH12: Analog watchdog 3 channel selection
0x500000A4 C   FIELD 13w01 AWD3CH13: Analog watchdog 3 channel selection
0x500000A4 C   FIELD 14w01 AWD3CH14: Analog watchdog 3 channel selection
0x500000A4 C   FIELD 15w01 AWD3CH15: Analog watchdog 3 channel selection
0x500000A4 C   FIELD 16w01 AWD3CH16: Analog watchdog 3 channel selection
0x500000A4 C   FIELD 17w01 AWD3CH17: Analog watchdog 3 channel selection
0x500000A4 C   FIELD 18w01 AWD3CH18: Analog watchdog 3 channel selection
0x500000B0 B  REGISTER DIFSEL: Differential Mode Selection Register 2
0x500000B0 C   FIELD 00w01 DIFSEL0: Differential mode for channel 0
0x500000B0 C   FIELD 01w01 DIFSEL1: Differential mode for channel 1
0x500000B0 C   FIELD 02w01 DIFSEL2: Differential mode for channel 2
0x500000B0 C   FIELD 03w01 DIFSEL3: Differential mode for channel 3
0x500000B0 C   FIELD 04w01 DIFSEL4: Differential mode for channel 4
0x500000B0 C   FIELD 05w01 DIFSEL5: Differential mode for channel 5
0x500000B0 C   FIELD 06w01 DIFSEL6: Differential mode for channel 6
0x500000B0 C   FIELD 07w01 DIFSEL7: Differential mode for channel 7
0x500000B0 C   FIELD 08w01 DIFSEL8: Differential mode for channel 8
0x500000B0 C   FIELD 09w01 DIFSEL9: Differential mode for channel 9
0x500000B0 C   FIELD 10w01 DIFSEL10: Differential mode for channel 10
0x500000B0 C   FIELD 11w01 DIFSEL11: Differential mode for channel 11
0x500000B0 C   FIELD 12w01 DIFSEL12: Differential mode for channel 12
0x500000B0 C   FIELD 13w01 DIFSEL13: Differential mode for channel 13
0x500000B0 C   FIELD 14w01 DIFSEL14: Differential mode for channel 14
0x500000B0 C   FIELD 15w01 DIFSEL15: Differential mode for channel 15
0x500000B0 C   FIELD 16w01 DIFSEL16: Differential mode for channel 16
0x500000B0 C   FIELD 17w01 DIFSEL17: Differential mode for channel 17
0x500000B0 C   FIELD 18w01 DIFSEL18: Differential mode for channel 18
0x500000B4 B  REGISTER CALFACT (rw): Calibration Factors
0x500000B4 C   FIELD 00w07 CALFACT_S: Calibration Factors In single-ended mode
0x500000B4 C   FIELD 16w07 CALFACT_D: Calibration Factors in differential mode
0x500000C0 B  REGISTER GCOMP (rw): Gain compensation Register
0x500000C0 C   FIELD 00w14 GCOMPCOEFF: Gain compensation coefficient
0x50000100 A PERIPHERAL ADC2
0x50000100 B  REGISTER ISR (rw): interrupt and status register
0x50000100 C   FIELD 00w01 ADRDY: ADC ready
0x50000100 C   FIELD 01w01 EOSMP: End of sampling flag
0x50000100 C   FIELD 02w01 EOC: End of conversion flag
0x50000100 C   FIELD 03w01 EOS: End of regular sequence flag
0x50000100 C   FIELD 04w01 OVR: ADC overrun
0x50000100 C   FIELD 05w01 JEOC: Injected channel end of conversion flag
0x50000100 C   FIELD 06w01 JEOS: Injected channel end of sequence flag
0x50000100 C   FIELD 07w01 AWD1: Analog watchdog 1 flag
0x50000100 C   FIELD 08w01 AWD2: Analog watchdog 2 flag
0x50000100 C   FIELD 09w01 AWD3: Analog watchdog 3 flag
0x50000100 C   FIELD 10w01 JQOVF: Injected context queue overflow
0x50000104 B  REGISTER IER (rw): interrupt enable register
0x50000104 C   FIELD 00w01 ADRDYIE: ADC ready interrupt enable
0x50000104 C   FIELD 01w01 EOSMPIE: End of sampling flag interrupt enable for regular conversions
0x50000104 C   FIELD 02w01 EOCIE: End of regular conversion interrupt enable
0x50000104 C   FIELD 03w01 EOSIE: End of regular sequence of conversions interrupt enable
0x50000104 C   FIELD 04w01 OVRIE: Overrun interrupt enable
0x50000104 C   FIELD 05w01 JEOCIE: End of injected conversion interrupt enable
0x50000104 C   FIELD 06w01 JEOSIE: End of injected sequence of conversions interrupt enable
0x50000104 C   FIELD 07w01 AWD1IE: Analog watchdog 1 interrupt enable
0x50000104 C   FIELD 08w01 AWD2IE: Analog watchdog 2 interrupt enable
0x50000104 C   FIELD 09w01 AWD3IE: Analog watchdog 3 interrupt enable
0x50000104 C   FIELD 10w01 JQOVFIE: Injected context queue overflow interrupt enable
0x50000108 B  REGISTER CR (rw): control register
0x50000108 C   FIELD 00w01 ADEN: ADC enable control
0x50000108 C   FIELD 01w01 ADDIS: ADC disable command
0x50000108 C   FIELD 02w01 ADSTART: ADC start of regular conversion
0x50000108 C   FIELD 03w01 JADSTART: ADC start of injected conversion
0x50000108 C   FIELD 04w01 ADSTP: ADC stop of regular conversion command
0x50000108 C   FIELD 05w01 JADSTP: ADC stop of injected conversion command
0x50000108 C   FIELD 28w01 ADVREGEN: ADC voltage regulator enable
0x50000108 C   FIELD 29w01 DEEPPWD: Deep-power-down enable
0x50000108 C   FIELD 30w01 ADCALDIF: Differential mode for calibration
0x50000108 C   FIELD 31w01 ADCAL: ADC calibration
0x5000010C B  REGISTER CFGR (rw): configuration register
0x5000010C C   FIELD 00w01 DMAEN: Direct memory access enable
0x5000010C C   FIELD 01w01 DMACFG: Direct memory access configuration
0x5000010C C   FIELD 03w02 RES: Data resolution
0x5000010C C   FIELD 05w05 EXTSEL: External trigger selection for regular group
0x5000010C C   FIELD 10w02 EXTEN: External trigger enable and polarity selection for regular channels
0x5000010C C   FIELD 12w01 OVRMOD: Overrun mode
0x5000010C C   FIELD 13w01 CONT: Single / continuous conversion mode for regular conversions
0x5000010C C   FIELD 14w01 AUTDLY: Delayed conversion mode
0x5000010C C   FIELD 15w01 ALIGN: Data alignment
0x5000010C C   FIELD 16w01 DISCEN: Discontinuous mode for regular channels
0x5000010C C   FIELD 17w03 DISCNUM: Discontinuous mode channel count
0x5000010C C   FIELD 20w01 JDISCEN: Discontinuous mode on injected channels
0x5000010C C   FIELD 21w01 JQM: JSQR queue mode
0x5000010C C   FIELD 22w01 AWD1SGL: Enable the watchdog 1 on a single channel or on all channels
0x5000010C C   FIELD 23w01 AWD1EN: Analog watchdog 1 enable on regular channels
0x5000010C C   FIELD 24w01 JAWD1EN: Analog watchdog 1 enable on injected channels
0x5000010C C   FIELD 25w01 JAUTO: Automatic injected group conversion
0x5000010C C   FIELD 26w05 AWD1CH: Analog watchdog 1 channel selection
0x5000010C C   FIELD 31w01 JQDIS: Injected Queue disable
0x50000110 B  REGISTER CFGR2 (rw): configuration register
0x50000110 C   FIELD 00w01 ROVSE: Regular Oversampling Enable
0x50000110 C   FIELD 01w01 JOVSE: Injected Oversampling Enable
0x50000110 C   FIELD 02w03 OVSR: Oversampling ratio
0x50000110 C   FIELD 05w04 OVSS: Oversampling shift
0x50000110 C   FIELD 09w01 TROVS: Triggered Regular Oversampling
0x50000110 C   FIELD 10w01 ROVSM: Regular Oversampling mode
0x50000110 C   FIELD 16w01 GCOMP: Gain compensation mode
0x50000110 C   FIELD 25w01 SWTRIG: Software trigger bit for sampling time control trigger mode
0x50000110 C   FIELD 26w01 BULB: Bulb sampling mode
0x50000110 C   FIELD 27w01 SMPTRIG: Sampling time control trigger mode
0x50000114 B  REGISTER SMPR1 (rw): sample time register 1
0x50000114 C   FIELD 00w03 SMP0: Channel 0 sample time selection
0x50000114 C   FIELD 03w03 SMP1: Channel 1 sample time selection
0x50000114 C   FIELD 06w03 SMP2: Channel 2 sample time selection
0x50000114 C   FIELD 09w03 SMP3: Channel 3 sample time selection
0x50000114 C   FIELD 12w03 SMP4: Channel 4 sample time selection
0x50000114 C   FIELD 15w03 SMP5: Channel 5 sample time selection
0x50000114 C   FIELD 18w03 SMP6: Channel 6 sample time selection
0x50000114 C   FIELD 21w03 SMP7: Channel 7 sample time selection
0x50000114 C   FIELD 24w03 SMP8: Channel 8 sample time selection
0x50000114 C   FIELD 27w03 SMP9: Channel 9 sample time selection
0x50000114 C   FIELD 31w01 SMPPLUS: Addition of one clock cycle to the sampling time
0x50000118 B  REGISTER SMPR2 (rw): sample time register 2
0x50000118 C   FIELD 00w03 SMP10: Channel 10 sample time selection
0x50000118 C   FIELD 03w03 SMP11: Channel 11 sample time selection
0x50000118 C   FIELD 06w03 SMP12: Channel 12 sample time selection
0x50000118 C   FIELD 09w03 SMP13: Channel 13 sample time selection
0x50000118 C   FIELD 12w03 SMP14: Channel 14 sample time selection
0x50000118 C   FIELD 15w03 SMP15: Channel 15 sample time selection
0x50000118 C   FIELD 18w03 SMP16: Channel 16 sample time selection
0x50000118 C   FIELD 21w03 SMP17: Channel 17 sample time selection
0x50000118 C   FIELD 24w03 SMP18: Channel 18 sample time selection
0x50000120 B  REGISTER TR1 (rw): watchdog threshold register 1
0x50000120 C   FIELD 00w12 LT1: Analog watchdog 1 lower threshold
0x50000120 C   FIELD 12w03 AWDFILT: Analog watchdog filtering parameter
0x50000120 C   FIELD 16w12 HT1: Analog watchdog 1 higher threshold
0x50000124 B  REGISTER TR2 (rw): watchdog threshold register
0x50000124 C   FIELD 00w08 LT2: Analog watchdog 2 lower threshold
0x50000124 C   FIELD 16w08 HT2: Analog watchdog 2 higher threshold
0x50000128 B  REGISTER TR3 (rw): watchdog threshold register 3
0x50000128 C   FIELD 00w08 LT3: Analog watchdog 3 lower threshold
0x50000128 C   FIELD 16w08 HT3: Analog watchdog 3 higher threshold
0x50000130 B  REGISTER SQR1 (rw): regular sequence register 1
0x50000130 C   FIELD 00w04 L: Regular channel sequence length
0x50000130 C   FIELD 06w05 SQ1: 1 conversion in regular sequence
0x50000130 C   FIELD 12w05 SQ2: 2 conversion in regular sequence
0x50000130 C   FIELD 18w05 SQ3: 3 conversion in regular sequence
0x50000130 C   FIELD 24w05 SQ4: 4 conversion in regular sequence
0x50000134 B  REGISTER SQR2 (rw): regular sequence register 2
0x50000134 C   FIELD 00w05 SQ5: 5 conversion in regular sequence
0x50000134 C   FIELD 06w05 SQ6: 6 conversion in regular sequence
0x50000134 C   FIELD 12w05 SQ7: 7 conversion in regular sequence
0x50000134 C   FIELD 18w05 SQ8: 8 conversion in regular sequence
0x50000134 C   FIELD 24w05 SQ9: 9 conversion in regular sequence
0x50000138 B  REGISTER SQR3 (rw): regular sequence register 3
0x50000138 C   FIELD 00w05 SQ10: 10 conversion in regular sequence
0x50000138 C   FIELD 06w05 SQ11: 11 conversion in regular sequence
0x50000138 C   FIELD 12w05 SQ12: 12 conversion in regular sequence
0x50000138 C   FIELD 18w05 SQ13: 13 conversion in regular sequence
0x50000138 C   FIELD 24w05 SQ14: 14 conversion in regular sequence
0x5000013C B  REGISTER SQR4 (rw): regular sequence register 4
0x5000013C C   FIELD 00w05 SQ15: 15 conversion in regular sequence
0x5000013C C   FIELD 06w05 SQ16: 16 conversion in regular sequence
0x50000140 B  REGISTER DR (ro): regular Data Register
0x50000140 C   FIELD 00w16 RDATA: Regular Data converted
0x5000014C B  REGISTER JSQR (rw): injected sequence register
0x5000014C C   FIELD 00w02 JL: Injected channel sequence length
0x5000014C C   FIELD 02w05 JEXTSEL: External Trigger Selection for injected group
0x5000014C C   FIELD 07w02 JEXTEN: External Trigger Enable and Polarity Selection for injected channels
0x5000014C C   FIELD 09w05 JSQ1: 1 conversion in injected sequence
0x5000014C C   FIELD 15w05 JSQ2: 2 conversion in injected sequence
0x5000014C C   FIELD 21w05 JSQ3: 3 conversion in injected sequence
0x5000014C C   FIELD 27w05 JSQ4: 4 conversion in injected sequence
0x50000160 B  REGISTER OFR1 (rw): offset register 1
0x50000160 C   FIELD 00w12 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x50000160 C   FIELD 24w01 OFFSETPOS: Positive offset
0x50000160 C   FIELD 25w01 SATEN: Saturation enable
0x50000160 C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x50000160 C   FIELD 31w01 OFFSET_EN: Offset X Enable
0x50000164 B  REGISTER OFR2 (rw): offset register 2
0x50000164 C   FIELD 00w12 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x50000164 C   FIELD 24w01 OFFSETPOS: Positive offset
0x50000164 C   FIELD 25w01 SATEN: Saturation enable
0x50000164 C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x50000164 C   FIELD 31w01 OFFSET_EN: Offset X Enable
0x50000168 B  REGISTER OFR3 (rw): offset register 3
0x50000168 C   FIELD 00w12 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x50000168 C   FIELD 24w01 OFFSETPOS: Positive offset
0x50000168 C   FIELD 25w01 SATEN: Saturation enable
0x50000168 C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x50000168 C   FIELD 31w01 OFFSET_EN: Offset X Enable
0x5000016C B  REGISTER OFR4 (rw): offset register 4
0x5000016C C   FIELD 00w12 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x5000016C C   FIELD 24w01 OFFSETPOS: Positive offset
0x5000016C C   FIELD 25w01 SATEN: Saturation enable
0x5000016C C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x5000016C C   FIELD 31w01 OFFSET_EN: Offset X Enable
0x50000180 B  REGISTER JDR1 (ro): injected data register 1
0x50000180 C   FIELD 00w16 JDATA: Injected data
0x50000184 B  REGISTER JDR2 (ro): injected data register 2
0x50000184 C   FIELD 00w16 JDATA: Injected data
0x50000188 B  REGISTER JDR3 (ro): injected data register 3
0x50000188 C   FIELD 00w16 JDATA: Injected data
0x5000018C B  REGISTER JDR4 (ro): injected data register 4
0x5000018C C   FIELD 00w16 JDATA: Injected data
0x500001A0 B  REGISTER AWD2CR (rw): Analog Watchdog 2 Configuration Register
0x500001A0 C   FIELD 00w01 AWD2CH0: Analog watchdog 2 channel selection
0x500001A0 C   FIELD 01w01 AWD2CH1: Analog watchdog 2 channel selection
0x500001A0 C   FIELD 02w01 AWD2CH2: Analog watchdog 2 channel selection
0x500001A0 C   FIELD 03w01 AWD2CH3: Analog watchdog 2 channel selection
0x500001A0 C   FIELD 04w01 AWD2CH4: Analog watchdog 2 channel selection
0x500001A0 C   FIELD 05w01 AWD2CH5: Analog watchdog 2 channel selection
0x500001A0 C   FIELD 06w01 AWD2CH6: Analog watchdog 2 channel selection
0x500001A0 C   FIELD 07w01 AWD2CH7: Analog watchdog 2 channel selection
0x500001A0 C   FIELD 08w01 AWD2CH8: Analog watchdog 2 channel selection
0x500001A0 C   FIELD 09w01 AWD2CH9: Analog watchdog 2 channel selection
0x500001A0 C   FIELD 10w01 AWD2CH10: Analog watchdog 2 channel selection
0x500001A0 C   FIELD 11w01 AWD2CH11: Analog watchdog 2 channel selection
0x500001A0 C   FIELD 12w01 AWD2CH12: Analog watchdog 2 channel selection
0x500001A0 C   FIELD 13w01 AWD2CH13: Analog watchdog 2 channel selection
0x500001A0 C   FIELD 14w01 AWD2CH14: Analog watchdog 2 channel selection
0x500001A0 C   FIELD 15w01 AWD2CH15: Analog watchdog 2 channel selection
0x500001A0 C   FIELD 16w01 AWD2CH16: Analog watchdog 2 channel selection
0x500001A0 C   FIELD 17w01 AWD2CH17: Analog watchdog 2 channel selection
0x500001A0 C   FIELD 18w01 AWD2CH18: Analog watchdog 2 channel selection
0x500001A4 B  REGISTER AWD3CR (rw): Analog Watchdog 3 Configuration Register
0x500001A4 C   FIELD 00w01 AWD3CH0: Analog watchdog 3 channel selection
0x500001A4 C   FIELD 01w01 AWD3CH1: Analog watchdog 3 channel selection
0x500001A4 C   FIELD 02w01 AWD3CH2: Analog watchdog 3 channel selection
0x500001A4 C   FIELD 03w01 AWD3CH3: Analog watchdog 3 channel selection
0x500001A4 C   FIELD 04w01 AWD3CH4: Analog watchdog 3 channel selection
0x500001A4 C   FIELD 05w01 AWD3CH5: Analog watchdog 3 channel selection
0x500001A4 C   FIELD 06w01 AWD3CH6: Analog watchdog 3 channel selection
0x500001A4 C   FIELD 07w01 AWD3CH7: Analog watchdog 3 channel selection
0x500001A4 C   FIELD 08w01 AWD3CH8: Analog watchdog 3 channel selection
0x500001A4 C   FIELD 09w01 AWD3CH9: Analog watchdog 3 channel selection
0x500001A4 C   FIELD 10w01 AWD3CH10: Analog watchdog 3 channel selection
0x500001A4 C   FIELD 11w01 AWD3CH11: Analog watchdog 3 channel selection
0x500001A4 C   FIELD 12w01 AWD3CH12: Analog watchdog 3 channel selection
0x500001A4 C   FIELD 13w01 AWD3CH13: Analog watchdog 3 channel selection
0x500001A4 C   FIELD 14w01 AWD3CH14: Analog watchdog 3 channel selection
0x500001A4 C   FIELD 15w01 AWD3CH15: Analog watchdog 3 channel selection
0x500001A4 C   FIELD 16w01 AWD3CH16: Analog watchdog 3 channel selection
0x500001A4 C   FIELD 17w01 AWD3CH17: Analog watchdog 3 channel selection
0x500001A4 C   FIELD 18w01 AWD3CH18: Analog watchdog 3 channel selection
0x500001B0 B  REGISTER DIFSEL: Differential Mode Selection Register 2
0x500001B0 C   FIELD 00w01 DIFSEL0: Differential mode for channel 0
0x500001B0 C   FIELD 01w01 DIFSEL1: Differential mode for channel 1
0x500001B0 C   FIELD 02w01 DIFSEL2: Differential mode for channel 2
0x500001B0 C   FIELD 03w01 DIFSEL3: Differential mode for channel 3
0x500001B0 C   FIELD 04w01 DIFSEL4: Differential mode for channel 4
0x500001B0 C   FIELD 05w01 DIFSEL5: Differential mode for channel 5
0x500001B0 C   FIELD 06w01 DIFSEL6: Differential mode for channel 6
0x500001B0 C   FIELD 07w01 DIFSEL7: Differential mode for channel 7
0x500001B0 C   FIELD 08w01 DIFSEL8: Differential mode for channel 8
0x500001B0 C   FIELD 09w01 DIFSEL9: Differential mode for channel 9
0x500001B0 C   FIELD 10w01 DIFSEL10: Differential mode for channel 10
0x500001B0 C   FIELD 11w01 DIFSEL11: Differential mode for channel 11
0x500001B0 C   FIELD 12w01 DIFSEL12: Differential mode for channel 12
0x500001B0 C   FIELD 13w01 DIFSEL13: Differential mode for channel 13
0x500001B0 C   FIELD 14w01 DIFSEL14: Differential mode for channel 14
0x500001B0 C   FIELD 15w01 DIFSEL15: Differential mode for channel 15
0x500001B0 C   FIELD 16w01 DIFSEL16: Differential mode for channel 16
0x500001B0 C   FIELD 17w01 DIFSEL17: Differential mode for channel 17
0x500001B0 C   FIELD 18w01 DIFSEL18: Differential mode for channel 18
0x500001B4 B  REGISTER CALFACT (rw): Calibration Factors
0x500001B4 C   FIELD 00w07 CALFACT_S: Calibration Factors In single-ended mode
0x500001B4 C   FIELD 16w07 CALFACT_D: Calibration Factors in differential mode
0x500001C0 B  REGISTER GCOMP (rw): Gain compensation Register
0x500001C0 C   FIELD 00w14 GCOMPCOEFF: Gain compensation coefficient
0x50000300 A PERIPHERAL ADC12_Common
0x50000300 B  REGISTER CSR (ro): ADC Common status register
0x50000300 C   FIELD 00w01 ADDRDY_MST: ADDRDY_MST
0x50000300 C   FIELD 01w01 EOSMP_MST: EOSMP_MST
0x50000300 C   FIELD 02w01 EOC_MST: EOC_MST
0x50000300 C   FIELD 03w01 EOS_MST: EOS_MST
0x50000300 C   FIELD 04w01 OVR_MST: OVR_MST
0x50000300 C   FIELD 05w01 JEOC_MST: JEOC_MST
0x50000300 C   FIELD 06w01 JEOS_MST: JEOS_MST
0x50000300 C   FIELD 07w01 AWD1_MST: AWD1_MST
0x50000300 C   FIELD 08w01 AWD2_MST: AWD2_MST
0x50000300 C   FIELD 09w01 AWD3_MST: AWD3_MST
0x50000300 C   FIELD 10w01 JQOVF_MST: JQOVF_MST
0x50000300 C   FIELD 16w01 ADRDY_SLV: ADRDY_SLV
0x50000300 C   FIELD 17w01 EOSMP_SLV: EOSMP_SLV
0x50000300 C   FIELD 18w01 EOC_SLV: End of regular conversion of the slave ADC
0x50000300 C   FIELD 19w01 EOS_SLV: End of regular sequence flag of the slave ADC
0x50000300 C   FIELD 20w01 OVR_SLV: Overrun flag of the slave ADC
0x50000300 C   FIELD 21w01 JEOC_SLV: End of injected conversion flag of the slave ADC
0x50000300 C   FIELD 22w01 JEOS_SLV: End of injected sequence flag of the slave ADC
0x50000300 C   FIELD 23w01 AWD1_SLV: Analog watchdog 1 flag of the slave ADC
0x50000300 C   FIELD 24w01 AWD2_SLV: Analog watchdog 2 flag of the slave ADC
0x50000300 C   FIELD 25w01 AWD3_SLV: Analog watchdog 3 flag of the slave ADC
0x50000300 C   FIELD 26w01 JQOVF_SLV: Injected Context Queue Overflow flag of the slave ADC
0x50000308 B  REGISTER CCR (rw): ADC common control register
0x50000308 C   FIELD 00w05 DUAL: Dual ADC mode selection
0x50000308 C   FIELD 08w04 DELAY: Delay between 2 sampling phases
0x50000308 C   FIELD 13w01 DMACFG: DMA configuration (for multi-ADC mode)
0x50000308 C   FIELD 14w02 MDMA: Direct memory access mode for multi ADC mode
0x50000308 C   FIELD 16w02 CKMODE: ADC clock mode
0x50000308 C   FIELD 18w04 PRESC: ADC prescaler
0x50000308 C   FIELD 22w01 VREFEN: VREFINT enable
0x50000308 C   FIELD 23w01 VSENSESEL: VTS selection
0x50000308 C   FIELD 24w01 VBATSEL: VBAT selection
0x5000030C B  REGISTER CDR (ro): ADC common regular data register for dual and triple modes
0x5000030C C   FIELD 00w16 RDATA_MST: Regular data of the master ADC
0x5000030C C   FIELD 16w16 RDATA_SLV: Regular data of the slave ADC
0x50000400 A PERIPHERAL ADC3
0x50000400 B  REGISTER ISR (rw): interrupt and status register
0x50000400 C   FIELD 00w01 ADRDY: ADC ready
0x50000400 C   FIELD 01w01 EOSMP: End of sampling flag
0x50000400 C   FIELD 02w01 EOC: End of conversion flag
0x50000400 C   FIELD 03w01 EOS: End of regular sequence flag
0x50000400 C   FIELD 04w01 OVR: ADC overrun
0x50000400 C   FIELD 05w01 JEOC: Injected channel end of conversion flag
0x50000400 C   FIELD 06w01 JEOS: Injected channel end of sequence flag
0x50000400 C   FIELD 07w01 AWD1: Analog watchdog 1 flag
0x50000400 C   FIELD 08w01 AWD2: Analog watchdog 2 flag
0x50000400 C   FIELD 09w01 AWD3: Analog watchdog 3 flag
0x50000400 C   FIELD 10w01 JQOVF: Injected context queue overflow
0x50000404 B  REGISTER IER (rw): interrupt enable register
0x50000404 C   FIELD 00w01 ADRDYIE: ADC ready interrupt enable
0x50000404 C   FIELD 01w01 EOSMPIE: End of sampling flag interrupt enable for regular conversions
0x50000404 C   FIELD 02w01 EOCIE: End of regular conversion interrupt enable
0x50000404 C   FIELD 03w01 EOSIE: End of regular sequence of conversions interrupt enable
0x50000404 C   FIELD 04w01 OVRIE: Overrun interrupt enable
0x50000404 C   FIELD 05w01 JEOCIE: End of injected conversion interrupt enable
0x50000404 C   FIELD 06w01 JEOSIE: End of injected sequence of conversions interrupt enable
0x50000404 C   FIELD 07w01 AWD1IE: Analog watchdog 1 interrupt enable
0x50000404 C   FIELD 08w01 AWD2IE: Analog watchdog 2 interrupt enable
0x50000404 C   FIELD 09w01 AWD3IE: Analog watchdog 3 interrupt enable
0x50000404 C   FIELD 10w01 JQOVFIE: Injected context queue overflow interrupt enable
0x50000408 B  REGISTER CR (rw): control register
0x50000408 C   FIELD 00w01 ADEN: ADC enable control
0x50000408 C   FIELD 01w01 ADDIS: ADC disable command
0x50000408 C   FIELD 02w01 ADSTART: ADC start of regular conversion
0x50000408 C   FIELD 03w01 JADSTART: ADC start of injected conversion
0x50000408 C   FIELD 04w01 ADSTP: ADC stop of regular conversion command
0x50000408 C   FIELD 05w01 JADSTP: ADC stop of injected conversion command
0x50000408 C   FIELD 28w01 ADVREGEN: ADC voltage regulator enable
0x50000408 C   FIELD 29w01 DEEPPWD: Deep-power-down enable
0x50000408 C   FIELD 30w01 ADCALDIF: Differential mode for calibration
0x50000408 C   FIELD 31w01 ADCAL: ADC calibration
0x5000040C B  REGISTER CFGR (rw): configuration register
0x5000040C C   FIELD 00w01 DMAEN: Direct memory access enable
0x5000040C C   FIELD 01w01 DMACFG: Direct memory access configuration
0x5000040C C   FIELD 03w02 RES: Data resolution
0x5000040C C   FIELD 05w05 EXTSEL: External trigger selection for regular group
0x5000040C C   FIELD 10w02 EXTEN: External trigger enable and polarity selection for regular channels
0x5000040C C   FIELD 12w01 OVRMOD: Overrun mode
0x5000040C C   FIELD 13w01 CONT: Single / continuous conversion mode for regular conversions
0x5000040C C   FIELD 14w01 AUTDLY: Delayed conversion mode
0x5000040C C   FIELD 15w01 ALIGN: Data alignment
0x5000040C C   FIELD 16w01 DISCEN: Discontinuous mode for regular channels
0x5000040C C   FIELD 17w03 DISCNUM: Discontinuous mode channel count
0x5000040C C   FIELD 20w01 JDISCEN: Discontinuous mode on injected channels
0x5000040C C   FIELD 21w01 JQM: JSQR queue mode
0x5000040C C   FIELD 22w01 AWD1SGL: Enable the watchdog 1 on a single channel or on all channels
0x5000040C C   FIELD 23w01 AWD1EN: Analog watchdog 1 enable on regular channels
0x5000040C C   FIELD 24w01 JAWD1EN: Analog watchdog 1 enable on injected channels
0x5000040C C   FIELD 25w01 JAUTO: Automatic injected group conversion
0x5000040C C   FIELD 26w05 AWD1CH: Analog watchdog 1 channel selection
0x5000040C C   FIELD 31w01 JQDIS: Injected Queue disable
0x50000410 B  REGISTER CFGR2 (rw): configuration register
0x50000410 C   FIELD 00w01 ROVSE: Regular Oversampling Enable
0x50000410 C   FIELD 01w01 JOVSE: Injected Oversampling Enable
0x50000410 C   FIELD 02w03 OVSR: Oversampling ratio
0x50000410 C   FIELD 05w04 OVSS: Oversampling shift
0x50000410 C   FIELD 09w01 TROVS: Triggered Regular Oversampling
0x50000410 C   FIELD 10w01 ROVSM: Regular Oversampling mode
0x50000410 C   FIELD 16w01 GCOMP: Gain compensation mode
0x50000410 C   FIELD 25w01 SWTRIG: Software trigger bit for sampling time control trigger mode
0x50000410 C   FIELD 26w01 BULB: Bulb sampling mode
0x50000410 C   FIELD 27w01 SMPTRIG: Sampling time control trigger mode
0x50000414 B  REGISTER SMPR1 (rw): sample time register 1
0x50000414 C   FIELD 00w03 SMP0: Channel 0 sample time selection
0x50000414 C   FIELD 03w03 SMP1: Channel 1 sample time selection
0x50000414 C   FIELD 06w03 SMP2: Channel 2 sample time selection
0x50000414 C   FIELD 09w03 SMP3: Channel 3 sample time selection
0x50000414 C   FIELD 12w03 SMP4: Channel 4 sample time selection
0x50000414 C   FIELD 15w03 SMP5: Channel 5 sample time selection
0x50000414 C   FIELD 18w03 SMP6: Channel 6 sample time selection
0x50000414 C   FIELD 21w03 SMP7: Channel 7 sample time selection
0x50000414 C   FIELD 24w03 SMP8: Channel 8 sample time selection
0x50000414 C   FIELD 27w03 SMP9: Channel 9 sample time selection
0x50000414 C   FIELD 31w01 SMPPLUS: Addition of one clock cycle to the sampling time
0x50000418 B  REGISTER SMPR2 (rw): sample time register 2
0x50000418 C   FIELD 00w03 SMP10: Channel 10 sample time selection
0x50000418 C   FIELD 03w03 SMP11: Channel 11 sample time selection
0x50000418 C   FIELD 06w03 SMP12: Channel 12 sample time selection
0x50000418 C   FIELD 09w03 SMP13: Channel 13 sample time selection
0x50000418 C   FIELD 12w03 SMP14: Channel 14 sample time selection
0x50000418 C   FIELD 15w03 SMP15: Channel 15 sample time selection
0x50000418 C   FIELD 18w03 SMP16: Channel 16 sample time selection
0x50000418 C   FIELD 21w03 SMP17: Channel 17 sample time selection
0x50000418 C   FIELD 24w03 SMP18: Channel 18 sample time selection
0x50000420 B  REGISTER TR1 (rw): watchdog threshold register 1
0x50000420 C   FIELD 00w12 LT1: Analog watchdog 1 lower threshold
0x50000420 C   FIELD 12w03 AWDFILT: Analog watchdog filtering parameter
0x50000420 C   FIELD 16w12 HT1: Analog watchdog 1 higher threshold
0x50000424 B  REGISTER TR2 (rw): watchdog threshold register
0x50000424 C   FIELD 00w08 LT2: Analog watchdog 2 lower threshold
0x50000424 C   FIELD 16w08 HT2: Analog watchdog 2 higher threshold
0x50000428 B  REGISTER TR3 (rw): watchdog threshold register 3
0x50000428 C   FIELD 00w08 LT3: Analog watchdog 3 lower threshold
0x50000428 C   FIELD 16w08 HT3: Analog watchdog 3 higher threshold
0x50000430 B  REGISTER SQR1 (rw): regular sequence register 1
0x50000430 C   FIELD 00w04 L: Regular channel sequence length
0x50000430 C   FIELD 06w05 SQ1: 1 conversion in regular sequence
0x50000430 C   FIELD 12w05 SQ2: 2 conversion in regular sequence
0x50000430 C   FIELD 18w05 SQ3: 3 conversion in regular sequence
0x50000430 C   FIELD 24w05 SQ4: 4 conversion in regular sequence
0x50000434 B  REGISTER SQR2 (rw): regular sequence register 2
0x50000434 C   FIELD 00w05 SQ5: 5 conversion in regular sequence
0x50000434 C   FIELD 06w05 SQ6: 6 conversion in regular sequence
0x50000434 C   FIELD 12w05 SQ7: 7 conversion in regular sequence
0x50000434 C   FIELD 18w05 SQ8: 8 conversion in regular sequence
0x50000434 C   FIELD 24w05 SQ9: 9 conversion in regular sequence
0x50000438 B  REGISTER SQR3 (rw): regular sequence register 3
0x50000438 C   FIELD 00w05 SQ10: 10 conversion in regular sequence
0x50000438 C   FIELD 06w05 SQ11: 11 conversion in regular sequence
0x50000438 C   FIELD 12w05 SQ12: 12 conversion in regular sequence
0x50000438 C   FIELD 18w05 SQ13: 13 conversion in regular sequence
0x50000438 C   FIELD 24w05 SQ14: 14 conversion in regular sequence
0x5000043C B  REGISTER SQR4 (rw): regular sequence register 4
0x5000043C C   FIELD 00w05 SQ15: 15 conversion in regular sequence
0x5000043C C   FIELD 06w05 SQ16: 16 conversion in regular sequence
0x50000440 B  REGISTER DR (ro): regular Data Register
0x50000440 C   FIELD 00w16 RDATA: Regular Data converted
0x5000044C B  REGISTER JSQR (rw): injected sequence register
0x5000044C C   FIELD 00w02 JL: Injected channel sequence length
0x5000044C C   FIELD 02w05 JEXTSEL: External Trigger Selection for injected group
0x5000044C C   FIELD 07w02 JEXTEN: External Trigger Enable and Polarity Selection for injected channels
0x5000044C C   FIELD 09w05 JSQ1: 1 conversion in injected sequence
0x5000044C C   FIELD 15w05 JSQ2: 2 conversion in injected sequence
0x5000044C C   FIELD 21w05 JSQ3: 3 conversion in injected sequence
0x5000044C C   FIELD 27w05 JSQ4: 4 conversion in injected sequence
0x50000460 B  REGISTER OFR1 (rw): offset register 1
0x50000460 C   FIELD 00w12 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x50000460 C   FIELD 24w01 OFFSETPOS: Positive offset
0x50000460 C   FIELD 25w01 SATEN: Saturation enable
0x50000460 C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x50000460 C   FIELD 31w01 OFFSET_EN: Offset X Enable
0x50000464 B  REGISTER OFR2 (rw): offset register 2
0x50000464 C   FIELD 00w12 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x50000464 C   FIELD 24w01 OFFSETPOS: Positive offset
0x50000464 C   FIELD 25w01 SATEN: Saturation enable
0x50000464 C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x50000464 C   FIELD 31w01 OFFSET_EN: Offset X Enable
0x50000468 B  REGISTER OFR3 (rw): offset register 3
0x50000468 C   FIELD 00w12 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x50000468 C   FIELD 24w01 OFFSETPOS: Positive offset
0x50000468 C   FIELD 25w01 SATEN: Saturation enable
0x50000468 C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x50000468 C   FIELD 31w01 OFFSET_EN: Offset X Enable
0x5000046C B  REGISTER OFR4 (rw): offset register 4
0x5000046C C   FIELD 00w12 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x5000046C C   FIELD 24w01 OFFSETPOS: Positive offset
0x5000046C C   FIELD 25w01 SATEN: Saturation enable
0x5000046C C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x5000046C C   FIELD 31w01 OFFSET_EN: Offset X Enable
0x50000480 B  REGISTER JDR1 (ro): injected data register 1
0x50000480 C   FIELD 00w16 JDATA: Injected data
0x50000484 B  REGISTER JDR2 (ro): injected data register 2
0x50000484 C   FIELD 00w16 JDATA: Injected data
0x50000488 B  REGISTER JDR3 (ro): injected data register 3
0x50000488 C   FIELD 00w16 JDATA: Injected data
0x5000048C B  REGISTER JDR4 (ro): injected data register 4
0x5000048C C   FIELD 00w16 JDATA: Injected data
0x500004A0 B  REGISTER AWD2CR (rw): Analog Watchdog 2 Configuration Register
0x500004A0 C   FIELD 00w01 AWD2CH0: Analog watchdog 2 channel selection
0x500004A0 C   FIELD 01w01 AWD2CH1: Analog watchdog 2 channel selection
0x500004A0 C   FIELD 02w01 AWD2CH2: Analog watchdog 2 channel selection
0x500004A0 C   FIELD 03w01 AWD2CH3: Analog watchdog 2 channel selection
0x500004A0 C   FIELD 04w01 AWD2CH4: Analog watchdog 2 channel selection
0x500004A0 C   FIELD 05w01 AWD2CH5: Analog watchdog 2 channel selection
0x500004A0 C   FIELD 06w01 AWD2CH6: Analog watchdog 2 channel selection
0x500004A0 C   FIELD 07w01 AWD2CH7: Analog watchdog 2 channel selection
0x500004A0 C   FIELD 08w01 AWD2CH8: Analog watchdog 2 channel selection
0x500004A0 C   FIELD 09w01 AWD2CH9: Analog watchdog 2 channel selection
0x500004A0 C   FIELD 10w01 AWD2CH10: Analog watchdog 2 channel selection
0x500004A0 C   FIELD 11w01 AWD2CH11: Analog watchdog 2 channel selection
0x500004A0 C   FIELD 12w01 AWD2CH12: Analog watchdog 2 channel selection
0x500004A0 C   FIELD 13w01 AWD2CH13: Analog watchdog 2 channel selection
0x500004A0 C   FIELD 14w01 AWD2CH14: Analog watchdog 2 channel selection
0x500004A0 C   FIELD 15w01 AWD2CH15: Analog watchdog 2 channel selection
0x500004A0 C   FIELD 16w01 AWD2CH16: Analog watchdog 2 channel selection
0x500004A0 C   FIELD 17w01 AWD2CH17: Analog watchdog 2 channel selection
0x500004A0 C   FIELD 18w01 AWD2CH18: Analog watchdog 2 channel selection
0x500004A4 B  REGISTER AWD3CR (rw): Analog Watchdog 3 Configuration Register
0x500004A4 C   FIELD 00w01 AWD3CH0: Analog watchdog 3 channel selection
0x500004A4 C   FIELD 01w01 AWD3CH1: Analog watchdog 3 channel selection
0x500004A4 C   FIELD 02w01 AWD3CH2: Analog watchdog 3 channel selection
0x500004A4 C   FIELD 03w01 AWD3CH3: Analog watchdog 3 channel selection
0x500004A4 C   FIELD 04w01 AWD3CH4: Analog watchdog 3 channel selection
0x500004A4 C   FIELD 05w01 AWD3CH5: Analog watchdog 3 channel selection
0x500004A4 C   FIELD 06w01 AWD3CH6: Analog watchdog 3 channel selection
0x500004A4 C   FIELD 07w01 AWD3CH7: Analog watchdog 3 channel selection
0x500004A4 C   FIELD 08w01 AWD3CH8: Analog watchdog 3 channel selection
0x500004A4 C   FIELD 09w01 AWD3CH9: Analog watchdog 3 channel selection
0x500004A4 C   FIELD 10w01 AWD3CH10: Analog watchdog 3 channel selection
0x500004A4 C   FIELD 11w01 AWD3CH11: Analog watchdog 3 channel selection
0x500004A4 C   FIELD 12w01 AWD3CH12: Analog watchdog 3 channel selection
0x500004A4 C   FIELD 13w01 AWD3CH13: Analog watchdog 3 channel selection
0x500004A4 C   FIELD 14w01 AWD3CH14: Analog watchdog 3 channel selection
0x500004A4 C   FIELD 15w01 AWD3CH15: Analog watchdog 3 channel selection
0x500004A4 C   FIELD 16w01 AWD3CH16: Analog watchdog 3 channel selection
0x500004A4 C   FIELD 17w01 AWD3CH17: Analog watchdog 3 channel selection
0x500004A4 C   FIELD 18w01 AWD3CH18: Analog watchdog 3 channel selection
0x500004B0 B  REGISTER DIFSEL: Differential Mode Selection Register 2
0x500004B0 C   FIELD 00w01 DIFSEL0: Differential mode for channel 0
0x500004B0 C   FIELD 01w01 DIFSEL1: Differential mode for channel 1
0x500004B0 C   FIELD 02w01 DIFSEL2: Differential mode for channel 2
0x500004B0 C   FIELD 03w01 DIFSEL3: Differential mode for channel 3
0x500004B0 C   FIELD 04w01 DIFSEL4: Differential mode for channel 4
0x500004B0 C   FIELD 05w01 DIFSEL5: Differential mode for channel 5
0x500004B0 C   FIELD 06w01 DIFSEL6: Differential mode for channel 6
0x500004B0 C   FIELD 07w01 DIFSEL7: Differential mode for channel 7
0x500004B0 C   FIELD 08w01 DIFSEL8: Differential mode for channel 8
0x500004B0 C   FIELD 09w01 DIFSEL9: Differential mode for channel 9
0x500004B0 C   FIELD 10w01 DIFSEL10: Differential mode for channel 10
0x500004B0 C   FIELD 11w01 DIFSEL11: Differential mode for channel 11
0x500004B0 C   FIELD 12w01 DIFSEL12: Differential mode for channel 12
0x500004B0 C   FIELD 13w01 DIFSEL13: Differential mode for channel 13
0x500004B0 C   FIELD 14w01 DIFSEL14: Differential mode for channel 14
0x500004B0 C   FIELD 15w01 DIFSEL15: Differential mode for channel 15
0x500004B0 C   FIELD 16w01 DIFSEL16: Differential mode for channel 16
0x500004B0 C   FIELD 17w01 DIFSEL17: Differential mode for channel 17
0x500004B0 C   FIELD 18w01 DIFSEL18: Differential mode for channel 18
0x500004B4 B  REGISTER CALFACT (rw): Calibration Factors
0x500004B4 C   FIELD 00w07 CALFACT_S: Calibration Factors In single-ended mode
0x500004B4 C   FIELD 16w07 CALFACT_D: Calibration Factors in differential mode
0x500004C0 B  REGISTER GCOMP (rw): Gain compensation Register
0x500004C0 C   FIELD 00w14 GCOMPCOEFF: Gain compensation coefficient
0x50000700 A PERIPHERAL ADC345_Common
0x50000700 B  REGISTER CSR (ro): ADC Common status register
0x50000700 C   FIELD 00w01 ADDRDY_MST: ADDRDY_MST
0x50000700 C   FIELD 01w01 EOSMP_MST: EOSMP_MST
0x50000700 C   FIELD 02w01 EOC_MST: EOC_MST
0x50000700 C   FIELD 03w01 EOS_MST: EOS_MST
0x50000700 C   FIELD 04w01 OVR_MST: OVR_MST
0x50000700 C   FIELD 05w01 JEOC_MST: JEOC_MST
0x50000700 C   FIELD 06w01 JEOS_MST: JEOS_MST
0x50000700 C   FIELD 07w01 AWD1_MST: AWD1_MST
0x50000700 C   FIELD 08w01 AWD2_MST: AWD2_MST
0x50000700 C   FIELD 09w01 AWD3_MST: AWD3_MST
0x50000700 C   FIELD 10w01 JQOVF_MST: JQOVF_MST
0x50000700 C   FIELD 16w01 ADRDY_SLV: ADRDY_SLV
0x50000700 C   FIELD 17w01 EOSMP_SLV: EOSMP_SLV
0x50000700 C   FIELD 18w01 EOC_SLV: End of regular conversion of the slave ADC
0x50000700 C   FIELD 19w01 EOS_SLV: End of regular sequence flag of the slave ADC
0x50000700 C   FIELD 20w01 OVR_SLV: Overrun flag of the slave ADC
0x50000700 C   FIELD 21w01 JEOC_SLV: End of injected conversion flag of the slave ADC
0x50000700 C   FIELD 22w01 JEOS_SLV: End of injected sequence flag of the slave ADC
0x50000700 C   FIELD 23w01 AWD1_SLV: Analog watchdog 1 flag of the slave ADC
0x50000700 C   FIELD 24w01 AWD2_SLV: Analog watchdog 2 flag of the slave ADC
0x50000700 C   FIELD 25w01 AWD3_SLV: Analog watchdog 3 flag of the slave ADC
0x50000700 C   FIELD 26w01 JQOVF_SLV: Injected Context Queue Overflow flag of the slave ADC
0x50000708 B  REGISTER CCR (rw): ADC common control register
0x50000708 C   FIELD 00w05 DUAL: Dual ADC mode selection
0x50000708 C   FIELD 08w04 DELAY: Delay between 2 sampling phases
0x50000708 C   FIELD 13w01 DMACFG: DMA configuration (for multi-ADC mode)
0x50000708 C   FIELD 14w02 MDMA: Direct memory access mode for multi ADC mode
0x50000708 C   FIELD 16w02 CKMODE: ADC clock mode
0x50000708 C   FIELD 18w04 PRESC: ADC prescaler
0x50000708 C   FIELD 22w01 VREFEN: VREFINT enable
0x50000708 C   FIELD 23w01 VSENSESEL: VTS selection
0x50000708 C   FIELD 24w01 VBATSEL: VBAT selection
0x5000070C B  REGISTER CDR (ro): ADC common regular data register for dual and triple modes
0x5000070C C   FIELD 00w16 RDATA_MST: Regular data of the master ADC
0x5000070C C   FIELD 16w16 RDATA_SLV: Regular data of the slave ADC
0x50000800 A PERIPHERAL DAC1
0x50000800 B  REGISTER CR (rw): DAC control register
0x50000800 C   FIELD 00w01 EN1: DAC channel1 enable This bit is set and cleared by software to enable/disable DAC channel1.
0x50000800 C   FIELD 01w01 TEN1: DAC channel1 trigger enable
0x50000800 C   FIELD 02w04 TSEL1: DAC channel1 trigger selection These bits select the external event used to trigger DAC channel1. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).
0x50000800 C   FIELD 06w02 WAVE1: DAC channel1 noise/triangle wave generation enable These bits are set and cleared by software. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).
0x50000800 C   FIELD 08w04 MAMP1: DAC channel1 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095
0x50000800 C   FIELD 12w01 DMAEN1: DAC channel1 DMA enable This bit is set and cleared by software.
0x50000800 C   FIELD 13w01 DMAUDRIE1: DAC channel1 DMA Underrun Interrupt enable This bit is set and cleared by software.
0x50000800 C   FIELD 14w01 CEN1: DAC Channel 1 calibration enable This bit is set and cleared by software to enable/disable DAC channel 1 calibration, it can be written only if bit EN1=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.
0x50000800 C   FIELD 16w01 EN2: DAC channel2 enable This bit is set and cleared by software to enable/disable DAC channel2.
0x50000800 C   FIELD 17w01 TEN2: DAC channel2 trigger enable
0x50000800 C   FIELD 18w04 TSEL2: DAC channel2 trigger selection These bits select the external event used to trigger DAC channel2 Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled).
0x50000800 C   FIELD 22w02 WAVE2: DAC channel2 noise/triangle wave generation enable These bits are set/reset by software. 1x: Triangle wave generation enabled Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)
0x50000800 C   FIELD 24w04 MAMP2: DAC channel2 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095
0x50000800 C   FIELD 28w01 DMAEN2: DAC channel2 DMA enable This bit is set and cleared by software.
0x50000800 C   FIELD 29w01 DMAUDRIE2: DAC channel2 DMA underrun interrupt enable This bit is set and cleared by software.
0x50000800 C   FIELD 30w01 CEN2: DAC Channel 2 calibration enable This bit is set and cleared by software to enable/disable DAC channel 2 calibration, it can be written only if bit EN2=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.
0x50000804 B  REGISTER SWTRGR (wo): DAC software trigger register
0x50000804 C   FIELD 00w01 SWTRIG1: DAC channel1 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR1 register value has been loaded into the DAC_DOR1 register.
0x50000804 C   FIELD 01w01 SWTRIG2: DAC channel2 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR2 register value has been loaded into the DAC_DOR2 register.
0x50000804 C   FIELD 16w01 SWTRIGB1: DAC channel1 software trigger B
0x50000804 C   FIELD 17w01 SWTRIGB2: DAC channel2 software trigger B
0x50000808 B  REGISTER DHR12R1 (rw): DAC channel1 12-bit right-aligned data holding register
0x50000808 C   FIELD 00w12 DACC1DHR: DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x50000808 C   FIELD 16w12 DACC1DHRB: DAC channel1 12-bit right-aligned data B
0x5000080C B  REGISTER DHR12L1 (rw): DAC channel1 12-bit left aligned data holding register
0x5000080C C   FIELD 04w12 DACC1DHR: DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x5000080C C   FIELD 20w12 DACC1DHRB: DAC channel1 12-bit left-aligned data B
0x50000810 B  REGISTER DHR8R1 (rw): DAC channel1 8-bit right aligned data holding register
0x50000810 C   FIELD 00w08 DACC1DHR: DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1.
0x50000810 C   FIELD 08w08 DACC1DHRB: DAC channel1 8-bit right-aligned data
0x50000814 B  REGISTER DHR12R2 (rw): DAC channel2 12-bit right aligned data holding register
0x50000814 C   FIELD 00w12 DACC2DHR: DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
0x50000814 C   FIELD 16w12 DACC2DHRB: DAC channel2 12-bit right-aligned data
0x50000818 B  REGISTER DHR12L2 (rw): DAC channel2 12-bit left aligned data holding register
0x50000818 C   FIELD 04w12 DACC2DHR: DAC channel2 12-bit left-aligned data These bits are written by software which specify 12-bit data for DAC channel2.
0x50000818 C   FIELD 20w12 DACC2DHRB: DAC channel2 12-bit left-aligned data B
0x5000081C B  REGISTER DHR8R2 (rw): DAC channel2 8-bit right-aligned data holding register
0x5000081C C   FIELD 00w08 DACC2DHR: DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2.
0x5000081C C   FIELD 08w08 DACC2DHRB: DAC channel2 8-bit right-aligned data
0x50000820 B  REGISTER DHR12RD (rw): Dual DAC 12-bit right-aligned data holding register
0x50000820 C   FIELD 00w12 DACC1DHR: DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x50000820 C   FIELD 16w12 DACC2DHR: DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
0x50000824 B  REGISTER DHR12LD (rw): DUAL DAC 12-bit left aligned data holding register
0x50000824 C   FIELD 04w12 DACC1DHR: DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x50000824 C   FIELD 20w12 DACC2DHR: DAC channel2 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
0x50000828 B  REGISTER DHR8RD (rw): DUAL DAC 8-bit right aligned data holding register
0x50000828 C   FIELD 00w08 DACC1DHR: DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1.
0x50000828 C   FIELD 08w08 DACC2DHR: DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2.
0x5000082C B  REGISTER DOR1 (ro): DAC channel1 data output register
0x5000082C C   FIELD 00w12 DACC1DOR: DAC channel1 data output These bits are read-only, they contain data output for DAC channel1.
0x5000082C C   FIELD 16w12 DACC1DORB: DAC channel1 data output
0x50000830 B  REGISTER DOR2 (ro): DAC channel2 data output register
0x50000830 C   FIELD 00w12 DACC2DOR: DAC channel2 data output These bits are read-only, they contain data output for DAC channel2.
0x50000830 C   FIELD 16w12 DACC2DORB: DAC channel2 data output
0x50000834 B  REGISTER SR: DAC status register
0x50000834 C   FIELD 11w01 DAC1RDY (rw): DAC channel1 ready status bit
0x50000834 C   FIELD 12w01 DORSTAT1 (rw): DAC channel1 output register status bit
0x50000834 C   FIELD 13w01 DMAUDR1 (rw): DAC channel1 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1).
0x50000834 C   FIELD 14w01 CAL_FLAG1 (ro): DAC Channel 1 calibration offset status This bit is set and cleared by hardware
0x50000834 C   FIELD 15w01 BWST1 (ro): DAC Channel 1 busy writing sample time flag This bit is systematically set just after Sample & Hold mode enable and is set each time the software writes the register DAC_SHSR1, It is cleared by hardware when the write operation of DAC_SHSR1 is complete. (It takes about 3LSI periods of synchronization).
0x50000834 C   FIELD 27w01 DAC2RDY (rw): DAC channel 2 ready status bit
0x50000834 C   FIELD 28w01 DORSTAT2 (rw): DAC channel 2 output register status bit
0x50000834 C   FIELD 29w01 DMAUDR2 (rw): DAC channel2 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1).
0x50000834 C   FIELD 30w01 CAL_FLAG2 (ro): DAC Channel 2 calibration offset status This bit is set and cleared by hardware
0x50000834 C   FIELD 31w01 BWST2 (ro): DAC Channel 2 busy writing sample time flag This bit is systematically set just after Sample & Hold mode enable and is set each time the software writes the register DAC_SHSR2, It is cleared by hardware when the write operation of DAC_SHSR2 is complete. (It takes about 3 LSI periods of synchronization).
0x50000838 B  REGISTER CCR (rw): DAC calibration control register
0x50000838 C   FIELD 00w05 OTRIM1: DAC Channel 1 offset trimming value
0x50000838 C   FIELD 16w05 OTRIM2: DAC Channel 2 offset trimming value
0x5000083C B  REGISTER MCR (rw): DAC mode control register
0x5000083C C   FIELD 00w03 MODE1: DAC Channel 1 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN1=0 and bit CEN1 =0 in the DAC_CR register). If EN1=1 or CEN1 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 1 mode: DAC Channel 1 in normal Mode DAC Channel 1 in sample &amp; hold mode
0x5000083C C   FIELD 08w01 DMADOUBLE1: DAC Channel1 DMA double data mode
0x5000083C C   FIELD 09w01 SINFORMAT1: Enable signed format for DAC channel1
0x5000083C C   FIELD 14w02 HFSEL: High frequency interface mode selection
0x5000083C C   FIELD 16w03 MODE2: DAC Channel 2 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN2=0 and bit CEN2 =0 in the DAC_CR register). If EN2=1 or CEN2 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 2 mode: DAC Channel 2 in normal Mode DAC Channel 2 in sample &amp; hold mode
0x5000083C C   FIELD 24w01 DMADOUBLE2: DAC Channel2 DMA double data mode
0x5000083C C   FIELD 25w01 SINFORMAT2: Enable signed format for DAC channel2
0x50000840 B  REGISTER SHSR1 (rw): DAC Sample and Hold sample time register 1
0x50000840 C   FIELD 00w10 TSAMPLE1: DAC Channel 1 sample Time (only valid in sample &amp; hold mode) These bits can be written when the DAC channel1 is disabled or also during normal operation. in the latter case, the write can be done only when BWSTx of DAC_SR register is low, If BWSTx=1, the write operation is ignored.
0x50000844 B  REGISTER SHSR2 (rw): DAC Sample and Hold sample time register 2
0x50000844 C   FIELD 00w10 TSAMPLE2: DAC Channel 2 sample Time (only valid in sample &amp; hold mode) These bits can be written when the DAC channel2 is disabled or also during normal operation. in the latter case, the write can be done only when BWSTx of DAC_SR register is low, if BWSTx=1, the write operation is ignored.
0x50000848 B  REGISTER SHHR (rw): DAC Sample and Hold hold time register
0x50000848 C   FIELD 00w10 THOLD1: DAC Channel 1 hold Time (only valid in sample &amp; hold mode) Hold time= (THOLD[9:0]) x T LSI
0x50000848 C   FIELD 16w10 THOLD2: DAC Channel 2 hold time (only valid in sample &amp; hold mode). Hold time= (THOLD[9:0]) x T LSI
0x5000084C B  REGISTER SHRR (rw): DAC Sample and Hold refresh time register
0x5000084C C   FIELD 00w08 TREFRESH1: DAC Channel 1 refresh Time (only valid in sample &amp; hold mode) Refresh time= (TREFRESH[7:0]) x T LSI
0x5000084C C   FIELD 16w08 TREFRESH2: DAC Channel 2 refresh Time (only valid in sample &amp; hold mode) Refresh time= (TREFRESH[7:0]) x T LSI
0x50000858 B  REGISTER STR1 (rw): Sawtooth register
0x50000858 C   FIELD 00w12 STRSTDATA1: DAC Channel 1 Sawtooth reset value
0x50000858 C   FIELD 12w01 STDIR1: DAC Channel1 Sawtooth direction setting
0x50000858 C   FIELD 16w16 STINCDATA1: DAC CH1 Sawtooth increment value (12.4 bit format)
0x5000085C B  REGISTER STR2 (rw): Sawtooth register
0x5000085C C   FIELD 00w12 STRSTDATA2: DAC Channel 2 Sawtooth reset value
0x5000085C C   FIELD 12w01 STDIR2: DAC Channel2 Sawtooth direction setting
0x5000085C C   FIELD 16w16 STINCDATA2: DAC CH2 Sawtooth increment value (12.4 bit format)
0x50000860 B  REGISTER STMODR (rw): Sawtooth Mode register
0x50000860 C   FIELD 00w04 STRSTTRIGSEL1: DAC Channel 1 Sawtooth Reset trigger selection
0x50000860 C   FIELD 08w04 STINCTRIGSEL1: DAC Channel 1 Sawtooth Increment trigger selection
0x50000860 C   FIELD 16w04 STRSTTRIGSEL2: DAC Channel 1 Sawtooth Reset trigger selection
0x50000860 C   FIELD 24w04 STINCTRIGSEL2: DAC Channel 2 Sawtooth Increment trigger selection
0x50000C00 A PERIPHERAL DAC2
0x50000C00 B  REGISTER CR (rw): DAC control register
0x50000C00 C   FIELD 00w01 EN1: DAC channel1 enable This bit is set and cleared by software to enable/disable DAC channel1.
0x50000C00 C   FIELD 01w01 TEN1: DAC channel1 trigger enable
0x50000C00 C   FIELD 02w04 TSEL1: DAC channel1 trigger selection These bits select the external event used to trigger DAC channel1. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).
0x50000C00 C   FIELD 06w02 WAVE1: DAC channel1 noise/triangle wave generation enable These bits are set and cleared by software. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).
0x50000C00 C   FIELD 08w04 MAMP1: DAC channel1 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095
0x50000C00 C   FIELD 12w01 DMAEN1: DAC channel1 DMA enable This bit is set and cleared by software.
0x50000C00 C   FIELD 13w01 DMAUDRIE1: DAC channel1 DMA Underrun Interrupt enable This bit is set and cleared by software.
0x50000C00 C   FIELD 14w01 CEN1: DAC Channel 1 calibration enable This bit is set and cleared by software to enable/disable DAC channel 1 calibration, it can be written only if bit EN1=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.
0x50000C00 C   FIELD 16w01 EN2: DAC channel2 enable This bit is set and cleared by software to enable/disable DAC channel2.
0x50000C00 C   FIELD 17w01 TEN2: DAC channel2 trigger enable
0x50000C00 C   FIELD 18w04 TSEL2: DAC channel2 trigger selection These bits select the external event used to trigger DAC channel2 Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled).
0x50000C00 C   FIELD 22w02 WAVE2: DAC channel2 noise/triangle wave generation enable These bits are set/reset by software. 1x: Triangle wave generation enabled Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)
0x50000C00 C   FIELD 24w04 MAMP2: DAC channel2 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095
0x50000C00 C   FIELD 28w01 DMAEN2: DAC channel2 DMA enable This bit is set and cleared by software.
0x50000C00 C   FIELD 29w01 DMAUDRIE2: DAC channel2 DMA underrun interrupt enable This bit is set and cleared by software.
0x50000C00 C   FIELD 30w01 CEN2: DAC Channel 2 calibration enable This bit is set and cleared by software to enable/disable DAC channel 2 calibration, it can be written only if bit EN2=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.
0x50000C04 B  REGISTER SWTRGR (wo): DAC software trigger register
0x50000C04 C   FIELD 00w01 SWTRIG1: DAC channel1 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR1 register value has been loaded into the DAC_DOR1 register.
0x50000C04 C   FIELD 01w01 SWTRIG2: DAC channel2 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR2 register value has been loaded into the DAC_DOR2 register.
0x50000C04 C   FIELD 16w01 SWTRIGB1: DAC channel1 software trigger B
0x50000C04 C   FIELD 17w01 SWTRIGB2: DAC channel2 software trigger B
0x50000C08 B  REGISTER DHR12R1 (rw): DAC channel1 12-bit right-aligned data holding register
0x50000C08 C   FIELD 00w12 DACC1DHR: DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x50000C08 C   FIELD 16w12 DACC1DHRB: DAC channel1 12-bit right-aligned data B
0x50000C0C B  REGISTER DHR12L1 (rw): DAC channel1 12-bit left aligned data holding register
0x50000C0C C   FIELD 04w12 DACC1DHR: DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x50000C0C C   FIELD 20w12 DACC1DHRB: DAC channel1 12-bit left-aligned data B
0x50000C10 B  REGISTER DHR8R1 (rw): DAC channel1 8-bit right aligned data holding register
0x50000C10 C   FIELD 00w08 DACC1DHR: DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1.
0x50000C10 C   FIELD 08w08 DACC1DHRB: DAC channel1 8-bit right-aligned data
0x50000C14 B  REGISTER DHR12R2 (rw): DAC channel2 12-bit right aligned data holding register
0x50000C14 C   FIELD 00w12 DACC2DHR: DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
0x50000C14 C   FIELD 16w12 DACC2DHRB: DAC channel2 12-bit right-aligned data
0x50000C18 B  REGISTER DHR12L2 (rw): DAC channel2 12-bit left aligned data holding register
0x50000C18 C   FIELD 04w12 DACC2DHR: DAC channel2 12-bit left-aligned data These bits are written by software which specify 12-bit data for DAC channel2.
0x50000C18 C   FIELD 20w12 DACC2DHRB: DAC channel2 12-bit left-aligned data B
0x50000C1C B  REGISTER DHR8R2 (rw): DAC channel2 8-bit right-aligned data holding register
0x50000C1C C   FIELD 00w08 DACC2DHR: DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2.
0x50000C1C C   FIELD 08w08 DACC2DHRB: DAC channel2 8-bit right-aligned data
0x50000C20 B  REGISTER DHR12RD (rw): Dual DAC 12-bit right-aligned data holding register
0x50000C20 C   FIELD 00w12 DACC1DHR: DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x50000C20 C   FIELD 16w12 DACC2DHR: DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
0x50000C24 B  REGISTER DHR12LD (rw): DUAL DAC 12-bit left aligned data holding register
0x50000C24 C   FIELD 04w12 DACC1DHR: DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x50000C24 C   FIELD 20w12 DACC2DHR: DAC channel2 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
0x50000C28 B  REGISTER DHR8RD (rw): DUAL DAC 8-bit right aligned data holding register
0x50000C28 C   FIELD 00w08 DACC1DHR: DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1.
0x50000C28 C   FIELD 08w08 DACC2DHR: DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2.
0x50000C2C B  REGISTER DOR1 (ro): DAC channel1 data output register
0x50000C2C C   FIELD 00w12 DACC1DOR: DAC channel1 data output These bits are read-only, they contain data output for DAC channel1.
0x50000C2C C   FIELD 16w12 DACC1DORB: DAC channel1 data output
0x50000C30 B  REGISTER DOR2 (ro): DAC channel2 data output register
0x50000C30 C   FIELD 00w12 DACC2DOR: DAC channel2 data output These bits are read-only, they contain data output for DAC channel2.
0x50000C30 C   FIELD 16w12 DACC2DORB: DAC channel2 data output
0x50000C34 B  REGISTER SR: DAC status register
0x50000C34 C   FIELD 11w01 DAC1RDY (rw): DAC channel1 ready status bit
0x50000C34 C   FIELD 12w01 DORSTAT1 (rw): DAC channel1 output register status bit
0x50000C34 C   FIELD 13w01 DMAUDR1 (rw): DAC channel1 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1).
0x50000C34 C   FIELD 14w01 CAL_FLAG1 (ro): DAC Channel 1 calibration offset status This bit is set and cleared by hardware
0x50000C34 C   FIELD 15w01 BWST1 (ro): DAC Channel 1 busy writing sample time flag This bit is systematically set just after Sample & Hold mode enable and is set each time the software writes the register DAC_SHSR1, It is cleared by hardware when the write operation of DAC_SHSR1 is complete. (It takes about 3LSI periods of synchronization).
0x50000C34 C   FIELD 27w01 DAC2RDY (rw): DAC channel 2 ready status bit
0x50000C34 C   FIELD 28w01 DORSTAT2 (rw): DAC channel 2 output register status bit
0x50000C34 C   FIELD 29w01 DMAUDR2 (rw): DAC channel2 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1).
0x50000C34 C   FIELD 30w01 CAL_FLAG2 (ro): DAC Channel 2 calibration offset status This bit is set and cleared by hardware
0x50000C34 C   FIELD 31w01 BWST2 (ro): DAC Channel 2 busy writing sample time flag This bit is systematically set just after Sample & Hold mode enable and is set each time the software writes the register DAC_SHSR2, It is cleared by hardware when the write operation of DAC_SHSR2 is complete. (It takes about 3 LSI periods of synchronization).
0x50000C38 B  REGISTER CCR (rw): DAC calibration control register
0x50000C38 C   FIELD 00w05 OTRIM1: DAC Channel 1 offset trimming value
0x50000C38 C   FIELD 16w05 OTRIM2: DAC Channel 2 offset trimming value
0x50000C3C B  REGISTER MCR (rw): DAC mode control register
0x50000C3C C   FIELD 00w03 MODE1: DAC Channel 1 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN1=0 and bit CEN1 =0 in the DAC_CR register). If EN1=1 or CEN1 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 1 mode: DAC Channel 1 in normal Mode DAC Channel 1 in sample &amp; hold mode
0x50000C3C C   FIELD 08w01 DMADOUBLE1: DAC Channel1 DMA double data mode
0x50000C3C C   FIELD 09w01 SINFORMAT1: Enable signed format for DAC channel1
0x50000C3C C   FIELD 14w02 HFSEL: High frequency interface mode selection
0x50000C3C C   FIELD 16w03 MODE2: DAC Channel 2 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN2=0 and bit CEN2 =0 in the DAC_CR register). If EN2=1 or CEN2 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 2 mode: DAC Channel 2 in normal Mode DAC Channel 2 in sample &amp; hold mode
0x50000C3C C   FIELD 24w01 DMADOUBLE2: DAC Channel2 DMA double data mode
0x50000C3C C   FIELD 25w01 SINFORMAT2: Enable signed format for DAC channel2
0x50000C40 B  REGISTER SHSR1 (rw): DAC Sample and Hold sample time register 1
0x50000C40 C   FIELD 00w10 TSAMPLE1: DAC Channel 1 sample Time (only valid in sample &amp; hold mode) These bits can be written when the DAC channel1 is disabled or also during normal operation. in the latter case, the write can be done only when BWSTx of DAC_SR register is low, If BWSTx=1, the write operation is ignored.
0x50000C44 B  REGISTER SHSR2 (rw): DAC Sample and Hold sample time register 2
0x50000C44 C   FIELD 00w10 TSAMPLE2: DAC Channel 2 sample Time (only valid in sample &amp; hold mode) These bits can be written when the DAC channel2 is disabled or also during normal operation. in the latter case, the write can be done only when BWSTx of DAC_SR register is low, if BWSTx=1, the write operation is ignored.
0x50000C48 B  REGISTER SHHR (rw): DAC Sample and Hold hold time register
0x50000C48 C   FIELD 00w10 THOLD1: DAC Channel 1 hold Time (only valid in sample &amp; hold mode) Hold time= (THOLD[9:0]) x T LSI
0x50000C48 C   FIELD 16w10 THOLD2: DAC Channel 2 hold time (only valid in sample &amp; hold mode). Hold time= (THOLD[9:0]) x T LSI
0x50000C4C B  REGISTER SHRR (rw): DAC Sample and Hold refresh time register
0x50000C4C C   FIELD 00w08 TREFRESH1: DAC Channel 1 refresh Time (only valid in sample &amp; hold mode) Refresh time= (TREFRESH[7:0]) x T LSI
0x50000C4C C   FIELD 16w08 TREFRESH2: DAC Channel 2 refresh Time (only valid in sample &amp; hold mode) Refresh time= (TREFRESH[7:0]) x T LSI
0x50000C58 B  REGISTER STR1 (rw): Sawtooth register
0x50000C58 C   FIELD 00w12 STRSTDATA1: DAC Channel 1 Sawtooth reset value
0x50000C58 C   FIELD 12w01 STDIR1: DAC Channel1 Sawtooth direction setting
0x50000C58 C   FIELD 16w16 STINCDATA1: DAC CH1 Sawtooth increment value (12.4 bit format)
0x50000C5C B  REGISTER STR2 (rw): Sawtooth register
0x50000C5C C   FIELD 00w12 STRSTDATA2: DAC Channel 2 Sawtooth reset value
0x50000C5C C   FIELD 12w01 STDIR2: DAC Channel2 Sawtooth direction setting
0x50000C5C C   FIELD 16w16 STINCDATA2: DAC CH2 Sawtooth increment value (12.4 bit format)
0x50000C60 B  REGISTER STMODR (rw): Sawtooth Mode register
0x50000C60 C   FIELD 00w04 STRSTTRIGSEL1: DAC Channel 1 Sawtooth Reset trigger selection
0x50000C60 C   FIELD 08w04 STINCTRIGSEL1: DAC Channel 1 Sawtooth Increment trigger selection
0x50000C60 C   FIELD 16w04 STRSTTRIGSEL2: DAC Channel 1 Sawtooth Reset trigger selection
0x50000C60 C   FIELD 24w04 STINCTRIGSEL2: DAC Channel 2 Sawtooth Increment trigger selection
0x50001000 A PERIPHERAL DAC3
0x50001000 B  REGISTER CR (rw): DAC control register
0x50001000 C   FIELD 00w01 EN1: DAC channel1 enable This bit is set and cleared by software to enable/disable DAC channel1.
0x50001000 C   FIELD 01w01 TEN1: DAC channel1 trigger enable
0x50001000 C   FIELD 02w04 TSEL1: DAC channel1 trigger selection These bits select the external event used to trigger DAC channel1. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).
0x50001000 C   FIELD 06w02 WAVE1: DAC channel1 noise/triangle wave generation enable These bits are set and cleared by software. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).
0x50001000 C   FIELD 08w04 MAMP1: DAC channel1 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095
0x50001000 C   FIELD 12w01 DMAEN1: DAC channel1 DMA enable This bit is set and cleared by software.
0x50001000 C   FIELD 13w01 DMAUDRIE1: DAC channel1 DMA Underrun Interrupt enable This bit is set and cleared by software.
0x50001000 C   FIELD 14w01 CEN1: DAC Channel 1 calibration enable This bit is set and cleared by software to enable/disable DAC channel 1 calibration, it can be written only if bit EN1=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.
0x50001000 C   FIELD 16w01 EN2: DAC channel2 enable This bit is set and cleared by software to enable/disable DAC channel2.
0x50001000 C   FIELD 17w01 TEN2: DAC channel2 trigger enable
0x50001000 C   FIELD 18w04 TSEL2: DAC channel2 trigger selection These bits select the external event used to trigger DAC channel2 Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled).
0x50001000 C   FIELD 22w02 WAVE2: DAC channel2 noise/triangle wave generation enable These bits are set/reset by software. 1x: Triangle wave generation enabled Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)
0x50001000 C   FIELD 24w04 MAMP2: DAC channel2 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095
0x50001000 C   FIELD 28w01 DMAEN2: DAC channel2 DMA enable This bit is set and cleared by software.
0x50001000 C   FIELD 29w01 DMAUDRIE2: DAC channel2 DMA underrun interrupt enable This bit is set and cleared by software.
0x50001000 C   FIELD 30w01 CEN2: DAC Channel 2 calibration enable This bit is set and cleared by software to enable/disable DAC channel 2 calibration, it can be written only if bit EN2=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.
0x50001004 B  REGISTER SWTRGR (wo): DAC software trigger register
0x50001004 C   FIELD 00w01 SWTRIG1: DAC channel1 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR1 register value has been loaded into the DAC_DOR1 register.
0x50001004 C   FIELD 01w01 SWTRIG2: DAC channel2 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR2 register value has been loaded into the DAC_DOR2 register.
0x50001004 C   FIELD 16w01 SWTRIGB1: DAC channel1 software trigger B
0x50001004 C   FIELD 17w01 SWTRIGB2: DAC channel2 software trigger B
0x50001008 B  REGISTER DHR12R1 (rw): DAC channel1 12-bit right-aligned data holding register
0x50001008 C   FIELD 00w12 DACC1DHR: DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x50001008 C   FIELD 16w12 DACC1DHRB: DAC channel1 12-bit right-aligned data B
0x5000100C B  REGISTER DHR12L1 (rw): DAC channel1 12-bit left aligned data holding register
0x5000100C C   FIELD 04w12 DACC1DHR: DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x5000100C C   FIELD 20w12 DACC1DHRB: DAC channel1 12-bit left-aligned data B
0x50001010 B  REGISTER DHR8R1 (rw): DAC channel1 8-bit right aligned data holding register
0x50001010 C   FIELD 00w08 DACC1DHR: DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1.
0x50001010 C   FIELD 08w08 DACC1DHRB: DAC channel1 8-bit right-aligned data
0x50001014 B  REGISTER DHR12R2 (rw): DAC channel2 12-bit right aligned data holding register
0x50001014 C   FIELD 00w12 DACC2DHR: DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
0x50001014 C   FIELD 16w12 DACC2DHRB: DAC channel2 12-bit right-aligned data
0x50001018 B  REGISTER DHR12L2 (rw): DAC channel2 12-bit left aligned data holding register
0x50001018 C   FIELD 04w12 DACC2DHR: DAC channel2 12-bit left-aligned data These bits are written by software which specify 12-bit data for DAC channel2.
0x50001018 C   FIELD 20w12 DACC2DHRB: DAC channel2 12-bit left-aligned data B
0x5000101C B  REGISTER DHR8R2 (rw): DAC channel2 8-bit right-aligned data holding register
0x5000101C C   FIELD 00w08 DACC2DHR: DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2.
0x5000101C C   FIELD 08w08 DACC2DHRB: DAC channel2 8-bit right-aligned data
0x50001020 B  REGISTER DHR12RD (rw): Dual DAC 12-bit right-aligned data holding register
0x50001020 C   FIELD 00w12 DACC1DHR: DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x50001020 C   FIELD 16w12 DACC2DHR: DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
0x50001024 B  REGISTER DHR12LD (rw): DUAL DAC 12-bit left aligned data holding register
0x50001024 C   FIELD 04w12 DACC1DHR: DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x50001024 C   FIELD 20w12 DACC2DHR: DAC channel2 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
0x50001028 B  REGISTER DHR8RD (rw): DUAL DAC 8-bit right aligned data holding register
0x50001028 C   FIELD 00w08 DACC1DHR: DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1.
0x50001028 C   FIELD 08w08 DACC2DHR: DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2.
0x5000102C B  REGISTER DOR1 (ro): DAC channel1 data output register
0x5000102C C   FIELD 00w12 DACC1DOR: DAC channel1 data output These bits are read-only, they contain data output for DAC channel1.
0x5000102C C   FIELD 16w12 DACC1DORB: DAC channel1 data output
0x50001030 B  REGISTER DOR2 (ro): DAC channel2 data output register
0x50001030 C   FIELD 00w12 DACC2DOR: DAC channel2 data output These bits are read-only, they contain data output for DAC channel2.
0x50001030 C   FIELD 16w12 DACC2DORB: DAC channel2 data output
0x50001034 B  REGISTER SR: DAC status register
0x50001034 C   FIELD 11w01 DAC1RDY (rw): DAC channel1 ready status bit
0x50001034 C   FIELD 12w01 DORSTAT1 (rw): DAC channel1 output register status bit
0x50001034 C   FIELD 13w01 DMAUDR1 (rw): DAC channel1 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1).
0x50001034 C   FIELD 14w01 CAL_FLAG1 (ro): DAC Channel 1 calibration offset status This bit is set and cleared by hardware
0x50001034 C   FIELD 15w01 BWST1 (ro): DAC Channel 1 busy writing sample time flag This bit is systematically set just after Sample & Hold mode enable and is set each time the software writes the register DAC_SHSR1, It is cleared by hardware when the write operation of DAC_SHSR1 is complete. (It takes about 3LSI periods of synchronization).
0x50001034 C   FIELD 27w01 DAC2RDY (rw): DAC channel 2 ready status bit
0x50001034 C   FIELD 28w01 DORSTAT2 (rw): DAC channel 2 output register status bit
0x50001034 C   FIELD 29w01 DMAUDR2 (rw): DAC channel2 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1).
0x50001034 C   FIELD 30w01 CAL_FLAG2 (ro): DAC Channel 2 calibration offset status This bit is set and cleared by hardware
0x50001034 C   FIELD 31w01 BWST2 (ro): DAC Channel 2 busy writing sample time flag This bit is systematically set just after Sample & Hold mode enable and is set each time the software writes the register DAC_SHSR2, It is cleared by hardware when the write operation of DAC_SHSR2 is complete. (It takes about 3 LSI periods of synchronization).
0x50001038 B  REGISTER CCR (rw): DAC calibration control register
0x50001038 C   FIELD 00w05 OTRIM1: DAC Channel 1 offset trimming value
0x50001038 C   FIELD 16w05 OTRIM2: DAC Channel 2 offset trimming value
0x5000103C B  REGISTER MCR (rw): DAC mode control register
0x5000103C C   FIELD 00w03 MODE1: DAC Channel 1 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN1=0 and bit CEN1 =0 in the DAC_CR register). If EN1=1 or CEN1 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 1 mode: DAC Channel 1 in normal Mode DAC Channel 1 in sample &amp; hold mode
0x5000103C C   FIELD 08w01 DMADOUBLE1: DAC Channel1 DMA double data mode
0x5000103C C   FIELD 09w01 SINFORMAT1: Enable signed format for DAC channel1
0x5000103C C   FIELD 14w02 HFSEL: High frequency interface mode selection
0x5000103C C   FIELD 16w03 MODE2: DAC Channel 2 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN2=0 and bit CEN2 =0 in the DAC_CR register). If EN2=1 or CEN2 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 2 mode: DAC Channel 2 in normal Mode DAC Channel 2 in sample &amp; hold mode
0x5000103C C   FIELD 24w01 DMADOUBLE2: DAC Channel2 DMA double data mode
0x5000103C C   FIELD 25w01 SINFORMAT2: Enable signed format for DAC channel2
0x50001040 B  REGISTER SHSR1 (rw): DAC Sample and Hold sample time register 1
0x50001040 C   FIELD 00w10 TSAMPLE1: DAC Channel 1 sample Time (only valid in sample &amp; hold mode) These bits can be written when the DAC channel1 is disabled or also during normal operation. in the latter case, the write can be done only when BWSTx of DAC_SR register is low, If BWSTx=1, the write operation is ignored.
0x50001044 B  REGISTER SHSR2 (rw): DAC Sample and Hold sample time register 2
0x50001044 C   FIELD 00w10 TSAMPLE2: DAC Channel 2 sample Time (only valid in sample &amp; hold mode) These bits can be written when the DAC channel2 is disabled or also during normal operation. in the latter case, the write can be done only when BWSTx of DAC_SR register is low, if BWSTx=1, the write operation is ignored.
0x50001048 B  REGISTER SHHR (rw): DAC Sample and Hold hold time register
0x50001048 C   FIELD 00w10 THOLD1: DAC Channel 1 hold Time (only valid in sample &amp; hold mode) Hold time= (THOLD[9:0]) x T LSI
0x50001048 C   FIELD 16w10 THOLD2: DAC Channel 2 hold time (only valid in sample &amp; hold mode). Hold time= (THOLD[9:0]) x T LSI
0x5000104C B  REGISTER SHRR (rw): DAC Sample and Hold refresh time register
0x5000104C C   FIELD 00w08 TREFRESH1: DAC Channel 1 refresh Time (only valid in sample &amp; hold mode) Refresh time= (TREFRESH[7:0]) x T LSI
0x5000104C C   FIELD 16w08 TREFRESH2: DAC Channel 2 refresh Time (only valid in sample &amp; hold mode) Refresh time= (TREFRESH[7:0]) x T LSI
0x50001058 B  REGISTER STR1 (rw): Sawtooth register
0x50001058 C   FIELD 00w12 STRSTDATA1: DAC Channel 1 Sawtooth reset value
0x50001058 C   FIELD 12w01 STDIR1: DAC Channel1 Sawtooth direction setting
0x50001058 C   FIELD 16w16 STINCDATA1: DAC CH1 Sawtooth increment value (12.4 bit format)
0x5000105C B  REGISTER STR2 (rw): Sawtooth register
0x5000105C C   FIELD 00w12 STRSTDATA2: DAC Channel 2 Sawtooth reset value
0x5000105C C   FIELD 12w01 STDIR2: DAC Channel2 Sawtooth direction setting
0x5000105C C   FIELD 16w16 STINCDATA2: DAC CH2 Sawtooth increment value (12.4 bit format)
0x50001060 B  REGISTER STMODR (rw): Sawtooth Mode register
0x50001060 C   FIELD 00w04 STRSTTRIGSEL1: DAC Channel 1 Sawtooth Reset trigger selection
0x50001060 C   FIELD 08w04 STINCTRIGSEL1: DAC Channel 1 Sawtooth Increment trigger selection
0x50001060 C   FIELD 16w04 STRSTTRIGSEL2: DAC Channel 1 Sawtooth Reset trigger selection
0x50001060 C   FIELD 24w04 STINCTRIGSEL2: DAC Channel 2 Sawtooth Increment trigger selection
0x50001400 A PERIPHERAL DAC4
0x50001400 B  REGISTER CR (rw): DAC control register
0x50001400 C   FIELD 00w01 EN1: DAC channel1 enable This bit is set and cleared by software to enable/disable DAC channel1.
0x50001400 C   FIELD 01w01 TEN1: DAC channel1 trigger enable
0x50001400 C   FIELD 02w04 TSEL1: DAC channel1 trigger selection These bits select the external event used to trigger DAC channel1. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).
0x50001400 C   FIELD 06w02 WAVE1: DAC channel1 noise/triangle wave generation enable These bits are set and cleared by software. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).
0x50001400 C   FIELD 08w04 MAMP1: DAC channel1 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095
0x50001400 C   FIELD 12w01 DMAEN1: DAC channel1 DMA enable This bit is set and cleared by software.
0x50001400 C   FIELD 13w01 DMAUDRIE1: DAC channel1 DMA Underrun Interrupt enable This bit is set and cleared by software.
0x50001400 C   FIELD 14w01 CEN1: DAC Channel 1 calibration enable This bit is set and cleared by software to enable/disable DAC channel 1 calibration, it can be written only if bit EN1=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.
0x50001400 C   FIELD 16w01 EN2: DAC channel2 enable This bit is set and cleared by software to enable/disable DAC channel2.
0x50001400 C   FIELD 17w01 TEN2: DAC channel2 trigger enable
0x50001400 C   FIELD 18w04 TSEL2: DAC channel2 trigger selection These bits select the external event used to trigger DAC channel2 Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled).
0x50001400 C   FIELD 22w02 WAVE2: DAC channel2 noise/triangle wave generation enable These bits are set/reset by software. 1x: Triangle wave generation enabled Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)
0x50001400 C   FIELD 24w04 MAMP2: DAC channel2 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095
0x50001400 C   FIELD 28w01 DMAEN2: DAC channel2 DMA enable This bit is set and cleared by software.
0x50001400 C   FIELD 29w01 DMAUDRIE2: DAC channel2 DMA underrun interrupt enable This bit is set and cleared by software.
0x50001400 C   FIELD 30w01 CEN2: DAC Channel 2 calibration enable This bit is set and cleared by software to enable/disable DAC channel 2 calibration, it can be written only if bit EN2=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.
0x50001404 B  REGISTER SWTRGR (wo): DAC software trigger register
0x50001404 C   FIELD 00w01 SWTRIG1: DAC channel1 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR1 register value has been loaded into the DAC_DOR1 register.
0x50001404 C   FIELD 01w01 SWTRIG2: DAC channel2 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR2 register value has been loaded into the DAC_DOR2 register.
0x50001404 C   FIELD 16w01 SWTRIGB1: DAC channel1 software trigger B
0x50001404 C   FIELD 17w01 SWTRIGB2: DAC channel2 software trigger B
0x50001408 B  REGISTER DHR12R1 (rw): DAC channel1 12-bit right-aligned data holding register
0x50001408 C   FIELD 00w12 DACC1DHR: DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x50001408 C   FIELD 16w12 DACC1DHRB: DAC channel1 12-bit right-aligned data B
0x5000140C B  REGISTER DHR12L1 (rw): DAC channel1 12-bit left aligned data holding register
0x5000140C C   FIELD 04w12 DACC1DHR: DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x5000140C C   FIELD 20w12 DACC1DHRB: DAC channel1 12-bit left-aligned data B
0x50001410 B  REGISTER DHR8R1 (rw): DAC channel1 8-bit right aligned data holding register
0x50001410 C   FIELD 00w08 DACC1DHR: DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1.
0x50001410 C   FIELD 08w08 DACC1DHRB: DAC channel1 8-bit right-aligned data
0x50001414 B  REGISTER DHR12R2 (rw): DAC channel2 12-bit right aligned data holding register
0x50001414 C   FIELD 00w12 DACC2DHR: DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
0x50001414 C   FIELD 16w12 DACC2DHRB: DAC channel2 12-bit right-aligned data
0x50001418 B  REGISTER DHR12L2 (rw): DAC channel2 12-bit left aligned data holding register
0x50001418 C   FIELD 04w12 DACC2DHR: DAC channel2 12-bit left-aligned data These bits are written by software which specify 12-bit data for DAC channel2.
0x50001418 C   FIELD 20w12 DACC2DHRB: DAC channel2 12-bit left-aligned data B
0x5000141C B  REGISTER DHR8R2 (rw): DAC channel2 8-bit right-aligned data holding register
0x5000141C C   FIELD 00w08 DACC2DHR: DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2.
0x5000141C C   FIELD 08w08 DACC2DHRB: DAC channel2 8-bit right-aligned data
0x50001420 B  REGISTER DHR12RD (rw): Dual DAC 12-bit right-aligned data holding register
0x50001420 C   FIELD 00w12 DACC1DHR: DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x50001420 C   FIELD 16w12 DACC2DHR: DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
0x50001424 B  REGISTER DHR12LD (rw): DUAL DAC 12-bit left aligned data holding register
0x50001424 C   FIELD 04w12 DACC1DHR: DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x50001424 C   FIELD 20w12 DACC2DHR: DAC channel2 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
0x50001428 B  REGISTER DHR8RD (rw): DUAL DAC 8-bit right aligned data holding register
0x50001428 C   FIELD 00w08 DACC1DHR: DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1.
0x50001428 C   FIELD 08w08 DACC2DHR: DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2.
0x5000142C B  REGISTER DOR1 (ro): DAC channel1 data output register
0x5000142C C   FIELD 00w12 DACC1DOR: DAC channel1 data output These bits are read-only, they contain data output for DAC channel1.
0x5000142C C   FIELD 16w12 DACC1DORB: DAC channel1 data output
0x50001430 B  REGISTER DOR2 (ro): DAC channel2 data output register
0x50001430 C   FIELD 00w12 DACC2DOR: DAC channel2 data output These bits are read-only, they contain data output for DAC channel2.
0x50001430 C   FIELD 16w12 DACC2DORB: DAC channel2 data output
0x50001434 B  REGISTER SR: DAC status register
0x50001434 C   FIELD 11w01 DAC1RDY (rw): DAC channel1 ready status bit
0x50001434 C   FIELD 12w01 DORSTAT1 (rw): DAC channel1 output register status bit
0x50001434 C   FIELD 13w01 DMAUDR1 (rw): DAC channel1 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1).
0x50001434 C   FIELD 14w01 CAL_FLAG1 (ro): DAC Channel 1 calibration offset status This bit is set and cleared by hardware
0x50001434 C   FIELD 15w01 BWST1 (ro): DAC Channel 1 busy writing sample time flag This bit is systematically set just after Sample & Hold mode enable and is set each time the software writes the register DAC_SHSR1, It is cleared by hardware when the write operation of DAC_SHSR1 is complete. (It takes about 3LSI periods of synchronization).
0x50001434 C   FIELD 27w01 DAC2RDY (rw): DAC channel 2 ready status bit
0x50001434 C   FIELD 28w01 DORSTAT2 (rw): DAC channel 2 output register status bit
0x50001434 C   FIELD 29w01 DMAUDR2 (rw): DAC channel2 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1).
0x50001434 C   FIELD 30w01 CAL_FLAG2 (ro): DAC Channel 2 calibration offset status This bit is set and cleared by hardware
0x50001434 C   FIELD 31w01 BWST2 (ro): DAC Channel 2 busy writing sample time flag This bit is systematically set just after Sample & Hold mode enable and is set each time the software writes the register DAC_SHSR2, It is cleared by hardware when the write operation of DAC_SHSR2 is complete. (It takes about 3 LSI periods of synchronization).
0x50001438 B  REGISTER CCR (rw): DAC calibration control register
0x50001438 C   FIELD 00w05 OTRIM1: DAC Channel 1 offset trimming value
0x50001438 C   FIELD 16w05 OTRIM2: DAC Channel 2 offset trimming value
0x5000143C B  REGISTER MCR (rw): DAC mode control register
0x5000143C C   FIELD 00w03 MODE1: DAC Channel 1 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN1=0 and bit CEN1 =0 in the DAC_CR register). If EN1=1 or CEN1 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 1 mode: DAC Channel 1 in normal Mode DAC Channel 1 in sample &amp; hold mode
0x5000143C C   FIELD 08w01 DMADOUBLE1: DAC Channel1 DMA double data mode
0x5000143C C   FIELD 09w01 SINFORMAT1: Enable signed format for DAC channel1
0x5000143C C   FIELD 14w02 HFSEL: High frequency interface mode selection
0x5000143C C   FIELD 16w03 MODE2: DAC Channel 2 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN2=0 and bit CEN2 =0 in the DAC_CR register). If EN2=1 or CEN2 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 2 mode: DAC Channel 2 in normal Mode DAC Channel 2 in sample &amp; hold mode
0x5000143C C   FIELD 24w01 DMADOUBLE2: DAC Channel2 DMA double data mode
0x5000143C C   FIELD 25w01 SINFORMAT2: Enable signed format for DAC channel2
0x50001440 B  REGISTER SHSR1 (rw): DAC Sample and Hold sample time register 1
0x50001440 C   FIELD 00w10 TSAMPLE1: DAC Channel 1 sample Time (only valid in sample &amp; hold mode) These bits can be written when the DAC channel1 is disabled or also during normal operation. in the latter case, the write can be done only when BWSTx of DAC_SR register is low, If BWSTx=1, the write operation is ignored.
0x50001444 B  REGISTER SHSR2 (rw): DAC Sample and Hold sample time register 2
0x50001444 C   FIELD 00w10 TSAMPLE2: DAC Channel 2 sample Time (only valid in sample &amp; hold mode) These bits can be written when the DAC channel2 is disabled or also during normal operation. in the latter case, the write can be done only when BWSTx of DAC_SR register is low, if BWSTx=1, the write operation is ignored.
0x50001448 B  REGISTER SHHR (rw): DAC Sample and Hold hold time register
0x50001448 C   FIELD 00w10 THOLD1: DAC Channel 1 hold Time (only valid in sample &amp; hold mode) Hold time= (THOLD[9:0]) x T LSI
0x50001448 C   FIELD 16w10 THOLD2: DAC Channel 2 hold time (only valid in sample &amp; hold mode). Hold time= (THOLD[9:0]) x T LSI
0x5000144C B  REGISTER SHRR (rw): DAC Sample and Hold refresh time register
0x5000144C C   FIELD 00w08 TREFRESH1: DAC Channel 1 refresh Time (only valid in sample &amp; hold mode) Refresh time= (TREFRESH[7:0]) x T LSI
0x5000144C C   FIELD 16w08 TREFRESH2: DAC Channel 2 refresh Time (only valid in sample &amp; hold mode) Refresh time= (TREFRESH[7:0]) x T LSI
0x50001458 B  REGISTER STR1 (rw): Sawtooth register
0x50001458 C   FIELD 00w12 STRSTDATA1: DAC Channel 1 Sawtooth reset value
0x50001458 C   FIELD 12w01 STDIR1: DAC Channel1 Sawtooth direction setting
0x50001458 C   FIELD 16w16 STINCDATA1: DAC CH1 Sawtooth increment value (12.4 bit format)
0x5000145C B  REGISTER STR2 (rw): Sawtooth register
0x5000145C C   FIELD 00w12 STRSTDATA2: DAC Channel 2 Sawtooth reset value
0x5000145C C   FIELD 12w01 STDIR2: DAC Channel2 Sawtooth direction setting
0x5000145C C   FIELD 16w16 STINCDATA2: DAC CH2 Sawtooth increment value (12.4 bit format)
0x50001460 B  REGISTER STMODR (rw): Sawtooth Mode register
0x50001460 C   FIELD 00w04 STRSTTRIGSEL1: DAC Channel 1 Sawtooth Reset trigger selection
0x50001460 C   FIELD 08w04 STINCTRIGSEL1: DAC Channel 1 Sawtooth Increment trigger selection
0x50001460 C   FIELD 16w04 STRSTTRIGSEL2: DAC Channel 1 Sawtooth Reset trigger selection
0x50001460 C   FIELD 24w04 STINCTRIGSEL2: DAC Channel 2 Sawtooth Increment trigger selection
0x50060800 A PERIPHERAL RNG
0x50060800 B  REGISTER CR (rw): control register
0x50060800 C   FIELD 02w01 RNGEN: Random number generator enable
0x50060800 C   FIELD 03w01 IE: Interrupt enable
0x50060800 C   FIELD 05w01 CED: Clock error detection
0x50060804 B  REGISTER SR: status register
0x50060804 C   FIELD 00w01 DRDY (ro): Data ready
0x50060804 C   FIELD 01w01 CECS (ro): Clock error current status
0x50060804 C   FIELD 02w01 SECS (ro): Seed error current status
0x50060804 C   FIELD 05w01 CEIS (rw): Clock error interrupt status
0x50060804 C   FIELD 06w01 SEIS (rw): Seed error interrupt status
0x50060808 B  REGISTER DR (ro): data register
0x50060808 C   FIELD 00w32 RNDATA: Random data
0xE0042000 A PERIPHERAL DBGMCU
0xE0042000 B  REGISTER IDCODE (ro): MCU Device ID Code Register
0xE0042000 C   FIELD 00w16 DEV_ID: Device Identifier
0xE0042000 C   FIELD 16w16 REV_ID: Revision Identifier
0xE0042004 B  REGISTER CR (rw): Debug MCU Configuration Register
0xE0042004 C   FIELD 00w01 DBG_SLEEP: Debug Sleep Mode
0xE0042004 C   FIELD 01w01 DBG_STOP: Debug Stop Mode
0xE0042004 C   FIELD 02w01 DBG_STANDBY: Debug Standby Mode
0xE0042004 C   FIELD 05w01 TRACE_IOEN: Trace pin assignment control
0xE0042004 C   FIELD 06w02 TRACE_MODE: Trace pin assignment control
0xE0042008 B  REGISTER APB1L_FZ (rw): APB Low Freeze Register 1
0xE0042008 C   FIELD 00w01 DBG_TIMER2_STOP: Debug Timer 2 stopped when Core is halted
0xE0042008 C   FIELD 01w01 DBG_TIM3_STOP: TIM3 counter stopped when core is halted
0xE0042008 C   FIELD 02w01 DBG_TIM4_STOP: TIM4 counter stopped when core is halted
0xE0042008 C   FIELD 03w01 DBG_TIM5_STOP: TIM5 counter stopped when core is halted
0xE0042008 C   FIELD 04w01 DBG_TIMER6_STOP: Debug Timer 6 stopped when Core is halted
0xE0042008 C   FIELD 05w01 DBG_TIM7_STOP: TIM7 counter stopped when core is halted
0xE0042008 C   FIELD 10w01 DBG_RTC_STOP: Debug RTC stopped when Core is halted
0xE0042008 C   FIELD 11w01 DBG_WWDG_STOP: Debug Window Wachdog stopped when Core is halted
0xE0042008 C   FIELD 12w01 DBG_IWDG_STOP: Debug Independent Wachdog stopped when Core is halted
0xE0042008 C   FIELD 21w01 DBG_I2C1_STOP: I2C1 SMBUS timeout mode stopped when core is halted
0xE0042008 C   FIELD 22w01 DBG_I2C2_STOP: I2C2 SMBUS timeout mode stopped when core is halted
0xE0042008 C   FIELD 30w01 DBG_I2C3_STOP: I2C3 SMBUS timeout mode stopped when core is halted
0xE0042008 C   FIELD 31w01 DBG_LPTIMER_STOP: LPTIM1 counter stopped when core is halted
0xE004200C B  REGISTER APB1H_FZ (rw): APB Low Freeze Register 2
0xE004200C C   FIELD 01w01 DBG_I2C4_STOP: DBG_I2C4_STOP
0xE0042010 B  REGISTER APB2_FZ (rw): APB High Freeze Register
0xE0042010 C   FIELD 11w01 DBG_TIM1_STOP: TIM1 counter stopped when core is halted
0xE0042010 C   FIELD 13w01 DBG_TIM8_STOP: TIM8 counter stopped when core is halted
0xE0042010 C   FIELD 16w01 DBG_TIM15_STOP: TIM15 counter stopped when core is halted
0xE0042010 C   FIELD 17w01 DBG_TIM16_STOP: TIM16 counter stopped when core is halted
0xE0042010 C   FIELD 18w01 DBG_TIM17_STOP: TIM17 counter stopped when core is halted
0xE0042010 C   FIELD 20w01 DBG_TIM20_STOP: TIM20counter stopped when core is halted
0xE0042010 C   FIELD 26w01 DBG_HRTIM0_STOP: DBG_HRTIM0_STOP
0xE0042010 C   FIELD 27w01 DBG_HRTIM1_STOP: DBG_HRTIM0_STOP
0xE0042010 C   FIELD 28w01 DBG_HRTIM2_STOP: DBG_HRTIM0_STOP
0xE0042010 C   FIELD 29w01 DBG_HRTIM3_STOP: DBG_HRTIM0_STOP
INTERRUPT 000: WWDG (I2C2): Window Watchdog interrupt
INTERRUPT 001: PVD_PVM (EXTI): PVD through EXTI line detection
INTERRUPT 002: RTC_TAMP_CSS_LSE (RTC): RTC_TAMP_CSS_LSE
INTERRUPT 003: RTC_WKUP (RTC): RTC Wakeup timer
INTERRUPT 004: FLASH (FLASH): FLASH
INTERRUPT 005: RCC (RCC): RCC global interrupt
INTERRUPT 006: EXTI0 (EXTI): EXTI Line0 interrupt
INTERRUPT 007: EXTI1 (EXTI): EXTI Line1 interrupt
INTERRUPT 008: EXTI2 (EXTI): EXTI Line2 interrupt
INTERRUPT 009: EXTI3 (EXTI): EXTI Line3 interrupt
INTERRUPT 010: EXTI4 (EXTI): EXTI Line4 interrupt
INTERRUPT 011: DMA1_CH1 (DMA1): DMA1 channel 1 interrupt
INTERRUPT 012: DMA1_CH2 (DMA1): DMA1 channel 2 interrupt
INTERRUPT 013: DMA1_CH3 (DMA1): DMA1 channel 3 interrupt
INTERRUPT 014: DMA1_CH4 (DMA1): DMA1 channel 4 interrupt
INTERRUPT 015: DMA1_CH5 (DMA1): DMA1 channel 5 interrupt
INTERRUPT 016: DMA1_CH6 (DMA1): DMA1 channel 6 interrupt
INTERRUPT 018: ADC1_2 (ADC1): ADC1 and ADC2 global interrupt
INTERRUPT 019: USB_HP (EXTI): USB_HP
INTERRUPT 020: USB_LP (EXTI): USB_LP
INTERRUPT 021: FDCAN1_IT0 (FDCAN1): FDCAN1 interrupt 0
INTERRUPT 022: FDCAN1_IT1 (FDCAN1): FDCAN1 interrupt 1
INTERRUPT 023: EXTI9_5 (EXTI): EXTI9_5
INTERRUPT 024: TIM1_BRK_TIM15 (TIM1): TIM1_BRK_TIM15
INTERRUPT 025: TIM1_UP_TIM16 (TIM1): TIM1_UP_TIM16
INTERRUPT 026: TIM1_TRG_COM (TIM1): TIM1_TRG_COM/
INTERRUPT 027: TIM1_CC (TIM1): TIM1 capture compare interrupt
INTERRUPT 028: TIM2 (TIM2): TIM2
INTERRUPT 029: TIM3 (TIM3): TIM3
INTERRUPT 030: TIM4 (TIM4): TIM4
INTERRUPT 031: I2C1_EV (I2C1): I2C1_EV
INTERRUPT 032: I2C1_ER (I2C1): I2C1_ER
INTERRUPT 033: I2C2_EV (I2C2): I2C2_EV
INTERRUPT 034: I2C2_ER (I2C2): I2C2_ER
INTERRUPT 035: SPI1 (SPI1): SPI1
INTERRUPT 036: SPI2 (SPI2): SPI2
INTERRUPT 037: USART1 (USART1): USART1
INTERRUPT 038: USART2 (USART2): USART2
INTERRUPT 039: USART3 (USART3): USART3
INTERRUPT 040: EXTI15_10 (EXTI): EXTI15_10
INTERRUPT 041: RTC_ALARM (RTC): RTC_ALARM
INTERRUPT 042: USBWakeUP (EXTI): USBWakeUP
INTERRUPT 043: TIM8_BRK (TIM8): TIM8_BRK
INTERRUPT 044: TIM8_UP (TIM8): TIM8_UP
INTERRUPT 045: TIM8_TRG_COM (TIM8): TIM8_TRG_COM
INTERRUPT 046: TIM8_CC (TIM1): TIM8_CC
INTERRUPT 047: ADC3 (ADC3): ADC3
INTERRUPT 049: LPTIM1 (LPUART1): LPTIM1
INTERRUPT 051: SPI3 (SPI3): SPI3
INTERRUPT 052: UART4 (UART4): UART4
INTERRUPT 053: UART5 (UART5): UART5
INTERRUPT 054: TIM6_DACUNDER (TIM6): TIM6_DACUNDER
INTERRUPT 055: TIM7 (TIM7): TIM7
INTERRUPT 056: DMA2_CH1 (DMA2): DMA2_CH1
INTERRUPT 057: DMA2_CH2 (DMA2): DMA2_CH2
INTERRUPT 058: DMA2_CH3 (DMA2): DMA2_CH3
INTERRUPT 059: DMA2_CH4 (DMA2): DMA2_CH4
INTERRUPT 060: DMA2_CH5 (DMA2): DMA2_CH5
INTERRUPT 063: UCPD1 (UCPD1): UCPD1
INTERRUPT 064: COMP1_2_3 (COMP): COMP1_2_3
INTERRUPT 065: COMP4_5_6 (COMP): COMP4_5_6
INTERRUPT 066: COMP7 (COMP): COMP7
INTERRUPT 075: CRS (EXTI): CRS
INTERRUPT 076: SAI (SAI): SAI
INTERRUPT 077: TIM20_BRK (TIM20): TIM20_BRK
INTERRUPT 078: TIM20_UP (TIM20): TIM20_UP
INTERRUPT 079: TIM20_TRG_COM (TIM20): TIM20_TRG_COM
INTERRUPT 080: TIM20_CC (TIM20): TIM20_CC
INTERRUPT 081: FPU (EXTI): Floating point unit interrupt
INTERRUPT 086: FDCAN2_intr0 (FDCAN2): FDCAN2_intr0
INTERRUPT 087: FDCAN2_intr1 (FDCAN2): FDCAN2_intr1
INTERRUPT 090: RNG (RNG): RNG
INTERRUPT 091: LPUART (LPUART1): LPUART
INTERRUPT 092: I2C3_EV (I2C3): I2C3_EV
INTERRUPT 093: I2C3_ER (I2C3): I2C3_ER
INTERRUPT 094: DMAMUX_OVR (DMAMUX): DMAMUX_OVR
INTERRUPT 097: DMA2_CH6 (DMA2): DMA2_CH6
INTERRUPT 100: Cordic (CORDIC): Cordic
INTERRUPT 101: FMAC (FMAC): FMAC
