arch = "AArch64"
name = "WRC+ctrlisb+addr"
hash = "2d9514f8befaea526c3deb2da6219074"
cycle = "Rfe DpAddrdR Fre Rfe DpCtrlIsbdW"
relax = ""
safe = "Rfe Fre DpAddrdR DpCtrlIsbdW"
prefetch = "1:x=F,1:y=W,2:y=F,2:x=T"
com = "Rf Rf Fr"
orig = "Rfe DpCtrlIsbdW Rfe DpAddrdR Fre"
symbolic = ["x", "y"]

[thread.0]
init = { X1 = "x" }
code = """
	MOV W0,#1
	STR W0,[X1]
"""

[thread.1]
init = { X3 = "y", X1 = "x" }
code = """
	LDR W0,[X1]
	CBNZ W0,LC00
LC00:
	ISB
	MOV W2,#1
	STR W2,[X3]
"""

[thread.2]
init = { X4 = "x", X1 = "y" }
code = """
	LDR W0,[X1]
	EOR W2,W0,W0
	LDR W3,[X4,W2,SXTW]
"""

[final]
expect = "sat"
assertion = "1:X0 = 1 & 2:X0 = 1 & 2:X3 = 0"
