$date
	Fri Aug  8 16:30:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_with_flags_tb $end
$var wire 1 ! zero $end
$var wire 4 " result [3:0] $end
$var wire 1 # overflow $end
$var wire 1 $ carry $end
$var reg 4 % a [3:0] $end
$var reg 4 & b [3:0] $end
$var reg 3 ' op [2:0] $end
$scope module uut $end
$var wire 4 ( a [3:0] $end
$var wire 4 ) b [3:0] $end
$var wire 3 * op [2:0] $end
$var reg 1 $ carry $end
$var reg 1 # overflow $end
$var reg 4 + result [3:0] $end
$var reg 5 , temp [4:0] $end
$var reg 1 ! zero $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000 ,
b0 +
b0 *
b1001 )
b111 (
b0 '
b1001 &
b111 %
1$
0#
b0 "
1!
$end
#10000
0!
b1100 "
b1100 +
b11100 ,
1$
b1 '
b1 *
b111 &
b111 )
b11 %
b11 (
#20000
b1000 "
b1000 +
b1000 ,
0$
b10 '
b10 *
b1010 &
b1010 )
b1100 %
b1100 (
#30000
b1110 "
b1110 +
b1110 ,
b11 '
b11 *
#40000
b110 "
b110 +
b110 ,
b100 '
b100 *
#50000
1$
b1001 "
b1001 +
b11001 ,
b101 '
b101 *
b110 %
b110 (
#60000
b10 "
b10 +
b10 ,
0$
b110 '
b110 *
b1 %
b1 (
#70000
b100 "
b100 +
b100 ,
b111 '
b111 *
b1000 %
b1000 (
#80000
1#
1!
1$
b0 "
b0 +
b10000 ,
b0 '
b0 *
b1000 &
b1000 )
#90000
