# clock-signal-generation
Different methods to generate a clock signal in Verilog
