<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<title></title>
<link rel="Stylesheet" title="hdl2html stylesheet" media="Screen" href="../../scripts/hdl2html.css">
<!-- Generated by HDL Designer -->
<!--    at 12:48:56 on 22.11.2019 -->
<script language='javascript'>
function pagesBtn() {
   return '';
}
function panelmenu() {
   return '';
}
</script>
</head>
<body>
<pre>
<span class=C>-- VHDL Entity Computer_Exercise_3_lib.C3_T3_Button_Debounce.symbol</span>
<span class=C>--</span>
<span class=C>-- Created:</span>
<span class=C>--          by - mfhubu.UNKNOWN (HTC219-707-SPC)</span>
<span class=C>--          at - 15:09:14  1.11.2019</span>
<span class=C>--</span>
<span class=C>-- Generated by Mentor Graphics' HDL Designer(TM) 2019.3 (Build 4)</span>
<span class=C>--</span>
<span class=K>LIBRARY</span> ieee;
<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;
<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;

<span class=K>ENTITY</span> C3_T3_Button_Debounce <span class=K>IS</span>
   <span class=K>PORT</span>(
      btn     : <span class=A>IN</span>     <span class=T>std_logic_vector</span> (3 <span class=K>DOWNTO</span> 0);
      clk     : <span class=A>IN</span>     <span class=T>std_logic</span>;
      rst_n   : <span class=A>IN</span>     <span class=T>std_logic</span>;
      btn_out : <span class=A>OUT</span>    <span class=T>std_logic_vector</span> (3 <span class=K>DOWNTO</span> 0)
   );

<span class=C>-- Declarations</span>

<span class=K>END</span> C3_T3_Button_Debounce ;

<span class=C>--</span>
<span class=C>-- VHDL Architecture Computer_Exercise_3_lib.C3_T3_Button_Debounce.struct</span>
<span class=C>--</span>
<span class=C>-- Created:</span>
<span class=C>--          by - mfhubu.UNKNOWN (HTC219-707-SPC)</span>
<span class=C>--          at - 15:09:11  1.11.2019</span>
<span class=C>--</span>
<span class=C>-- Generated by Mentor Graphics' HDL Designer(TM) 2019.3 (Build 4)</span>
<span class=C>--</span>
<span class=K>LIBRARY</span> ieee;
<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;
<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;

<span class=K>LIBRARY</span> Computer_Exercise_3_lib;

<span class=K>ARCHITECTURE</span> struct <span class=K>OF</span> C3_T3_Button_Debounce <span class=K>IS</span>

   <span class=C>-- Architecture declarations</span>

   <span class=C>-- Internal signal declarations</span>
   <span class=K>SIGNAL</span> btn_filtered  : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> btn_filtered1 : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> btn_filtered2 : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> btn_in        : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> btn_in1       : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> din2          : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> dout0         : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> dout3         : <span class=T>std_logic</span>;


   <span class=C>-- ModuleWare signal declarations(v1.12) for instance 'U_5' of 'split'</span>
   <span class=K>SIGNAL</span> mw_U_5temp_din : <span class=T>std_logic_vector</span>(3 <span class=K>DOWNTO</span> 0);

   <span class=C>-- Component Declarations</span>
   <span class=K>COMPONENT</span> Button_Filter
   <span class=K>PORT</span> (
      btn_in       : <span class=A>IN</span>     <span class=T>std_logic</span> ;
      clk          : <span class=A>IN</span>     <span class=T>std_logic</span> ;
      rst          : <span class=A>IN</span>     <span class=T>std_logic</span> ;
      btn_filtered : <span class=A>OUT</span>    <span class=T>std_logic</span>
   );
   <span class=K>END</span> <span class=K>COMPONENT</span>;

   <span class=C>-- Optional embedded configurations</span>
   <span class=C>-- pragma synthesis_off</span>
   <span class=K>FOR</span> <span class=K>ALL</span> : Button_Filter <span class=K>USE</span> <span class=K>ENTITY</span> Computer_Exercise_3_lib.Button_Filter;
   <span class=C>-- pragma synthesis_on</span>


<span class=K>BEGIN</span>

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_6' of 'merge'</span>
   btn_out <= btn_filtered2 & din2 & btn_filtered1 & btn_filtered;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_5' of 'split'</span>
   mw_U_5temp_din <= btn;
   u_5combo_proc: <span class=K>PROCESS</span> (mw_U_5temp_din)
   <span class=K>VARIABLE</span> temp_din: <span class=T>std_logic_vector</span>(3 <span class=K>DOWNTO</span> 0);
   <span class=K>BEGIN</span>
      temp_din := mw_U_5temp_din(3 <span class=K>DOWNTO</span> 0);
      dout0 <= temp_din(0);
      btn_in <= temp_din(1);
      btn_in1 <= temp_din(2);
      dout3 <= temp_din(3);
   <span class=K>END</span> <span class=K>PROCESS</span> u_5combo_proc;

   <span class=C>-- Instance port mappings.</span>
   U_0 : Button_Filter
      <span class=K>PORT</span> <span class=K>MAP</span> (
         btn_in       => dout0,
         clk          => clk,
         rst          => rst_n,
         btn_filtered => btn_filtered
      );
   U_1 : Button_Filter
      <span class=K>PORT</span> <span class=K>MAP</span> (
         btn_in       => btn_in,
         clk          => clk,
         rst          => rst_n,
         btn_filtered => btn_filtered1
      );
   U_2 : Button_Filter
      <span class=K>PORT</span> <span class=K>MAP</span> (
         btn_in       => btn_in1,
         clk          => clk,
         rst          => rst_n,
         btn_filtered => din2
      );
   U_4 : Button_Filter
      <span class=K>PORT</span> <span class=K>MAP</span> (
         btn_in       => dout3,
         clk          => clk,
         rst          => rst_n,
         btn_filtered => btn_filtered2
      );

<span class=K>END</span> struct;</pre>
<SCRIPT SRC="../../scripts/is.js"></SCRIPT><SCRIPT SRC="../../scripts/imageFrame.js"></SCRIPT>
</body>
