Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat Oct  5 17:25:52 2024
| Host         : meteo running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file sistema_wrapper_control_sets_placed.rpt
| Design       : sistema_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    43 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            7 |
|      6 |            1 |
|      8 |           17 |
|     11 |            1 |
|     13 |            1 |
|     14 |            2 |
|    16+ |           13 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             131 |           42 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              91 |           31 |
| Yes          | No                    | No                     |             294 |           63 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             150 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                                         Enable Signal                                                                         |                                                              Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                           |                1 |              2 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                2 |              4 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/slv_reg2[0]                                                                                  |                2 |              4 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/alu_inst/divider_inst/quot_reg[3]_i_1_n_0                                                    |                3 |              4 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              4 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | sistema_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              4 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              4 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              4 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | sistema_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                           |                2 |              8 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |              8 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                           |                5 |              8 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                           |                2 |              8 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                             | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                          |                1 |              8 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                             | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                          |                1 |              8 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                             | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                          |                3 |              8 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                             | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                          |                1 |              8 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                             | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                          |                2 |              8 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                              | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                          |                1 |              8 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                             | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                          |                3 |              8 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                              | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                          |                1 |              8 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                             | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                          |                3 |              8 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                             | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                          |                2 |              8 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                           |                3 |              8 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                             | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                          |                3 |              8 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                              | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                          |                2 |              8 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                          |                4 |             11 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                           |                4 |             13 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                           |                2 |             14 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                           |                2 |             14 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                           |                3 |             16 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                           |                7 |             16 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                           |                5 |             16 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                           |                4 |             28 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                           |                6 |             28 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                           |                6 |             28 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                           |                5 |             28 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                           |                8 |             32 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/slv_reg_rden                                                                                                     | sistema_i/ALU_ip_0/U0/ALU_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                          |                9 |             32 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                           |                6 |             45 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                           |                8 |             45 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               15 |             60 |
|  sistema_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               |                                                                                                                                           |               43 |            132 |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


