<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - Arithmetic_Logical_Unit_8_bit.vhd</title>
<style> .LN { font-style: italic; color: #888888 } </style>
<style> .CT { font-style: italic; color: #117755 } </style>
<style> .PP { font-style: bold;   color: #992211 } </style>
<style> .KW { font-style: bold;   color: #112266 } </style>
<style> .DT { font-style: bold;   color: #112266 } </style>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" text="#1122aa" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../../Arithmetic_Logical_Unit_8_bit.vhd" target="rtwreport_document_frame" id="linkToText_plain">Arithmetic_Logical_Unit_8_bit.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdlsrc\hdlcodercpu_eml\Arithmetic_Logical_Unit_8_bit.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2014-08-26 11:41:14</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 8.3 and HDL Coder 3.4</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Module: Arithmetic_Logical_Unit_8_bit</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Source Path: hdlcodercpu_eml/CPU_Subsystem_8_bit/Arithmetic Logical Unit (8-bit)</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="18">   18   </a>LIBRARY IEEE;
</span><span><a class="LN" name="19">   19   </a>USE IEEE.std_logic_1164.ALL;
</span><span><a class="LN" name="20">   20   </a>USE IEEE.numeric_std.ALL;
</span><span><a class="LN" name="21">   21   </a>
</span><span><a class="LN" name="22">   22   </a>ENTITY Arithmetic_Logical_Unit_8_bit IS
</span><span><a class="LN" name="23">   23   </a>  PORT( in_flags                          :   IN    std_logic_vector(3 DOWNTO 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="24">   24   </a>        func                              :   IN    std_logic_vector(2 DOWNTO 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="25">   25   </a>        alu_in                            :   IN    std_logic_vector(7 DOWNTO 0);  <span class="CT">-- int8</span>
</span><span><a class="LN" name="26">   26   </a>        AC                                :   IN    std_logic_vector(7 DOWNTO 0);  <span class="CT">-- int8</span>
</span><span><a class="LN" name="27">   27   </a>        alu_out                           :   OUT   std_logic_vector(7 DOWNTO 0);  <span class="CT">-- int8</span>
</span><span><a class="LN" name="28">   28   </a>        out_flags                         :   OUT   std_logic_vector(3 DOWNTO 0)  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="29">   29   </a>        );
</span><span><a class="LN" name="30">   30   </a>END Arithmetic_Logical_Unit_8_bit;
</span><span><a class="LN" name="31">   31   </a>
</span><span><a class="LN" name="32">   32   </a>
</span><span><a class="LN" name="33">   33   </a>ARCHITECTURE rtl OF Arithmetic_Logical_Unit_8_bit IS
</span><span><a class="LN" name="34">   34   </a>
</span><span><a class="LN" name="35">   35   </a>  <span class="CT">-- Functions</span>
</span><span><a class="LN" name="36">   36   </a>  <span class="CT">-- HDLCODER_TO_STDLOGIC </span>
</span><span><a class="LN" name="37">   37   </a>  FUNCTION hdlcoder_to_stdlogic(arg: boolean) RETURN std_logic IS
</span><span><a class="LN" name="38">   38   </a>  BEGIN
</span><span><a class="LN" name="39">   39   </a>    IF arg THEN
</span><span><a class="LN" name="40">   40   </a>      RETURN '1';
</span><span><a class="LN" name="41">   41   </a>    ELSE
</span><span><a class="LN" name="42">   42   </a>      RETURN '0';
</span><span><a class="LN" name="43">   43   </a>    END IF;
</span><span><a class="LN" name="44">   44   </a>  END FUNCTION;
</span><span><a class="LN" name="45">   45   </a>
</span><span><a class="LN" name="46">   46   </a>
</span><span><a class="LN" name="47">   47   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="48">   48   </a>  SIGNAL in_flags_unsigned                : <span class="DT">unsigned</span>(3 DOWNTO 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="49">   49   </a>  SIGNAL func_unsigned                    : <span class="DT">unsigned</span>(2 DOWNTO 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="50">   50   </a>  SIGNAL alu_in_signed                    : <span class="DT">signed</span>(7 DOWNTO 0);  <span class="CT">-- int8</span>
</span><span><a class="LN" name="51">   51   </a>  SIGNAL AC_signed                        : <span class="DT">signed</span>(7 DOWNTO 0);  <span class="CT">-- int8</span>
</span><span><a class="LN" name="52">   52   </a>  SIGNAL alu_out_tmp                      : <span class="DT">signed</span>(7 DOWNTO 0);  <span class="CT">-- int8</span>
</span><span><a class="LN" name="53">   53   </a>  SIGNAL out_flags_tmp                    : <span class="DT">unsigned</span>(3 DOWNTO 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="54">   54   </a>
</span><span><a class="LN" name="55">   55   </a>BEGIN
</span><span><a class="LN" name="56">   56   </a>  in_flags_unsigned &lt;= <span class="DT">unsigned</span>(in_flags);
</span><span><a class="LN" name="57">   57   </a>
</span><span><a class="LN" name="58">   58   </a>  func_unsigned &lt;= <span class="DT">unsigned</span>(func);
</span><span><a class="LN" name="59">   59   </a>
</span><span><a class="LN" name="60">   60   </a>  alu_in_signed &lt;= <span class="DT">signed</span>(alu_in);
</span><span><a class="LN" name="61">   61   </a>
</span><span><a class="LN" name="62">   62   </a>  AC_signed &lt;= <span class="DT">signed</span>(AC);
</span><span><a class="LN" name="63">   63   </a>
</span><span><a class="LN" name="64">   64   </a>  Arithmetic_Logical_Unit_8_bit_1_output : PROCESS (in_flags_unsigned, func_unsigned, alu_in_signed, AC_signed)
</span><span><a class="LN" name="65">   65   </a>    VARIABLE overflow : std_logic;
</span><span><a class="LN" name="66">   66   </a>    VARIABLE sign_bit : std_logic;
</span><span><a class="LN" name="67">   67   </a>    VARIABLE is_zero : <span class="DT">unsigned</span>(7 DOWNTO 0);
</span><span><a class="LN" name="68">   68   </a>    VARIABLE zero_ufix1 : std_logic;
</span><span><a class="LN" name="69">   69   </a>    VARIABLE temp_u1 : <span class="DT">signed</span>(8 DOWNTO 0);
</span><span><a class="LN" name="70">   70   </a>    VARIABLE temp_u2 : <span class="DT">signed</span>(8 DOWNTO 0);
</span><span><a class="LN" name="71">   71   </a>    VARIABLE temp_sum : <span class="DT">signed</span>(8 DOWNTO 0);
</span><span><a class="LN" name="72">   72   </a>    VARIABLE sign_bit_0 : std_logic;
</span><span><a class="LN" name="73">   73   </a>    VARIABLE overflow_int : <span class="DT">unsigned</span>(7 DOWNTO 0);
</span><span><a class="LN" name="74">   74   </a>    VARIABLE t_0 : std_logic;
</span><span><a class="LN" name="75">   75   </a>    VARIABLE c_r : <span class="DT">signed</span>(7 DOWNTO 0);
</span><span><a class="LN" name="76">   76   </a>    VARIABLE c_r_0 : std_logic;
</span><span><a class="LN" name="77">   77   </a>    VARIABLE temp_u1_0 : <span class="DT">signed</span>(8 DOWNTO 0);
</span><span><a class="LN" name="78">   78   </a>    VARIABLE temp_u2_0 : <span class="DT">signed</span>(8 DOWNTO 0);
</span><span><a class="LN" name="79">   79   </a>    VARIABLE temp_sum_0 : <span class="DT">signed</span>(8 DOWNTO 0);
</span><span><a class="LN" name="80">   80   </a>    VARIABLE sign_bit_1 : std_logic;
</span><span><a class="LN" name="81">   81   </a>    VARIABLE overflow_int_0 : <span class="DT">unsigned</span>(7 DOWNTO 0);
</span><span><a class="LN" name="82">   82   </a>    VARIABLE t_1 : std_logic;
</span><span><a class="LN" name="83">   83   </a>    VARIABLE c_r_1 : <span class="DT">signed</span>(7 DOWNTO 0);
</span><span><a class="LN" name="84">   84   </a>    VARIABLE c_r_2 : std_logic;
</span><span><a class="LN" name="85">   85   </a>    VARIABLE c_r_3 : BOOLEAN;
</span><span><a class="LN" name="86">   86   </a>    VARIABLE add_cast : <span class="DT">signed</span>(10 DOWNTO 0);
</span><span><a class="LN" name="87">   87   </a>    VARIABLE add_temp : <span class="DT">signed</span>(10 DOWNTO 0);
</span><span><a class="LN" name="88">   88   </a>    VARIABLE add_cast_0 : <span class="DT">signed</span>(10 DOWNTO 0);
</span><span><a class="LN" name="89">   89   </a>    VARIABLE add_temp_0 : <span class="DT">signed</span>(10 DOWNTO 0);
</span><span><a class="LN" name="90">   90   </a>  BEGIN
</span><span><a class="LN" name="91">   91   </a>    <span class="CT">--MATLAB Function 'CPU_Subsystem_8_bit/Arithmetic Logical Unit (8-bit)': '<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1</i></font></a>'</span>
</span><span><a class="LN" name="92">   92   </a>    <span class="CT">-- This 8-bit ALU supports the following operations:</span>
</span><span><a class="LN" name="93">   93   </a>    <span class="CT">-- AND (Logical AND), ADD, SUB, CMA (Complement AC), CMC (Complement Carry) and CLC (Clear Carry)</span>
</span><span><a class="LN" name="94">   94   </a>    <span class="CT">-- and appropriately sets a 4-bit flag register, which has the following format:</span>
</span><span><a class="LN" name="95">   95   </a>    <span class="CT">-- [C N V Z]</span>
</span><span><a class="LN" name="96">   96   </a>    <span class="CT">-- HDL specific fimath</span>
</span><span><a class="LN" name="97">   97   </a>    <span class="CT">-- Get the carry in</span>
</span><span><a class="LN" name="98">   98   </a>    <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:16')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:16</i></font></a>'</span>
</span><span><a class="LN" name="99">   99   </a>    c_r_2 := in_flags_unsigned(3);
</span><span><a class="LN" name="100">  100   </a>    <span class="CT">-- Get the overflow in</span>
</span><span><a class="LN" name="101">  101   </a>    <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:19')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:19</i></font></a>'</span>
</span><span><a class="LN" name="102">  102   </a>    overflow := in_flags_unsigned(1);
</span><span><a class="LN" name="103">  103   </a>    <span class="CT">-- Simply pass the AC, when there is no designated func</span>
</span><span><a class="LN" name="104">  104   </a>    <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:22')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:22</i></font></a>'</span>
</span><span><a class="LN" name="105">  105   </a>    c_r_1 := AC_signed;
</span><span><a class="LN" name="106">  106   </a>    <span class="CT">-- 3-bit encoding of ALU ops, which can potentially support upto 8 operations</span>
</span><span><a class="LN" name="107">  107   </a>    <span class="CT">-- Most of the encodings are unused to comply to Parwan supported ops</span>
</span><span><a class="LN" name="108">  108   </a>
</span><span><a class="LN" name="109">  109   </a>    CASE func_unsigned IS
</span><span><a class="LN" name="110">  110   </a>      WHEN <font color="#1122ff">&quot;000&quot;</font> =&gt;
</span><span><a class="LN" name="111">  111   </a>        <span class="CT">-- NOP</span>
</span><span><a class="LN" name="112">  112   </a>        <span class="CT">-- simply pass the AC</span>
</span><span><a class="LN" name="113">  113   </a>        NULL;
</span><span><a class="LN" name="114">  114   </a>      WHEN <font color="#1122ff">&quot;001&quot;</font> =&gt;
</span><span><a class="LN" name="115">  115   </a>        <span class="CT">-- AND</span>
</span><span><a class="LN" name="116">  116   </a>        <span class="CT">-- Bitwise AND</span>
</span><span><a class="LN" name="117">  117   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:31')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:31</i></font></a>'</span>
</span><span><a class="LN" name="118">  118   </a>        c_r_1 := alu_in_signed AND AC_signed;
</span><span><a class="LN" name="119">  119   </a>      WHEN <font color="#1122ff">&quot;010&quot;</font> =&gt;
</span><span><a class="LN" name="120">  120   </a>        <span class="CT">-- ADD</span>
</span><span><a class="LN" name="121">  121   </a>        <span class="CT">-- Add with carry and overflow appropriately set</span>
</span><span><a class="LN" name="122">  122   </a>        <span class="CT">--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%</span>
</span><span><a class="LN" name="123">  123   </a>        <span class="CT">--% Full Adder with flag register appropriately set</span>
</span><span><a class="LN" name="124">  124   </a>        <span class="CT">-- sum = u1 + u2 + c_in</span>
</span><span><a class="LN" name="125">  125   </a>        <span class="CT">-- appropriately set the carry and the overflow</span>
</span><span><a class="LN" name="126">  126   </a>        <span class="CT">-- zero-extend u1 by 1 bit for carry detection</span>
</span><span><a class="LN" name="127">  127   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:87')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:87</i></font></a>'</span>
</span><span><a class="LN" name="128">  128   </a>        temp_u1 := <span class="DT">signed</span>('0' &amp; <span class="DT">unsigned</span>(AC_signed));
</span><span><a class="LN" name="129">  129   </a>        <span class="CT">-- zero-extend u2 by 1 bit for carry detection</span>
</span><span><a class="LN" name="130">  130   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:90')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:90</i></font></a>'</span>
</span><span><a class="LN" name="131">  131   </a>        temp_u2 := <span class="DT">signed</span>('0' &amp; <span class="DT">unsigned</span>(alu_in_signed));
</span><span><a class="LN" name="132">  132   </a>        <span class="CT">-- Sum is stored in 9 bits with the msb indicating carry</span>
</span><span><a class="LN" name="133">  133   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:93')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:93</i></font></a>'</span>
</span><span><a class="LN" name="134">  134   </a>        add_cast := '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; c_r_2;
</span><span><a class="LN" name="135">  135   </a>        add_temp := resize(resize(temp_u1, 10) + resize(temp_u2, 10), 11) + add_cast;
</span><span><a class="LN" name="136">  136   </a>        temp_sum := add_temp(8 DOWNTO 0);
</span><span><a class="LN" name="137">  137   </a>        <span class="CT">-- Carry  (C)</span>
</span><span><a class="LN" name="138">  138   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:96')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:96</i></font></a>'</span>
</span><span><a class="LN" name="139">  139   </a>        <span class="CT">-- Stored back in the designated register</span>
</span><span><a class="LN" name="140">  140   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:99')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:99</i></font></a>'</span>
</span><span><a class="LN" name="141">  141   </a>        c_r_1 := temp_sum(7 DOWNTO 0);
</span><span><a class="LN" name="142">  142   </a>        <span class="CT">-- Sign bit</span>
</span><span><a class="LN" name="143">  143   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:102')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:102</i></font></a>'</span>
</span><span><a class="LN" name="144">  144   </a>        sign_bit_0 := c_r_1(7);
</span><span><a class="LN" name="145">  145   </a>        <span class="CT">-- if the inputs have the same sign and the output generated has a different sign, </span>
</span><span><a class="LN" name="146">  146   </a>        <span class="CT">-- overflow is generated!</span>
</span><span><a class="LN" name="147">  147   </a>        IF (AC_signed(7) = alu_in_signed(7)) AND (sign_bit_0 /= AC_signed(7)) THEN 
</span><span><a class="LN" name="148">  148   </a>          <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:106')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:106</i></font></a>'</span>
</span><span><a class="LN" name="149">  149   </a>          t_0 := '1';
</span><span><a class="LN" name="150">  150   </a>        ELSE 
</span><span><a class="LN" name="151">  151   </a>          <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:106')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:106</i></font></a>'</span>
</span><span><a class="LN" name="152">  152   </a>          t_0 := '0';
</span><span><a class="LN" name="153">  153   </a>        END IF;
</span><span><a class="LN" name="154">  154   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:106')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:106</i></font></a>'</span>
</span><span><a class="LN" name="155">  155   </a>        overflow_int := '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; t_0;
</span><span><a class="LN" name="156">  156   </a>        <span class="CT">-- Overflow (V)</span>
</span><span><a class="LN" name="157">  157   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:110')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:110</i></font></a>'</span>
</span><span><a class="LN" name="158">  158   </a>        <span class="CT">--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%</span>
</span><span><a class="LN" name="159">  159   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:34')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:34</i></font></a>'</span>
</span><span><a class="LN" name="160">  160   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:34')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:34</i></font></a>'</span>
</span><span><a class="LN" name="161">  161   </a>        c_r_2 := temp_sum(8);
</span><span><a class="LN" name="162">  162   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:34')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:34</i></font></a>'</span>
</span><span><a class="LN" name="163">  163   </a>        overflow := overflow_int(0);
</span><span><a class="LN" name="164">  164   </a>      WHEN <font color="#1122ff">&quot;011&quot;</font> =&gt;
</span><span><a class="LN" name="165">  165   </a>        <span class="CT">-- SUB</span>
</span><span><a class="LN" name="166">  166   </a>        <span class="CT">-- Subtract with borrow (set to carry) and overflow appropriately set</span>
</span><span><a class="LN" name="167">  167   </a>        <span class="CT">--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%</span>
</span><span><a class="LN" name="168">  168   </a>        <span class="CT">--% Full Subtracter with flag register appropriately set </span>
</span><span><a class="LN" name="169">  169   </a>        <span class="CT">-- diff = u1 - u2 - b_in = u1 + bitcmp(u2) + bitcmp(b_in)</span>
</span><span><a class="LN" name="170">  170   </a>        <span class="CT">-- appropriately set the borrow and the overflow</span>
</span><span><a class="LN" name="171">  171   </a>        c_r :=  NOT alu_in_signed;
</span><span><a class="LN" name="172">  172   </a>        c_r_0 :=  NOT c_r_2;
</span><span><a class="LN" name="173">  173   </a>        <span class="CT">--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%</span>
</span><span><a class="LN" name="174">  174   </a>        <span class="CT">--% Full Adder with flag register appropriately set</span>
</span><span><a class="LN" name="175">  175   </a>        <span class="CT">-- sum = u1 + u2 + c_in</span>
</span><span><a class="LN" name="176">  176   </a>        <span class="CT">-- appropriately set the carry and the overflow</span>
</span><span><a class="LN" name="177">  177   </a>        <span class="CT">-- zero-extend u1 by 1 bit for carry detection</span>
</span><span><a class="LN" name="178">  178   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:87')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:87</i></font></a>'</span>
</span><span><a class="LN" name="179">  179   </a>        temp_u1_0 := <span class="DT">signed</span>('0' &amp; <span class="DT">unsigned</span>(AC_signed));
</span><span><a class="LN" name="180">  180   </a>        <span class="CT">-- zero-extend u2 by 1 bit for carry detection</span>
</span><span><a class="LN" name="181">  181   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:90')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:90</i></font></a>'</span>
</span><span><a class="LN" name="182">  182   </a>        temp_u2_0 := <span class="DT">signed</span>('0' &amp; <span class="DT">unsigned</span>(c_r));
</span><span><a class="LN" name="183">  183   </a>        <span class="CT">-- Sum is stored in 9 bits with the msb indicating carry</span>
</span><span><a class="LN" name="184">  184   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:93')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:93</i></font></a>'</span>
</span><span><a class="LN" name="185">  185   </a>        add_cast_0 := '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; c_r_0;
</span><span><a class="LN" name="186">  186   </a>        add_temp_0 := resize(resize(temp_u1_0, 10) + resize(temp_u2_0, 10), 11) + add_cast_0;
</span><span><a class="LN" name="187">  187   </a>        temp_sum_0 := add_temp_0(8 DOWNTO 0);
</span><span><a class="LN" name="188">  188   </a>        <span class="CT">-- Carry  (C)</span>
</span><span><a class="LN" name="189">  189   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:96')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:96</i></font></a>'</span>
</span><span><a class="LN" name="190">  190   </a>        <span class="CT">-- Stored back in the designated register</span>
</span><span><a class="LN" name="191">  191   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:99')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:99</i></font></a>'</span>
</span><span><a class="LN" name="192">  192   </a>        c_r_1 := temp_sum_0(7 DOWNTO 0);
</span><span><a class="LN" name="193">  193   </a>        <span class="CT">-- Sign bit</span>
</span><span><a class="LN" name="194">  194   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:102')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:102</i></font></a>'</span>
</span><span><a class="LN" name="195">  195   </a>        sign_bit_1 := c_r_1(7);
</span><span><a class="LN" name="196">  196   </a>        <span class="CT">-- if the inputs have the same sign and the output generated has a different sign, </span>
</span><span><a class="LN" name="197">  197   </a>        <span class="CT">-- overflow is generated!</span>
</span><span><a class="LN" name="198">  198   </a>        IF (AC_signed(7) = c_r(7)) AND (sign_bit_1 /= AC_signed(7)) THEN 
</span><span><a class="LN" name="199">  199   </a>          <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:106')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:106</i></font></a>'</span>
</span><span><a class="LN" name="200">  200   </a>          t_1 := '1';
</span><span><a class="LN" name="201">  201   </a>        ELSE 
</span><span><a class="LN" name="202">  202   </a>          <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:106')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:106</i></font></a>'</span>
</span><span><a class="LN" name="203">  203   </a>          t_1 := '0';
</span><span><a class="LN" name="204">  204   </a>        END IF;
</span><span><a class="LN" name="205">  205   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:106')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:106</i></font></a>'</span>
</span><span><a class="LN" name="206">  206   </a>        overflow_int_0 := '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; t_1;
</span><span><a class="LN" name="207">  207   </a>        <span class="CT">-- Overflow (V)</span>
</span><span><a class="LN" name="208">  208   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:110')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:110</i></font></a>'</span>
</span><span><a class="LN" name="209">  209   </a>        <span class="CT">--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%</span>
</span><span><a class="LN" name="210">  210   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:70')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:70</i></font></a>'</span>
</span><span><a class="LN" name="211">  211   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:70')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:70</i></font></a>'</span>
</span><span><a class="LN" name="212">  212   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:70')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:70</i></font></a>'</span>
</span><span><a class="LN" name="213">  213   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:37')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:37</i></font></a>'</span>
</span><span><a class="LN" name="214">  214   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:37')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:37</i></font></a>'</span>
</span><span><a class="LN" name="215">  215   </a>        c_r_2 := temp_sum_0(8);
</span><span><a class="LN" name="216">  216   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:37')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:37</i></font></a>'</span>
</span><span><a class="LN" name="217">  217   </a>        overflow := overflow_int_0(0);
</span><span><a class="LN" name="218">  218   </a>      WHEN <font color="#1122ff">&quot;100&quot;</font> =&gt;
</span><span><a class="LN" name="219">  219   </a>        <span class="CT">-- CMA</span>
</span><span><a class="LN" name="220">  220   </a>        <span class="CT">-- Complement AC</span>
</span><span><a class="LN" name="221">  221   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:40')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:40</i></font></a>'</span>
</span><span><a class="LN" name="222">  222   </a>        c_r_1 :=  NOT AC_signed;
</span><span><a class="LN" name="223">  223   </a>      WHEN <font color="#1122ff">&quot;101&quot;</font> =&gt;
</span><span><a class="LN" name="224">  224   </a>        <span class="CT">-- CMC</span>
</span><span><a class="LN" name="225">  225   </a>        <span class="CT">-- Complement Carry</span>
</span><span><a class="LN" name="226">  226   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:43')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:43</i></font></a>'</span>
</span><span><a class="LN" name="227">  227   </a>        c_r_2 :=  NOT c_r_2;
</span><span><a class="LN" name="228">  228   </a>      WHEN <font color="#1122ff">&quot;110&quot;</font> =&gt;
</span><span><a class="LN" name="229">  229   </a>        <span class="CT">-- Get alu_in out</span>
</span><span><a class="LN" name="230">  230   </a>        <span class="CT">-- Pass the input</span>
</span><span><a class="LN" name="231">  231   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:46')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:46</i></font></a>'</span>
</span><span><a class="LN" name="232">  232   </a>        c_r_1 := alu_in_signed;
</span><span><a class="LN" name="233">  233   </a>      WHEN <font color="#1122ff">&quot;111&quot;</font> =&gt;
</span><span><a class="LN" name="234">  234   </a>        <span class="CT">-- CLC</span>
</span><span><a class="LN" name="235">  235   </a>        <span class="CT">-- Clear Carry</span>
</span><span><a class="LN" name="236">  236   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:49')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:49</i></font></a>'</span>
</span><span><a class="LN" name="237">  237   </a>        c_r_2 := '0';
</span><span><a class="LN" name="238">  238   </a>      WHEN OTHERS =&gt; 
</span><span><a class="LN" name="239">  239   </a>        NULL;
</span><span><a class="LN" name="240">  240   </a>    END CASE;
</span><span><a class="LN" name="241">  241   </a>
</span><span><a class="LN" name="242">  242   </a>    <span class="CT">-- Negativity  (N)</span>
</span><span><a class="LN" name="243">  243   </a>    <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:53')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:53</i></font></a>'</span>
</span><span><a class="LN" name="244">  244   </a>    sign_bit := c_r_1(7);
</span><span><a class="LN" name="245">  245   </a>    <span class="CT">-- Is Zero? (Z)</span>
</span><span><a class="LN" name="246">  246   </a>    <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:56')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:56</i></font></a>'</span>
</span><span><a class="LN" name="247">  247   </a>    c_r_3 :=  NOT (c_r_1 /= 0);
</span><span><a class="LN" name="248">  248   </a>    is_zero := '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; hdlcoder_to_stdlogic(c_r_3);
</span><span><a class="LN" name="249">  249   </a>    <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:57')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:57</i></font></a>'</span>
</span><span><a class="LN" name="250">  250   </a>    zero_ufix1 := is_zero(0);
</span><span><a class="LN" name="251">  251   </a>    <span class="CT">-- Set the output flag register [C N V Z]</span>
</span><span><a class="LN" name="252">  252   </a>    <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:4:1:60')" name="code2model"><font color="#117755"><i>&lt;S4&gt;:1:60</i></font></a>'</span>
</span><span><a class="LN" name="253">  253   </a>    out_flags_tmp &lt;= <span class="DT">unsigned</span>'(c_r_2 &amp; sign_bit &amp; overflow &amp; zero_ufix1);
</span><span><a class="LN" name="254">  254   </a>    alu_out_tmp &lt;= c_r_1;
</span><span><a class="LN" name="255">  255   </a>  END PROCESS Arithmetic_Logical_Unit_8_bit_1_output;
</span><span><a class="LN" name="256">  256   </a>
</span><span><a class="LN" name="257">  257   </a>
</span><span><a class="LN" name="258">  258   </a>  alu_out &lt;= std_logic_vector(alu_out_tmp);
</span><span><a class="LN" name="259">  259   </a>
</span><span><a class="LN" name="260">  260   </a>  out_flags &lt;= std_logic_vector(out_flags_tmp);
</span><span><a class="LN" name="261">  261   </a>
</span><span><a class="LN" name="262">  262   </a>END rtl;
</span><span><a class="LN" name="263">  263   </a>
</span><span><a class="LN" name="264">  264   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>