T_1 F_1 ( void )\r\n{\r\nT_2 V_1 = F_2 () ;\r\nT_2 V_2 ;\r\nif ( ! ( V_1 & V_3 ) )\r\nreturn 0 ;\r\nV_2 = F_3 () ;\r\nreturn ( V_2 & V_4 ) << ( 36 - 32 ) ;\r\n}\r\nT_1 F_4 ( void )\r\n{\r\nT_2 V_5 ;\r\nV_5 = F_5 () ;\r\nif ( V_5 & V_6 )\r\nreturn V_5 & V_7 ;\r\nreturn F_6 () + V_8 ;\r\n}\r\nstatic void F_7 ( void )\r\n{\r\nunsigned V_9 ;\r\nT_1 V_10 ;\r\nV_9 = ( F_8 () & V_11 ) >>\r\nV_12 ;\r\nif ( V_9 < 6 )\r\nreturn;\r\nV_10 = F_9 () ;\r\nF_10 ( ( V_10 & V_7 ) != V_10 ) ;\r\nif ( ! V_10 )\r\nreturn;\r\nF_11 ( V_10 | V_6 ) ;\r\nV_13 = F_12 ( V_10 , V_14 ) ;\r\n}\r\nint F_13 ( void )\r\n{\r\nT_1 V_10 ;\r\nT_2 V_5 ;\r\nV_10 = F_6 () ;\r\nF_10 ( ( V_10 & V_15 ) != V_10 ) ;\r\nif ( ! V_10 )\r\nreturn - V_16 ;\r\nV_17 = F_12 ( V_10 , V_8 ) ;\r\nif ( ! V_17 )\r\nreturn - V_18 ;\r\nV_5 = F_14 () ;\r\nif ( ( V_5 & V_15 ) != V_10 ) {\r\nF_15 ( L_1 ,\r\n( unsigned long ) V_10 ) ;\r\nV_17 = NULL ;\r\nreturn - V_16 ;\r\n}\r\nV_5 &= ~ V_19 ;\r\nV_5 |= V_20 ;\r\nF_16 ( V_5 ) ;\r\nF_17 ( V_21 ) ;\r\nF_18 ( V_22 ) ;\r\nF_19 ( V_21 ) ;\r\nF_20 ( V_22 ) ;\r\nF_21 ( V_21 ) ;\r\nF_22 ( V_22 ) ;\r\nF_23 ( V_21 ) ;\r\nF_24 ( V_22 ) ;\r\nF_7 () ;\r\nreturn 0 ;\r\n}
