Created by          : Tang Dynasty v6.0.117864
                    : Copyright (c) 2012-2024 Anlogic Inc.
Generated           : Thu Dec 12 22:13:39 2024

Top Model           : design_top_wrapper
Device              : PH1A90SBG484
Speed               : 2
STA coverage        : 96.36%
Constraint File     : ../../../user_source/constraints_source/timing.sdc;
Confidence          : Routed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     

MCP/SMD Summary
--------------------

		Max Check
		--------------------
		     Total    Dominated     Shadowed      Ignored   Constraint
		         8            8            0            0   set_multicycle_path -setup -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en} ] 2
		        32           32            0            0   set_multicycle_path -setup -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]} ] 2
		        16           16            0            0   set_multicycle_path -setup -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]} ] 2
		         4            4            0            0   set_multicycle_path -setup -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]} ] 2
		         8            8            0            0   set_multicycle_path -setup -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en} ] 2
		        16           16            0            0   set_multicycle_path -setup -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]} ] 2
		        16           16            0            0   set_multicycle_path -setup -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]} ] 2
		         8            8            0            0   set_multicycle_path -setup -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode} ] 2
		         8            8            0            0   set_multicycle_path -setup -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en} ] 2

		Min Check
		--------------------
		     Total    Dominated     Shadowed      Ignored   Constraint
		         8            8            0            0   set_multicycle_path -hold -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en} ] 1
		        32           32            0            0   set_multicycle_path -hold -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]} ] 1
		        16           16            0            0   set_multicycle_path -hold -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]} ] 1
		         4            4            0            0   set_multicycle_path -hold -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]} ] 1
		         8            8            0            0   set_multicycle_path -hold -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en} ] 1
		        16           16            0            0   set_multicycle_path -hold -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]} ] 1
		        16           16            0            0   set_multicycle_path -hold -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]} ] 1
		         8            8            0            0   set_multicycle_path -hold -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode} ] 1
		         8            8            0            0   set_multicycle_path -hold -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en} ] 1

Status of timing exceptions
--------------------------------------------------

MCP/SMD Details
--------------------


Constraint     :   set_multicycle_path -setup -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en} ] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -hold -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en} ] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]} ] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           32
Dominated      :           32,        100.0%


Constraint     :   set_multicycle_path -hold -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]} ] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :           32
Dominated      :           32,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]} ] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           16
Dominated      :           16,        100.0%


Constraint     :   set_multicycle_path -hold -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]} ] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :           16
Dominated      :           16,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]} ] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            4
Dominated      :            4,        100.0%


Constraint     :   set_multicycle_path -hold -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]} ] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :            4
Dominated      :            4,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en} ] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -hold -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en} ] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]} ] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           16
Dominated      :           16,        100.0%


Constraint     :   set_multicycle_path -hold -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]} ] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :           16
Dominated      :           16,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]} ] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           16
Dominated      :           16,        100.0%


Constraint     :   set_multicycle_path -hold -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]} ] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :           16
Dominated      :           16,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode} ] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -hold -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode} ] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en} ] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -hold -end -from [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en} ] -to [ get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en} ] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Details on timing exceptions
--------------------------------------------------



