
--------------------------
 Variant Name: LoadsForComplementaryNonInvertingStage
 Number of circuits: 12
--------------------------
📁Load[undefined, 1][#instances=2,#ports=12]: [InnerOutputLoad1(/innerOutputLoad1),InnerOutputLoad2(/innerOutputLoad2),InnerSourceLoad1(/innerSourceLoad1),InnerSourceLoad2(/innerSourceLoad2),InnerTransistorStack1Load1(/innerTransistorStack1Load1),InnerTransistorStack1Load2(/innerTransistorStack1Load2),InnerTransistorStack2Load1(/innerTransistorStack2Load1),InnerTransistorStack2Load2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),SourceLoad1(/sourceLoad1),SourceLoad2(/sourceLoad2)]
├── LoadPart1[#ports=7]: [InnerOutput(/innerOutputLoad1),InnerSource(/innerSourceLoad1),InnerTransistorStack1(/innerTransistorStack1Load1),InnerTransistorStack2(/innerTransistorStack2Load1),Out1(/out1),Out2(/out2),Source(/sourceLoad1)]
│   └── 📁LoadPart[p, 1][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
│       ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
│       │   └── 📁VoltageBias[p, 3][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/outSource),Source(/source)]
│       │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
│       │       │   └── 📁DiodeTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
│       │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/outSource),Source(/source)]
│       │           └── 📁DiodeTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
│       └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
│           └── 📁CurrentBias[p, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
│               ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
│               │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│               └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
│                   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
└── LoadPart2[#ports=7]: [InnerOutput(/innerOutputLoad2),InnerSource(/innerSourceLoad2),InnerTransistorStack1(/innerTransistorStack1Load2),InnerTransistorStack2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),Source(/sourceLoad2)]
    └── 📁LoadPart[n, 1][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[n, 3][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/outSource),Source(/source)]
        │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
        │       │   └── 📁DiodeTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/outSource),Source(/source)]
        │           └── 📁DiodeTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[n, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]

++++++++++++++++++++++++
📁Load[undefined, 2][#instances=2,#ports=12]: [InnerOutputLoad1(/innerOutputLoad1),InnerOutputLoad2(/innerOutputLoad2),InnerSourceLoad1(/innerSourceLoad1),InnerSourceLoad2(/innerSourceLoad2),InnerTransistorStack1Load1(/innerTransistorStack1Load1),InnerTransistorStack1Load2(/innerTransistorStack1Load2),InnerTransistorStack2Load1(/innerTransistorStack2Load1),InnerTransistorStack2Load2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),SourceLoad1(/sourceLoad1),SourceLoad2(/sourceLoad2)]
├── LoadPart1[#ports=7]: [InnerOutput(/innerOutputLoad1),InnerSource(/innerSourceLoad1),InnerTransistorStack1(/innerTransistorStack1Load1),InnerTransistorStack2(/innerTransistorStack2Load1),Out1(/out1),Out2(/out2),Source(/sourceLoad1)]
│   └── 📁LoadPart[p, 2][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
│       ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
│       │   └── 📁VoltageBias[p, 4][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/in),Source(/source)]
│       │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
│       │       │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/in),Source(/source)]
│       │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
│           └── 📁CurrentBias[p, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
│               ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
│               │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│               └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
│                   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
└── LoadPart2[#ports=7]: [InnerOutput(/innerOutputLoad2),InnerSource(/innerSourceLoad2),InnerTransistorStack1(/innerTransistorStack1Load2),InnerTransistorStack2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),Source(/sourceLoad2)]
    └── 📁LoadPart[n, 2][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[n, 4][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/in),Source(/source)]
        │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
        │       │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/in),Source(/source)]
        │           └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[n, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]

++++++++++++++++++++++++
📁Load[undefined, 3][#instances=2,#ports=12]: [InnerOutputLoad1(/innerOutputLoad1),InnerOutputLoad2(/innerOutputLoad2),InnerSourceLoad1(/innerSourceLoad1),InnerSourceLoad2(/innerSourceLoad2),InnerTransistorStack1Load1(/innerTransistorStack1Load1),InnerTransistorStack1Load2(/innerTransistorStack1Load2),InnerTransistorStack2Load1(/innerTransistorStack2Load1),InnerTransistorStack2Load2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),SourceLoad1(/sourceLoad1),SourceLoad2(/sourceLoad2)]
├── LoadPart1[#ports=7]: [InnerOutput(/innerOutputLoad1),InnerSource(/innerSourceLoad1),InnerTransistorStack1(/innerTransistorStack1Load1),InnerTransistorStack2(/innerTransistorStack2Load1),Out1(/out1),Out2(/out2),Source(/sourceLoad1)]
│   └── 📁LoadPart[p, 3][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
│       ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
│       │   └── 📁VoltageBias[p, 5][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/outSource),Source(/source)]
│       │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
│       │       │   └── 📁DiodeTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
│       │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/outSource),Source(/source)]
│       │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
│           └── 📁CurrentBias[p, 3][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
│               ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
│               │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│               └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
│                   └── 📁DiodeTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
└── LoadPart2[#ports=7]: [InnerOutput(/innerOutputLoad2),InnerSource(/innerSourceLoad2),InnerTransistorStack1(/innerTransistorStack1Load2),InnerTransistorStack2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),Source(/sourceLoad2)]
    └── 📁LoadPart[n, 3][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[n, 5][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/outSource),Source(/source)]
        │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
        │       │   └── 📁DiodeTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/outSource),Source(/source)]
        │           └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[n, 3][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁DiodeTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]

++++++++++++++++++++++++
📁Load[undefined, 4][#instances=2,#ports=12]: [InnerOutputLoad1(/innerOutputLoad1),InnerOutputLoad2(/innerOutputLoad2),InnerSourceLoad1(/innerSourceLoad1),InnerSourceLoad2(/innerSourceLoad2),InnerTransistorStack1Load1(/innerTransistorStack1Load1),InnerTransistorStack1Load2(/innerTransistorStack1Load2),InnerTransistorStack2Load1(/innerTransistorStack2Load1),InnerTransistorStack2Load2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),SourceLoad1(/sourceLoad1),SourceLoad2(/sourceLoad2)]
├── LoadPart1[#ports=7]: [InnerOutput(/innerOutputLoad1),InnerSource(/innerSourceLoad1),InnerTransistorStack1(/innerTransistorStack1Load1),InnerTransistorStack2(/innerTransistorStack2Load1),Out1(/out1),Out2(/out2),Source(/sourceLoad1)]
│   └── 📁LoadPart[p, 4][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
│       ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
│       │   └── 📁VoltageBias[p, 6][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/in),Source(/source)]
│       │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
│       │       │   └── 📁DiodeTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
│       │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/in),Source(/source)]
│       │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
│           └── 📁CurrentBias[p, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
│               ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
│               │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│               └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
│                   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
└── LoadPart2[#ports=7]: [InnerOutput(/innerOutputLoad2),InnerSource(/innerSourceLoad2),InnerTransistorStack1(/innerTransistorStack1Load2),InnerTransistorStack2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),Source(/sourceLoad2)]
    └── 📁LoadPart[n, 4][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[n, 6][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/in),Source(/source)]
        │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
        │       │   └── 📁DiodeTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/in),Source(/source)]
        │           └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[n, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]

++++++++++++++++++++++++
📁Load[n, 11][#instances=2,#ports=12]: [InnerBiasGCC(/innerBiasGCC),InnerGCC(/innerGCC),InnerOutputLoad2(/innerOutputLoad2),InnerSourceLoad2(/innerSourceLoad2),InnerTransistorStack1Load2(/innerTransistorStack1Load2),InnerTransistorStack2Load2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),SourceGCC1(/sourceGCC1),SourceGCC2(/sourceGCC2),SourceLoad1(/sourceLoad1),SourceLoad2(/sourceLoad2)]
├── LoadPart1[#ports=7]: [InnerOutput(/innerGCC),InnerSource(/innerBiasGCC),InnerTransistorStack1(/sourceGCC1),InnerTransistorStack2(/sourceGCC2),Out1(/out1),Out2(/out2),Source(/sourceLoad1)]
│   └── 📁LoadPart[n, 1][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
│       ├── TransistorStack1[#ports=5]: [Out(/out1),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack1)]
│       │   └── 📁CurrentBias[n, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
│       │       ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
│       │       │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
│       │           └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
│           └── 📁CurrentBias[n, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
│               ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
│               │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│               └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
│                   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
└── LoadPart2[#ports=7]: [InnerOutput(/innerOutputLoad2),InnerSource(/innerSourceLoad2),InnerTransistorStack1(/innerTransistorStack1Load2),InnerTransistorStack2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),Source(/sourceLoad2)]
    └── 📁LoadPart[p, 4][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[p, 3][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/outSource),Source(/source)]
        │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
        │       │   └── 📁DiodeTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/outSource),Source(/source)]
        │           └── 📁DiodeTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[p, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]

++++++++++++++++++++++++
📁Load[n, 12][#instances=2,#ports=12]: [InnerBiasGCC(/innerBiasGCC),InnerGCC(/innerGCC),InnerOutputLoad2(/innerOutputLoad2),InnerSourceLoad2(/innerSourceLoad2),InnerTransistorStack1Load2(/innerTransistorStack1Load2),InnerTransistorStack2Load2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),SourceGCC1(/sourceGCC1),SourceGCC2(/sourceGCC2),SourceLoad1(/sourceLoad1),SourceLoad2(/sourceLoad2)]
├── LoadPart1[#ports=7]: [InnerOutput(/innerGCC),InnerSource(/innerBiasGCC),InnerTransistorStack1(/sourceGCC1),InnerTransistorStack2(/sourceGCC2),Out1(/out1),Out2(/out2),Source(/sourceLoad1)]
│   └── 📁LoadPart[n, 1][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
│       ├── TransistorStack1[#ports=5]: [Out(/out1),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack1)]
│       │   └── 📁CurrentBias[n, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
│       │       ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
│       │       │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
│       │           └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
│           └── 📁CurrentBias[n, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
│               ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
│               │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│               └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
│                   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
└── LoadPart2[#ports=7]: [InnerOutput(/innerOutputLoad2),InnerSource(/innerSourceLoad2),InnerTransistorStack1(/innerTransistorStack1Load2),InnerTransistorStack2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),Source(/sourceLoad2)]
    └── 📁LoadPart[p, 5][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[p, 4][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/in),Source(/source)]
        │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
        │       │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/in),Source(/source)]
        │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[p, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]

++++++++++++++++++++++++
📁Load[n, 13][#instances=2,#ports=12]: [InnerBiasGCC(/innerBiasGCC),InnerGCC(/innerGCC),InnerOutputLoad2(/innerOutputLoad2),InnerSourceLoad2(/innerSourceLoad2),InnerTransistorStack1Load2(/innerTransistorStack1Load2),InnerTransistorStack2Load2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),SourceGCC1(/sourceGCC1),SourceGCC2(/sourceGCC2),SourceLoad1(/sourceLoad1),SourceLoad2(/sourceLoad2)]
├── LoadPart1[#ports=7]: [InnerOutput(/innerGCC),InnerSource(/innerBiasGCC),InnerTransistorStack1(/sourceGCC1),InnerTransistorStack2(/sourceGCC2),Out1(/out1),Out2(/out2),Source(/sourceLoad1)]
│   └── 📁LoadPart[n, 1][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
│       ├── TransistorStack1[#ports=5]: [Out(/out1),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack1)]
│       │   └── 📁CurrentBias[n, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
│       │       ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
│       │       │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
│       │           └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
│           └── 📁CurrentBias[n, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
│               ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
│               │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│               └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
│                   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
└── LoadPart2[#ports=7]: [InnerOutput(/innerOutputLoad2),InnerSource(/innerSourceLoad2),InnerTransistorStack1(/innerTransistorStack1Load2),InnerTransistorStack2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),Source(/sourceLoad2)]
    └── 📁LoadPart[p, 6][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[p, 5][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/outSource),Source(/source)]
        │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
        │       │   └── 📁DiodeTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/outSource),Source(/source)]
        │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[p, 3][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁DiodeTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]

++++++++++++++++++++++++
📁Load[n, 14][#instances=2,#ports=12]: [InnerBiasGCC(/innerBiasGCC),InnerGCC(/innerGCC),InnerOutputLoad2(/innerOutputLoad2),InnerSourceLoad2(/innerSourceLoad2),InnerTransistorStack1Load2(/innerTransistorStack1Load2),InnerTransistorStack2Load2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),SourceGCC1(/sourceGCC1),SourceGCC2(/sourceGCC2),SourceLoad1(/sourceLoad1),SourceLoad2(/sourceLoad2)]
├── LoadPart1[#ports=7]: [InnerOutput(/innerGCC),InnerSource(/innerBiasGCC),InnerTransistorStack1(/sourceGCC1),InnerTransistorStack2(/sourceGCC2),Out1(/out1),Out2(/out2),Source(/sourceLoad1)]
│   └── 📁LoadPart[n, 1][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
│       ├── TransistorStack1[#ports=5]: [Out(/out1),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack1)]
│       │   └── 📁CurrentBias[n, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
│       │       ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
│       │       │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
│       │           └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
│           └── 📁CurrentBias[n, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
│               ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
│               │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│               └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
│                   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
└── LoadPart2[#ports=7]: [InnerOutput(/innerOutputLoad2),InnerSource(/innerSourceLoad2),InnerTransistorStack1(/innerTransistorStack1Load2),InnerTransistorStack2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),Source(/sourceLoad2)]
    └── 📁LoadPart[p, 7][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[p, 6][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/in),Source(/source)]
        │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
        │       │   └── 📁DiodeTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/in),Source(/source)]
        │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[p, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]

++++++++++++++++++++++++
📁Load[p, 4][#instances=2,#ports=12]: [InnerBiasGCC(/innerBiasGCC),InnerGCC(/innerGCC),InnerOutputLoad2(/innerOutputLoad2),InnerSourceLoad2(/innerSourceLoad2),InnerTransistorStack1Load2(/innerTransistorStack1Load2),InnerTransistorStack2Load2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),SourceGCC1(/sourceGCC1),SourceGCC2(/sourceGCC2),SourceLoad1(/sourceLoad1),SourceLoad2(/sourceLoad2)]
├── LoadPart1[#ports=7]: [InnerOutput(/innerGCC),InnerSource(/innerBiasGCC),InnerTransistorStack1(/sourceGCC1),InnerTransistorStack2(/sourceGCC2),Out1(/out1),Out2(/out2),Source(/sourceLoad1)]
│   └── 📁LoadPart[p, 1][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
│       ├── TransistorStack1[#ports=5]: [Out(/out1),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack1)]
│       │   └── 📁CurrentBias[p, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
│       │       ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
│       │       │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
│       │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
│           └── 📁CurrentBias[p, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
│               ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
│               │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│               └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
│                   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
└── LoadPart2[#ports=7]: [InnerOutput(/innerOutputLoad2),InnerSource(/innerSourceLoad2),InnerTransistorStack1(/innerTransistorStack1Load2),InnerTransistorStack2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),Source(/sourceLoad2)]
    └── 📁LoadPart[n, 4][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[n, 3][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/outSource),Source(/source)]
        │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
        │       │   └── 📁DiodeTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/outSource),Source(/source)]
        │           └── 📁DiodeTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[n, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]

++++++++++++++++++++++++
📁Load[p, 5][#instances=2,#ports=12]: [InnerBiasGCC(/innerBiasGCC),InnerGCC(/innerGCC),InnerOutputLoad2(/innerOutputLoad2),InnerSourceLoad2(/innerSourceLoad2),InnerTransistorStack1Load2(/innerTransistorStack1Load2),InnerTransistorStack2Load2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),SourceGCC1(/sourceGCC1),SourceGCC2(/sourceGCC2),SourceLoad1(/sourceLoad1),SourceLoad2(/sourceLoad2)]
├── LoadPart1[#ports=7]: [InnerOutput(/innerGCC),InnerSource(/innerBiasGCC),InnerTransistorStack1(/sourceGCC1),InnerTransistorStack2(/sourceGCC2),Out1(/out1),Out2(/out2),Source(/sourceLoad1)]
│   └── 📁LoadPart[p, 1][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
│       ├── TransistorStack1[#ports=5]: [Out(/out1),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack1)]
│       │   └── 📁CurrentBias[p, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
│       │       ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
│       │       │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
│       │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
│           └── 📁CurrentBias[p, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
│               ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
│               │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│               └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
│                   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
└── LoadPart2[#ports=7]: [InnerOutput(/innerOutputLoad2),InnerSource(/innerSourceLoad2),InnerTransistorStack1(/innerTransistorStack1Load2),InnerTransistorStack2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),Source(/sourceLoad2)]
    └── 📁LoadPart[n, 5][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[n, 4][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/in),Source(/source)]
        │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
        │       │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/in),Source(/source)]
        │           └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[n, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]

++++++++++++++++++++++++
📁Load[p, 6][#instances=2,#ports=12]: [InnerBiasGCC(/innerBiasGCC),InnerGCC(/innerGCC),InnerOutputLoad2(/innerOutputLoad2),InnerSourceLoad2(/innerSourceLoad2),InnerTransistorStack1Load2(/innerTransistorStack1Load2),InnerTransistorStack2Load2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),SourceGCC1(/sourceGCC1),SourceGCC2(/sourceGCC2),SourceLoad1(/sourceLoad1),SourceLoad2(/sourceLoad2)]
├── LoadPart1[#ports=7]: [InnerOutput(/innerGCC),InnerSource(/innerBiasGCC),InnerTransistorStack1(/sourceGCC1),InnerTransistorStack2(/sourceGCC2),Out1(/out1),Out2(/out2),Source(/sourceLoad1)]
│   └── 📁LoadPart[p, 1][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
│       ├── TransistorStack1[#ports=5]: [Out(/out1),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack1)]
│       │   └── 📁CurrentBias[p, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
│       │       ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
│       │       │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
│       │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
│           └── 📁CurrentBias[p, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
│               ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
│               │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│               └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
│                   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
└── LoadPart2[#ports=7]: [InnerOutput(/innerOutputLoad2),InnerSource(/innerSourceLoad2),InnerTransistorStack1(/innerTransistorStack1Load2),InnerTransistorStack2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),Source(/sourceLoad2)]
    └── 📁LoadPart[n, 6][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[n, 5][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/outSource),Source(/source)]
        │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
        │       │   └── 📁DiodeTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/outSource),Source(/source)]
        │           └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[n, 3][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁DiodeTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]

++++++++++++++++++++++++
📁Load[p, 7][#instances=2,#ports=12]: [InnerBiasGCC(/innerBiasGCC),InnerGCC(/innerGCC),InnerOutputLoad2(/innerOutputLoad2),InnerSourceLoad2(/innerSourceLoad2),InnerTransistorStack1Load2(/innerTransistorStack1Load2),InnerTransistorStack2Load2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),SourceGCC1(/sourceGCC1),SourceGCC2(/sourceGCC2),SourceLoad1(/sourceLoad1),SourceLoad2(/sourceLoad2)]
├── LoadPart1[#ports=7]: [InnerOutput(/innerGCC),InnerSource(/innerBiasGCC),InnerTransistorStack1(/sourceGCC1),InnerTransistorStack2(/sourceGCC2),Out1(/out1),Out2(/out2),Source(/sourceLoad1)]
│   └── 📁LoadPart[p, 1][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
│       ├── TransistorStack1[#ports=5]: [Out(/out1),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack1)]
│       │   └── 📁CurrentBias[p, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
│       │       ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
│       │       │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
│       │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│       └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
│           └── 📁CurrentBias[p, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
│               ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
│               │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
│               └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
│                   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
└── LoadPart2[#ports=7]: [InnerOutput(/innerOutputLoad2),InnerSource(/innerSourceLoad2),InnerTransistorStack1(/innerTransistorStack1Load2),InnerTransistorStack2(/innerTransistorStack2Load2),Out1(/out1),Out2(/out2),Source(/sourceLoad2)]
    └── 📁LoadPart[n, 7][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[n, 6][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/in),Source(/source)]
        │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
        │       │   └── 📁DiodeTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/in),Source(/source)]
        │           └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[n, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁NormalTransistor[n, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]

++++++++++++++++++++++++
********************************************************************************************************