{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686169488061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686169488062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  7 17:24:47 2023 " "Processing started: Wed Jun  7 17:24:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686169488062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169488062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169488062 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686169488173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686169488173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a MainCoffeeMachine.v(5) " "Verilog HDL Declaration information at MainCoffeeMachine.v(5): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "MainCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MainCoffeeMachine.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686169493155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MainCoffeeMachine.v 1 1 " "Found 1 design units, including 1 entities, in source file MainCoffeeMachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainCoffeeMachine " "Found entity 1: MainCoffeeMachine" {  } { { "MainCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MainCoffeeMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169493156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169493156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S1 s1 MefCoffeeMachine.v(5) " "Verilog HDL Declaration information at MefCoffeeMachine.v(5): object \"S1\" differs only in case from object \"s1\" in the same scope" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686169493157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S2 s2 MefCoffeeMachine.v(5) " "Verilog HDL Declaration information at MefCoffeeMachine.v(5): object \"S2\" differs only in case from object \"s2\" in the same scope" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686169493157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S3 s3 MefCoffeeMachine.v(5) " "Verilog HDL Declaration information at MefCoffeeMachine.v(5): object \"S3\" differs only in case from object \"s3\" in the same scope" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686169493157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MefCoffeeMachine.v 1 1 " "Found 1 design units, including 1 entities, in source file MefCoffeeMachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 MefCoffeeMachine " "Found entity 1: MefCoffeeMachine" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169493157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169493157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FFD.v 1 1 " "Found 1 design units, including 1 entities, in source file FFD.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/FFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169493157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169493157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoders.v 1 1 " "Found 1 design units, including 1 entities, in source file Decoders.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoders " "Found entity 1: Decoders" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169493158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169493158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador.v 1 1 " "Found 1 design units, including 1 entities, in source file Contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169493158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169493158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceS0.v 1 1 " "Found 1 design units, including 1 entities, in source file InterfaceS0.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceS0 " "Found entity 1: InterfaceS0" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169493158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169493158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceS1.v 1 1 " "Found 1 design units, including 1 entities, in source file InterfaceS1.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceS1 " "Found entity 1: InterfaceS1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169493159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169493159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceS2.v 1 1 " "Found 1 design units, including 1 entities, in source file InterfaceS2.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceS2 " "Found entity 1: InterfaceS2" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169493159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169493159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceS3.v 1 1 " "Found 1 design units, including 1 entities, in source file InterfaceS3.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceS3 " "Found entity 1: InterfaceS3" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169493160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169493160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceERDI.v 1 1 " "Found 1 design units, including 1 entities, in source file InterfaceERDI.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceERDI " "Found entity 1: InterfaceERDI" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169493160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169493160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceESN.v 1 1 " "Found 1 design units, including 1 entities, in source file InterfaceESN.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceESN " "Found entity 1: InterfaceESN" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169493161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169493161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceESP.v 1 1 " "Found 1 design units, including 1 entities, in source file InterfaceESP.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceESP " "Found entity 1: InterfaceESP" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169493161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169493161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceESR.v 1 1 " "Found 1 design units, including 1 entities, in source file InterfaceESR.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceESR " "Found entity 1: InterfaceESR" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169493162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169493162 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1686169493162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169493162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169493162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Demux.v 1 1 " "Found 1 design units, including 1 entities, in source file Demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux " "Found entity 1: Demux" {  } { { "Demux.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169493163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169493163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipflopT.v 1 1 " "Found 1 design units, including 1 entities, in source file FlipflopT.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipflopT " "Found entity 1: FlipflopT" {  } { { "FlipflopT.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/FlipflopT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169493163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169493163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s27 MefCoffeeMachine.v(111) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(111): created implicit net for \"s27\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s28 MefCoffeeMachine.v(112) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(112): created implicit net for \"s28\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s29 MefCoffeeMachine.v(113) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(113): created implicit net for \"s29\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s30 MefCoffeeMachine.v(114) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(114): created implicit net for \"s30\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s31 MefCoffeeMachine.v(115) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(115): created implicit net for \"s31\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s32 MefCoffeeMachine.v(116) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(116): created implicit net for \"s32\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s33 MefCoffeeMachine.v(117) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(117): created implicit net for \"s33\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s34 MefCoffeeMachine.v(118) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(118): created implicit net for \"s34\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s36 MefCoffeeMachine.v(120) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(120): created implicit net for \"s36\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s37 MefCoffeeMachine.v(121) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(121): created implicit net for \"s37\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s39 MefCoffeeMachine.v(123) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(123): created implicit net for \"s39\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s40 MefCoffeeMachine.v(124) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(124): created implicit net for \"s40\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s42 MefCoffeeMachine.v(126) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(126): created implicit net for \"s42\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s43 MefCoffeeMachine.v(127) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(127): created implicit net for \"s43\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s44 MefCoffeeMachine.v(128) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(128): created implicit net for \"s44\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s45 MefCoffeeMachine.v(129) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(129): created implicit net for \"s45\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s46 MefCoffeeMachine.v(130) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(130): created implicit net for \"s46\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s47 MefCoffeeMachine.v(131) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(131): created implicit net for \"s47\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s48 MefCoffeeMachine.v(132) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(132): created implicit net for \"s48\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s49 MefCoffeeMachine.v(133) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(133): created implicit net for \"s49\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s50 MefCoffeeMachine.v(134) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(134): created implicit net for \"s50\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s51 MefCoffeeMachine.v(135) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(135): created implicit net for \"s51\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s52 MefCoffeeMachine.v(136) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(136): created implicit net for \"s52\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s53 MefCoffeeMachine.v(137) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(137): created implicit net for \"s53\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s54 MefCoffeeMachine.v(138) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(138): created implicit net for \"s54\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s55 MefCoffeeMachine.v(139) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(139): created implicit net for \"s55\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s56 MefCoffeeMachine.v(140) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(140): created implicit net for \"s56\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q3 Contador.v(7) " "Verilog HDL Implicit Net warning at Contador.v(7): created implicit net for \"Q3\"" {  } { { "Contador.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Contador.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493164 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(17) " "Verilog HDL Instantiation warning at Decoders.v(17): instance has no name" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686169493164 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(19) " "Verilog HDL Instantiation warning at Decoders.v(19): instance has no name" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686169493164 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(20) " "Verilog HDL Instantiation warning at Decoders.v(20): instance has no name" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686169493164 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(21) " "Verilog HDL Instantiation warning at Decoders.v(21): instance has no name" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686169493164 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(22) " "Verilog HDL Instantiation warning at Decoders.v(22): instance has no name" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686169493165 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(23) " "Verilog HDL Instantiation warning at Decoders.v(23): instance has no name" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686169493165 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(24) " "Verilog HDL Instantiation warning at Decoders.v(24): instance has no name" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686169493165 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(25) " "Verilog HDL Instantiation warning at Decoders.v(25): instance has no name" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686169493165 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(26) " "Verilog HDL Instantiation warning at Decoders.v(26): instance has no name" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686169493165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MainCoffeeMachine " "Elaborating entity \"MainCoffeeMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686169493197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MefCoffeeMachine MefCoffeeMachine:INST " "Elaborating entity \"MefCoffeeMachine\" for hierarchy \"MefCoffeeMachine:INST\"" {  } { { "MainCoffeeMachine.v" "INST" { Text "/home/aluno/Documentos/MainCoffeeMachine/MainCoffeeMachine.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD MefCoffeeMachine:INST\|FFD:D3 " "Elaborating entity \"FFD\" for hierarchy \"MefCoffeeMachine:INST\|FFD:D3\"" {  } { { "MefCoffeeMachine.v" "D3" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoders Decoders:INST2 " "Elaborating entity \"Decoders\" for hierarchy \"Decoders:INST2\"" {  } { { "MainCoffeeMachine.v" "INST2" { Text "/home/aluno/Documentos/MainCoffeeMachine/MainCoffeeMachine.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493199 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "h Decoders.v(13) " "Output port \"h\" at Decoders.v(13) has no driver" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686169493200 "|MainCoffeeMachine|Decoders:INST2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Decoders:INST2\|Contador:comb_3 " "Elaborating entity \"Contador\" for hierarchy \"Decoders:INST2\|Contador:comb_3\"" {  } { { "Decoders.v" "comb_3" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipflopT Decoders:INST2\|Contador:comb_3\|FlipflopT:inst1 " "Elaborating entity \"FlipflopT\" for hierarchy \"Decoders:INST2\|Contador:comb_3\|FlipflopT:inst1\"" {  } { { "Contador.v" "inst1" { Text "/home/aluno/Documentos/MainCoffeeMachine/Contador.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceS0 Decoders:INST2\|InterfaceS0:comb_4 " "Elaborating entity \"InterfaceS0\" for hierarchy \"Decoders:INST2\|InterfaceS0:comb_4\"" {  } { { "Decoders.v" "comb_4" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(18) " "Verilog HDL warning at InterfaceS0.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(19) " "Verilog HDL warning at InterfaceS0.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(20) " "Verilog HDL warning at InterfaceS0.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(21) " "Verilog HDL warning at InterfaceS0.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(25) " "Verilog HDL warning at InterfaceS0.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(26) " "Verilog HDL warning at InterfaceS0.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(27) " "Verilog HDL warning at InterfaceS0.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(28) " "Verilog HDL warning at InterfaceS0.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(32) " "Verilog HDL warning at InterfaceS0.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(33) " "Verilog HDL warning at InterfaceS0.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(34) " "Verilog HDL warning at InterfaceS0.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(35) " "Verilog HDL warning at InterfaceS0.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(39) " "Verilog HDL warning at InterfaceS0.v(39): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 39 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(40) " "Verilog HDL warning at InterfaceS0.v(40): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 40 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(41) " "Verilog HDL warning at InterfaceS0.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(42) " "Verilog HDL warning at InterfaceS0.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(46) " "Verilog HDL warning at InterfaceS0.v(46): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 46 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(47) " "Verilog HDL warning at InterfaceS0.v(47): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 47 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(48) " "Verilog HDL warning at InterfaceS0.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(49) " "Verilog HDL warning at InterfaceS0.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(53) " "Verilog HDL warning at InterfaceS0.v(53): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 53 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(54) " "Verilog HDL warning at InterfaceS0.v(54): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 54 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(55) " "Verilog HDL warning at InterfaceS0.v(55): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 55 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(56) " "Verilog HDL warning at InterfaceS0.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(60) " "Verilog HDL warning at InterfaceS0.v(60): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 60 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(61) " "Verilog HDL warning at InterfaceS0.v(61): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 61 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493201 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(62) " "Verilog HDL warning at InterfaceS0.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(63) " "Verilog HDL warning at InterfaceS0.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS0:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceS1 Decoders:INST2\|InterfaceS1:comb_5 " "Elaborating entity \"InterfaceS1\" for hierarchy \"Decoders:INST2\|InterfaceS1:comb_5\"" {  } { { "Decoders.v" "comb_5" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(18) " "Verilog HDL warning at InterfaceS1.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(19) " "Verilog HDL warning at InterfaceS1.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(20) " "Verilog HDL warning at InterfaceS1.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(21) " "Verilog HDL warning at InterfaceS1.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(25) " "Verilog HDL warning at InterfaceS1.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(26) " "Verilog HDL warning at InterfaceS1.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(27) " "Verilog HDL warning at InterfaceS1.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(28) " "Verilog HDL warning at InterfaceS1.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(32) " "Verilog HDL warning at InterfaceS1.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(33) " "Verilog HDL warning at InterfaceS1.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(34) " "Verilog HDL warning at InterfaceS1.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(35) " "Verilog HDL warning at InterfaceS1.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(39) " "Verilog HDL warning at InterfaceS1.v(39): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 39 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(40) " "Verilog HDL warning at InterfaceS1.v(40): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 40 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(41) " "Verilog HDL warning at InterfaceS1.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(42) " "Verilog HDL warning at InterfaceS1.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(46) " "Verilog HDL warning at InterfaceS1.v(46): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 46 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(47) " "Verilog HDL warning at InterfaceS1.v(47): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 47 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(48) " "Verilog HDL warning at InterfaceS1.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(49) " "Verilog HDL warning at InterfaceS1.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(53) " "Verilog HDL warning at InterfaceS1.v(53): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 53 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(54) " "Verilog HDL warning at InterfaceS1.v(54): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 54 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(55) " "Verilog HDL warning at InterfaceS1.v(55): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 55 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(56) " "Verilog HDL warning at InterfaceS1.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(60) " "Verilog HDL warning at InterfaceS1.v(60): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 60 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(61) " "Verilog HDL warning at InterfaceS1.v(61): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 61 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(62) " "Verilog HDL warning at InterfaceS1.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(63) " "Verilog HDL warning at InterfaceS1.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493202 "|MainCoffeeMachine|Decoders:INST2|InterfaceS1:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceS2 Decoders:INST2\|InterfaceS2:comb_6 " "Elaborating entity \"InterfaceS2\" for hierarchy \"Decoders:INST2\|InterfaceS2:comb_6\"" {  } { { "Decoders.v" "comb_6" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(18) " "Verilog HDL warning at InterfaceS2.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(19) " "Verilog HDL warning at InterfaceS2.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(20) " "Verilog HDL warning at InterfaceS2.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(21) " "Verilog HDL warning at InterfaceS2.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(25) " "Verilog HDL warning at InterfaceS2.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(26) " "Verilog HDL warning at InterfaceS2.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(27) " "Verilog HDL warning at InterfaceS2.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(28) " "Verilog HDL warning at InterfaceS2.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(32) " "Verilog HDL warning at InterfaceS2.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(33) " "Verilog HDL warning at InterfaceS2.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(34) " "Verilog HDL warning at InterfaceS2.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(35) " "Verilog HDL warning at InterfaceS2.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(39) " "Verilog HDL warning at InterfaceS2.v(39): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 39 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(40) " "Verilog HDL warning at InterfaceS2.v(40): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 40 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(41) " "Verilog HDL warning at InterfaceS2.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(42) " "Verilog HDL warning at InterfaceS2.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(46) " "Verilog HDL warning at InterfaceS2.v(46): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 46 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(47) " "Verilog HDL warning at InterfaceS2.v(47): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 47 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(48) " "Verilog HDL warning at InterfaceS2.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(49) " "Verilog HDL warning at InterfaceS2.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(53) " "Verilog HDL warning at InterfaceS2.v(53): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 53 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(54) " "Verilog HDL warning at InterfaceS2.v(54): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 54 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(55) " "Verilog HDL warning at InterfaceS2.v(55): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 55 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(56) " "Verilog HDL warning at InterfaceS2.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(60) " "Verilog HDL warning at InterfaceS2.v(60): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 60 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(61) " "Verilog HDL warning at InterfaceS2.v(61): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 61 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(62) " "Verilog HDL warning at InterfaceS2.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(63) " "Verilog HDL warning at InterfaceS2.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 "|MainCoffeeMachine|Decoders:INST2|InterfaceS2:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceS3 Decoders:INST2\|InterfaceS3:comb_7 " "Elaborating entity \"InterfaceS3\" for hierarchy \"Decoders:INST2\|InterfaceS3:comb_7\"" {  } { { "Decoders.v" "comb_7" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493203 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(18) " "Verilog HDL warning at InterfaceS3.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(19) " "Verilog HDL warning at InterfaceS3.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(20) " "Verilog HDL warning at InterfaceS3.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(21) " "Verilog HDL warning at InterfaceS3.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(25) " "Verilog HDL warning at InterfaceS3.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(26) " "Verilog HDL warning at InterfaceS3.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(27) " "Verilog HDL warning at InterfaceS3.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(28) " "Verilog HDL warning at InterfaceS3.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(32) " "Verilog HDL warning at InterfaceS3.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(33) " "Verilog HDL warning at InterfaceS3.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(34) " "Verilog HDL warning at InterfaceS3.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(35) " "Verilog HDL warning at InterfaceS3.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(39) " "Verilog HDL warning at InterfaceS3.v(39): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 39 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(40) " "Verilog HDL warning at InterfaceS3.v(40): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 40 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(41) " "Verilog HDL warning at InterfaceS3.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(42) " "Verilog HDL warning at InterfaceS3.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(46) " "Verilog HDL warning at InterfaceS3.v(46): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 46 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(47) " "Verilog HDL warning at InterfaceS3.v(47): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 47 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(48) " "Verilog HDL warning at InterfaceS3.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(49) " "Verilog HDL warning at InterfaceS3.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(53) " "Verilog HDL warning at InterfaceS3.v(53): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 53 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(54) " "Verilog HDL warning at InterfaceS3.v(54): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 54 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(55) " "Verilog HDL warning at InterfaceS3.v(55): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 55 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(56) " "Verilog HDL warning at InterfaceS3.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(60) " "Verilog HDL warning at InterfaceS3.v(60): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 60 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(61) " "Verilog HDL warning at InterfaceS3.v(61): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 61 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(62) " "Verilog HDL warning at InterfaceS3.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(63) " "Verilog HDL warning at InterfaceS3.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 "|MainCoffeeMachine|Decoders:INST2|InterfaceS3:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceESR Decoders:INST2\|InterfaceESR:comb_8 " "Elaborating entity \"InterfaceESR\" for hierarchy \"Decoders:INST2\|InterfaceESR:comb_8\"" {  } { { "Decoders.v" "comb_8" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493204 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(18) " "Verilog HDL warning at InterfaceESR.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(19) " "Verilog HDL warning at InterfaceESR.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(20) " "Verilog HDL warning at InterfaceESR.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(21) " "Verilog HDL warning at InterfaceESR.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(25) " "Verilog HDL warning at InterfaceESR.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(26) " "Verilog HDL warning at InterfaceESR.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(27) " "Verilog HDL warning at InterfaceESR.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(28) " "Verilog HDL warning at InterfaceESR.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(32) " "Verilog HDL warning at InterfaceESR.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(33) " "Verilog HDL warning at InterfaceESR.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(34) " "Verilog HDL warning at InterfaceESR.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(35) " "Verilog HDL warning at InterfaceESR.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(39) " "Verilog HDL warning at InterfaceESR.v(39): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 39 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(40) " "Verilog HDL warning at InterfaceESR.v(40): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 40 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(41) " "Verilog HDL warning at InterfaceESR.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(42) " "Verilog HDL warning at InterfaceESR.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(46) " "Verilog HDL warning at InterfaceESR.v(46): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 46 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(47) " "Verilog HDL warning at InterfaceESR.v(47): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 47 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(48) " "Verilog HDL warning at InterfaceESR.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(49) " "Verilog HDL warning at InterfaceESR.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(53) " "Verilog HDL warning at InterfaceESR.v(53): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 53 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(54) " "Verilog HDL warning at InterfaceESR.v(54): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 54 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(55) " "Verilog HDL warning at InterfaceESR.v(55): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 55 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(56) " "Verilog HDL warning at InterfaceESR.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(60) " "Verilog HDL warning at InterfaceESR.v(60): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 60 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(61) " "Verilog HDL warning at InterfaceESR.v(61): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 61 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(62) " "Verilog HDL warning at InterfaceESR.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(63) " "Verilog HDL warning at InterfaceESR.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 "|MainCoffeeMachine|Decoders:INST2|InterfaceESR:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceESP Decoders:INST2\|InterfaceESP:comb_9 " "Elaborating entity \"InterfaceESP\" for hierarchy \"Decoders:INST2\|InterfaceESP:comb_9\"" {  } { { "Decoders.v" "comb_9" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493205 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(18) " "Verilog HDL warning at InterfaceESP.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(19) " "Verilog HDL warning at InterfaceESP.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(20) " "Verilog HDL warning at InterfaceESP.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(21) " "Verilog HDL warning at InterfaceESP.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(25) " "Verilog HDL warning at InterfaceESP.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(26) " "Verilog HDL warning at InterfaceESP.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(27) " "Verilog HDL warning at InterfaceESP.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(28) " "Verilog HDL warning at InterfaceESP.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(32) " "Verilog HDL warning at InterfaceESP.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(33) " "Verilog HDL warning at InterfaceESP.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(34) " "Verilog HDL warning at InterfaceESP.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(35) " "Verilog HDL warning at InterfaceESP.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(39) " "Verilog HDL warning at InterfaceESP.v(39): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 39 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(40) " "Verilog HDL warning at InterfaceESP.v(40): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 40 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(41) " "Verilog HDL warning at InterfaceESP.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(42) " "Verilog HDL warning at InterfaceESP.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(46) " "Verilog HDL warning at InterfaceESP.v(46): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 46 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(47) " "Verilog HDL warning at InterfaceESP.v(47): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 47 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(48) " "Verilog HDL warning at InterfaceESP.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(49) " "Verilog HDL warning at InterfaceESP.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(53) " "Verilog HDL warning at InterfaceESP.v(53): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 53 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(54) " "Verilog HDL warning at InterfaceESP.v(54): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 54 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(55) " "Verilog HDL warning at InterfaceESP.v(55): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 55 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(56) " "Verilog HDL warning at InterfaceESP.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(60) " "Verilog HDL warning at InterfaceESP.v(60): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 60 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(61) " "Verilog HDL warning at InterfaceESP.v(61): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 61 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(62) " "Verilog HDL warning at InterfaceESP.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(63) " "Verilog HDL warning at InterfaceESP.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 "|MainCoffeeMachine|Decoders:INST2|InterfaceESP:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceESN Decoders:INST2\|InterfaceESN:comb_10 " "Elaborating entity \"InterfaceESN\" for hierarchy \"Decoders:INST2\|InterfaceESN:comb_10\"" {  } { { "Decoders.v" "comb_10" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493206 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(18) " "Verilog HDL warning at InterfaceESN.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(19) " "Verilog HDL warning at InterfaceESN.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(20) " "Verilog HDL warning at InterfaceESN.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(21) " "Verilog HDL warning at InterfaceESN.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(25) " "Verilog HDL warning at InterfaceESN.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(26) " "Verilog HDL warning at InterfaceESN.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(27) " "Verilog HDL warning at InterfaceESN.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(28) " "Verilog HDL warning at InterfaceESN.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(32) " "Verilog HDL warning at InterfaceESN.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(33) " "Verilog HDL warning at InterfaceESN.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(34) " "Verilog HDL warning at InterfaceESN.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(35) " "Verilog HDL warning at InterfaceESN.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(39) " "Verilog HDL warning at InterfaceESN.v(39): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 39 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(40) " "Verilog HDL warning at InterfaceESN.v(40): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 40 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(41) " "Verilog HDL warning at InterfaceESN.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(42) " "Verilog HDL warning at InterfaceESN.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(46) " "Verilog HDL warning at InterfaceESN.v(46): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 46 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(47) " "Verilog HDL warning at InterfaceESN.v(47): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 47 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(48) " "Verilog HDL warning at InterfaceESN.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(49) " "Verilog HDL warning at InterfaceESN.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(53) " "Verilog HDL warning at InterfaceESN.v(53): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 53 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(54) " "Verilog HDL warning at InterfaceESN.v(54): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 54 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(55) " "Verilog HDL warning at InterfaceESN.v(55): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 55 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(56) " "Verilog HDL warning at InterfaceESN.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(60) " "Verilog HDL warning at InterfaceESN.v(60): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 60 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(61) " "Verilog HDL warning at InterfaceESN.v(61): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 61 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(62) " "Verilog HDL warning at InterfaceESN.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(63) " "Verilog HDL warning at InterfaceESN.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 "|MainCoffeeMachine|Decoders:INST2|InterfaceESN:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceERDI Decoders:INST2\|InterfaceERDI:comb_11 " "Elaborating entity \"InterfaceERDI\" for hierarchy \"Decoders:INST2\|InterfaceERDI:comb_11\"" {  } { { "Decoders.v" "comb_11" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169493207 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(17) " "Verilog HDL warning at InterfaceERDI.v(17): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(18) " "Verilog HDL warning at InterfaceERDI.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(19) " "Verilog HDL warning at InterfaceERDI.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(20) " "Verilog HDL warning at InterfaceERDI.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(24) " "Verilog HDL warning at InterfaceERDI.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(25) " "Verilog HDL warning at InterfaceERDI.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(26) " "Verilog HDL warning at InterfaceERDI.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(27) " "Verilog HDL warning at InterfaceERDI.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(31) " "Verilog HDL warning at InterfaceERDI.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(32) " "Verilog HDL warning at InterfaceERDI.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(33) " "Verilog HDL warning at InterfaceERDI.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(34) " "Verilog HDL warning at InterfaceERDI.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(38) " "Verilog HDL warning at InterfaceERDI.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(39) " "Verilog HDL warning at InterfaceERDI.v(39): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 39 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(40) " "Verilog HDL warning at InterfaceERDI.v(40): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 40 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(41) " "Verilog HDL warning at InterfaceERDI.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(45) " "Verilog HDL warning at InterfaceERDI.v(45): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 45 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(46) " "Verilog HDL warning at InterfaceERDI.v(46): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 46 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(47) " "Verilog HDL warning at InterfaceERDI.v(47): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 47 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(48) " "Verilog HDL warning at InterfaceERDI.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(52) " "Verilog HDL warning at InterfaceERDI.v(52): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 52 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(53) " "Verilog HDL warning at InterfaceERDI.v(53): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 53 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(54) " "Verilog HDL warning at InterfaceERDI.v(54): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 54 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(55) " "Verilog HDL warning at InterfaceERDI.v(55): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 55 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(59) " "Verilog HDL warning at InterfaceERDI.v(59): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 59 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(60) " "Verilog HDL warning at InterfaceERDI.v(60): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 60 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(61) " "Verilog HDL warning at InterfaceERDI.v(61): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 61 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(62) " "Verilog HDL warning at InterfaceERDI.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686169493208 "|MainCoffeeMachine|Decoders:INST2|InterfaceERDI:comb_11"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Decoders:INST2\|a Decoders:INST2\|a " "Net \"Decoders:INST2\|a\", which fans out to \"Decoders:INST2\|a\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS0:comb_4\|a " "Net is fed by \"Decoders:INST2\|InterfaceS0:comb_4\|a\"" {  } { { "InterfaceS0.v" "a" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS1:comb_5\|a " "Net is fed by \"Decoders:INST2\|InterfaceS1:comb_5\|a\"" {  } { { "InterfaceS1.v" "a" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS2:comb_6\|a " "Net is fed by \"Decoders:INST2\|InterfaceS2:comb_6\|a\"" {  } { { "InterfaceS2.v" "a" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS3:comb_7\|a " "Net is fed by \"Decoders:INST2\|InterfaceS3:comb_7\|a\"" {  } { { "InterfaceS3.v" "a" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESR:comb_8\|a " "Net is fed by \"Decoders:INST2\|InterfaceESR:comb_8\|a\"" {  } { { "InterfaceESR.v" "a" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESP:comb_9\|a " "Net is fed by \"Decoders:INST2\|InterfaceESP:comb_9\|a\"" {  } { { "InterfaceESP.v" "a" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESN:comb_10\|a " "Net is fed by \"Decoders:INST2\|InterfaceESN:comb_10\|a\"" {  } { { "InterfaceESN.v" "a" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceERDI:comb_11\|a " "Net is fed by \"Decoders:INST2\|InterfaceERDI:comb_11\|a\"" {  } { { "InterfaceERDI.v" "a" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""}  } { { "Decoders.v" "a" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1686169493238 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Decoders:INST2\|b Decoders:INST2\|b " "Net \"Decoders:INST2\|b\", which fans out to \"Decoders:INST2\|b\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS0:comb_4\|b " "Net is fed by \"Decoders:INST2\|InterfaceS0:comb_4\|b\"" {  } { { "InterfaceS0.v" "b" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS1:comb_5\|b " "Net is fed by \"Decoders:INST2\|InterfaceS1:comb_5\|b\"" {  } { { "InterfaceS1.v" "b" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS2:comb_6\|b " "Net is fed by \"Decoders:INST2\|InterfaceS2:comb_6\|b\"" {  } { { "InterfaceS2.v" "b" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS3:comb_7\|b " "Net is fed by \"Decoders:INST2\|InterfaceS3:comb_7\|b\"" {  } { { "InterfaceS3.v" "b" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESR:comb_8\|b " "Net is fed by \"Decoders:INST2\|InterfaceESR:comb_8\|b\"" {  } { { "InterfaceESR.v" "b" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESP:comb_9\|b " "Net is fed by \"Decoders:INST2\|InterfaceESP:comb_9\|b\"" {  } { { "InterfaceESP.v" "b" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESN:comb_10\|b " "Net is fed by \"Decoders:INST2\|InterfaceESN:comb_10\|b\"" {  } { { "InterfaceESN.v" "b" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceERDI:comb_11\|b " "Net is fed by \"Decoders:INST2\|InterfaceERDI:comb_11\|b\"" {  } { { "InterfaceERDI.v" "b" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""}  } { { "Decoders.v" "b" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1686169493238 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Decoders:INST2\|c Decoders:INST2\|c " "Net \"Decoders:INST2\|c\", which fans out to \"Decoders:INST2\|c\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS0:comb_4\|c " "Net is fed by \"Decoders:INST2\|InterfaceS0:comb_4\|c\"" {  } { { "InterfaceS0.v" "c" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS1:comb_5\|c " "Net is fed by \"Decoders:INST2\|InterfaceS1:comb_5\|c\"" {  } { { "InterfaceS1.v" "c" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS2:comb_6\|c " "Net is fed by \"Decoders:INST2\|InterfaceS2:comb_6\|c\"" {  } { { "InterfaceS2.v" "c" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS3:comb_7\|c " "Net is fed by \"Decoders:INST2\|InterfaceS3:comb_7\|c\"" {  } { { "InterfaceS3.v" "c" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESR:comb_8\|c " "Net is fed by \"Decoders:INST2\|InterfaceESR:comb_8\|c\"" {  } { { "InterfaceESR.v" "c" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESP:comb_9\|c " "Net is fed by \"Decoders:INST2\|InterfaceESP:comb_9\|c\"" {  } { { "InterfaceESP.v" "c" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESN:comb_10\|c " "Net is fed by \"Decoders:INST2\|InterfaceESN:comb_10\|c\"" {  } { { "InterfaceESN.v" "c" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceERDI:comb_11\|c " "Net is fed by \"Decoders:INST2\|InterfaceERDI:comb_11\|c\"" {  } { { "InterfaceERDI.v" "c" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""}  } { { "Decoders.v" "c" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1686169493238 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Decoders:INST2\|d Decoders:INST2\|d " "Net \"Decoders:INST2\|d\", which fans out to \"Decoders:INST2\|d\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS0:comb_4\|d " "Net is fed by \"Decoders:INST2\|InterfaceS0:comb_4\|d\"" {  } { { "InterfaceS0.v" "d" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS1:comb_5\|d " "Net is fed by \"Decoders:INST2\|InterfaceS1:comb_5\|d\"" {  } { { "InterfaceS1.v" "d" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS2:comb_6\|d " "Net is fed by \"Decoders:INST2\|InterfaceS2:comb_6\|d\"" {  } { { "InterfaceS2.v" "d" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS3:comb_7\|d " "Net is fed by \"Decoders:INST2\|InterfaceS3:comb_7\|d\"" {  } { { "InterfaceS3.v" "d" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESR:comb_8\|d " "Net is fed by \"Decoders:INST2\|InterfaceESR:comb_8\|d\"" {  } { { "InterfaceESR.v" "d" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESP:comb_9\|d " "Net is fed by \"Decoders:INST2\|InterfaceESP:comb_9\|d\"" {  } { { "InterfaceESP.v" "d" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESN:comb_10\|d " "Net is fed by \"Decoders:INST2\|InterfaceESN:comb_10\|d\"" {  } { { "InterfaceESN.v" "d" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceERDI:comb_11\|d " "Net is fed by \"Decoders:INST2\|InterfaceERDI:comb_11\|d\"" {  } { { "InterfaceERDI.v" "d" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""}  } { { "Decoders.v" "d" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1686169493238 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Decoders:INST2\|e Decoders:INST2\|e " "Net \"Decoders:INST2\|e\", which fans out to \"Decoders:INST2\|e\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS0:comb_4\|e " "Net is fed by \"Decoders:INST2\|InterfaceS0:comb_4\|e\"" {  } { { "InterfaceS0.v" "e" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS1:comb_5\|e " "Net is fed by \"Decoders:INST2\|InterfaceS1:comb_5\|e\"" {  } { { "InterfaceS1.v" "e" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS2:comb_6\|e " "Net is fed by \"Decoders:INST2\|InterfaceS2:comb_6\|e\"" {  } { { "InterfaceS2.v" "e" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS3:comb_7\|e " "Net is fed by \"Decoders:INST2\|InterfaceS3:comb_7\|e\"" {  } { { "InterfaceS3.v" "e" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESR:comb_8\|e " "Net is fed by \"Decoders:INST2\|InterfaceESR:comb_8\|e\"" {  } { { "InterfaceESR.v" "e" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESP:comb_9\|e " "Net is fed by \"Decoders:INST2\|InterfaceESP:comb_9\|e\"" {  } { { "InterfaceESP.v" "e" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESN:comb_10\|e " "Net is fed by \"Decoders:INST2\|InterfaceESN:comb_10\|e\"" {  } { { "InterfaceESN.v" "e" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceERDI:comb_11\|e " "Net is fed by \"Decoders:INST2\|InterfaceERDI:comb_11\|e\"" {  } { { "InterfaceERDI.v" "e" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""}  } { { "Decoders.v" "e" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1686169493238 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Decoders:INST2\|f Decoders:INST2\|f " "Net \"Decoders:INST2\|f\", which fans out to \"Decoders:INST2\|f\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS0:comb_4\|f " "Net is fed by \"Decoders:INST2\|InterfaceS0:comb_4\|f\"" {  } { { "InterfaceS0.v" "f" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS1:comb_5\|f " "Net is fed by \"Decoders:INST2\|InterfaceS1:comb_5\|f\"" {  } { { "InterfaceS1.v" "f" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS2:comb_6\|f " "Net is fed by \"Decoders:INST2\|InterfaceS2:comb_6\|f\"" {  } { { "InterfaceS2.v" "f" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS3:comb_7\|f " "Net is fed by \"Decoders:INST2\|InterfaceS3:comb_7\|f\"" {  } { { "InterfaceS3.v" "f" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESR:comb_8\|f " "Net is fed by \"Decoders:INST2\|InterfaceESR:comb_8\|f\"" {  } { { "InterfaceESR.v" "f" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESP:comb_9\|f " "Net is fed by \"Decoders:INST2\|InterfaceESP:comb_9\|f\"" {  } { { "InterfaceESP.v" "f" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESN:comb_10\|f " "Net is fed by \"Decoders:INST2\|InterfaceESN:comb_10\|f\"" {  } { { "InterfaceESN.v" "f" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceERDI:comb_11\|f " "Net is fed by \"Decoders:INST2\|InterfaceERDI:comb_11\|f\"" {  } { { "InterfaceERDI.v" "f" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""}  } { { "Decoders.v" "f" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1686169493238 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Decoders:INST2\|g Decoders:INST2\|g " "Net \"Decoders:INST2\|g\", which fans out to \"Decoders:INST2\|g\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS0:comb_4\|g " "Net is fed by \"Decoders:INST2\|InterfaceS0:comb_4\|g\"" {  } { { "InterfaceS0.v" "g" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS1:comb_5\|g " "Net is fed by \"Decoders:INST2\|InterfaceS1:comb_5\|g\"" {  } { { "InterfaceS1.v" "g" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS2:comb_6\|g " "Net is fed by \"Decoders:INST2\|InterfaceS2:comb_6\|g\"" {  } { { "InterfaceS2.v" "g" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceS3:comb_7\|g " "Net is fed by \"Decoders:INST2\|InterfaceS3:comb_7\|g\"" {  } { { "InterfaceS3.v" "g" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESR:comb_8\|g " "Net is fed by \"Decoders:INST2\|InterfaceESR:comb_8\|g\"" {  } { { "InterfaceESR.v" "g" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESP:comb_9\|g " "Net is fed by \"Decoders:INST2\|InterfaceESP:comb_9\|g\"" {  } { { "InterfaceESP.v" "g" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceESN:comb_10\|g " "Net is fed by \"Decoders:INST2\|InterfaceESN:comb_10\|g\"" {  } { { "InterfaceESN.v" "g" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Decoders:INST2\|InterfaceERDI:comb_11\|g " "Net is fed by \"Decoders:INST2\|InterfaceERDI:comb_11\|g\"" {  } { { "InterfaceERDI.v" "g" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1686169493238 ""}  } { { "Decoders.v" "g" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1686169493238 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686169493240 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/MainCoffeeMachine/output_files/MainCoffeeMachine.map.smsg " "Generated suppressed messages file /home/aluno/Documentos/MainCoffeeMachine/output_files/MainCoffeeMachine.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169493256 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 63 s 265 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 63 errors, 265 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686169493260 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun  7 17:24:53 2023 " "Processing ended: Wed Jun  7 17:24:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686169493260 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686169493260 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686169493260 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169493260 ""}
