# ADD_Proj
Simple Verilog code for a Finite State Machine using IP core
