/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [5:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [36:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_3z | ~(_00_);
  assign celloutsig_1_5z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_0_4z = in_data[78] ^ celloutsig_0_0z;
  assign celloutsig_1_8z = celloutsig_1_3z ^ celloutsig_1_2z[5];
  assign celloutsig_1_12z = celloutsig_1_8z ^ celloutsig_1_9z;
  assign celloutsig_1_18z = in_data[104] ^ celloutsig_1_14z;
  assign celloutsig_1_6z = ~(celloutsig_1_3z ^ celloutsig_1_5z);
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 6'h00;
    else _02_ <= { celloutsig_1_4z[4:1], celloutsig_1_3z, celloutsig_1_0z };
  reg [2:0] _11_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 3'h0;
    else _11_ <= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _01_[2:1], _00_ } = _11_;
  assign celloutsig_1_17z = { celloutsig_1_2z[5:4], celloutsig_1_0z, celloutsig_1_0z } > { celloutsig_1_11z[32], celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_1z = { in_data[78:69], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <= { in_data[41:33], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_14z = { in_data[145:142], celloutsig_1_5z, celloutsig_1_9z } <= { celloutsig_1_11z[31:30], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_19z = _02_[3:0] && { celloutsig_1_4z[4:3], celloutsig_1_17z, celloutsig_1_12z };
  assign celloutsig_1_4z = in_data[107:102] * in_data[135:130];
  assign celloutsig_1_11z = celloutsig_1_3z ? { in_data[157:127], celloutsig_1_4z } : { 1'h0, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z, 1'h0, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_8z, 1'h0, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_3z = | in_data[123:101];
  assign celloutsig_1_9z = | { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_0z = in_data[31] & in_data[2];
  assign celloutsig_1_7z = celloutsig_1_5z & celloutsig_1_2z[0];
  assign celloutsig_1_10z = celloutsig_1_6z & celloutsig_1_5z;
  assign celloutsig_1_1z = { in_data[104:98], celloutsig_1_0z } >> { in_data[173:170], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[161:158], celloutsig_1_0z, celloutsig_1_0z } >> { in_data[189:185], celloutsig_1_0z };
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_0z) | (celloutsig_0_1z & celloutsig_0_1z));
  assign celloutsig_1_0z = ~((in_data[170] & in_data[114]) | (in_data[99] & in_data[98]));
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
