INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin64/home/saute/yarr_sim/common/gn4124_core_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin64/home/saute/yarr_sim/common/bcf_bram_wbs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram_wbs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin64/home/saute/yarr_sim/wb_master64/wb_master64.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_master64
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin64/home/saute/yarr_sim/wb_master64/wb_master64_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_master64_bench
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin64/home/saute/yarr_sim/l2p_dma/l2p_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity l2p_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin64/home/saute/yarr_sim/common/common_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin64/home/saute/yarr_sim/l2p_dma/l2p_dma_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity l2p_dma_master
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin64/home/saute/yarr_sim/l2p_dma/l2p_dma_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity l2p_dma_bench
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin64/home/saute/yarr_sim/l2p_arbiter/l2p_arbiter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity l2p_arbiter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin64/home/saute/yarr_sim/p2l_dma/p2l_dma_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p2l_dma_master
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin64/home/saute/yarr_sim/p2l_dma/p2l_dma_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p2l_dma_bench
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin64/home/saute/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity generic_async_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin64/home/saute/yarr_sim/top/top_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_bench
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin64/home/saute/yarr_sim/top/app.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity app
WARNING: [VRFC 10-280] actual for formal port rst_n_i is neither a static name nor a globally static expression [C:/cygwin64/home/saute/yarr_sim/top/app.vhd:604]
WARNING: [VRFC 10-280] actual for formal port rst_n_i is neither a static name nor a globally static expression [C:/cygwin64/home/saute/yarr_sim/top/app.vhd:687]
WARNING: [VRFC 10-280] actual for formal port rst_n_i is neither a static name nor a globally static expression [C:/cygwin64/home/saute/yarr_sim/top/app.vhd:789]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin64/home/saute/yarr_sim/top/simple_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simple_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin64/home/saute/yarr_sim/top/dma_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dma_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin64/home/saute/yarr_sim/top/dma_controller_wb_slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dma_controller_wb_slave
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin64/home/saute/yarr_sim/p2l_decoder/p2l_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p2l_decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin64/home/saute/yarr_sim/p2l_decoder/p2l_decoder_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p2l_decoder_bench
