# Up_Dn_Counter
This project contains a 5-bit synchronous up/down counter written in Verilog. The counter can load an initial value, increment, or decrement depending on control signals. It also provides flags to indicate when the counter reaches its maximum (31) or minimum (0) value.
