{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1641524645777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1641524645777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 06:04:05 2022 " "Processing started: Fri Jan 07 06:04:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1641524645777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1641524645777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project03 -c project03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project03 -c project03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1641524645777 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1641524646429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimips_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file minimips_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MiniMIPS_testbench " "Found entity 1: MiniMIPS_testbench" {  } { { "MiniMIPS_testbench.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimips.v 1 1 " "Found 1 design units, including 1 entities, in source file minimips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MiniMIPS " "Found entity 1: MiniMIPS" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_registers " "Found entity 1: mips_registers" {  } { { "mips_registers.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/mips_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file _xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _xor " "Found entity 1: _xor" {  } { { "_xor.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "adder_32bit.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646550 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY MiniMIPS_testbench.v 2 adder_32bit_testbench.v(2) " "Verilog HDL macro warning at adder_32bit_testbench.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"MiniMIPS_testbench.v\", line 2" {  } { { "adder_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/adder_32bit_testbench.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1641524646559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit_testbench " "Found entity 1: adder_32bit_testbench" {  } { { "adder_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/adder_32bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_1bit " "Found entity 1: alu_1bit" {  } { { "alu_1bit.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/alu_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_1bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_1bit_testbench " "Found entity 1: alu_1bit_testbench" {  } { { "alu_1bit_testbench.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/alu_1bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32bit " "Found entity 1: alu_32bit" {  } { { "alu_32bit.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/alu_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32bit_testbench " "Found entity 1: alu_32bit_testbench" {  } { { "alu_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/alu_32bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control_unit " "Found entity 1: alu_control_unit" {  } { { "alu_control_unit.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/alu_control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control_unit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control_unit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control_unit_testbench " "Found entity 1: alu_control_unit_testbench" {  } { { "alu_control_unit_testbench.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/alu_control_unit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_testbench " "Found entity 1: full_adder_testbench" {  } { { "full_adder_testbench.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/full_adder_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder_testbench " "Found entity 1: half_adder_testbench" {  } { { "half_adder_testbench.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/half_adder_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_extender " "Found entity 1: immediate_extender" {  } { { "immediate_extender.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/immediate_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_extender_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_extender_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_extender_testbench " "Found entity 1: immediate_extender_testbench" {  } { { "immediate_extender_testbench.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/immediate_extender_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_splitter " "Found entity 1: instruction_splitter" {  } { { "instruction_splitter.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/instruction_splitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_splitter_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_splitter_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_splitter_testbench " "Found entity 1: instruction_splitter_testbench" {  } { { "instruction_splitter_testbench.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/instruction_splitter_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file main_control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_control_unit " "Found entity 1: main_control_unit" {  } { { "main_control_unit.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/main_control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_control_unit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file main_control_unit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_control_unit_testbench " "Found entity 1: main_control_unit_testbench" {  } { { "main_control_unit_testbench.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/main_control_unit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32bit " "Found entity 1: mux_32bit" {  } { { "mux_32bit.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/mux_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32bit_testbench " "Found entity 1: mux_32bit_testbench" {  } { { "mux_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/mux_32bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_testbench " "Found entity 1: mux2x1_testbench" {  } { { "mux2x1_testbench.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/mux2x1_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5x1 " "Found entity 1: mux5x1" {  } { { "mux5x1.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/mux5x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5x1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5x1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5x1_testbench " "Found entity 1: mux5x1_testbench" {  } { { "mux5x1_testbench.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/mux5x1_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/mux8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_testbench " "Found entity 1: mux8x1_testbench" {  } { { "mux8x1_testbench.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/mux8x1_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2_32bit " "Found entity 1: shift_left_2_32bit" {  } { { "shift_left_2_32bit.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/shift_left_2_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2_32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2_32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2_32bit_testbench " "Found entity 1: shift_left_2_32bit_testbench" {  } { { "shift_left_2_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/shift_left_2_32bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_data.v 1 1 " "Found 1 design units, including 1 entities, in source file register_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_block " "Found entity 1: register_block" {  } { { "register_data.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/register_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_registers_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_registers_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_registers_testbench " "Found entity 1: mips_registers_testbench" {  } { { "mips_registers_testbench.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/mips_registers_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_testbench " "Found entity 1: data_memory_testbench" {  } { { "data_memory_testbench.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory_block.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory_block " "Found entity 1: instruction_memory_block" {  } { { "instruction_memory_block.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/instruction_memory_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory_block_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory_block_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory_block_testbench " "Found entity 1: instruction_memory_block_testbench" {  } { { "instruction_memory_block_testbench.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/instruction_memory_block_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_unit " "Found entity 1: program_counter_unit" {  } { { "program_counter_unit.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/program_counter_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_unit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter_unit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_unit_testbench " "Found entity 1: program_counter_unit_testbench" {  } { { "program_counter_unit_testbench.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/program_counter_unit_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641524646699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641524646699 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MiniMIPS " "Elaborating entity \"MiniMIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1641524646774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_splitter instruction_splitter:i_s " "Elaborating entity \"instruction_splitter\" for hierarchy \"instruction_splitter:i_s\"" {  } { { "MiniMIPS.v" "i_s" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641524646784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_control_unit main_control_unit:main_control " "Elaborating entity \"main_control_unit\" for hierarchy \"main_control_unit:main_control\"" {  } { { "MiniMIPS.v" "main_control" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641524646784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control_unit alu_control_unit:alu_ctr_unit " "Elaborating entity \"alu_control_unit\" for hierarchy \"alu_control_unit:alu_ctr_unit\"" {  } { { "MiniMIPS.v" "alu_ctr_unit" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641524646784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_32bit alu_32bit:alu_unit " "Elaborating entity \"alu_32bit\" for hierarchy \"alu_32bit:alu_unit\"" {  } { { "MiniMIPS.v" "alu_unit" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641524646784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1bit alu_32bit:alu_unit\|alu_1bit:alu_1bit_0bit " "Elaborating entity \"alu_1bit\" for hierarchy \"alu_32bit:alu_unit\|alu_1bit:alu_1bit_0bit\"" {  } { { "alu_32bit.v" "alu_1bit_0bit" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/alu_32bit.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641524646795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor alu_32bit:alu_unit\|alu_1bit:alu_1bit_0bit\|_xor:my_xor " "Elaborating entity \"_xor\" for hierarchy \"alu_32bit:alu_unit\|alu_1bit:alu_1bit_0bit\|_xor:my_xor\"" {  } { { "alu_1bit.v" "my_xor" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/alu_1bit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641524646795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 alu_32bit:alu_unit\|alu_1bit:alu_1bit_0bit\|mux8x1:my_mux_alu " "Elaborating entity \"mux8x1\" for hierarchy \"alu_32bit:alu_unit\|alu_1bit:alu_1bit_0bit\|mux8x1:my_mux_alu\"" {  } { { "alu_1bit.v" "my_mux_alu" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/alu_1bit.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641524646795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 alu_32bit:alu_unit\|alu_1bit:alu_1bit_0bit\|mux8x1:my_mux_alu\|mux2x1:mux_0 " "Elaborating entity \"mux2x1\" for hierarchy \"alu_32bit:alu_unit\|alu_1bit:alu_1bit_0bit\|mux8x1:my_mux_alu\|mux2x1:mux_0\"" {  } { { "mux8x1.v" "mux_0" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/mux8x1.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641524646806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5x1 mux5x1:mux5 " "Elaborating entity \"mux5x1\" for hierarchy \"mux5x1:mux5\"" {  } { { "MiniMIPS.v" "mux5" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641524647286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_extender immediate_extender:i_e " "Elaborating entity \"immediate_extender\" for hierarchy \"immediate_extender:i_e\"" {  } { { "MiniMIPS.v" "i_e" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641524647296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32bit mux_32bit:mux32 " "Elaborating entity \"mux_32bit\" for hierarchy \"mux_32bit:mux32\"" {  } { { "MiniMIPS.v" "mux32" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641524647296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter_unit program_counter_unit:pc_unit " "Elaborating entity \"program_counter_unit\" for hierarchy \"program_counter_unit:pc_unit\"" {  } { { "MiniMIPS.v" "pc_unit" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641524647382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit program_counter_unit:pc_unit\|adder_32bit:adder_pc " "Elaborating entity \"adder_32bit\" for hierarchy \"program_counter_unit:pc_unit\|adder_32bit:adder_pc\"" {  } { { "program_counter_unit.v" "adder_pc" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/program_counter_unit.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641524647390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder program_counter_unit:pc_unit\|adder_32bit:adder_pc\|full_adder:fa0bit " "Elaborating entity \"full_adder\" for hierarchy \"program_counter_unit:pc_unit\|adder_32bit:adder_pc\|full_adder:fa0bit\"" {  } { { "adder_32bit.v" "fa0bit" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/adder_32bit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641524647390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder program_counter_unit:pc_unit\|adder_32bit:adder_pc\|full_adder:fa0bit\|half_adder:first_sum " "Elaborating entity \"half_adder\" for hierarchy \"program_counter_unit:pc_unit\|adder_32bit:adder_pc\|full_adder:fa0bit\|half_adder:first_sum\"" {  } { { "full_adder.v" "first_sum" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/full_adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641524647390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_registers mips_registers:regs " "Elaborating entity \"mips_registers\" for hierarchy \"mips_registers:regs\"" {  } { { "MiniMIPS.v" "regs" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641524647909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_mem\"" {  } { { "MiniMIPS.v" "data_mem" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641524647915 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data data_memory.v(17) " "Verilog HDL Always Construct warning at data_memory.v(17): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] data_memory.v(17) " "Inferred latch for \"read_data\[0\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] data_memory.v(17) " "Inferred latch for \"read_data\[1\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] data_memory.v(17) " "Inferred latch for \"read_data\[2\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] data_memory.v(17) " "Inferred latch for \"read_data\[3\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] data_memory.v(17) " "Inferred latch for \"read_data\[4\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] data_memory.v(17) " "Inferred latch for \"read_data\[5\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] data_memory.v(17) " "Inferred latch for \"read_data\[6\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] data_memory.v(17) " "Inferred latch for \"read_data\[7\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] data_memory.v(17) " "Inferred latch for \"read_data\[8\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] data_memory.v(17) " "Inferred latch for \"read_data\[9\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] data_memory.v(17) " "Inferred latch for \"read_data\[10\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] data_memory.v(17) " "Inferred latch for \"read_data\[11\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] data_memory.v(17) " "Inferred latch for \"read_data\[12\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] data_memory.v(17) " "Inferred latch for \"read_data\[13\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] data_memory.v(17) " "Inferred latch for \"read_data\[14\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] data_memory.v(17) " "Inferred latch for \"read_data\[15\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] data_memory.v(17) " "Inferred latch for \"read_data\[16\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] data_memory.v(17) " "Inferred latch for \"read_data\[17\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] data_memory.v(17) " "Inferred latch for \"read_data\[18\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] data_memory.v(17) " "Inferred latch for \"read_data\[19\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] data_memory.v(17) " "Inferred latch for \"read_data\[20\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] data_memory.v(17) " "Inferred latch for \"read_data\[21\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] data_memory.v(17) " "Inferred latch for \"read_data\[22\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] data_memory.v(17) " "Inferred latch for \"read_data\[23\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] data_memory.v(17) " "Inferred latch for \"read_data\[24\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] data_memory.v(17) " "Inferred latch for \"read_data\[25\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] data_memory.v(17) " "Inferred latch for \"read_data\[26\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] data_memory.v(17) " "Inferred latch for \"read_data\[27\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] data_memory.v(17) " "Inferred latch for \"read_data\[28\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] data_memory.v(17) " "Inferred latch for \"read_data\[29\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] data_memory.v(17) " "Inferred latch for \"read_data\[30\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] data_memory.v(17) " "Inferred latch for \"read_data\[31\]\" at data_memory.v(17)" {  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641524647915 "|data_memory"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mips_registers:regs\|registers " "RAM logic \"mips_registers:regs\|registers\" is uninferred due to inappropriate RAM size" {  } { { "mips_registers.v" "registers" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/mips_registers.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1641524649329 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1641524649329 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1641524651561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[0\] " "Latch data_memory:data_mem\|read_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651636 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[1\] " "Latch data_memory:data_mem\|read_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651637 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[2\] " "Latch data_memory:data_mem\|read_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651637 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[3\] " "Latch data_memory:data_mem\|read_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651637 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[4\] " "Latch data_memory:data_mem\|read_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651637 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[5\] " "Latch data_memory:data_mem\|read_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651638 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[6\] " "Latch data_memory:data_mem\|read_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651638 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[7\] " "Latch data_memory:data_mem\|read_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651638 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[8\] " "Latch data_memory:data_mem\|read_data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651638 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[9\] " "Latch data_memory:data_mem\|read_data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651639 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[10\] " "Latch data_memory:data_mem\|read_data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651639 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[11\] " "Latch data_memory:data_mem\|read_data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651639 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[12\] " "Latch data_memory:data_mem\|read_data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651640 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[13\] " "Latch data_memory:data_mem\|read_data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651640 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[14\] " "Latch data_memory:data_mem\|read_data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651640 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[15\] " "Latch data_memory:data_mem\|read_data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651640 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[16\] " "Latch data_memory:data_mem\|read_data\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651641 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[17\] " "Latch data_memory:data_mem\|read_data\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651641 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[18\] " "Latch data_memory:data_mem\|read_data\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651641 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[19\] " "Latch data_memory:data_mem\|read_data\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651641 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[20\] " "Latch data_memory:data_mem\|read_data\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651641 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[21\] " "Latch data_memory:data_mem\|read_data\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651642 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[22\] " "Latch data_memory:data_mem\|read_data\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651642 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[23\] " "Latch data_memory:data_mem\|read_data\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651642 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[24\] " "Latch data_memory:data_mem\|read_data\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651643 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[25\] " "Latch data_memory:data_mem\|read_data\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651643 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[26\] " "Latch data_memory:data_mem\|read_data\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651643 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[27\] " "Latch data_memory:data_mem\|read_data\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651643 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[28\] " "Latch data_memory:data_mem\|read_data\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651644 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[29\] " "Latch data_memory:data_mem\|read_data\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651644 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[30\] " "Latch data_memory:data_mem\|read_data\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651644 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|read_data\[31\] " "Latch data_memory:data_mem\|read_data\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[15\] " "Ports D and ENA on the latch are fed by the same signal instruction\[15\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651644 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~320 " "Latch data_memory:data_mem\|memory~320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651645 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~288 " "Latch data_memory:data_mem\|memory~288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651645 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~256 " "Latch data_memory:data_mem\|memory~256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651645 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~352 " "Latch data_memory:data_mem\|memory~352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651645 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~160 " "Latch data_memory:data_mem\|memory~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651646 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~192 " "Latch data_memory:data_mem\|memory~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651646 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~128 " "Latch data_memory:data_mem\|memory~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651646 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~224 " "Latch data_memory:data_mem\|memory~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651646 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~64 " "Latch data_memory:data_mem\|memory~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651646 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~32 " "Latch data_memory:data_mem\|memory~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651647 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~0 " "Latch data_memory:data_mem\|memory~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651647 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~96 " "Latch data_memory:data_mem\|memory~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651647 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~416 " "Latch data_memory:data_mem\|memory~416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651647 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~448 " "Latch data_memory:data_mem\|memory~448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651648 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~384 " "Latch data_memory:data_mem\|memory~384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651648 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~480 " "Latch data_memory:data_mem\|memory~480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651648 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~704 " "Latch data_memory:data_mem\|memory~704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651648 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~832 " "Latch data_memory:data_mem\|memory~832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651649 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~576 " "Latch data_memory:data_mem\|memory~576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651649 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~960 " "Latch data_memory:data_mem\|memory~960 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651649 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~800 " "Latch data_memory:data_mem\|memory~800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651650 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~672 " "Latch data_memory:data_mem\|memory~672 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651650 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~544 " "Latch data_memory:data_mem\|memory~544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651650 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~928 " "Latch data_memory:data_mem\|memory~928 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651651 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~640 " "Latch data_memory:data_mem\|memory~640 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651651 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~768 " "Latch data_memory:data_mem\|memory~768 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651651 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~512 " "Latch data_memory:data_mem\|memory~512 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651651 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~896 " "Latch data_memory:data_mem\|memory~896 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651651 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~864 " "Latch data_memory:data_mem\|memory~864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651652 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~736 " "Latch data_memory:data_mem\|memory~736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651652 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~608 " "Latch data_memory:data_mem\|memory~608 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651652 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~992 " "Latch data_memory:data_mem\|memory~992 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651652 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~193 " "Latch data_memory:data_mem\|memory~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651653 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~161 " "Latch data_memory:data_mem\|memory~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651653 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~129 " "Latch data_memory:data_mem\|memory~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651653 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~225 " "Latch data_memory:data_mem\|memory~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651653 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~289 " "Latch data_memory:data_mem\|memory~289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651654 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~321 " "Latch data_memory:data_mem\|memory~321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651654 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~257 " "Latch data_memory:data_mem\|memory~257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651654 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~353 " "Latch data_memory:data_mem\|memory~353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651654 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~33 " "Latch data_memory:data_mem\|memory~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651655 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~65 " "Latch data_memory:data_mem\|memory~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651655 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1 " "Latch data_memory:data_mem\|memory~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651655 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~97 " "Latch data_memory:data_mem\|memory~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651655 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~449 " "Latch data_memory:data_mem\|memory~449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651655 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~417 " "Latch data_memory:data_mem\|memory~417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651656 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~385 " "Latch data_memory:data_mem\|memory~385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651656 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~481 " "Latch data_memory:data_mem\|memory~481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651656 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~673 " "Latch data_memory:data_mem\|memory~673 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651656 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~801 " "Latch data_memory:data_mem\|memory~801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651657 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~545 " "Latch data_memory:data_mem\|memory~545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651657 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~929 " "Latch data_memory:data_mem\|memory~929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651657 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~833 " "Latch data_memory:data_mem\|memory~833 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651657 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~705 " "Latch data_memory:data_mem\|memory~705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651658 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~577 " "Latch data_memory:data_mem\|memory~577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651658 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~961 " "Latch data_memory:data_mem\|memory~961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651658 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~769 " "Latch data_memory:data_mem\|memory~769 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651658 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~641 " "Latch data_memory:data_mem\|memory~641 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651658 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~513 " "Latch data_memory:data_mem\|memory~513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651659 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~897 " "Latch data_memory:data_mem\|memory~897 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651659 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~737 " "Latch data_memory:data_mem\|memory~737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651659 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~865 " "Latch data_memory:data_mem\|memory~865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651659 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~609 " "Latch data_memory:data_mem\|memory~609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651660 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~993 " "Latch data_memory:data_mem\|memory~993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651660 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~322 " "Latch data_memory:data_mem\|memory~322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651660 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~290 " "Latch data_memory:data_mem\|memory~290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651660 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~258 " "Latch data_memory:data_mem\|memory~258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651661 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~354 " "Latch data_memory:data_mem\|memory~354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651661 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~162 " "Latch data_memory:data_mem\|memory~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651661 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~194 " "Latch data_memory:data_mem\|memory~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651661 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~130 " "Latch data_memory:data_mem\|memory~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651661 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~226 " "Latch data_memory:data_mem\|memory~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651662 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~66 " "Latch data_memory:data_mem\|memory~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651662 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~34 " "Latch data_memory:data_mem\|memory~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651662 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~2 " "Latch data_memory:data_mem\|memory~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651662 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~98 " "Latch data_memory:data_mem\|memory~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651662 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~418 " "Latch data_memory:data_mem\|memory~418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651663 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~450 " "Latch data_memory:data_mem\|memory~450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651663 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~386 " "Latch data_memory:data_mem\|memory~386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651663 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~482 " "Latch data_memory:data_mem\|memory~482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651663 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~706 " "Latch data_memory:data_mem\|memory~706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651664 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~834 " "Latch data_memory:data_mem\|memory~834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651664 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~578 " "Latch data_memory:data_mem\|memory~578 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651664 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~962 " "Latch data_memory:data_mem\|memory~962 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651664 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~802 " "Latch data_memory:data_mem\|memory~802 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651664 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~674 " "Latch data_memory:data_mem\|memory~674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651665 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~546 " "Latch data_memory:data_mem\|memory~546 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651665 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~930 " "Latch data_memory:data_mem\|memory~930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651665 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~642 " "Latch data_memory:data_mem\|memory~642 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651666 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~770 " "Latch data_memory:data_mem\|memory~770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651666 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~514 " "Latch data_memory:data_mem\|memory~514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651666 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~898 " "Latch data_memory:data_mem\|memory~898 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651667 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~866 " "Latch data_memory:data_mem\|memory~866 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651667 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~738 " "Latch data_memory:data_mem\|memory~738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651667 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~610 " "Latch data_memory:data_mem\|memory~610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651667 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~994 " "Latch data_memory:data_mem\|memory~994 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651668 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~195 " "Latch data_memory:data_mem\|memory~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651668 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~163 " "Latch data_memory:data_mem\|memory~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651668 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~131 " "Latch data_memory:data_mem\|memory~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651668 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~227 " "Latch data_memory:data_mem\|memory~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651669 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~291 " "Latch data_memory:data_mem\|memory~291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651669 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~323 " "Latch data_memory:data_mem\|memory~323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651669 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~259 " "Latch data_memory:data_mem\|memory~259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651669 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~355 " "Latch data_memory:data_mem\|memory~355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651670 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~35 " "Latch data_memory:data_mem\|memory~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651670 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~67 " "Latch data_memory:data_mem\|memory~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651670 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~3 " "Latch data_memory:data_mem\|memory~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651670 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~99 " "Latch data_memory:data_mem\|memory~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651671 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~451 " "Latch data_memory:data_mem\|memory~451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651671 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~419 " "Latch data_memory:data_mem\|memory~419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651671 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~387 " "Latch data_memory:data_mem\|memory~387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651671 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~483 " "Latch data_memory:data_mem\|memory~483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651672 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~675 " "Latch data_memory:data_mem\|memory~675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651672 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~803 " "Latch data_memory:data_mem\|memory~803 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651672 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~547 " "Latch data_memory:data_mem\|memory~547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651672 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~931 " "Latch data_memory:data_mem\|memory~931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651673 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~835 " "Latch data_memory:data_mem\|memory~835 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651673 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~707 " "Latch data_memory:data_mem\|memory~707 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651673 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~579 " "Latch data_memory:data_mem\|memory~579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651673 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~963 " "Latch data_memory:data_mem\|memory~963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651674 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~771 " "Latch data_memory:data_mem\|memory~771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651674 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~643 " "Latch data_memory:data_mem\|memory~643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651674 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~515 " "Latch data_memory:data_mem\|memory~515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651674 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~899 " "Latch data_memory:data_mem\|memory~899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651674 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~739 " "Latch data_memory:data_mem\|memory~739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651675 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~867 " "Latch data_memory:data_mem\|memory~867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651675 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~611 " "Latch data_memory:data_mem\|memory~611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651675 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~995 " "Latch data_memory:data_mem\|memory~995 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651675 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~324 " "Latch data_memory:data_mem\|memory~324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651676 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~292 " "Latch data_memory:data_mem\|memory~292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651676 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~260 " "Latch data_memory:data_mem\|memory~260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651676 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~356 " "Latch data_memory:data_mem\|memory~356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651676 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~164 " "Latch data_memory:data_mem\|memory~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651676 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~196 " "Latch data_memory:data_mem\|memory~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651677 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~132 " "Latch data_memory:data_mem\|memory~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651677 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~228 " "Latch data_memory:data_mem\|memory~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651677 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~68 " "Latch data_memory:data_mem\|memory~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651677 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~36 " "Latch data_memory:data_mem\|memory~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651678 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~4 " "Latch data_memory:data_mem\|memory~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651678 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~100 " "Latch data_memory:data_mem\|memory~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651678 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~420 " "Latch data_memory:data_mem\|memory~420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651678 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~452 " "Latch data_memory:data_mem\|memory~452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651679 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~388 " "Latch data_memory:data_mem\|memory~388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651679 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~484 " "Latch data_memory:data_mem\|memory~484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651679 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~708 " "Latch data_memory:data_mem\|memory~708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651679 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~836 " "Latch data_memory:data_mem\|memory~836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651680 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~580 " "Latch data_memory:data_mem\|memory~580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651680 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~964 " "Latch data_memory:data_mem\|memory~964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651680 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~804 " "Latch data_memory:data_mem\|memory~804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651680 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~676 " "Latch data_memory:data_mem\|memory~676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651680 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~548 " "Latch data_memory:data_mem\|memory~548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651681 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~932 " "Latch data_memory:data_mem\|memory~932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651681 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~644 " "Latch data_memory:data_mem\|memory~644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651681 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~772 " "Latch data_memory:data_mem\|memory~772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651681 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~516 " "Latch data_memory:data_mem\|memory~516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651682 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~900 " "Latch data_memory:data_mem\|memory~900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651682 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~868 " "Latch data_memory:data_mem\|memory~868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651682 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~740 " "Latch data_memory:data_mem\|memory~740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651683 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~612 " "Latch data_memory:data_mem\|memory~612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651683 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~996 " "Latch data_memory:data_mem\|memory~996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651683 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~197 " "Latch data_memory:data_mem\|memory~197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651684 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~165 " "Latch data_memory:data_mem\|memory~165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651684 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~133 " "Latch data_memory:data_mem\|memory~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651684 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~229 " "Latch data_memory:data_mem\|memory~229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651685 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~293 " "Latch data_memory:data_mem\|memory~293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651685 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~325 " "Latch data_memory:data_mem\|memory~325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651685 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~261 " "Latch data_memory:data_mem\|memory~261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651686 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~357 " "Latch data_memory:data_mem\|memory~357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651686 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~37 " "Latch data_memory:data_mem\|memory~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651686 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~69 " "Latch data_memory:data_mem\|memory~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651686 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~5 " "Latch data_memory:data_mem\|memory~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651687 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~101 " "Latch data_memory:data_mem\|memory~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651687 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~453 " "Latch data_memory:data_mem\|memory~453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651687 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~421 " "Latch data_memory:data_mem\|memory~421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651687 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~389 " "Latch data_memory:data_mem\|memory~389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651688 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~485 " "Latch data_memory:data_mem\|memory~485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651688 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~677 " "Latch data_memory:data_mem\|memory~677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651688 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~805 " "Latch data_memory:data_mem\|memory~805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651688 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~549 " "Latch data_memory:data_mem\|memory~549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651689 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~933 " "Latch data_memory:data_mem\|memory~933 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651689 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~837 " "Latch data_memory:data_mem\|memory~837 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651689 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~709 " "Latch data_memory:data_mem\|memory~709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651689 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~581 " "Latch data_memory:data_mem\|memory~581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651690 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~965 " "Latch data_memory:data_mem\|memory~965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651690 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~773 " "Latch data_memory:data_mem\|memory~773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651690 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~645 " "Latch data_memory:data_mem\|memory~645 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651690 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~517 " "Latch data_memory:data_mem\|memory~517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651690 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~901 " "Latch data_memory:data_mem\|memory~901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651691 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~741 " "Latch data_memory:data_mem\|memory~741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651691 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~869 " "Latch data_memory:data_mem\|memory~869 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651691 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~613 " "Latch data_memory:data_mem\|memory~613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651691 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~997 " "Latch data_memory:data_mem\|memory~997 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651692 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~326 " "Latch data_memory:data_mem\|memory~326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651692 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~294 " "Latch data_memory:data_mem\|memory~294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651692 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~262 " "Latch data_memory:data_mem\|memory~262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651692 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~358 " "Latch data_memory:data_mem\|memory~358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651693 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~166 " "Latch data_memory:data_mem\|memory~166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651693 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~198 " "Latch data_memory:data_mem\|memory~198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651693 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~134 " "Latch data_memory:data_mem\|memory~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651693 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~230 " "Latch data_memory:data_mem\|memory~230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651694 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~70 " "Latch data_memory:data_mem\|memory~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651694 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~38 " "Latch data_memory:data_mem\|memory~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651694 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~6 " "Latch data_memory:data_mem\|memory~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651694 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~102 " "Latch data_memory:data_mem\|memory~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651694 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~422 " "Latch data_memory:data_mem\|memory~422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651695 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~454 " "Latch data_memory:data_mem\|memory~454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651695 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~390 " "Latch data_memory:data_mem\|memory~390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651695 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~486 " "Latch data_memory:data_mem\|memory~486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651695 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~710 " "Latch data_memory:data_mem\|memory~710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651696 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~838 " "Latch data_memory:data_mem\|memory~838 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651696 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~582 " "Latch data_memory:data_mem\|memory~582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651696 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~966 " "Latch data_memory:data_mem\|memory~966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651696 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~806 " "Latch data_memory:data_mem\|memory~806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651696 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~678 " "Latch data_memory:data_mem\|memory~678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651697 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~550 " "Latch data_memory:data_mem\|memory~550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651697 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~934 " "Latch data_memory:data_mem\|memory~934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651697 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~646 " "Latch data_memory:data_mem\|memory~646 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651697 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~774 " "Latch data_memory:data_mem\|memory~774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651698 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~518 " "Latch data_memory:data_mem\|memory~518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651698 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~902 " "Latch data_memory:data_mem\|memory~902 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651698 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~870 " "Latch data_memory:data_mem\|memory~870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651698 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~742 " "Latch data_memory:data_mem\|memory~742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651699 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~614 " "Latch data_memory:data_mem\|memory~614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651699 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~998 " "Latch data_memory:data_mem\|memory~998 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651699 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~199 " "Latch data_memory:data_mem\|memory~199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651699 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~167 " "Latch data_memory:data_mem\|memory~167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651700 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~135 " "Latch data_memory:data_mem\|memory~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651700 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~231 " "Latch data_memory:data_mem\|memory~231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651700 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~295 " "Latch data_memory:data_mem\|memory~295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651701 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~327 " "Latch data_memory:data_mem\|memory~327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651701 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~263 " "Latch data_memory:data_mem\|memory~263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651701 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~359 " "Latch data_memory:data_mem\|memory~359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651701 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~39 " "Latch data_memory:data_mem\|memory~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651702 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~71 " "Latch data_memory:data_mem\|memory~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651702 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~7 " "Latch data_memory:data_mem\|memory~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651702 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~103 " "Latch data_memory:data_mem\|memory~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651702 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~455 " "Latch data_memory:data_mem\|memory~455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651703 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~423 " "Latch data_memory:data_mem\|memory~423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651703 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~391 " "Latch data_memory:data_mem\|memory~391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651703 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~487 " "Latch data_memory:data_mem\|memory~487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651703 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~679 " "Latch data_memory:data_mem\|memory~679 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651704 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~807 " "Latch data_memory:data_mem\|memory~807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651704 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~551 " "Latch data_memory:data_mem\|memory~551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651704 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~935 " "Latch data_memory:data_mem\|memory~935 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651704 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~839 " "Latch data_memory:data_mem\|memory~839 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651704 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~711 " "Latch data_memory:data_mem\|memory~711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651705 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~583 " "Latch data_memory:data_mem\|memory~583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651705 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~967 " "Latch data_memory:data_mem\|memory~967 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651705 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~775 " "Latch data_memory:data_mem\|memory~775 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651705 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~647 " "Latch data_memory:data_mem\|memory~647 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651706 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~519 " "Latch data_memory:data_mem\|memory~519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651706 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~903 " "Latch data_memory:data_mem\|memory~903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651706 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~743 " "Latch data_memory:data_mem\|memory~743 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651706 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~871 " "Latch data_memory:data_mem\|memory~871 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651706 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~615 " "Latch data_memory:data_mem\|memory~615 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651707 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~999 " "Latch data_memory:data_mem\|memory~999 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651707 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~328 " "Latch data_memory:data_mem\|memory~328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651707 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~296 " "Latch data_memory:data_mem\|memory~296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651707 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~264 " "Latch data_memory:data_mem\|memory~264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651708 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~360 " "Latch data_memory:data_mem\|memory~360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651708 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~168 " "Latch data_memory:data_mem\|memory~168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651708 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~200 " "Latch data_memory:data_mem\|memory~200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651708 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~136 " "Latch data_memory:data_mem\|memory~136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651708 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~232 " "Latch data_memory:data_mem\|memory~232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651709 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~72 " "Latch data_memory:data_mem\|memory~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651709 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~40 " "Latch data_memory:data_mem\|memory~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651709 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~8 " "Latch data_memory:data_mem\|memory~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651709 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~104 " "Latch data_memory:data_mem\|memory~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651710 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~424 " "Latch data_memory:data_mem\|memory~424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651710 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~456 " "Latch data_memory:data_mem\|memory~456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651710 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~392 " "Latch data_memory:data_mem\|memory~392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651710 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~488 " "Latch data_memory:data_mem\|memory~488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651710 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~712 " "Latch data_memory:data_mem\|memory~712 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651711 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~840 " "Latch data_memory:data_mem\|memory~840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651711 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~584 " "Latch data_memory:data_mem\|memory~584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651711 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~968 " "Latch data_memory:data_mem\|memory~968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651711 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~808 " "Latch data_memory:data_mem\|memory~808 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651712 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~680 " "Latch data_memory:data_mem\|memory~680 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651712 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~552 " "Latch data_memory:data_mem\|memory~552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651712 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~936 " "Latch data_memory:data_mem\|memory~936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651712 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~648 " "Latch data_memory:data_mem\|memory~648 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651713 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~776 " "Latch data_memory:data_mem\|memory~776 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651713 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~520 " "Latch data_memory:data_mem\|memory~520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651713 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~904 " "Latch data_memory:data_mem\|memory~904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651713 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~872 " "Latch data_memory:data_mem\|memory~872 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651714 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~744 " "Latch data_memory:data_mem\|memory~744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651714 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~616 " "Latch data_memory:data_mem\|memory~616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651714 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1000 " "Latch data_memory:data_mem\|memory~1000 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651714 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~201 " "Latch data_memory:data_mem\|memory~201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651715 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~169 " "Latch data_memory:data_mem\|memory~169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651715 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~137 " "Latch data_memory:data_mem\|memory~137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651715 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~233 " "Latch data_memory:data_mem\|memory~233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651715 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~297 " "Latch data_memory:data_mem\|memory~297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651716 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~329 " "Latch data_memory:data_mem\|memory~329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651716 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~265 " "Latch data_memory:data_mem\|memory~265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651716 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~361 " "Latch data_memory:data_mem\|memory~361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651717 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~41 " "Latch data_memory:data_mem\|memory~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651717 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~73 " "Latch data_memory:data_mem\|memory~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651717 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~9 " "Latch data_memory:data_mem\|memory~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651717 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~105 " "Latch data_memory:data_mem\|memory~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651717 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~457 " "Latch data_memory:data_mem\|memory~457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651718 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~425 " "Latch data_memory:data_mem\|memory~425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651718 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~393 " "Latch data_memory:data_mem\|memory~393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651718 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~489 " "Latch data_memory:data_mem\|memory~489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651718 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~681 " "Latch data_memory:data_mem\|memory~681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651718 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~809 " "Latch data_memory:data_mem\|memory~809 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651719 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~553 " "Latch data_memory:data_mem\|memory~553 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651719 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~937 " "Latch data_memory:data_mem\|memory~937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651719 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~841 " "Latch data_memory:data_mem\|memory~841 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651719 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~713 " "Latch data_memory:data_mem\|memory~713 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651720 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~585 " "Latch data_memory:data_mem\|memory~585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651720 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~969 " "Latch data_memory:data_mem\|memory~969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651720 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~777 " "Latch data_memory:data_mem\|memory~777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651720 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~649 " "Latch data_memory:data_mem\|memory~649 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651721 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~521 " "Latch data_memory:data_mem\|memory~521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651721 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~905 " "Latch data_memory:data_mem\|memory~905 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651721 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~745 " "Latch data_memory:data_mem\|memory~745 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651721 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~873 " "Latch data_memory:data_mem\|memory~873 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651721 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~617 " "Latch data_memory:data_mem\|memory~617 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651722 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1001 " "Latch data_memory:data_mem\|memory~1001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651722 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~330 " "Latch data_memory:data_mem\|memory~330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651722 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~298 " "Latch data_memory:data_mem\|memory~298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651722 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~266 " "Latch data_memory:data_mem\|memory~266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651723 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~362 " "Latch data_memory:data_mem\|memory~362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651723 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~170 " "Latch data_memory:data_mem\|memory~170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651723 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~202 " "Latch data_memory:data_mem\|memory~202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651723 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~138 " "Latch data_memory:data_mem\|memory~138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651724 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~234 " "Latch data_memory:data_mem\|memory~234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651724 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~74 " "Latch data_memory:data_mem\|memory~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651724 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~42 " "Latch data_memory:data_mem\|memory~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651724 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~10 " "Latch data_memory:data_mem\|memory~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651724 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~106 " "Latch data_memory:data_mem\|memory~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651725 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~426 " "Latch data_memory:data_mem\|memory~426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651725 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~458 " "Latch data_memory:data_mem\|memory~458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651725 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~394 " "Latch data_memory:data_mem\|memory~394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651725 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~490 " "Latch data_memory:data_mem\|memory~490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651726 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~714 " "Latch data_memory:data_mem\|memory~714 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651726 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~842 " "Latch data_memory:data_mem\|memory~842 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651726 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~586 " "Latch data_memory:data_mem\|memory~586 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651726 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~970 " "Latch data_memory:data_mem\|memory~970 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651726 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~810 " "Latch data_memory:data_mem\|memory~810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651727 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~682 " "Latch data_memory:data_mem\|memory~682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651727 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~554 " "Latch data_memory:data_mem\|memory~554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651727 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~938 " "Latch data_memory:data_mem\|memory~938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651727 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~650 " "Latch data_memory:data_mem\|memory~650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651728 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~778 " "Latch data_memory:data_mem\|memory~778 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651728 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~522 " "Latch data_memory:data_mem\|memory~522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651728 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~906 " "Latch data_memory:data_mem\|memory~906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651728 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~874 " "Latch data_memory:data_mem\|memory~874 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651728 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~746 " "Latch data_memory:data_mem\|memory~746 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651729 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~618 " "Latch data_memory:data_mem\|memory~618 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651729 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1002 " "Latch data_memory:data_mem\|memory~1002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651729 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~203 " "Latch data_memory:data_mem\|memory~203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651729 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~171 " "Latch data_memory:data_mem\|memory~171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651730 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~139 " "Latch data_memory:data_mem\|memory~139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651730 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~235 " "Latch data_memory:data_mem\|memory~235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651730 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~299 " "Latch data_memory:data_mem\|memory~299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651730 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~331 " "Latch data_memory:data_mem\|memory~331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651730 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~267 " "Latch data_memory:data_mem\|memory~267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651731 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~363 " "Latch data_memory:data_mem\|memory~363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651731 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~43 " "Latch data_memory:data_mem\|memory~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651731 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~75 " "Latch data_memory:data_mem\|memory~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651731 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~11 " "Latch data_memory:data_mem\|memory~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651732 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~107 " "Latch data_memory:data_mem\|memory~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651732 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~459 " "Latch data_memory:data_mem\|memory~459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651732 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~427 " "Latch data_memory:data_mem\|memory~427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651732 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~395 " "Latch data_memory:data_mem\|memory~395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651733 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~491 " "Latch data_memory:data_mem\|memory~491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651733 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~683 " "Latch data_memory:data_mem\|memory~683 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651733 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~811 " "Latch data_memory:data_mem\|memory~811 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651733 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~555 " "Latch data_memory:data_mem\|memory~555 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651734 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~939 " "Latch data_memory:data_mem\|memory~939 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651734 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~843 " "Latch data_memory:data_mem\|memory~843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651734 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~715 " "Latch data_memory:data_mem\|memory~715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651734 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~587 " "Latch data_memory:data_mem\|memory~587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651735 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~971 " "Latch data_memory:data_mem\|memory~971 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651735 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~779 " "Latch data_memory:data_mem\|memory~779 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651735 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~651 " "Latch data_memory:data_mem\|memory~651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651735 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~523 " "Latch data_memory:data_mem\|memory~523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651736 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~907 " "Latch data_memory:data_mem\|memory~907 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651736 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~747 " "Latch data_memory:data_mem\|memory~747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651736 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~875 " "Latch data_memory:data_mem\|memory~875 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651736 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~619 " "Latch data_memory:data_mem\|memory~619 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651736 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1003 " "Latch data_memory:data_mem\|memory~1003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651737 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~332 " "Latch data_memory:data_mem\|memory~332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651737 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~300 " "Latch data_memory:data_mem\|memory~300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651737 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~268 " "Latch data_memory:data_mem\|memory~268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651737 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~364 " "Latch data_memory:data_mem\|memory~364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651738 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~172 " "Latch data_memory:data_mem\|memory~172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651738 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~204 " "Latch data_memory:data_mem\|memory~204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651738 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~140 " "Latch data_memory:data_mem\|memory~140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651738 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~236 " "Latch data_memory:data_mem\|memory~236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651738 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~76 " "Latch data_memory:data_mem\|memory~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651739 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~44 " "Latch data_memory:data_mem\|memory~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651739 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~12 " "Latch data_memory:data_mem\|memory~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651739 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~108 " "Latch data_memory:data_mem\|memory~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651739 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~428 " "Latch data_memory:data_mem\|memory~428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651740 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~460 " "Latch data_memory:data_mem\|memory~460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651740 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~396 " "Latch data_memory:data_mem\|memory~396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651740 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~492 " "Latch data_memory:data_mem\|memory~492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651740 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~716 " "Latch data_memory:data_mem\|memory~716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651740 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~844 " "Latch data_memory:data_mem\|memory~844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651741 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~588 " "Latch data_memory:data_mem\|memory~588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651741 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~972 " "Latch data_memory:data_mem\|memory~972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651741 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~812 " "Latch data_memory:data_mem\|memory~812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651741 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~684 " "Latch data_memory:data_mem\|memory~684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651742 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~556 " "Latch data_memory:data_mem\|memory~556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651742 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~940 " "Latch data_memory:data_mem\|memory~940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651742 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~652 " "Latch data_memory:data_mem\|memory~652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651742 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~780 " "Latch data_memory:data_mem\|memory~780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651743 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~524 " "Latch data_memory:data_mem\|memory~524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651743 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~908 " "Latch data_memory:data_mem\|memory~908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651743 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~876 " "Latch data_memory:data_mem\|memory~876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651743 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~748 " "Latch data_memory:data_mem\|memory~748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651743 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~620 " "Latch data_memory:data_mem\|memory~620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651744 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1004 " "Latch data_memory:data_mem\|memory~1004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651744 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~205 " "Latch data_memory:data_mem\|memory~205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651744 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~173 " "Latch data_memory:data_mem\|memory~173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651744 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~141 " "Latch data_memory:data_mem\|memory~141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651745 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~237 " "Latch data_memory:data_mem\|memory~237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651745 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~301 " "Latch data_memory:data_mem\|memory~301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651745 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~333 " "Latch data_memory:data_mem\|memory~333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651745 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~269 " "Latch data_memory:data_mem\|memory~269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651746 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~365 " "Latch data_memory:data_mem\|memory~365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651746 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~45 " "Latch data_memory:data_mem\|memory~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651746 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~77 " "Latch data_memory:data_mem\|memory~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651746 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~13 " "Latch data_memory:data_mem\|memory~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651746 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~109 " "Latch data_memory:data_mem\|memory~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651747 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~461 " "Latch data_memory:data_mem\|memory~461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651747 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~429 " "Latch data_memory:data_mem\|memory~429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651747 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~397 " "Latch data_memory:data_mem\|memory~397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651747 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~493 " "Latch data_memory:data_mem\|memory~493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651748 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~685 " "Latch data_memory:data_mem\|memory~685 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651748 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~813 " "Latch data_memory:data_mem\|memory~813 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651748 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~557 " "Latch data_memory:data_mem\|memory~557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651748 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~941 " "Latch data_memory:data_mem\|memory~941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651748 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~845 " "Latch data_memory:data_mem\|memory~845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651749 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~717 " "Latch data_memory:data_mem\|memory~717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651749 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~589 " "Latch data_memory:data_mem\|memory~589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651749 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~973 " "Latch data_memory:data_mem\|memory~973 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651750 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~781 " "Latch data_memory:data_mem\|memory~781 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651750 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~653 " "Latch data_memory:data_mem\|memory~653 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651750 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~525 " "Latch data_memory:data_mem\|memory~525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651750 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~909 " "Latch data_memory:data_mem\|memory~909 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651751 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~749 " "Latch data_memory:data_mem\|memory~749 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651751 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~877 " "Latch data_memory:data_mem\|memory~877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651751 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~621 " "Latch data_memory:data_mem\|memory~621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651751 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1005 " "Latch data_memory:data_mem\|memory~1005 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651751 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~334 " "Latch data_memory:data_mem\|memory~334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651752 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~302 " "Latch data_memory:data_mem\|memory~302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651752 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~270 " "Latch data_memory:data_mem\|memory~270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651752 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~366 " "Latch data_memory:data_mem\|memory~366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651752 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~174 " "Latch data_memory:data_mem\|memory~174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651753 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~206 " "Latch data_memory:data_mem\|memory~206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651753 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~142 " "Latch data_memory:data_mem\|memory~142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651753 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~238 " "Latch data_memory:data_mem\|memory~238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651753 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~78 " "Latch data_memory:data_mem\|memory~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651754 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~46 " "Latch data_memory:data_mem\|memory~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651754 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~14 " "Latch data_memory:data_mem\|memory~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651754 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~110 " "Latch data_memory:data_mem\|memory~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651754 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~430 " "Latch data_memory:data_mem\|memory~430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651754 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~462 " "Latch data_memory:data_mem\|memory~462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651755 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~398 " "Latch data_memory:data_mem\|memory~398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651755 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~494 " "Latch data_memory:data_mem\|memory~494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651755 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~718 " "Latch data_memory:data_mem\|memory~718 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651755 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~846 " "Latch data_memory:data_mem\|memory~846 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651756 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~590 " "Latch data_memory:data_mem\|memory~590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651756 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~974 " "Latch data_memory:data_mem\|memory~974 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651756 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~814 " "Latch data_memory:data_mem\|memory~814 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651756 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~686 " "Latch data_memory:data_mem\|memory~686 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651757 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~558 " "Latch data_memory:data_mem\|memory~558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651757 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~942 " "Latch data_memory:data_mem\|memory~942 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651757 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~654 " "Latch data_memory:data_mem\|memory~654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651757 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~782 " "Latch data_memory:data_mem\|memory~782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651758 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~526 " "Latch data_memory:data_mem\|memory~526 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651758 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~910 " "Latch data_memory:data_mem\|memory~910 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651758 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~878 " "Latch data_memory:data_mem\|memory~878 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651758 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~750 " "Latch data_memory:data_mem\|memory~750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651758 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~622 " "Latch data_memory:data_mem\|memory~622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651759 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1006 " "Latch data_memory:data_mem\|memory~1006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651759 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~207 " "Latch data_memory:data_mem\|memory~207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651759 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~175 " "Latch data_memory:data_mem\|memory~175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651759 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~143 " "Latch data_memory:data_mem\|memory~143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651760 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~239 " "Latch data_memory:data_mem\|memory~239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651760 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~303 " "Latch data_memory:data_mem\|memory~303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651760 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~335 " "Latch data_memory:data_mem\|memory~335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651760 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~271 " "Latch data_memory:data_mem\|memory~271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651761 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~367 " "Latch data_memory:data_mem\|memory~367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651761 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~47 " "Latch data_memory:data_mem\|memory~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651761 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~79 " "Latch data_memory:data_mem\|memory~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651761 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~15 " "Latch data_memory:data_mem\|memory~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651761 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~111 " "Latch data_memory:data_mem\|memory~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651762 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~463 " "Latch data_memory:data_mem\|memory~463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651762 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~431 " "Latch data_memory:data_mem\|memory~431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651762 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~399 " "Latch data_memory:data_mem\|memory~399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651762 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~495 " "Latch data_memory:data_mem\|memory~495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651763 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~687 " "Latch data_memory:data_mem\|memory~687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651763 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~815 " "Latch data_memory:data_mem\|memory~815 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651763 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~559 " "Latch data_memory:data_mem\|memory~559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651763 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~943 " "Latch data_memory:data_mem\|memory~943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651763 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~847 " "Latch data_memory:data_mem\|memory~847 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651764 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~719 " "Latch data_memory:data_mem\|memory~719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651764 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~591 " "Latch data_memory:data_mem\|memory~591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651764 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~975 " "Latch data_memory:data_mem\|memory~975 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651764 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~783 " "Latch data_memory:data_mem\|memory~783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651765 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~655 " "Latch data_memory:data_mem\|memory~655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651765 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~527 " "Latch data_memory:data_mem\|memory~527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651765 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~911 " "Latch data_memory:data_mem\|memory~911 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651765 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~751 " "Latch data_memory:data_mem\|memory~751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651765 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~879 " "Latch data_memory:data_mem\|memory~879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651766 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~623 " "Latch data_memory:data_mem\|memory~623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651766 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1007 " "Latch data_memory:data_mem\|memory~1007 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651766 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~336 " "Latch data_memory:data_mem\|memory~336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651767 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~304 " "Latch data_memory:data_mem\|memory~304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651767 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~272 " "Latch data_memory:data_mem\|memory~272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651767 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~368 " "Latch data_memory:data_mem\|memory~368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651767 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~176 " "Latch data_memory:data_mem\|memory~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651768 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~208 " "Latch data_memory:data_mem\|memory~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651768 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~144 " "Latch data_memory:data_mem\|memory~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651768 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~240 " "Latch data_memory:data_mem\|memory~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651768 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~80 " "Latch data_memory:data_mem\|memory~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651768 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~48 " "Latch data_memory:data_mem\|memory~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651769 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~16 " "Latch data_memory:data_mem\|memory~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651769 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~112 " "Latch data_memory:data_mem\|memory~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651769 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~432 " "Latch data_memory:data_mem\|memory~432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651769 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~464 " "Latch data_memory:data_mem\|memory~464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651770 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~400 " "Latch data_memory:data_mem\|memory~400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651770 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~496 " "Latch data_memory:data_mem\|memory~496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651770 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~720 " "Latch data_memory:data_mem\|memory~720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651770 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~848 " "Latch data_memory:data_mem\|memory~848 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651770 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~592 " "Latch data_memory:data_mem\|memory~592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651771 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~976 " "Latch data_memory:data_mem\|memory~976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651771 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~816 " "Latch data_memory:data_mem\|memory~816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651771 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~688 " "Latch data_memory:data_mem\|memory~688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651771 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~560 " "Latch data_memory:data_mem\|memory~560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651772 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~944 " "Latch data_memory:data_mem\|memory~944 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651772 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~656 " "Latch data_memory:data_mem\|memory~656 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651772 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~784 " "Latch data_memory:data_mem\|memory~784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651772 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~528 " "Latch data_memory:data_mem\|memory~528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651772 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~912 " "Latch data_memory:data_mem\|memory~912 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651773 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~880 " "Latch data_memory:data_mem\|memory~880 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651773 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~752 " "Latch data_memory:data_mem\|memory~752 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651773 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~624 " "Latch data_memory:data_mem\|memory~624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651773 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1008 " "Latch data_memory:data_mem\|memory~1008 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651774 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~209 " "Latch data_memory:data_mem\|memory~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651774 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~177 " "Latch data_memory:data_mem\|memory~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651774 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~145 " "Latch data_memory:data_mem\|memory~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651774 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~241 " "Latch data_memory:data_mem\|memory~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651774 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~305 " "Latch data_memory:data_mem\|memory~305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651775 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~337 " "Latch data_memory:data_mem\|memory~337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651775 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~273 " "Latch data_memory:data_mem\|memory~273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651775 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~369 " "Latch data_memory:data_mem\|memory~369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651775 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~49 " "Latch data_memory:data_mem\|memory~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651776 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~81 " "Latch data_memory:data_mem\|memory~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651776 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~17 " "Latch data_memory:data_mem\|memory~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651776 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~113 " "Latch data_memory:data_mem\|memory~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651776 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~465 " "Latch data_memory:data_mem\|memory~465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651777 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~433 " "Latch data_memory:data_mem\|memory~433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651777 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~401 " "Latch data_memory:data_mem\|memory~401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651777 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~497 " "Latch data_memory:data_mem\|memory~497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651777 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~689 " "Latch data_memory:data_mem\|memory~689 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651777 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~817 " "Latch data_memory:data_mem\|memory~817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651778 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~561 " "Latch data_memory:data_mem\|memory~561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651778 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~945 " "Latch data_memory:data_mem\|memory~945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651778 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~849 " "Latch data_memory:data_mem\|memory~849 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651778 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~721 " "Latch data_memory:data_mem\|memory~721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651779 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~593 " "Latch data_memory:data_mem\|memory~593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651779 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~977 " "Latch data_memory:data_mem\|memory~977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651779 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~785 " "Latch data_memory:data_mem\|memory~785 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651779 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~657 " "Latch data_memory:data_mem\|memory~657 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651779 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~529 " "Latch data_memory:data_mem\|memory~529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651780 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~913 " "Latch data_memory:data_mem\|memory~913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651780 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~753 " "Latch data_memory:data_mem\|memory~753 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651780 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~881 " "Latch data_memory:data_mem\|memory~881 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651780 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~625 " "Latch data_memory:data_mem\|memory~625 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651781 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1009 " "Latch data_memory:data_mem\|memory~1009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651781 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~338 " "Latch data_memory:data_mem\|memory~338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651781 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~306 " "Latch data_memory:data_mem\|memory~306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651781 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~274 " "Latch data_memory:data_mem\|memory~274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651781 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~370 " "Latch data_memory:data_mem\|memory~370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651782 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~178 " "Latch data_memory:data_mem\|memory~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651782 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~210 " "Latch data_memory:data_mem\|memory~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651782 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~146 " "Latch data_memory:data_mem\|memory~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651782 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~242 " "Latch data_memory:data_mem\|memory~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651783 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~82 " "Latch data_memory:data_mem\|memory~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651783 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~50 " "Latch data_memory:data_mem\|memory~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651783 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~18 " "Latch data_memory:data_mem\|memory~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651783 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~114 " "Latch data_memory:data_mem\|memory~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651784 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~434 " "Latch data_memory:data_mem\|memory~434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651784 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~466 " "Latch data_memory:data_mem\|memory~466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651784 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~402 " "Latch data_memory:data_mem\|memory~402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651784 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~498 " "Latch data_memory:data_mem\|memory~498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651784 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~722 " "Latch data_memory:data_mem\|memory~722 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651785 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~850 " "Latch data_memory:data_mem\|memory~850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651785 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~594 " "Latch data_memory:data_mem\|memory~594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651785 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~978 " "Latch data_memory:data_mem\|memory~978 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651785 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~818 " "Latch data_memory:data_mem\|memory~818 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651786 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~690 " "Latch data_memory:data_mem\|memory~690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651786 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~562 " "Latch data_memory:data_mem\|memory~562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651786 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~946 " "Latch data_memory:data_mem\|memory~946 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651786 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~658 " "Latch data_memory:data_mem\|memory~658 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651786 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~786 " "Latch data_memory:data_mem\|memory~786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651787 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~530 " "Latch data_memory:data_mem\|memory~530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651787 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~914 " "Latch data_memory:data_mem\|memory~914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651787 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~882 " "Latch data_memory:data_mem\|memory~882 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651787 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~754 " "Latch data_memory:data_mem\|memory~754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651788 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~626 " "Latch data_memory:data_mem\|memory~626 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651788 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1010 " "Latch data_memory:data_mem\|memory~1010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651788 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~211 " "Latch data_memory:data_mem\|memory~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651788 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~179 " "Latch data_memory:data_mem\|memory~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651788 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~147 " "Latch data_memory:data_mem\|memory~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651789 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~243 " "Latch data_memory:data_mem\|memory~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651789 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~307 " "Latch data_memory:data_mem\|memory~307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651789 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~339 " "Latch data_memory:data_mem\|memory~339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651789 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~275 " "Latch data_memory:data_mem\|memory~275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651790 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~371 " "Latch data_memory:data_mem\|memory~371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651790 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~51 " "Latch data_memory:data_mem\|memory~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651790 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~83 " "Latch data_memory:data_mem\|memory~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651790 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~19 " "Latch data_memory:data_mem\|memory~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651791 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~115 " "Latch data_memory:data_mem\|memory~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651791 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~467 " "Latch data_memory:data_mem\|memory~467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651791 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~435 " "Latch data_memory:data_mem\|memory~435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651791 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~403 " "Latch data_memory:data_mem\|memory~403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651791 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~499 " "Latch data_memory:data_mem\|memory~499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651792 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~691 " "Latch data_memory:data_mem\|memory~691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651792 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~819 " "Latch data_memory:data_mem\|memory~819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651792 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~563 " "Latch data_memory:data_mem\|memory~563 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651792 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~947 " "Latch data_memory:data_mem\|memory~947 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651792 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~851 " "Latch data_memory:data_mem\|memory~851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651793 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~723 " "Latch data_memory:data_mem\|memory~723 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651793 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~595 " "Latch data_memory:data_mem\|memory~595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651793 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~979 " "Latch data_memory:data_mem\|memory~979 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651793 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~787 " "Latch data_memory:data_mem\|memory~787 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651794 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~659 " "Latch data_memory:data_mem\|memory~659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651794 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~531 " "Latch data_memory:data_mem\|memory~531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651794 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~915 " "Latch data_memory:data_mem\|memory~915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651794 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~755 " "Latch data_memory:data_mem\|memory~755 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651795 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~883 " "Latch data_memory:data_mem\|memory~883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651795 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~627 " "Latch data_memory:data_mem\|memory~627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651795 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1011 " "Latch data_memory:data_mem\|memory~1011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651795 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~340 " "Latch data_memory:data_mem\|memory~340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651796 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~308 " "Latch data_memory:data_mem\|memory~308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651796 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~276 " "Latch data_memory:data_mem\|memory~276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651796 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~372 " "Latch data_memory:data_mem\|memory~372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651796 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~180 " "Latch data_memory:data_mem\|memory~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651796 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~212 " "Latch data_memory:data_mem\|memory~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651797 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~148 " "Latch data_memory:data_mem\|memory~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651797 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~244 " "Latch data_memory:data_mem\|memory~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651797 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~84 " "Latch data_memory:data_mem\|memory~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651798 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~52 " "Latch data_memory:data_mem\|memory~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651798 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~20 " "Latch data_memory:data_mem\|memory~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651798 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~116 " "Latch data_memory:data_mem\|memory~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651798 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~436 " "Latch data_memory:data_mem\|memory~436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651799 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~468 " "Latch data_memory:data_mem\|memory~468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651799 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~404 " "Latch data_memory:data_mem\|memory~404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651799 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~500 " "Latch data_memory:data_mem\|memory~500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651799 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~724 " "Latch data_memory:data_mem\|memory~724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651800 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~852 " "Latch data_memory:data_mem\|memory~852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651800 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~596 " "Latch data_memory:data_mem\|memory~596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651800 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~980 " "Latch data_memory:data_mem\|memory~980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651800 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~820 " "Latch data_memory:data_mem\|memory~820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651801 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~692 " "Latch data_memory:data_mem\|memory~692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651801 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~564 " "Latch data_memory:data_mem\|memory~564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651801 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~948 " "Latch data_memory:data_mem\|memory~948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651801 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~660 " "Latch data_memory:data_mem\|memory~660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651802 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~788 " "Latch data_memory:data_mem\|memory~788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651802 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~532 " "Latch data_memory:data_mem\|memory~532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651802 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~916 " "Latch data_memory:data_mem\|memory~916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651802 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~884 " "Latch data_memory:data_mem\|memory~884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651802 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~756 " "Latch data_memory:data_mem\|memory~756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651803 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~628 " "Latch data_memory:data_mem\|memory~628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651803 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1012 " "Latch data_memory:data_mem\|memory~1012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651803 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~213 " "Latch data_memory:data_mem\|memory~213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651803 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~181 " "Latch data_memory:data_mem\|memory~181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651804 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~149 " "Latch data_memory:data_mem\|memory~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651804 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~245 " "Latch data_memory:data_mem\|memory~245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651804 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~309 " "Latch data_memory:data_mem\|memory~309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651804 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~341 " "Latch data_memory:data_mem\|memory~341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651805 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~277 " "Latch data_memory:data_mem\|memory~277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651805 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~373 " "Latch data_memory:data_mem\|memory~373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651805 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~53 " "Latch data_memory:data_mem\|memory~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651805 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~85 " "Latch data_memory:data_mem\|memory~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651805 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~21 " "Latch data_memory:data_mem\|memory~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651806 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~117 " "Latch data_memory:data_mem\|memory~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651806 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~469 " "Latch data_memory:data_mem\|memory~469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651806 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~437 " "Latch data_memory:data_mem\|memory~437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651806 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~405 " "Latch data_memory:data_mem\|memory~405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651807 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~501 " "Latch data_memory:data_mem\|memory~501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651807 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~693 " "Latch data_memory:data_mem\|memory~693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651807 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~821 " "Latch data_memory:data_mem\|memory~821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651807 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~565 " "Latch data_memory:data_mem\|memory~565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651807 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~949 " "Latch data_memory:data_mem\|memory~949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651808 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~853 " "Latch data_memory:data_mem\|memory~853 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651808 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~725 " "Latch data_memory:data_mem\|memory~725 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651808 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~597 " "Latch data_memory:data_mem\|memory~597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651808 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~981 " "Latch data_memory:data_mem\|memory~981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651809 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~789 " "Latch data_memory:data_mem\|memory~789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651809 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~661 " "Latch data_memory:data_mem\|memory~661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651809 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~533 " "Latch data_memory:data_mem\|memory~533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651809 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~917 " "Latch data_memory:data_mem\|memory~917 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651809 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~757 " "Latch data_memory:data_mem\|memory~757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651810 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~885 " "Latch data_memory:data_mem\|memory~885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651810 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~629 " "Latch data_memory:data_mem\|memory~629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651810 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1013 " "Latch data_memory:data_mem\|memory~1013 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651810 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~342 " "Latch data_memory:data_mem\|memory~342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651811 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~310 " "Latch data_memory:data_mem\|memory~310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651811 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~278 " "Latch data_memory:data_mem\|memory~278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651811 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~374 " "Latch data_memory:data_mem\|memory~374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651811 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~182 " "Latch data_memory:data_mem\|memory~182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651811 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~214 " "Latch data_memory:data_mem\|memory~214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651812 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~150 " "Latch data_memory:data_mem\|memory~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651812 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~246 " "Latch data_memory:data_mem\|memory~246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651812 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~86 " "Latch data_memory:data_mem\|memory~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651812 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~54 " "Latch data_memory:data_mem\|memory~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651813 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~22 " "Latch data_memory:data_mem\|memory~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651813 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~118 " "Latch data_memory:data_mem\|memory~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651813 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~438 " "Latch data_memory:data_mem\|memory~438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651813 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~470 " "Latch data_memory:data_mem\|memory~470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651813 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~406 " "Latch data_memory:data_mem\|memory~406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651814 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~502 " "Latch data_memory:data_mem\|memory~502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651814 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~726 " "Latch data_memory:data_mem\|memory~726 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651814 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~854 " "Latch data_memory:data_mem\|memory~854 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651814 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~598 " "Latch data_memory:data_mem\|memory~598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651815 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~982 " "Latch data_memory:data_mem\|memory~982 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651815 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~822 " "Latch data_memory:data_mem\|memory~822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651815 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~694 " "Latch data_memory:data_mem\|memory~694 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651815 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~566 " "Latch data_memory:data_mem\|memory~566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651815 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~950 " "Latch data_memory:data_mem\|memory~950 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651816 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~662 " "Latch data_memory:data_mem\|memory~662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651816 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~790 " "Latch data_memory:data_mem\|memory~790 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651816 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~534 " "Latch data_memory:data_mem\|memory~534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651817 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~918 " "Latch data_memory:data_mem\|memory~918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651817 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~886 " "Latch data_memory:data_mem\|memory~886 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651817 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~758 " "Latch data_memory:data_mem\|memory~758 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651817 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~630 " "Latch data_memory:data_mem\|memory~630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651817 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1014 " "Latch data_memory:data_mem\|memory~1014 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651818 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~215 " "Latch data_memory:data_mem\|memory~215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651818 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~183 " "Latch data_memory:data_mem\|memory~183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651818 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~151 " "Latch data_memory:data_mem\|memory~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651818 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~247 " "Latch data_memory:data_mem\|memory~247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651819 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~311 " "Latch data_memory:data_mem\|memory~311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651819 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~343 " "Latch data_memory:data_mem\|memory~343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651819 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~279 " "Latch data_memory:data_mem\|memory~279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651819 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~375 " "Latch data_memory:data_mem\|memory~375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651820 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~55 " "Latch data_memory:data_mem\|memory~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651820 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~87 " "Latch data_memory:data_mem\|memory~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651820 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~23 " "Latch data_memory:data_mem\|memory~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651820 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~119 " "Latch data_memory:data_mem\|memory~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651821 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~471 " "Latch data_memory:data_mem\|memory~471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651821 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~439 " "Latch data_memory:data_mem\|memory~439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651821 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~407 " "Latch data_memory:data_mem\|memory~407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651821 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~503 " "Latch data_memory:data_mem\|memory~503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651821 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~695 " "Latch data_memory:data_mem\|memory~695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651822 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~823 " "Latch data_memory:data_mem\|memory~823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651822 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~567 " "Latch data_memory:data_mem\|memory~567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651822 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~951 " "Latch data_memory:data_mem\|memory~951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651822 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~855 " "Latch data_memory:data_mem\|memory~855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651823 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~727 " "Latch data_memory:data_mem\|memory~727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651823 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~599 " "Latch data_memory:data_mem\|memory~599 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651823 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~983 " "Latch data_memory:data_mem\|memory~983 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651823 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~791 " "Latch data_memory:data_mem\|memory~791 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651823 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~663 " "Latch data_memory:data_mem\|memory~663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651824 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~535 " "Latch data_memory:data_mem\|memory~535 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651824 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~919 " "Latch data_memory:data_mem\|memory~919 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651824 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~759 " "Latch data_memory:data_mem\|memory~759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651824 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~887 " "Latch data_memory:data_mem\|memory~887 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651825 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~631 " "Latch data_memory:data_mem\|memory~631 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651825 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1015 " "Latch data_memory:data_mem\|memory~1015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651825 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~344 " "Latch data_memory:data_mem\|memory~344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651825 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~312 " "Latch data_memory:data_mem\|memory~312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651825 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~280 " "Latch data_memory:data_mem\|memory~280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651826 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~376 " "Latch data_memory:data_mem\|memory~376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651826 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~184 " "Latch data_memory:data_mem\|memory~184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651826 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~216 " "Latch data_memory:data_mem\|memory~216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651826 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~152 " "Latch data_memory:data_mem\|memory~152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651827 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~248 " "Latch data_memory:data_mem\|memory~248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651827 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~88 " "Latch data_memory:data_mem\|memory~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651827 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~56 " "Latch data_memory:data_mem\|memory~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651827 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~24 " "Latch data_memory:data_mem\|memory~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651827 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~120 " "Latch data_memory:data_mem\|memory~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651828 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~440 " "Latch data_memory:data_mem\|memory~440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651828 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~472 " "Latch data_memory:data_mem\|memory~472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651828 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~408 " "Latch data_memory:data_mem\|memory~408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651828 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~504 " "Latch data_memory:data_mem\|memory~504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651829 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~728 " "Latch data_memory:data_mem\|memory~728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651829 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~856 " "Latch data_memory:data_mem\|memory~856 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651829 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~600 " "Latch data_memory:data_mem\|memory~600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651829 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~984 " "Latch data_memory:data_mem\|memory~984 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651829 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~824 " "Latch data_memory:data_mem\|memory~824 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651830 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~696 " "Latch data_memory:data_mem\|memory~696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651830 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~568 " "Latch data_memory:data_mem\|memory~568 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651830 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~952 " "Latch data_memory:data_mem\|memory~952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651830 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~664 " "Latch data_memory:data_mem\|memory~664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651831 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~792 " "Latch data_memory:data_mem\|memory~792 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651831 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~536 " "Latch data_memory:data_mem\|memory~536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651831 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~920 " "Latch data_memory:data_mem\|memory~920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651831 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~888 " "Latch data_memory:data_mem\|memory~888 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651832 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~760 " "Latch data_memory:data_mem\|memory~760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651832 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~632 " "Latch data_memory:data_mem\|memory~632 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651832 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1016 " "Latch data_memory:data_mem\|memory~1016 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651832 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~217 " "Latch data_memory:data_mem\|memory~217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651832 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~185 " "Latch data_memory:data_mem\|memory~185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651833 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~153 " "Latch data_memory:data_mem\|memory~153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651833 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~249 " "Latch data_memory:data_mem\|memory~249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651833 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~313 " "Latch data_memory:data_mem\|memory~313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651833 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~345 " "Latch data_memory:data_mem\|memory~345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651834 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~281 " "Latch data_memory:data_mem\|memory~281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651834 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~377 " "Latch data_memory:data_mem\|memory~377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651834 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~57 " "Latch data_memory:data_mem\|memory~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651834 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~89 " "Latch data_memory:data_mem\|memory~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651835 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~25 " "Latch data_memory:data_mem\|memory~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651835 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~121 " "Latch data_memory:data_mem\|memory~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651835 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~473 " "Latch data_memory:data_mem\|memory~473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651835 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~441 " "Latch data_memory:data_mem\|memory~441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651835 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~409 " "Latch data_memory:data_mem\|memory~409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651836 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~505 " "Latch data_memory:data_mem\|memory~505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651836 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~697 " "Latch data_memory:data_mem\|memory~697 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651836 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~825 " "Latch data_memory:data_mem\|memory~825 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651836 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~569 " "Latch data_memory:data_mem\|memory~569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651837 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~953 " "Latch data_memory:data_mem\|memory~953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651837 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~857 " "Latch data_memory:data_mem\|memory~857 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651837 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~729 " "Latch data_memory:data_mem\|memory~729 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651837 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~601 " "Latch data_memory:data_mem\|memory~601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651837 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~985 " "Latch data_memory:data_mem\|memory~985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651838 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~793 " "Latch data_memory:data_mem\|memory~793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651838 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~665 " "Latch data_memory:data_mem\|memory~665 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651838 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~537 " "Latch data_memory:data_mem\|memory~537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651838 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~921 " "Latch data_memory:data_mem\|memory~921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651839 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~761 " "Latch data_memory:data_mem\|memory~761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651839 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~889 " "Latch data_memory:data_mem\|memory~889 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651839 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~633 " "Latch data_memory:data_mem\|memory~633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651839 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1017 " "Latch data_memory:data_mem\|memory~1017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651840 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~346 " "Latch data_memory:data_mem\|memory~346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651840 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~314 " "Latch data_memory:data_mem\|memory~314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651840 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~282 " "Latch data_memory:data_mem\|memory~282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651840 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~378 " "Latch data_memory:data_mem\|memory~378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651841 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~186 " "Latch data_memory:data_mem\|memory~186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651841 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~218 " "Latch data_memory:data_mem\|memory~218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651841 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~154 " "Latch data_memory:data_mem\|memory~154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651841 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~250 " "Latch data_memory:data_mem\|memory~250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651842 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~90 " "Latch data_memory:data_mem\|memory~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651842 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~58 " "Latch data_memory:data_mem\|memory~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651842 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~26 " "Latch data_memory:data_mem\|memory~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651842 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~122 " "Latch data_memory:data_mem\|memory~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651843 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~442 " "Latch data_memory:data_mem\|memory~442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651843 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~474 " "Latch data_memory:data_mem\|memory~474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651843 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~410 " "Latch data_memory:data_mem\|memory~410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651843 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~506 " "Latch data_memory:data_mem\|memory~506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651844 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~730 " "Latch data_memory:data_mem\|memory~730 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651844 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~858 " "Latch data_memory:data_mem\|memory~858 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651844 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~602 " "Latch data_memory:data_mem\|memory~602 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651844 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~986 " "Latch data_memory:data_mem\|memory~986 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651844 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~826 " "Latch data_memory:data_mem\|memory~826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651845 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~698 " "Latch data_memory:data_mem\|memory~698 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651845 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~570 " "Latch data_memory:data_mem\|memory~570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651845 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~954 " "Latch data_memory:data_mem\|memory~954 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651845 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~666 " "Latch data_memory:data_mem\|memory~666 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651846 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~794 " "Latch data_memory:data_mem\|memory~794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651846 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~538 " "Latch data_memory:data_mem\|memory~538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651846 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~922 " "Latch data_memory:data_mem\|memory~922 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651846 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~890 " "Latch data_memory:data_mem\|memory~890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651847 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~762 " "Latch data_memory:data_mem\|memory~762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651847 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~634 " "Latch data_memory:data_mem\|memory~634 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651847 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1018 " "Latch data_memory:data_mem\|memory~1018 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651847 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~219 " "Latch data_memory:data_mem\|memory~219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651848 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~187 " "Latch data_memory:data_mem\|memory~187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651848 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~155 " "Latch data_memory:data_mem\|memory~155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651848 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~251 " "Latch data_memory:data_mem\|memory~251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651848 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~315 " "Latch data_memory:data_mem\|memory~315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651848 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~347 " "Latch data_memory:data_mem\|memory~347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651849 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~283 " "Latch data_memory:data_mem\|memory~283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651849 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~379 " "Latch data_memory:data_mem\|memory~379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651849 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~59 " "Latch data_memory:data_mem\|memory~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651850 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~91 " "Latch data_memory:data_mem\|memory~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651850 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~27 " "Latch data_memory:data_mem\|memory~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651850 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~123 " "Latch data_memory:data_mem\|memory~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651851 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~475 " "Latch data_memory:data_mem\|memory~475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651851 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~443 " "Latch data_memory:data_mem\|memory~443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651852 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~411 " "Latch data_memory:data_mem\|memory~411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651852 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~507 " "Latch data_memory:data_mem\|memory~507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651852 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~699 " "Latch data_memory:data_mem\|memory~699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651852 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~827 " "Latch data_memory:data_mem\|memory~827 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651853 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~571 " "Latch data_memory:data_mem\|memory~571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651853 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~955 " "Latch data_memory:data_mem\|memory~955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651853 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~859 " "Latch data_memory:data_mem\|memory~859 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651854 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~731 " "Latch data_memory:data_mem\|memory~731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651854 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~603 " "Latch data_memory:data_mem\|memory~603 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651854 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~987 " "Latch data_memory:data_mem\|memory~987 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651854 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~795 " "Latch data_memory:data_mem\|memory~795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651855 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~667 " "Latch data_memory:data_mem\|memory~667 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651855 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~539 " "Latch data_memory:data_mem\|memory~539 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651855 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~923 " "Latch data_memory:data_mem\|memory~923 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651856 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~763 " "Latch data_memory:data_mem\|memory~763 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651856 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~891 " "Latch data_memory:data_mem\|memory~891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651856 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~635 " "Latch data_memory:data_mem\|memory~635 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651856 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1019 " "Latch data_memory:data_mem\|memory~1019 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651857 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~348 " "Latch data_memory:data_mem\|memory~348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651857 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~316 " "Latch data_memory:data_mem\|memory~316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651857 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~284 " "Latch data_memory:data_mem\|memory~284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651857 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~380 " "Latch data_memory:data_mem\|memory~380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651858 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~188 " "Latch data_memory:data_mem\|memory~188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651858 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~220 " "Latch data_memory:data_mem\|memory~220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651858 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~156 " "Latch data_memory:data_mem\|memory~156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651859 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~252 " "Latch data_memory:data_mem\|memory~252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651859 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~92 " "Latch data_memory:data_mem\|memory~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651859 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~60 " "Latch data_memory:data_mem\|memory~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651859 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~28 " "Latch data_memory:data_mem\|memory~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651860 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~124 " "Latch data_memory:data_mem\|memory~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651860 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~444 " "Latch data_memory:data_mem\|memory~444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651860 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~476 " "Latch data_memory:data_mem\|memory~476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651861 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~412 " "Latch data_memory:data_mem\|memory~412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651861 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~508 " "Latch data_memory:data_mem\|memory~508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651861 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~732 " "Latch data_memory:data_mem\|memory~732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651861 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~860 " "Latch data_memory:data_mem\|memory~860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651862 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~604 " "Latch data_memory:data_mem\|memory~604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651862 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~988 " "Latch data_memory:data_mem\|memory~988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651863 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~828 " "Latch data_memory:data_mem\|memory~828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651863 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~700 " "Latch data_memory:data_mem\|memory~700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651863 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~572 " "Latch data_memory:data_mem\|memory~572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651863 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~956 " "Latch data_memory:data_mem\|memory~956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651864 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~668 " "Latch data_memory:data_mem\|memory~668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651864 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~796 " "Latch data_memory:data_mem\|memory~796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651864 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~540 " "Latch data_memory:data_mem\|memory~540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651865 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~924 " "Latch data_memory:data_mem\|memory~924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651865 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~892 " "Latch data_memory:data_mem\|memory~892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651865 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~764 " "Latch data_memory:data_mem\|memory~764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651865 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~636 " "Latch data_memory:data_mem\|memory~636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651866 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1020 " "Latch data_memory:data_mem\|memory~1020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651866 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~221 " "Latch data_memory:data_mem\|memory~221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651867 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~189 " "Latch data_memory:data_mem\|memory~189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651867 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~157 " "Latch data_memory:data_mem\|memory~157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651867 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~253 " "Latch data_memory:data_mem\|memory~253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651867 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~317 " "Latch data_memory:data_mem\|memory~317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651868 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~349 " "Latch data_memory:data_mem\|memory~349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651868 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~285 " "Latch data_memory:data_mem\|memory~285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651868 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~381 " "Latch data_memory:data_mem\|memory~381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651869 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~61 " "Latch data_memory:data_mem\|memory~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651869 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~93 " "Latch data_memory:data_mem\|memory~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651869 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~29 " "Latch data_memory:data_mem\|memory~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651869 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~125 " "Latch data_memory:data_mem\|memory~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651870 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~477 " "Latch data_memory:data_mem\|memory~477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651870 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~445 " "Latch data_memory:data_mem\|memory~445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651870 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~413 " "Latch data_memory:data_mem\|memory~413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651871 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~509 " "Latch data_memory:data_mem\|memory~509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651871 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~701 " "Latch data_memory:data_mem\|memory~701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651871 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~829 " "Latch data_memory:data_mem\|memory~829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651871 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~573 " "Latch data_memory:data_mem\|memory~573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651872 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~957 " "Latch data_memory:data_mem\|memory~957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651872 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~861 " "Latch data_memory:data_mem\|memory~861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651872 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~733 " "Latch data_memory:data_mem\|memory~733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651873 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~605 " "Latch data_memory:data_mem\|memory~605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651873 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~989 " "Latch data_memory:data_mem\|memory~989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651873 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~797 " "Latch data_memory:data_mem\|memory~797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651873 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~669 " "Latch data_memory:data_mem\|memory~669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651874 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~541 " "Latch data_memory:data_mem\|memory~541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651874 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~925 " "Latch data_memory:data_mem\|memory~925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651874 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~765 " "Latch data_memory:data_mem\|memory~765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651875 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~893 " "Latch data_memory:data_mem\|memory~893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651875 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~637 " "Latch data_memory:data_mem\|memory~637 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651875 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1021 " "Latch data_memory:data_mem\|memory~1021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651875 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~350 " "Latch data_memory:data_mem\|memory~350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651876 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~318 " "Latch data_memory:data_mem\|memory~318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651876 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~286 " "Latch data_memory:data_mem\|memory~286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651876 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~382 " "Latch data_memory:data_mem\|memory~382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651877 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~190 " "Latch data_memory:data_mem\|memory~190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651877 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~222 " "Latch data_memory:data_mem\|memory~222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651877 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~158 " "Latch data_memory:data_mem\|memory~158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651877 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~254 " "Latch data_memory:data_mem\|memory~254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651878 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~94 " "Latch data_memory:data_mem\|memory~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651878 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~62 " "Latch data_memory:data_mem\|memory~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651878 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~30 " "Latch data_memory:data_mem\|memory~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651879 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~126 " "Latch data_memory:data_mem\|memory~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651879 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~446 " "Latch data_memory:data_mem\|memory~446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651879 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~478 " "Latch data_memory:data_mem\|memory~478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651879 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~414 " "Latch data_memory:data_mem\|memory~414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651880 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~510 " "Latch data_memory:data_mem\|memory~510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651880 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~734 " "Latch data_memory:data_mem\|memory~734 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651880 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~862 " "Latch data_memory:data_mem\|memory~862 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651881 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~606 " "Latch data_memory:data_mem\|memory~606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651881 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~990 " "Latch data_memory:data_mem\|memory~990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651881 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~830 " "Latch data_memory:data_mem\|memory~830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651881 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~702 " "Latch data_memory:data_mem\|memory~702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651882 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~574 " "Latch data_memory:data_mem\|memory~574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651882 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~958 " "Latch data_memory:data_mem\|memory~958 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651882 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~670 " "Latch data_memory:data_mem\|memory~670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651883 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~798 " "Latch data_memory:data_mem\|memory~798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651883 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~542 " "Latch data_memory:data_mem\|memory~542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651883 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~926 " "Latch data_memory:data_mem\|memory~926 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651884 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~894 " "Latch data_memory:data_mem\|memory~894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651884 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~766 " "Latch data_memory:data_mem\|memory~766 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651884 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~638 " "Latch data_memory:data_mem\|memory~638 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651885 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1022 " "Latch data_memory:data_mem\|memory~1022 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651885 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~223 " "Latch data_memory:data_mem\|memory~223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651885 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~191 " "Latch data_memory:data_mem\|memory~191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651885 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~159 " "Latch data_memory:data_mem\|memory~159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651886 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~255 " "Latch data_memory:data_mem\|memory~255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651886 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~319 " "Latch data_memory:data_mem\|memory~319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651886 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~351 " "Latch data_memory:data_mem\|memory~351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651887 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~287 " "Latch data_memory:data_mem\|memory~287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651887 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~383 " "Latch data_memory:data_mem\|memory~383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651887 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~63 " "Latch data_memory:data_mem\|memory~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651887 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~95 " "Latch data_memory:data_mem\|memory~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651888 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~31 " "Latch data_memory:data_mem\|memory~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651888 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~127 " "Latch data_memory:data_mem\|memory~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651888 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~479 " "Latch data_memory:data_mem\|memory~479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651889 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~447 " "Latch data_memory:data_mem\|memory~447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651889 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~415 " "Latch data_memory:data_mem\|memory~415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651889 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~511 " "Latch data_memory:data_mem\|memory~511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651889 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~703 " "Latch data_memory:data_mem\|memory~703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651890 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~831 " "Latch data_memory:data_mem\|memory~831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651890 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~575 " "Latch data_memory:data_mem\|memory~575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651890 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~959 " "Latch data_memory:data_mem\|memory~959 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651891 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~863 " "Latch data_memory:data_mem\|memory~863 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651891 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~735 " "Latch data_memory:data_mem\|memory~735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651891 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~607 " "Latch data_memory:data_mem\|memory~607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651891 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~991 " "Latch data_memory:data_mem\|memory~991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651892 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~799 " "Latch data_memory:data_mem\|memory~799 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651892 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~671 " "Latch data_memory:data_mem\|memory~671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651892 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~543 " "Latch data_memory:data_mem\|memory~543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651893 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~927 " "Latch data_memory:data_mem\|memory~927 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651893 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~767 " "Latch data_memory:data_mem\|memory~767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651893 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~895 " "Latch data_memory:data_mem\|memory~895 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651893 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~639 " "Latch data_memory:data_mem\|memory~639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651894 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_memory:data_mem\|memory~1023 " "Latch data_memory:data_mem\|memory~1023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal instruction\[8\]" {  } { { "MiniMIPS.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/MiniMIPS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641524651894 ""}  } { { "data_memory.v" "" { Text "C:/altera/13.1/workspace/miniMIPS/DraftForHW4_restored/data_memory.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641524651894 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1641524655051 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1641524666923 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641524666923 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2754 " "Implemented 2754 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1641524667482 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1641524667482 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2705 " "Implemented 2705 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1641524667482 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1641524667482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2116 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1641524667675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 06:04:27 2022 " "Processing ended: Fri Jan 07 06:04:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1641524667675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1641524667675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1641524667675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1641524667675 ""}
