###############################################################################
#
# IAR ANSI C/C++ Compiler V7.60.1.11101/W32 for ARM       09/Jan/2023  17:31:19
# Copyright 1999-2016 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Libraries\STM32F2xx_StdPeriph_Driver\src\stm32f2xx_dma.c
#    Command line =  
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Libraries\STM32F2xx_StdPeriph_Driver\src\stm32f2xx_dma.c
#        -D USE_STDPERIPH_DRIVER -D STM32F2XX -D USE_USB_OTG_FS -lC
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\Debug\List
#        --diag_suppress Pa050 -o
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\Debug\Obj
#        --no_unroll --no_inline --no_tbaa --no_scheduling --debug
#        --endian=little --cpu=Cortex-M3 -e --fpu=None --dlib_config
#        "C:\Program Files (x86)\IAR Systems\Embedded Workbench
#        7.4\arm\INC\c\DLib_Config_Full.h" -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\ -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\cpu\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Drv\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\App\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\App\fat\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\bsp\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Dev\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\OsConfig\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Libraries\CMSIS\CM3\DeviceSupport\ST\STM32F2xx\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Libraries\FAT_FS\inc\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Libraries\STM32F2xx_StdPeriph_Driver\inc\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Libraries\USB\STM32_USB_HOST_Library\Class\MSC\inc\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Libraries\USB\STM32_USB_HOST_Library\Core\inc\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Libraries\USB\STM32_USB_OTG_Driver\inc\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Util\Third_Party\FreeRTOS_v7.6.0\portable\IAR\ARM_CM3\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Util\Third_Party\FreeRTOS_v7.6.0\include\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\OsConfig\usbConf\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Libraries\FAT_FS\
#        -I
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\..\Libraries\FAT_FS\drivers\
#        -Om --use_c++_inline -I "C:\Program Files (x86)\IAR Systems\Embedded
#        Workbench 7.4\arm\CMSIS\Include\"
#    Locale       =  C
#    List file    =  
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\Debug\List\stm32f2xx_dma.lst
#    Object file  =  
#        E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Project\Debug\Obj\stm32f2xx_dma.o
#
###############################################################################

E:\LOOP\SCRDPF\OBD\freeRTOS_STM32F2xx_Modem_CC_Large\Libraries\STM32F2xx_StdPeriph_Driver\src\stm32f2xx_dma.c
      1          /**
      2            ******************************************************************************
      3            * @file    stm32f2xx_dma.c
      4            * @author  MCD Application Team
      5            * @version V1.1.0
      6            * @date    07-October-2011
      7            * @brief   This file provides firmware functions to manage the following 
      8            *          functionalities of the Direct Memory Access controller (DMA):           
      9            *           - Initialization and Configuration
     10            *           - Data Counter
     11            *           - Double Buffer mode configuration and command  
     12            *           - Interrupts and flags management
     13            *           
     14            *  @verbatim
     15            *      
     16            *          ===================================================================      
     17            *                                 How to use this driver
     18            *          =================================================================== 
     19            *          1. Enable The DMA controller clock using RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA1, ENABLE)
     20            *             function for DMA1 or using RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA2, ENABLE)
     21            *             function for DMA2.
     22            *
     23            *          2. Enable and configure the peripheral to be connected to the DMA Stream
     24            *             (except for internal SRAM / FLASH memories: no initialization is 
     25            *             necessary). 
     26            *        
     27            *          3. For a given Stream, program the required configuration through following parameters:   
     28            *             Source and Destination addresses, Transfer Direction, Transfer size, Source and Destination 
     29            *             data formats, Circular or Normal mode, Stream Priority level, Source and Destination 
     30            *             Incrementation mode, FIFO mode and its Threshold (if needed), Burst mode for Source and/or 
     31            *             Destination (if needed) using the DMA_Init() function.
     32            *             To avoid filling un-nesecessary fields, you can call DMA_StructInit() function
     33            *             to initialize a given structure with default values (reset values), the modify
     34            *             only necessary fields (ie. Source and Destination addresses, Transfer size and Data Formats).
     35            *
     36            *          4. Enable the NVIC and the corresponding interrupt(s) using the function 
     37            *             DMA_ITConfig() if you need to use DMA interrupts. 
     38            *
     39            *          5. Optionally, if the Circular mode is enabled, you can use the Double buffer mode by configuring 
     40            *             the second Memory address and the first Memory to be used through the function 
     41            *             DMA_DoubleBufferModeConfig(). Then enable the Double buffer mode through the function
     42            *             DMA_DoubleBufferModeCmd(). These operations must be done before step 6.
     43            *    
     44            *          6. Enable the DMA stream using the DMA_Cmd() function. 
     45            *                
     46            *          7. Activate the needed Stream Request using PPP_DMACmd() function for
     47            *             any PPP peripheral except internal SRAM and FLASH (ie. SPI, USART ...)
     48            *             The function allowing this operation is provided in each PPP peripheral
     49            *             driver (ie. SPI_DMACmd for SPI peripheral).
     50            *             Once the Stream is enabled, it is not possible to modify its configuration
     51            *             unless the stream is stopped and disabled.
     52            *             After enabling the Stream, it is advised to monitor the EN bit status using
     53            *             the function DMA_GetCmdStatus(). In case of configuration errors or bus errors
     54            *             this bit will remain reset and all transfers on this Stream will remain on hold.      
     55            *
     56            *          8. Optionally, you can configure the number of data to be transferred
     57            *             when the Stream is disabled (ie. after each Transfer Complete event
     58            *             or when a Transfer Error occurs) using the function DMA_SetCurrDataCounter().
     59            *             And you can get the number of remaining data to be transferred using 
     60            *             the function DMA_GetCurrDataCounter() at run time (when the DMA Stream is
     61            *             enabled and running).  
     62            *                   
     63            *          9. To control DMA events you can use one of the following 
     64            *              two methods:
     65            *               a- Check on DMA Stream flags using the function DMA_GetFlagStatus().  
     66            *               b- Use DMA interrupts through the function DMA_ITConfig() at initialization
     67            *                  phase and DMA_GetITStatus() function into interrupt routines in
     68            *                  communication phase.  
     69            *              After checking on a flag you should clear it using DMA_ClearFlag()
     70            *              function. And after checking on an interrupt event you should 
     71            *              clear it using DMA_ClearITPendingBit() function.    
     72            *              
     73            *          10. Optionally, if Circular mode and Double Buffer mode are enabled, you can modify
     74            *              the Memory Addresses using the function DMA_MemoryTargetConfig(). Make sure that
     75            *              the Memory Address to be modified is not the one currently in use by DMA Stream.
     76            *              This condition can be monitored using the function DMA_GetCurrentMemoryTarget().
     77            *              
     78            *          11. Optionally, Pause-Resume operations may be performed:
     79            *              The DMA_Cmd() function may be used to perform Pause-Resume operation. When a 
     80            *              transfer is ongoing, calling this function to disable the Stream will cause the 
     81            *              transfer to be paused. All configuration registers and the number of remaining 
     82            *              data will be preserved. When calling again this function to re-enable the Stream, 
     83            *              the transfer will be resumed from the point where it was paused.          
     84            *                 
     85            * @note   Memory-to-Memory transfer is possible by setting the address of the memory into
     86            *         the Peripheral registers. In this mode, Circular mode and Double Buffer mode
     87            *         are not allowed.
     88            *  
     89            * @note   The FIFO is used mainly to reduce bus usage and to allow data packing/unpacking: it is
     90            *         possible to set different Data Sizes for the Peripheral and the Memory (ie. you can set
     91            *         Half-Word data size for the peripheral to access its data register and set Word data size
     92            *         for the Memory to gain in access time. Each two Half-words will be packed and written in
     93            *         a single access to a Word in the Memory).
     94            *    
     95            * @note  When FIFO is disabled, it is not allowed to configure different Data Sizes for Source
     96            *        and Destination. In this case the Peripheral Data Size will be applied to both Source
     97            *        and Destination.               
     98            *
     99            *  @endverbatim
    100            *                                  
    101            ******************************************************************************
    102            * @attention
    103            *
    104            * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
    105            * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
    106            * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
    107            * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
    108            * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
    109            * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
    110            *
    111            * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
    112            ******************************************************************************  
    113            */ 
    114          
    115          /* Includes ------------------------------------------------------------------*/
    116          #include "stm32f2xx_dma.h"
    117          #include "stm32f2xx_rcc.h"
    118          
    119          /** @addtogroup STM32F2xx_StdPeriph_Driver
    120            * @{
    121            */
    122          
    123          /** @defgroup DMA 
    124            * @brief DMA driver modules
    125            * @{
    126            */ 
    127          
    128          /* Private typedef -----------------------------------------------------------*/
    129          /* Private define ------------------------------------------------------------*/
    130          
    131          /* Masks Definition */
    132          #define TRANSFER_IT_ENABLE_MASK (uint32_t)(DMA_SxCR_TCIE | DMA_SxCR_HTIE | \
    133                                                     DMA_SxCR_TEIE | DMA_SxCR_DMEIE)
    134          
    135          #define DMA_Stream0_IT_MASK     (uint32_t)(DMA_LISR_FEIF0 | DMA_LISR_DMEIF0 | \
    136                                                     DMA_LISR_TEIF0 | DMA_LISR_HTIF0 | \
    137                                                     DMA_LISR_TCIF0)
    138          
    139          #define DMA_Stream1_IT_MASK     (uint32_t)(DMA_Stream0_IT_MASK << 6)
    140          #define DMA_Stream2_IT_MASK     (uint32_t)(DMA_Stream0_IT_MASK << 16)
    141          #define DMA_Stream3_IT_MASK     (uint32_t)(DMA_Stream0_IT_MASK << 22)
    142          #define DMA_Stream4_IT_MASK     (uint32_t)(DMA_Stream0_IT_MASK | (uint32_t)0x20000000)
    143          #define DMA_Stream5_IT_MASK     (uint32_t)(DMA_Stream1_IT_MASK | (uint32_t)0x20000000)
    144          #define DMA_Stream6_IT_MASK     (uint32_t)(DMA_Stream2_IT_MASK | (uint32_t)0x20000000)
    145          #define DMA_Stream7_IT_MASK     (uint32_t)(DMA_Stream3_IT_MASK | (uint32_t)0x20000000)
    146          #define TRANSFER_IT_MASK        (uint32_t)0x0F3C0F3C
    147          #define HIGH_ISR_MASK           (uint32_t)0x20000000
    148          #define RESERVED_MASK           (uint32_t)0x0F7D0F7D  
    149          
    150          /* Private macro -------------------------------------------------------------*/
    151          /* Private variables ---------------------------------------------------------*/
    152          /* Private function prototypes -----------------------------------------------*/
    153          /* Private functions ---------------------------------------------------------*/
    154          
    155          
    156          /** @defgroup DMA_Private_Functions
    157            * @{
    158            */
    159          
    160          /** @defgroup DMA_Group1 Initialization and Configuration functions
    161           *  @brief   Initialization and Configuration functions
    162           *
    163          @verbatim   
    164           ===============================================================================
    165                           Initialization and Configuration functions
    166           ===============================================================================  
    167          
    168            This subsection provides functions allowing to initialize the DMA Stream source
    169            and destination addresses, incrementation and data sizes, transfer direction, 
    170            buffer size, circular/normal mode selection, memory-to-memory mode selection 
    171            and Stream priority value.
    172            
    173            The DMA_Init() function follows the DMA configuration procedures as described in
    174            reference manual (RM0033) except the first point: waiting on EN bit to be reset.
    175            This condition should be checked by user application using the function DMA_GetCmdStatus()
    176            before calling the DMA_Init() function.
    177          
    178          @endverbatim
    179            * @{
    180            */
    181          
    182          /**
    183            * @brief  Deinitialize the DMAy Streamx registers to their default reset values.
    184            * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
    185            *         to 7 to select the DMA Stream.
    186            * @retval None
    187            */

   \                                 In section .text, align 2, keep-with-next
    188          void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
    189          {
    190            /* Check the parameters */
    191            assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
    192          
    193            /* Disable the selected DMAy Streamx */
    194            DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
   \                     DMA_DeInit: (+1)
   \   00000000   0x6801             LDR      R1,[R0, #+0]
   \   00000002   0x0849             LSRS     R1,R1,#+1
   \   00000004   0x0049             LSLS     R1,R1,#+1
   \   00000006   0x6001             STR      R1,[R0, #+0]
    195          
    196            /* Reset DMAy Streamx control register */
    197            DMAy_Streamx->CR  = 0;
   \   00000008   0x2100             MOVS     R1,#+0
   \   0000000A   0x6001             STR      R1,[R0, #+0]
    198            
    199            /* Reset DMAy Streamx Number of Data to Transfer register */
    200            DMAy_Streamx->NDTR = 0;
   \   0000000C   0x6041             STR      R1,[R0, #+4]
    201            
    202            /* Reset DMAy Streamx peripheral address register */
    203            DMAy_Streamx->PAR  = 0;
   \   0000000E   0x6081             STR      R1,[R0, #+8]
    204            
    205            /* Reset DMAy Streamx memory 0 address register */
    206            DMAy_Streamx->M0AR = 0;
   \   00000010   0x60C1             STR      R1,[R0, #+12]
    207          
    208            /* Reset DMAy Streamx memory 1 address register */
    209            DMAy_Streamx->M1AR = 0;
   \   00000012   0x6101             STR      R1,[R0, #+16]
    210          
    211            /* Reset DMAy Streamx FIFO control register */
    212            DMAy_Streamx->FCR = (uint32_t)0x00000021; 
   \   00000014   0x2121             MOVS     R1,#+33
   \   00000016   0x6141             STR      R1,[R0, #+20]
    213          
    214            /* Reset interrupt pending bits for the selected stream */
    215            if (DMAy_Streamx == DMA1_Stream0)
   \   00000018   0x....             LDR.N    R1,??DataTable5  ;; 0x40026010
   \   0000001A   0x4288             CMP      R0,R1
   \   0000001C   0xD103             BNE.N    ??DMA_DeInit_0
    216            {
    217              /* Reset interrupt pending bits for DMA1 Stream0 */
    218              DMA1->LIFCR = DMA_Stream0_IT_MASK;
   \   0000001E   0x203D             MOVS     R0,#+61
   \   00000020   0x....             LDR.N    R1,??DataTable5_1  ;; 0x40026008
   \   00000022   0x6008             STR      R0,[R1, #+0]
   \   00000024   0x4770             BX       LR
    219            }
    220            else if (DMAy_Streamx == DMA1_Stream1)
   \                     ??DMA_DeInit_0: (+1)
   \   00000026   0x....             LDR.N    R1,??DataTable5_2  ;; 0x40026028
   \   00000028   0x4288             CMP      R0,R1
   \   0000002A   0xD104             BNE.N    ??DMA_DeInit_1
    221            {
    222              /* Reset interrupt pending bits for DMA1 Stream1 */
    223              DMA1->LIFCR = DMA_Stream1_IT_MASK;
   \   0000002C   0xF44F 0x6074      MOV      R0,#+3904
   \   00000030   0x....             LDR.N    R1,??DataTable5_1  ;; 0x40026008
   \   00000032   0x6008             STR      R0,[R1, #+0]
   \   00000034   0x4770             BX       LR
    224            }
    225            else if (DMAy_Streamx == DMA1_Stream2)
   \                     ??DMA_DeInit_1: (+1)
   \   00000036   0x....             LDR.N    R1,??DataTable5_3  ;; 0x40026040
   \   00000038   0x4288             CMP      R0,R1
   \   0000003A   0xD104             BNE.N    ??DMA_DeInit_2
    226            {
    227              /* Reset interrupt pending bits for DMA1 Stream2 */
    228              DMA1->LIFCR = DMA_Stream2_IT_MASK;
   \   0000003C   0xF44F 0x1074      MOV      R0,#+3997696
   \   00000040   0x....             LDR.N    R1,??DataTable5_1  ;; 0x40026008
   \   00000042   0x6008             STR      R0,[R1, #+0]
   \   00000044   0x4770             BX       LR
    229            }
    230            else if (DMAy_Streamx == DMA1_Stream3)
   \                     ??DMA_DeInit_2: (+1)
   \   00000046   0x....             LDR.N    R1,??DataTable5_4  ;; 0x40026058
   \   00000048   0x4288             CMP      R0,R1
   \   0000004A   0xD104             BNE.N    ??DMA_DeInit_3
    231            {
    232              /* Reset interrupt pending bits for DMA1 Stream3 */
    233              DMA1->LIFCR = DMA_Stream3_IT_MASK;
   \   0000004C   0xF04F 0x6074      MOV      R0,#+255852544
   \   00000050   0x....             LDR.N    R1,??DataTable5_1  ;; 0x40026008
   \   00000052   0x6008             STR      R0,[R1, #+0]
   \   00000054   0x4770             BX       LR
    234            }
    235            else if (DMAy_Streamx == DMA1_Stream4)
   \                     ??DMA_DeInit_3: (+1)
   \   00000056   0x....             LDR.N    R1,??DataTable5_5  ;; 0x40026070
   \   00000058   0x4288             CMP      R0,R1
   \   0000005A   0xD103             BNE.N    ??DMA_DeInit_4
    236            {
    237              /* Reset interrupt pending bits for DMA1 Stream4 */
    238              DMA1->HIFCR = DMA_Stream4_IT_MASK;
   \   0000005C   0x....             LDR.N    R0,??DataTable5_6  ;; 0x2000003d
   \   0000005E   0x....             LDR.N    R1,??DataTable5_1  ;; 0x40026008
   \   00000060   0x6048             STR      R0,[R1, #+4]
   \   00000062   0x4770             BX       LR
    239            }
    240            else if (DMAy_Streamx == DMA1_Stream5)
   \                     ??DMA_DeInit_4: (+1)
   \   00000064   0x....             LDR.N    R1,??DataTable5_7  ;; 0x40026088
   \   00000066   0x4288             CMP      R0,R1
   \   00000068   0xD103             BNE.N    ??DMA_DeInit_5
    241            {
    242              /* Reset interrupt pending bits for DMA1 Stream5 */
    243              DMA1->HIFCR = DMA_Stream5_IT_MASK;
   \   0000006A   0x....             LDR.N    R0,??DataTable5_8  ;; 0x20000f40
   \   0000006C   0x....             LDR.N    R1,??DataTable5_1  ;; 0x40026008
   \   0000006E   0x6048             STR      R0,[R1, #+4]
   \   00000070   0x4770             BX       LR
    244            }
    245            else if (DMAy_Streamx == DMA1_Stream6)
   \                     ??DMA_DeInit_5: (+1)
   \   00000072   0x....             LDR.N    R1,??DataTable5_9  ;; 0x400260a0
   \   00000074   0x4288             CMP      R0,R1
   \   00000076   0xD103             BNE.N    ??DMA_DeInit_6
    246            {
    247              /* Reset interrupt pending bits for DMA1 Stream6 */
    248              DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
   \   00000078   0x....             LDR.N    R0,??DataTable5_10  ;; 0x203d0000
   \   0000007A   0x....             LDR.N    R1,??DataTable5_1  ;; 0x40026008
   \   0000007C   0x6048             STR      R0,[R1, #+4]
   \   0000007E   0x4770             BX       LR
    249            }
    250            else if (DMAy_Streamx == DMA1_Stream7)
   \                     ??DMA_DeInit_6: (+1)
   \   00000080   0x....             LDR.N    R1,??DataTable5_11  ;; 0x400260b8
   \   00000082   0x4288             CMP      R0,R1
   \   00000084   0xD104             BNE.N    ??DMA_DeInit_7
    251            {
    252              /* Reset interrupt pending bits for DMA1 Stream7 */
    253              DMA1->HIFCR = DMA_Stream7_IT_MASK;
   \   00000086   0xF04F 0x503D      MOV      R0,#+792723456
   \   0000008A   0x....             LDR.N    R1,??DataTable5_1  ;; 0x40026008
   \   0000008C   0x6048             STR      R0,[R1, #+4]
   \   0000008E   0x4770             BX       LR
    254            }
    255            else if (DMAy_Streamx == DMA2_Stream0)
   \                     ??DMA_DeInit_7: (+1)
   \   00000090   0x....             LDR.N    R1,??DataTable5_12  ;; 0x40026410
   \   00000092   0x4288             CMP      R0,R1
   \   00000094   0xD103             BNE.N    ??DMA_DeInit_8
    256            {
    257              /* Reset interrupt pending bits for DMA2 Stream0 */
    258              DMA2->LIFCR = DMA_Stream0_IT_MASK;
   \   00000096   0x203D             MOVS     R0,#+61
   \   00000098   0x....             LDR.N    R1,??DataTable5_13  ;; 0x40026408
   \   0000009A   0x6008             STR      R0,[R1, #+0]
   \   0000009C   0x4770             BX       LR
    259            }
    260            else if (DMAy_Streamx == DMA2_Stream1)
   \                     ??DMA_DeInit_8: (+1)
   \   0000009E   0x....             LDR.N    R1,??DataTable5_14  ;; 0x40026428
   \   000000A0   0x4288             CMP      R0,R1
   \   000000A2   0xD104             BNE.N    ??DMA_DeInit_9
    261            {
    262              /* Reset interrupt pending bits for DMA2 Stream1 */
    263              DMA2->LIFCR = DMA_Stream1_IT_MASK;
   \   000000A4   0xF44F 0x6074      MOV      R0,#+3904
   \   000000A8   0x....             LDR.N    R1,??DataTable5_13  ;; 0x40026408
   \   000000AA   0x6008             STR      R0,[R1, #+0]
   \   000000AC   0x4770             BX       LR
    264            }
    265            else if (DMAy_Streamx == DMA2_Stream2)
   \                     ??DMA_DeInit_9: (+1)
   \   000000AE   0x....             LDR.N    R1,??DataTable5_15  ;; 0x40026440
   \   000000B0   0x4288             CMP      R0,R1
   \   000000B2   0xD104             BNE.N    ??DMA_DeInit_10
    266            {
    267              /* Reset interrupt pending bits for DMA2 Stream2 */
    268              DMA2->LIFCR = DMA_Stream2_IT_MASK;
   \   000000B4   0xF44F 0x1074      MOV      R0,#+3997696
   \   000000B8   0x....             LDR.N    R1,??DataTable5_13  ;; 0x40026408
   \   000000BA   0x6008             STR      R0,[R1, #+0]
   \   000000BC   0x4770             BX       LR
    269            }
    270            else if (DMAy_Streamx == DMA2_Stream3)
   \                     ??DMA_DeInit_10: (+1)
   \   000000BE   0x....             LDR.N    R1,??DataTable5_16  ;; 0x40026458
   \   000000C0   0x4288             CMP      R0,R1
   \   000000C2   0xD104             BNE.N    ??DMA_DeInit_11
    271            {
    272              /* Reset interrupt pending bits for DMA2 Stream3 */
    273              DMA2->LIFCR = DMA_Stream3_IT_MASK;
   \   000000C4   0xF04F 0x6074      MOV      R0,#+255852544
   \   000000C8   0x....             LDR.N    R1,??DataTable5_13  ;; 0x40026408
   \   000000CA   0x6008             STR      R0,[R1, #+0]
   \   000000CC   0x4770             BX       LR
    274            }
    275            else if (DMAy_Streamx == DMA2_Stream4)
   \                     ??DMA_DeInit_11: (+1)
   \   000000CE   0x....             LDR.N    R1,??DataTable5_17  ;; 0x40026470
   \   000000D0   0x4288             CMP      R0,R1
   \   000000D2   0xD103             BNE.N    ??DMA_DeInit_12
    276            {
    277              /* Reset interrupt pending bits for DMA2 Stream4 */
    278              DMA2->HIFCR = DMA_Stream4_IT_MASK;
   \   000000D4   0x....             LDR.N    R0,??DataTable5_6  ;; 0x2000003d
   \   000000D6   0x....             LDR.N    R1,??DataTable5_13  ;; 0x40026408
   \   000000D8   0x6048             STR      R0,[R1, #+4]
   \   000000DA   0x4770             BX       LR
    279            }
    280            else if (DMAy_Streamx == DMA2_Stream5)
   \                     ??DMA_DeInit_12: (+1)
   \   000000DC   0x....             LDR.N    R1,??DataTable5_18  ;; 0x40026488
   \   000000DE   0x4288             CMP      R0,R1
   \   000000E0   0xD103             BNE.N    ??DMA_DeInit_13
    281            {
    282              /* Reset interrupt pending bits for DMA2 Stream5 */
    283              DMA2->HIFCR = DMA_Stream5_IT_MASK;
   \   000000E2   0x....             LDR.N    R0,??DataTable5_8  ;; 0x20000f40
   \   000000E4   0x....             LDR.N    R1,??DataTable5_13  ;; 0x40026408
   \   000000E6   0x6048             STR      R0,[R1, #+4]
   \   000000E8   0x4770             BX       LR
    284            }
    285            else if (DMAy_Streamx == DMA2_Stream6)
   \                     ??DMA_DeInit_13: (+1)
   \   000000EA   0x....             LDR.N    R1,??DataTable5_19  ;; 0x400264a0
   \   000000EC   0x4288             CMP      R0,R1
   \   000000EE   0xD103             BNE.N    ??DMA_DeInit_14
    286            {
    287              /* Reset interrupt pending bits for DMA2 Stream6 */
    288              DMA2->HIFCR = DMA_Stream6_IT_MASK;
   \   000000F0   0x....             LDR.N    R0,??DataTable5_10  ;; 0x203d0000
   \   000000F2   0x....             LDR.N    R1,??DataTable5_13  ;; 0x40026408
   \   000000F4   0x6048             STR      R0,[R1, #+4]
   \   000000F6   0x4770             BX       LR
    289            }
    290            else 
    291            {
    292              if (DMAy_Streamx == DMA2_Stream7)
   \                     ??DMA_DeInit_14: (+1)
   \   000000F8   0x....             LDR.N    R1,??DataTable5_20  ;; 0x400264b8
   \   000000FA   0x4288             CMP      R0,R1
   \   000000FC   0xD103             BNE.N    ??DMA_DeInit_15
    293              {
    294                /* Reset interrupt pending bits for DMA2 Stream7 */
    295                DMA2->HIFCR = DMA_Stream7_IT_MASK;
   \   000000FE   0xF04F 0x503D      MOV      R0,#+792723456
   \   00000102   0x....             LDR.N    R1,??DataTable5_13  ;; 0x40026408
   \   00000104   0x6048             STR      R0,[R1, #+4]
    296              }
    297            }
    298          }
   \                     ??DMA_DeInit_15: (+1)
   \   00000106   0x4770             BX       LR               ;; return
    299          
    300          /**
    301            * @brief  Initializes the DMAy Streamx according to the specified parameters in 
    302            *         the DMA_InitStruct structure.
    303            * @note   Before calling this function, it is recommended to check that the Stream 
    304            *         is actually disabled using the function DMA_GetCmdStatus().  
    305            * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
    306            *         to 7 to select the DMA Stream.
    307            * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
    308            *         the configuration information for the specified DMA Stream.  
    309            * @retval None
    310            */

   \                                 In section .text, align 2, keep-with-next
    311          void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
    312          {
    313            uint32_t tmpreg = 0;
    314          
    315            /* Check the parameters */
    316            assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
    317            assert_param(IS_DMA_CHANNEL(DMA_InitStruct->DMA_Channel));
    318            assert_param(IS_DMA_DIRECTION(DMA_InitStruct->DMA_DIR));
    319            assert_param(IS_DMA_BUFFER_SIZE(DMA_InitStruct->DMA_BufferSize));
    320            assert_param(IS_DMA_PERIPHERAL_INC_STATE(DMA_InitStruct->DMA_PeripheralInc));
    321            assert_param(IS_DMA_MEMORY_INC_STATE(DMA_InitStruct->DMA_MemoryInc));
    322            assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(DMA_InitStruct->DMA_PeripheralDataSize));
    323            assert_param(IS_DMA_MEMORY_DATA_SIZE(DMA_InitStruct->DMA_MemoryDataSize));
    324            assert_param(IS_DMA_MODE(DMA_InitStruct->DMA_Mode));
    325            assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
    326            assert_param(IS_DMA_FIFO_MODE_STATE(DMA_InitStruct->DMA_FIFOMode));
    327            assert_param(IS_DMA_FIFO_THRESHOLD(DMA_InitStruct->DMA_FIFOThreshold));
    328            assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
    329            assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));
    330          
    331            /*------------------------- DMAy Streamx CR Configuration ------------------*/
    332            /* Get the DMAy_Streamx CR value */
    333            tmpreg = DMAy_Streamx->CR;
   \                     DMA_Init: (+1)
   \   00000000   0x6802             LDR      R2,[R0, #+0]
    334          
    335            /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
    336            tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
    337                                   DMA_SxCR_PL | DMA_SxCR_MSIZE | DMA_SxCR_PSIZE | \
    338                                   DMA_SxCR_MINC | DMA_SxCR_PINC | DMA_SxCR_CIRC | \
    339                                   DMA_SxCR_DIR));
    340          
    341            /* Configure DMAy Streamx: */
    342            /* Set CHSEL bits according to DMA_CHSEL value */
    343            /* Set DIR bits according to DMA_DIR value */
    344            /* Set PINC bit according to DMA_PeripheralInc value */
    345            /* Set MINC bit according to DMA_MemoryInc value */
    346            /* Set PSIZE bits according to DMA_PeripheralDataSize value */
    347            /* Set MSIZE bits according to DMA_MemoryDataSize value */
    348            /* Set CIRC bit according to DMA_Mode value */
    349            /* Set PL bits according to DMA_Priority value */
    350            /* Set MBURST bits according to DMA_MemoryBurst value */
    351            /* Set PBURST bits according to DMA_PeripheralBurst value */
    352            tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
    353                      DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
    354                      DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
    355                      DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
    356                      DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
    357          
    358            /* Write to DMAy Streamx CR register */
    359            DMAy_Streamx->CR = tmpreg;
   \   00000002   0x....             LDR.N    R3,??DataTable5_21  ;; 0xf01c803f
   \   00000004   0x401A             ANDS     R2,R3,R2
   \   00000006   0x680B             LDR      R3,[R1, #+0]
   \   00000008   0x431A             ORRS     R2,R3,R2
   \   0000000A   0x68CB             LDR      R3,[R1, #+12]
   \   0000000C   0x431A             ORRS     R2,R3,R2
   \   0000000E   0x694B             LDR      R3,[R1, #+20]
   \   00000010   0x431A             ORRS     R2,R3,R2
   \   00000012   0x698B             LDR      R3,[R1, #+24]
   \   00000014   0x431A             ORRS     R2,R3,R2
   \   00000016   0x69CB             LDR      R3,[R1, #+28]
   \   00000018   0x431A             ORRS     R2,R3,R2
   \   0000001A   0x6A0B             LDR      R3,[R1, #+32]
   \   0000001C   0x431A             ORRS     R2,R3,R2
   \   0000001E   0x6A4B             LDR      R3,[R1, #+36]
   \   00000020   0x431A             ORRS     R2,R3,R2
   \   00000022   0x6A8B             LDR      R3,[R1, #+40]
   \   00000024   0x431A             ORRS     R2,R3,R2
   \   00000026   0x6B4B             LDR      R3,[R1, #+52]
   \   00000028   0x431A             ORRS     R2,R3,R2
   \   0000002A   0x6B8B             LDR      R3,[R1, #+56]
   \   0000002C   0x431A             ORRS     R2,R3,R2
   \   0000002E   0x6002             STR      R2,[R0, #+0]
    360          
    361            /*------------------------- DMAy Streamx FCR Configuration -----------------*/
    362            /* Get the DMAy_Streamx FCR value */
    363            tmpreg = DMAy_Streamx->FCR;
   \   00000030   0x6942             LDR      R2,[R0, #+20]
    364          
    365            /* Clear DMDIS and FTH bits */
    366            tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
    367          
    368            /* Configure DMAy Streamx FIFO: 
    369              Set DMDIS bits according to DMA_FIFOMode value 
    370              Set FTH bits according to DMA_FIFOThreshold value */
    371            tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
    372          
    373            /* Write to DMAy Streamx CR */
    374            DMAy_Streamx->FCR = tmpreg;
   \   00000032   0x08D2             LSRS     R2,R2,#+3
   \   00000034   0x6ACB             LDR      R3,[R1, #+44]
   \   00000036   0xEA53 0x02C2      ORRS     R2,R3,R2, LSL #+3
   \   0000003A   0x6B0B             LDR      R3,[R1, #+48]
   \   0000003C   0x431A             ORRS     R2,R3,R2
   \   0000003E   0x6142             STR      R2,[R0, #+20]
    375          
    376            /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
    377            /* Write to DMAy Streamx NDTR register */
    378            DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
   \   00000040   0x690A             LDR      R2,[R1, #+16]
   \   00000042   0x6042             STR      R2,[R0, #+4]
    379          
    380            /*------------------------- DMAy Streamx PAR Configuration -----------------*/
    381            /* Write to DMAy Streamx PAR */
    382            DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
   \   00000044   0x684A             LDR      R2,[R1, #+4]
   \   00000046   0x6082             STR      R2,[R0, #+8]
    383          
    384            /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
    385            /* Write to DMAy Streamx M0AR */
    386            DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
   \   00000048   0x6889             LDR      R1,[R1, #+8]
   \   0000004A   0x60C1             STR      R1,[R0, #+12]
    387          }
   \   0000004C   0x4770             BX       LR               ;; return
    388          
    389          /**
    390            * @brief  Fills each DMA_InitStruct member with its default value.
    391            * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will 
    392            *         be initialized.
    393            * @retval None
    394            */

   \                                 In section .text, align 2, keep-with-next
    395          void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
    396          {
    397            /*-------------- Reset DMA init structure parameters values ----------------*/
    398            /* Initialize the DMA_Channel member */
    399            DMA_InitStruct->DMA_Channel = 0;
   \                     DMA_StructInit: (+1)
   \   00000000   0x2100             MOVS     R1,#+0
   \   00000002   0x6001             STR      R1,[R0, #+0]
    400          
    401            /* Initialize the DMA_PeripheralBaseAddr member */
    402            DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
   \   00000004   0x6041             STR      R1,[R0, #+4]
    403          
    404            /* Initialize the DMA_Memory0BaseAddr member */
    405            DMA_InitStruct->DMA_Memory0BaseAddr = 0;
   \   00000006   0x6081             STR      R1,[R0, #+8]
    406          
    407            /* Initialize the DMA_DIR member */
    408            DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralToMemory;
   \   00000008   0x60C1             STR      R1,[R0, #+12]
    409          
    410            /* Initialize the DMA_BufferSize member */
    411            DMA_InitStruct->DMA_BufferSize = 0;
   \   0000000A   0x6101             STR      R1,[R0, #+16]
    412          
    413            /* Initialize the DMA_PeripheralInc member */
    414            DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
   \   0000000C   0x6141             STR      R1,[R0, #+20]
    415          
    416            /* Initialize the DMA_MemoryInc member */
    417            DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
   \   0000000E   0x6181             STR      R1,[R0, #+24]
    418          
    419            /* Initialize the DMA_PeripheralDataSize member */
    420            DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
   \   00000010   0x61C1             STR      R1,[R0, #+28]
    421          
    422            /* Initialize the DMA_MemoryDataSize member */
    423            DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
   \   00000012   0x6201             STR      R1,[R0, #+32]
    424          
    425            /* Initialize the DMA_Mode member */
    426            DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
   \   00000014   0x6241             STR      R1,[R0, #+36]
    427          
    428            /* Initialize the DMA_Priority member */
    429            DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
   \   00000016   0x6281             STR      R1,[R0, #+40]
    430          
    431            /* Initialize the DMA_FIFOMode member */
    432            DMA_InitStruct->DMA_FIFOMode = DMA_FIFOMode_Disable;
   \   00000018   0x62C1             STR      R1,[R0, #+44]
    433          
    434            /* Initialize the DMA_FIFOThreshold member */
    435            DMA_InitStruct->DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
   \   0000001A   0x6301             STR      R1,[R0, #+48]
    436          
    437            /* Initialize the DMA_MemoryBurst member */
    438            DMA_InitStruct->DMA_MemoryBurst = DMA_MemoryBurst_Single;
   \   0000001C   0x6341             STR      R1,[R0, #+52]
    439          
    440            /* Initialize the DMA_PeripheralBurst member */
    441            DMA_InitStruct->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
   \   0000001E   0x6381             STR      R1,[R0, #+56]
    442          }
   \   00000020   0x4770             BX       LR               ;; return
    443          
    444          /**
    445            * @brief  Enables or disables the specified DMAy Streamx.
    446            * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
    447            *         to 7 to select the DMA Stream.
    448            * @param  NewState: new state of the DMAy Streamx. 
    449            *          This parameter can be: ENABLE or DISABLE.
    450            *
    451            * @note  This function may be used to perform Pause-Resume operation. When a
    452            *        transfer is ongoing, calling this function to disable the Stream will
    453            *        cause the transfer to be paused. All configuration registers and the
    454            *        number of remaining data will be preserved. When calling again this
    455            *        function to re-enable the Stream, the transfer will be resumed from
    456            *        the point where it was paused.          
    457            *    
    458            * @note  After configuring the DMA Stream (DMA_Init() function) and enabling the
    459            *        stream, it is recommended to check (or wait until) the DMA Stream is
    460            *        effectively enabled. A Stream may remain disabled if a configuration 
    461            *        parameter is wrong.
    462            *        After disabling a DMA Stream, it is also recommended to check (or wait
    463            *        until) the DMA Stream is effectively disabled. If a Stream is disabled 
    464            *        while a data transfer is ongoing, the current data will be transferred
    465            *        and the Stream will be effectively disabled only after the transfer of
    466            *        this single data is finished.            
    467            *    
    468            * @retval None
    469            */

   \                                 In section .text, align 2, keep-with-next
    470          void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
    471          {
    472            /* Check the parameters */
    473            assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
    474            assert_param(IS_FUNCTIONAL_STATE(NewState));
    475          
    476            if (NewState != DISABLE)
   \                     DMA_Cmd: (+1)
   \   00000000   0x2900             CMP      R1,#+0
   \   00000002   0x6801             LDR      R1,[R0, #+0]
   \   00000004   0xD003             BEQ.N    ??DMA_Cmd_0
    477            {
    478              /* Enable the selected DMAy Streamx by setting EN bit */
    479              DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
   \   00000006   0xF041 0x0101      ORR      R1,R1,#0x1
   \   0000000A   0x6001             STR      R1,[R0, #+0]
   \   0000000C   0x4770             BX       LR
    480            }
    481            else
    482            {
    483              /* Disable the selected DMAy Streamx by clearing EN bit */
    484              DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
   \                     ??DMA_Cmd_0: (+1)
   \   0000000E   0x0849             LSRS     R1,R1,#+1
   \   00000010   0x0049             LSLS     R1,R1,#+1
   \   00000012   0x6001             STR      R1,[R0, #+0]
    485            }
    486          }
   \   00000014   0x4770             BX       LR               ;; return
    487          
    488          /**
    489            * @brief  Configures, when the PINC (Peripheral Increment address mode) bit is
    490            *         set, if the peripheral address should be incremented with the data 
    491            *         size (configured with PSIZE bits) or by a fixed offset equal to 4
    492            *         (32-bit aligned addresses).
    493            *   
    494            * @note   This function has no effect if the Peripheral Increment mode is disabled.
    495            *     
    496            * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
    497            *          to 7 to select the DMA Stream.
    498            * @param  DMA_Pincos: specifies the Peripheral increment offset size.
    499            *          This parameter can be one of the following values:
    500            *            @arg DMA_PINCOS_Psize: Peripheral address increment is done  
    501            *                                   accordingly to PSIZE parameter.
    502            *            @arg DMA_PINCOS_WordAligned: Peripheral address increment offset is 
    503            *                                         fixed to 4 (32-bit aligned addresses). 
    504            * @retval None
    505            */

   \                                 In section .text, align 2, keep-with-next
    506          void DMA_PeriphIncOffsetSizeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_Pincos)
    507          {
    508            /* Check the parameters */
    509            assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
    510            assert_param(IS_DMA_PINCOS_SIZE(DMA_Pincos));
    511          
    512            /* Check the needed Peripheral increment offset */
    513            if(DMA_Pincos != DMA_PINCOS_Psize)
   \                     DMA_PeriphIncOffsetSizeConfig: (+1)
   \   00000000   0x2900             CMP      R1,#+0
   \   00000002   0x6801             LDR      R1,[R0, #+0]
   \   00000004   0xD003             BEQ.N    ??DMA_PeriphIncOffsetSizeConfig_0
    514            {
    515              /* Configure DMA_SxCR_PINCOS bit with the input parameter */
    516              DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PINCOS;     
   \   00000006   0xF441 0x4100      ORR      R1,R1,#0x8000
   \   0000000A   0x6001             STR      R1,[R0, #+0]
   \   0000000C   0x4770             BX       LR
    517            }
    518            else
    519            {
    520              /* Clear the PINCOS bit: Peripheral address incremented according to PSIZE */
    521              DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PINCOS;    
   \                     ??DMA_PeriphIncOffsetSizeConfig_0: (+1)
   \   0000000E   0xF421 0x4100      BIC      R1,R1,#0x8000
   \   00000012   0x6001             STR      R1,[R0, #+0]
    522            }
    523          }
   \   00000014   0x4770             BX       LR               ;; return
    524          
    525          /**
    526            * @brief  Configures, when the DMAy Streamx is disabled, the flow controller for
    527            *         the next transactions (Peripheral or Memory).
    528            *       
    529            * @note   Before enabling this feature, check if the used peripheral supports 
    530            *         the Flow Controller mode or not.    
    531            *  
    532            * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
    533            *          to 7 to select the DMA Stream.
    534            * @param  DMA_FlowCtrl: specifies the DMA flow controller.
    535            *          This parameter can be one of the following values:
    536            *            @arg DMA_FlowCtrl_Memory: DMAy_Streamx transactions flow controller is 
    537            *                                      the DMA controller.
    538            *            @arg DMA_FlowCtrl_Peripheral: DMAy_Streamx transactions flow controller 
    539            *                                          is the peripheral.    
    540            * @retval None
    541            */

   \                                 In section .text, align 2, keep-with-next
    542          void DMA_FlowControllerConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FlowCtrl)
    543          {
    544            /* Check the parameters */
    545            assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
    546            assert_param(IS_DMA_FLOW_CTRL(DMA_FlowCtrl));
    547          
    548            /* Check the needed flow controller  */
    549            if(DMA_FlowCtrl != DMA_FlowCtrl_Memory)
   \                     DMA_FlowControllerConfig: (+1)
   \   00000000   0x2900             CMP      R1,#+0
   \   00000002   0x6801             LDR      R1,[R0, #+0]
   \   00000004   0xD003             BEQ.N    ??DMA_FlowControllerConfig_0
    550            {
    551              /* Configure DMA_SxCR_PFCTRL bit with the input parameter */
    552              DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PFCTRL;   
   \   00000006   0xF041 0x0120      ORR      R1,R1,#0x20
   \   0000000A   0x6001             STR      R1,[R0, #+0]
   \   0000000C   0x4770             BX       LR
    553            }
    554            else
    555            {
    556              /* Clear the PFCTRL bit: Memory is the flow controller */
    557              DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PFCTRL;    
   \                     ??DMA_FlowControllerConfig_0: (+1)
   \   0000000E   0xF06F 0x0220      MVN      R2,#+32
   \   00000012   0x4011             ANDS     R1,R2,R1
   \   00000014   0x6001             STR      R1,[R0, #+0]
    558            }
    559          }
   \   00000016   0x4770             BX       LR               ;; return
    560          /**
    561            * @}
    562            */
    563          
    564          /** @defgroup DMA_Group2 Data Counter functions
    565           *  @brief   Data Counter functions 
    566           *
    567          @verbatim   
    568           ===============================================================================
    569                                     Data Counter functions
    570           ===============================================================================  
    571          
    572            This subsection provides function allowing to configure and read the buffer size
    573            (number of data to be transferred). 
    574          
    575            The DMA data counter can be written only when the DMA Stream is disabled 
    576            (ie. after transfer complete event).
    577          
    578            The following function can be used to write the Stream data counter value:
    579              - void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter);
    580          
    581          @note It is advised to use this function rather than DMA_Init() in situations where
    582                only the Data buffer needs to be reloaded.
    583          
    584          @note If the Source and Destination Data Sizes are different, then the value written in
    585                data counter, expressing the number of transfers, is relative to the number of 
    586                transfers from the Peripheral point of view.
    587                ie. If Memory data size is Word, Peripheral data size is Half-Words, then the value
    588                to be configured in the data counter is the number of Half-Words to be transferred
    589                from/to the peripheral.
    590          
    591            The DMA data counter can be read to indicate the number of remaining transfers for
    592            the relative DMA Stream. This counter is decremented at the end of each data 
    593            transfer and when the transfer is complete: 
    594             - If Normal mode is selected: the counter is set to 0.
    595             - If Circular mode is selected: the counter is reloaded with the initial value
    596               (configured before enabling the DMA Stream)
    597             
    598            The following function can be used to read the Stream data counter value:
    599               - uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx);
    600          
    601          @endverbatim
    602            * @{
    603            */
    604          
    605          /**
    606            * @brief  Writes the number of data units to be transferred on the DMAy Streamx.
    607            * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
    608            *          to 7 to select the DMA Stream.
    609            * @param  Counter: Number of data units to be transferred (from 0 to 65535) 
    610            *          Number of data items depends only on the Peripheral data format.
    611            *            
    612            * @note   If Peripheral data format is Bytes: number of data units is equal 
    613            *         to total number of bytes to be transferred.
    614            *           
    615            * @note   If Peripheral data format is Half-Word: number of data units is  
    616            *         equal to total number of bytes to be transferred / 2.
    617            *           
    618            * @note   If Peripheral data format is Word: number of data units is equal 
    619            *         to total  number of bytes to be transferred / 4.
    620            *      
    621            * @note   In Memory-to-Memory transfer mode, the memory buffer pointed by 
    622            *         DMAy_SxPAR register is considered as Peripheral.
    623            *      
    624            * @retval The number of remaining data units in the current DMAy Streamx transfer.
    625            */

   \                                 In section .text, align 2, keep-with-next
    626          void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter)
    627          {
    628            /* Check the parameters */
    629            assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
    630          
    631            /* Write the number of data units to be transferred */
    632            DMAy_Streamx->NDTR = (uint16_t)Counter;
   \                     DMA_SetCurrDataCounter: (+1)
   \   00000000   0x6041             STR      R1,[R0, #+4]
    633          }
   \   00000002   0x4770             BX       LR               ;; return
    634          
    635          /**
    636            * @brief  Returns the number of remaining data units in the current DMAy Streamx transfer.
    637            * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
    638            *          to 7 to select the DMA Stream.
    639            * @retval The number of remaining data units in the current DMAy Streamx transfer.
    640            */

   \                                 In section .text, align 2, keep-with-next
    641          uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx)
    642          {
    643            /* Check the parameters */
    644            assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
    645          
    646            /* Return the number of remaining data units for DMAy Streamx */
    647            return ((uint16_t)(DMAy_Streamx->NDTR));
   \                     DMA_GetCurrDataCounter: (+1)
   \   00000000   0x6840             LDR      R0,[R0, #+4]
   \   00000002   0xB280             UXTH     R0,R0
   \   00000004   0x4770             BX       LR               ;; return
    648          }
    649          /**
    650            * @}
    651            */
    652          
    653          /** @defgroup DMA_Group3 Double Buffer mode functions
    654           *  @brief   Double Buffer mode functions 
    655           *
    656          @verbatim   
    657           ===============================================================================
    658                                   Double Buffer mode functions
    659           ===============================================================================  
    660          
    661            This subsection provides function allowing to configure and control the double 
    662            buffer mode parameters.
    663            
    664            The Double Buffer mode can be used only when Circular mode is enabled.
    665            The Double Buffer mode cannot be used when transferring data from Memory to Memory.
    666            
    667            The Double Buffer mode allows to set two different Memory addresses from/to which
    668            the DMA controller will access alternatively (after completing transfer to/from target
    669            memory 0, it will start transfer to/from target memory 1).
    670            This allows to reduce software overhead for double buffering and reduce the CPU
    671            access time.
    672          
    673            Two functions must be called before calling the DMA_Init() function:
    674             - void DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t Memory1BaseAddr,
    675                                          uint32_t DMA_CurrentMemory);
    676             - void DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState);
    677             
    678            DMA_DoubleBufferModeConfig() is called to configure the Memory 1 base address and the first
    679            Memory target from/to which the transfer will start after enabling the DMA Stream.
    680            Then DMA_DoubleBufferModeCmd() must be called to enable the Double Buffer mode (or disable 
    681            it when it should not be used).
    682            
    683             
    684            Two functions can be called dynamically when the transfer is ongoing (or when the DMA Stream is 
    685            stopped) to modify on of the target Memories addresses or to check wich Memory target is currently
    686             used:
    687              - void DMA_MemoryTargetConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t MemoryBaseAddr,
    688                                      uint32_t DMA_MemoryTarget);
    689              - uint32_t DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef* DMAy_Streamx);
    690          
    691            DMA_MemoryTargetConfig() can be called to modify the base address of one of the two target Memories.
    692            The Memory of which the base address will be modified must not be currently be used by the DMA Stream
    693            (ie. if the DMA Stream is currently transferring from Memory 1 then you can only modify base address
    694            of target Memory 0 and vice versa).
    695            To check this condition, it is recommended to use the function DMA_GetCurrentMemoryTarget() which
    696            returns the index of the Memory target currently in use by the DMA Stream.
    697          
    698          @endverbatim
    699            * @{
    700            */
    701            
    702          /**
    703            * @brief  Configures, when the DMAy Streamx is disabled, the double buffer mode 
    704            *         and the current memory target.
    705            * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
    706            *          to 7 to select the DMA Stream.
    707            * @param  Memory1BaseAddr: the base address of the second buffer (Memory 1)  
    708            * @param  DMA_CurrentMemory: specifies which memory will be first buffer for
    709            *         the transactions when the Stream will be enabled. 
    710            *          This parameter can be one of the following values:
    711            *            @arg DMA_Memory_0: Memory 0 is the current buffer.
    712            *            @arg DMA_Memory_1: Memory 1 is the current buffer.  
    713            *       
    714            * @note   Memory0BaseAddr is set by the DMA structure configuration in DMA_Init().
    715            *   
    716            * @retval None
    717            */

   \                                 In section .text, align 2, keep-with-next
    718          void DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t Memory1BaseAddr,
    719                                          uint32_t DMA_CurrentMemory)
    720          {  
    721            /* Check the parameters */
    722            assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
    723            assert_param(IS_DMA_CURRENT_MEM(DMA_CurrentMemory));
    724          
    725            if (DMA_CurrentMemory != DMA_Memory_0)
   \                     DMA_DoubleBufferModeConfig: (+1)
   \   00000000   0x2A00             CMP      R2,#+0
   \   00000002   0x6802             LDR      R2,[R0, #+0]
   \   00000004   0xD003             BEQ.N    ??DMA_DoubleBufferModeConfig_0
    726            {
    727              /* Set Memory 1 as current memory address */
    728              DMAy_Streamx->CR |= (uint32_t)(DMA_SxCR_CT);    
   \   00000006   0xF442 0x2200      ORR      R2,R2,#0x80000
   \   0000000A   0x6002             STR      R2,[R0, #+0]
   \   0000000C   0xE002             B.N      ??DMA_DoubleBufferModeConfig_1
    729            }
    730            else
    731            {
    732              /* Set Memory 0 as current memory address */
    733              DMAy_Streamx->CR &= ~(uint32_t)(DMA_SxCR_CT);    
   \                     ??DMA_DoubleBufferModeConfig_0: (+1)
   \   0000000E   0xF422 0x2200      BIC      R2,R2,#0x80000
   \   00000012   0x6002             STR      R2,[R0, #+0]
    734            }
    735          
    736            /* Write to DMAy Streamx M1AR */
    737            DMAy_Streamx->M1AR = Memory1BaseAddr;
   \                     ??DMA_DoubleBufferModeConfig_1: (+1)
   \   00000014   0x6101             STR      R1,[R0, #+16]
    738          }
   \   00000016   0x4770             BX       LR               ;; return
    739          
    740          /**
    741            * @brief  Enables or disables the double buffer mode for the selected DMA stream.
    742            * @note   This function can be called only when the DMA Stream is disabled.  
    743            * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
    744            *          to 7 to select the DMA Stream.
    745            * @param  NewState: new state of the DMAy Streamx double buffer mode. 
    746            *          This parameter can be: ENABLE or DISABLE.
    747            * @retval None
    748            */

   \                                 In section .text, align 2, keep-with-next
    749          void DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
    750          {  
    751            /* Check the parameters */
    752            assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
    753            assert_param(IS_FUNCTIONAL_STATE(NewState));
    754          
    755            /* Configure the Double Buffer mode */
    756            if (NewState != DISABLE)
   \                     DMA_DoubleBufferModeCmd: (+1)
   \   00000000   0x2900             CMP      R1,#+0
   \   00000002   0x6801             LDR      R1,[R0, #+0]
   \   00000004   0xD003             BEQ.N    ??DMA_DoubleBufferModeCmd_0
    757            {
    758              /* Enable the Double buffer mode */
    759              DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_DBM;
   \   00000006   0xF441 0x2180      ORR      R1,R1,#0x40000
   \   0000000A   0x6001             STR      R1,[R0, #+0]
   \   0000000C   0x4770             BX       LR
    760            }
    761            else
    762            {
    763              /* Disable the Double buffer mode */
    764              DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_DBM;
   \                     ??DMA_DoubleBufferModeCmd_0: (+1)
   \   0000000E   0xF421 0x2180      BIC      R1,R1,#0x40000
   \   00000012   0x6001             STR      R1,[R0, #+0]
    765            }
    766          }
   \   00000014   0x4770             BX       LR               ;; return
    767          
    768          /**
    769            * @brief  Configures the Memory address for the next buffer transfer in double
    770            *         buffer mode (for dynamic use). This function can be called when the
    771            *         DMA Stream is enabled and when the transfer is ongoing.  
    772            * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
    773            *          to 7 to select the DMA Stream.
    774            * @param  MemoryBaseAddr: The base address of the target memory buffer
    775            * @param  DMA_MemoryTarget: Next memory target to be used. 
    776            *         This parameter can be one of the following values:
    777            *            @arg DMA_Memory_0: To use the memory address 0
    778            *            @arg DMA_Memory_1: To use the memory address 1
    779            * 
    780            * @note    It is not allowed to modify the Base Address of a target Memory when
    781            *          this target is involved in the current transfer. ie. If the DMA Stream
    782            *          is currently transferring to/from Memory 1, then it not possible to
    783            *          modify Base address of Memory 1, but it is possible to modify Base
    784            *          address of Memory 0.
    785            *          To know which Memory is currently used, you can use the function
    786            *          DMA_GetCurrentMemoryTarget().             
    787            *  
    788            * @retval None
    789            */

   \                                 In section .text, align 2, keep-with-next
    790          void DMA_MemoryTargetConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t MemoryBaseAddr,
    791                                     uint32_t DMA_MemoryTarget)
    792          {
    793            /* Check the parameters */
    794            assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
    795            assert_param(IS_DMA_CURRENT_MEM(DMA_MemoryTarget));
    796              
    797            /* Check the Memory target to be configured */
    798            if (DMA_MemoryTarget != DMA_Memory_0)
   \                     DMA_MemoryTargetConfig: (+1)
   \   00000000   0x2A00             CMP      R2,#+0
   \   00000002   0xD001             BEQ.N    ??DMA_MemoryTargetConfig_0
    799            {
    800              /* Write to DMAy Streamx M1AR */
    801              DMAy_Streamx->M1AR = MemoryBaseAddr;    
   \   00000004   0x6101             STR      R1,[R0, #+16]
   \   00000006   0x4770             BX       LR
    802            }  
    803            else
    804            {
    805              /* Write to DMAy Streamx M0AR */
    806              DMAy_Streamx->M0AR = MemoryBaseAddr;  
   \                     ??DMA_MemoryTargetConfig_0: (+1)
   \   00000008   0x60C1             STR      R1,[R0, #+12]
    807            }
    808          }
   \   0000000A   0x4770             BX       LR               ;; return
    809          
    810          /**
    811            * @brief  Returns the current memory target used by double buffer transfer.
    812            * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
    813            *          to 7 to select the DMA Stream.
    814            * @retval The memory target number: 0 for Memory0 or 1 for Memory1. 
    815            */

   \                                 In section .text, align 2, keep-with-next
    816          uint32_t DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef* DMAy_Streamx)
    817          {
    818            uint32_t tmp = 0;
    819            
    820            /* Check the parameters */
    821            assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
    822          
    823            /* Get the current memory target */
    824            if ((DMAy_Streamx->CR & DMA_SxCR_CT) != 0)
   \                     DMA_GetCurrentMemoryTarget: (+1)
   \   00000000   0x6800             LDR      R0,[R0, #+0]
    825            {
    826              /* Current memory buffer used is Memory 1 */
    827              tmp = 1;
    828            }  
    829            else
    830            {
    831              /* Current memory buffer used is Memory 0 */
    832              tmp = 0;    
   \   00000002   0x0CC0             LSRS     R0,R0,#+19
   \   00000004   0xF000 0x0001      AND      R0,R0,#0x1
    833            }
    834            return tmp;
   \   00000008   0x4770             BX       LR               ;; return
    835          }
    836          /**
    837            * @}
    838            */
    839          
    840          /** @defgroup DMA_Group4 Interrupts and flags management functions
    841           *  @brief   Interrupts and flags management functions 
    842           *
    843          @verbatim   
    844           ===============================================================================
    845                            Interrupts and flags management functions
    846           ===============================================================================  
    847          
    848            This subsection provides functions allowing to
    849             - Check the DMA enable status
    850             - Check the FIFO status 
    851             - Configure the DMA Interrupts sources and check or clear the flags or pending bits status.   
    852             
    853           1. DMA Enable status:
    854             After configuring the DMA Stream (DMA_Init() function) and enabling the stream,
    855             it is recommended to check (or wait until) the DMA Stream is effectively enabled.
    856             A Stream may remain disabled if a configuration parameter is wrong.
    857             After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA
    858             Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, 
    859             the current data will be transferred and the Stream will be effectively disabled only after
    860             this data transfer completion.
    861             To monitor this state it is possible to use the following function:
    862               - FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx); 
    863           
    864           2. FIFO Status:
    865             It is possible to monitor the FIFO status when a transfer is ongoing using the following 
    866             function:
    867               - uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef* DMAy_Streamx); 
    868           
    869           3. DMA Interrupts and Flags:
    870            The user should identify which mode will be used in his application to manage the
    871            DMA controller events: Polling mode or Interrupt mode. 
    872              
    873            Polling Mode
    874            =============
    875              Each DMA stream can be managed through 4 event Flags:
    876              (x : DMA Stream number )
    877                 1. DMA_FLAG_FEIFx  : to indicate that a FIFO Mode Transfer Error event occurred.
    878                 2. DMA_FLAG_DMEIFx : to indicate that a Direct Mode Transfer Error event occurred.
    879                 3. DMA_FLAG_TEIFx  : to indicate that a Transfer Error event occurred.
    880                 4. DMA_FLAG_HTIFx  : to indicate that a Half-Transfer Complete event occurred.
    881                 5. DMA_FLAG_TCIFx  : to indicate that a Transfer Complete event occurred .       
    882          
    883             In this Mode it is advised to use the following functions:
    884                - FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);
    885                - void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);
    886          
    887            Interrupt Mode
    888            ===============
    889              Each DMA Stream can be managed through 4 Interrupts:
    890          
    891              Interrupt Source
    892              ----------------
    893                 1. DMA_IT_FEIFx  : specifies the interrupt source for the  FIFO Mode Transfer Error event.
    894                 2. DMA_IT_DMEIFx : specifies the interrupt source for the Direct Mode Transfer Error event.
    895                 3. DMA_IT_TEIFx  : specifies the interrupt source for the Transfer Error event.
    896                 4. DMA_IT_HTIFx  : specifies the interrupt source for the Half-Transfer Complete event.
    897                 5. DMA_IT_TCIFx  : specifies the interrupt source for the a Transfer Complete event. 
    898               
    899            In this Mode it is advised to use the following functions:
    900               - void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState);
    901               - ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);
    902               - void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);
    903          
    904          @endverbatim
    905            * @{
    906            */
    907          
    908          /**
    909            * @brief  Returns the status of EN bit for the specified DMAy Streamx.
    910            * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
    911            *          to 7 to select the DMA Stream.
    912            *   
    913            * @note    After configuring the DMA Stream (DMA_Init() function) and enabling
    914            *          the stream, it is recommended to check (or wait until) the DMA Stream
    915            *          is effectively enabled. A Stream may remain disabled if a configuration
    916            *          parameter is wrong.
    917            *          After disabling a DMA Stream, it is also recommended to check (or wait 
    918            *          until) the DMA Stream is effectively disabled. If a Stream is disabled
    919            *          while a data transfer is ongoing, the current data will be transferred
    920            *          and the Stream will be effectively disabled only after the transfer
    921            *          of this single data is finished.  
    922            *      
    923            * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
    924            */

   \                                 In section .text, align 2, keep-with-next
    925          FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
    926          {
    927            FunctionalState state = DISABLE;
    928          
    929            /* Check the parameters */
    930            assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
    931          
    932            if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
   \                     DMA_GetCmdStatus: (+1)
   \   00000000   0x6800             LDR      R0,[R0, #+0]
    933            {
    934              /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    935              state = ENABLE;
    936            }
    937            else
    938            {
    939              /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
    940                  all transfers are complete) */
    941              state = DISABLE;
   \   00000002   0xF000 0x0001      AND      R0,R0,#0x1
    942            }
    943            return state;
   \   00000006   0x4770             BX       LR               ;; return
    944          }
    945          
    946          /**
    947            * @brief  Returns the current DMAy Streamx FIFO filled level.
    948            * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0 
    949            *         to 7 to select the DMA Stream.
    950            * @retval The FIFO filling state.
    951            *           - DMA_FIFOStatus_Less1QuarterFull: when FIFO is less than 1 quarter-full 
    952            *                                               and not empty.
    953            *           - DMA_FIFOStatus_1QuarterFull: if more than 1 quarter-full.
    954            *           - DMA_FIFOStatus_HalfFull: if more than 1 half-full.
    955            *           - DMA_FIFOStatus_3QuartersFull: if more than 3 quarters-full.
    956            *           - DMA_FIFOStatus_Empty: when FIFO is empty
    957            *           - DMA_FIFOStatus_Full: when FIFO is full
    958            */

   \                                 In section .text, align 2, keep-with-next
    959          uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef* DMAy_Streamx)
    960          {
    961            uint32_t tmpreg = 0;
    962           
    963            /* Check the parameters */
    964            assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
    965            
    966            /* Get the FIFO level bits */
    967            tmpreg = (uint32_t)((DMAy_Streamx->FCR & DMA_SxFCR_FS));
   \                     DMA_GetFIFOStatus: (+1)
   \   00000000   0x6940             LDR      R0,[R0, #+20]
   \   00000002   0xF000 0x0038      AND      R0,R0,#0x38
    968            
    969            return tmpreg;
   \   00000006   0x4770             BX       LR               ;; return
    970          }
    971          
    972          /**
    973            * @brief  Checks whether the specified DMAy Streamx flag is set or not.
    974            * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
    975            *          to 7 to select the DMA Stream.
    976            * @param  DMA_FLAG: specifies the flag to check.
    977            *          This parameter can be one of the following values:
    978            *            @arg DMA_FLAG_TCIFx:  Streamx transfer complete flag
    979            *            @arg DMA_FLAG_HTIFx:  Streamx half transfer complete flag
    980            *            @arg DMA_FLAG_TEIFx:  Streamx transfer error flag
    981            *            @arg DMA_FLAG_DMEIFx: Streamx direct mode error flag
    982            *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
    983            *         Where x can be 0 to 7 to select the DMA Stream.
    984            * @retval The new state of DMA_FLAG (SET or RESET).
    985            */

   \                                 In section .text, align 2, keep-with-next
    986          FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
    987          {
    988            FlagStatus bitstatus = RESET;
   \                     DMA_GetFlagStatus: (+1)
   \   00000000   0x2200             MOVS     R2,#+0
    989            DMA_TypeDef* DMAy;
    990            uint32_t tmpreg = 0;
    991          
    992            /* Check the parameters */
    993            assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
    994            assert_param(IS_DMA_GET_FLAG(DMA_FLAG));
    995          
    996            /* Determine the DMA to which belongs the stream */
    997            if (DMAy_Streamx < DMA2_Stream0)
   \   00000002   0x....             LDR.N    R3,??DataTable5_12  ;; 0x40026410
   \   00000004   0x4298             CMP      R0,R3
   \   00000006   0xD201             BCS.N    ??DMA_GetFlagStatus_0
    998            {
    999              /* DMAy_Streamx belongs to DMA1 */
   1000              DMAy = DMA1; 
   \   00000008   0x....             LDR.N    R0,??DataTable5_22  ;; 0x40026000
   \   0000000A   0xE000             B.N      ??DMA_GetFlagStatus_1
   1001            } 
   1002            else 
   1003            {
   1004              /* DMAy_Streamx belongs to DMA2 */
   1005              DMAy = DMA2; 
   \                     ??DMA_GetFlagStatus_0: (+1)
   \   0000000C   0x....             LDR.N    R0,??DataTable5_23  ;; 0x40026400
   1006            }
   1007          
   1008            /* Check if the flag is in HISR or LISR */
   1009            if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
   \                     ??DMA_GetFlagStatus_1: (+1)
   \   0000000E   0x008B             LSLS     R3,R1,#+2
   \   00000010   0xD501             BPL.N    ??DMA_GetFlagStatus_2
   1010            {
   1011              /* Get DMAy HISR register value */
   1012              tmpreg = DMAy->HISR;
   \   00000012   0x6840             LDR      R0,[R0, #+4]
   \   00000014   0xE000             B.N      ??DMA_GetFlagStatus_3
   1013            }
   1014            else
   1015            {
   1016              /* Get DMAy LISR register value */
   1017              tmpreg = DMAy->LISR;
   \                     ??DMA_GetFlagStatus_2: (+1)
   \   00000016   0x6800             LDR      R0,[R0, #+0]
   1018            }   
   1019           
   1020            /* Mask the reserved bits */
   1021            tmpreg &= (uint32_t)RESERVED_MASK;
   1022          
   1023            /* Check the status of the specified DMA flag */
   1024            if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
   \                     ??DMA_GetFlagStatus_3: (+1)
   \   00000018   0x4008             ANDS     R0,R1,R0
   \   0000001A   0x....             LDR.N    R1,??DataTable5_24  ;; 0xf7d0f7d
   \   0000001C   0x4208             TST      R0,R1
   \   0000001E   0xD000             BEQ.N    ??DMA_GetFlagStatus_4
   1025            {
   1026              /* DMA_FLAG is set */
   1027              bitstatus = SET;
   \   00000020   0x2201             MOVS     R2,#+1
   1028            }
   1029            else
   1030            {
   1031              /* DMA_FLAG is reset */
   1032              bitstatus = RESET;
   1033            }
   1034          
   1035            /* Return the DMA_FLAG status */
   1036            return  bitstatus;
   \                     ??DMA_GetFlagStatus_4: (+1)
   \   00000022   0x4610             MOV      R0,R2
   \   00000024   0x4770             BX       LR               ;; return
   1037          }
   1038          
   1039          /**
   1040            * @brief  Clears the DMAy Streamx's pending flags.
   1041            * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
   1042            *          to 7 to select the DMA Stream.
   1043            * @param  DMA_FLAG: specifies the flag to clear.
   1044            *          This parameter can be any combination of the following values:
   1045            *            @arg DMA_FLAG_TCIFx:  Streamx transfer complete flag
   1046            *            @arg DMA_FLAG_HTIFx:  Streamx half transfer complete flag
   1047            *            @arg DMA_FLAG_TEIFx:  Streamx transfer error flag
   1048            *            @arg DMA_FLAG_DMEIFx: Streamx direct mode error flag
   1049            *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
   1050            *         Where x can be 0 to 7 to select the DMA Stream.   
   1051            * @retval None
   1052            */

   \                                 In section .text, align 2, keep-with-next
   1053          void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
   1054          {
   1055            DMA_TypeDef* DMAy;
   1056          
   1057            /* Check the parameters */
   1058            assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
   1059            assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));
   1060          
   1061            /* Determine the DMA to which belongs the stream */
   1062            if (DMAy_Streamx < DMA2_Stream0)
   \                     DMA_ClearFlag: (+1)
   \   00000000   0x....             LDR.N    R2,??DataTable5_12  ;; 0x40026410
   \   00000002   0x4290             CMP      R0,R2
   \   00000004   0xD201             BCS.N    ??DMA_ClearFlag_0
   1063            {
   1064              /* DMAy_Streamx belongs to DMA1 */
   1065              DMAy = DMA1; 
   \   00000006   0x....             LDR.N    R0,??DataTable5_22  ;; 0x40026000
   \   00000008   0xE000             B.N      ??DMA_ClearFlag_1
   1066            } 
   1067            else 
   1068            {
   1069              /* DMAy_Streamx belongs to DMA2 */
   1070              DMAy = DMA2; 
   \                     ??DMA_ClearFlag_0: (+1)
   \   0000000A   0x....             LDR.N    R0,??DataTable5_23  ;; 0x40026400
   \                     ??DMA_ClearFlag_1: (+1)
   \   0000000C   0x....             LDR.N    R2,??DataTable5_24  ;; 0xf7d0f7d
   \   0000000E   0x400A             ANDS     R2,R2,R1
   \   00000010   0x0089             LSLS     R1,R1,#+2
   \   00000012   0xD501             BPL.N    ??DMA_ClearFlag_2
   1071            }
   1072          
   1073            /* Check if LIFCR or HIFCR register is targeted */
   1074            if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
   1075            {
   1076              /* Set DMAy HIFCR register clear flag bits */
   1077              DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
   \   00000014   0x60C2             STR      R2,[R0, #+12]
   \   00000016   0x4770             BX       LR
   1078            }
   1079            else 
   1080            {
   1081              /* Set DMAy LIFCR register clear flag bits */
   1082              DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
   \                     ??DMA_ClearFlag_2: (+1)
   \   00000018   0x6082             STR      R2,[R0, #+8]
   1083            }    
   1084          }
   \   0000001A   0x4770             BX       LR               ;; return
   1085          
   1086          /**
   1087            * @brief  Enables or disables the specified DMAy Streamx interrupts.
   1088            * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
   1089            *          to 7 to select the DMA Stream.
   1090            * @param DMA_IT: specifies the DMA interrupt sources to be enabled or disabled. 
   1091            *          This parameter can be any combination of the following values:
   1092            *            @arg DMA_IT_TC:  Transfer complete interrupt mask
   1093            *            @arg DMA_IT_HT:  Half transfer complete interrupt mask
   1094            *            @arg DMA_IT_TE:  Transfer error interrupt mask
   1095            *            @arg DMA_IT_FE:  FIFO error interrupt mask
   1096            * @param  NewState: new state of the specified DMA interrupts.
   1097            *          This parameter can be: ENABLE or DISABLE.
   1098            * @retval None
   1099            */

   \                                 In section .text, align 2, keep-with-next
   1100          void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
   1101          {
   \                     DMA_ITConfig: (+1)
   \   00000000   0xB410             PUSH     {R4}
   1102            /* Check the parameters */
   1103            assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
   1104            assert_param(IS_DMA_CONFIG_IT(DMA_IT));
   1105            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1106          
   1107            /* Check if the DMA_IT parameter contains a FIFO interrupt */
   1108            if ((DMA_IT & DMA_IT_FE) != 0)
   \   00000002   0x060B             LSLS     R3,R1,#+24
   \   00000004   0xD50A             BPL.N    ??DMA_ITConfig_0
   1109            {
   1110              if (NewState != DISABLE)
   \   00000006   0x0013             MOVS     R3,R2
   \   00000008   0x6943             LDR      R3,[R0, #+20]
   \   0000000A   0xD003             BEQ.N    ??DMA_ITConfig_1
   1111              {
   1112                /* Enable the selected DMA FIFO interrupts */
   1113                DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
   \   0000000C   0xF043 0x0380      ORR      R3,R3,#0x80
   \   00000010   0x6143             STR      R3,[R0, #+20]
   \   00000012   0xE003             B.N      ??DMA_ITConfig_0
   1114              }    
   1115              else 
   1116              {
   1117                /* Disable the selected DMA FIFO interrupts */
   1118                DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
   \                     ??DMA_ITConfig_1: (+1)
   \   00000014   0xF06F 0x0480      MVN      R4,#+128
   \   00000018   0x4023             ANDS     R3,R4,R3
   \   0000001A   0x6143             STR      R3,[R0, #+20]
   1119              }
   1120            }
   1121          
   1122            /* Check if the DMA_IT parameter contains a Transfer interrupt */
   1123            if (DMA_IT != DMA_IT_FE)
   \                     ??DMA_ITConfig_0: (+1)
   \   0000001C   0x2980             CMP      R1,#+128
   \   0000001E   0xD00A             BEQ.N    ??DMA_ITConfig_2
   1124            {
   1125              if (NewState != DISABLE)
   \   00000020   0xF001 0x011E      AND      R1,R1,#0x1E
   \   00000024   0x2A00             CMP      R2,#+0
   \   00000026   0x6802             LDR      R2,[R0, #+0]
   \   00000028   0xD002             BEQ.N    ??DMA_ITConfig_3
   1126              {
   1127                /* Enable the selected DMA transfer interrupts */
   1128                DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
   \   0000002A   0x4311             ORRS     R1,R1,R2
   \   0000002C   0x6001             STR      R1,[R0, #+0]
   \   0000002E   0xE002             B.N      ??DMA_ITConfig_2
   1129              }
   1130              else
   1131              {
   1132                /* Disable the selected DMA transfer interrupts */
   1133                DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
   \                     ??DMA_ITConfig_3: (+1)
   \   00000030   0xEA22 0x0101      BIC      R1,R2,R1
   \   00000034   0x6001             STR      R1,[R0, #+0]
   1134              }    
   1135            }
   1136          }
   \                     ??DMA_ITConfig_2: (+1)
   \   00000036   0xBC10             POP      {R4}
   \   00000038   0x4770             BX       LR               ;; return
   1137          
   1138          /**
   1139            * @brief  Checks whether the specified DMAy Streamx interrupt has occurred or not.
   1140            * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
   1141            *          to 7 to select the DMA Stream.
   1142            * @param  DMA_IT: specifies the DMA interrupt source to check.
   1143            *          This parameter can be one of the following values:
   1144            *            @arg DMA_IT_TCIFx:  Streamx transfer complete interrupt
   1145            *            @arg DMA_IT_HTIFx:  Streamx half transfer complete interrupt
   1146            *            @arg DMA_IT_TEIFx:  Streamx transfer error interrupt
   1147            *            @arg DMA_IT_DMEIFx: Streamx direct mode error interrupt
   1148            *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
   1149            *         Where x can be 0 to 7 to select the DMA Stream.
   1150            * @retval The new state of DMA_IT (SET or RESET).
   1151            */

   \                                 In section .text, align 2, keep-with-next
   1152          ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
   1153          {
   \                     DMA_GetITStatus: (+1)
   \   00000000   0xB410             PUSH     {R4}
   1154            ITStatus bitstatus = RESET;
   \   00000002   0x2200             MOVS     R2,#+0
   1155            DMA_TypeDef* DMAy;
   1156            uint32_t tmpreg = 0, enablestatus = 0;
   1157          
   1158            /* Check the parameters */
   1159            assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
   1160            assert_param(IS_DMA_GET_IT(DMA_IT));
   1161           
   1162            /* Determine the DMA to which belongs the stream */
   1163            if (DMAy_Streamx < DMA2_Stream0)
   \   00000004   0x....             LDR.N    R3,??DataTable5_12  ;; 0x40026410
   \   00000006   0x4298             CMP      R0,R3
   \   00000008   0xD201             BCS.N    ??DMA_GetITStatus_0
   1164            {
   1165              /* DMAy_Streamx belongs to DMA1 */
   1166              DMAy = DMA1; 
   \   0000000A   0x....             LDR.N    R3,??DataTable5_22  ;; 0x40026000
   \   0000000C   0xE000             B.N      ??DMA_GetITStatus_1
   1167            } 
   1168            else 
   1169            {
   1170              /* DMAy_Streamx belongs to DMA2 */
   1171              DMAy = DMA2; 
   \                     ??DMA_GetITStatus_0: (+1)
   \   0000000E   0x....             LDR.N    R3,??DataTable5_23  ;; 0x40026400
   1172            }
   1173          
   1174            /* Check if the interrupt enable bit is in the CR or FCR register */
   1175            if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
   \                     ??DMA_GetITStatus_1: (+1)
   \   00000010   0x....             LDR.N    R4,??DataTable5_25  ;; 0xf3c0f3c
   \   00000012   0x4221             TST      R1,R4
   \   00000014   0xD005             BEQ.N    ??DMA_GetITStatus_2
   1176            {
   1177              /* Get the interrupt enable position mask in CR register */
   1178              tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
   1179              
   1180              /* Check the enable bit in CR register */
   1181              enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
   \   00000016   0x6800             LDR      R0,[R0, #+0]
   \   00000018   0xEA00 0x20D1      AND      R0,R0,R1, LSR #+11
   \   0000001C   0xF000 0x001E      AND      R0,R0,#0x1E
   \   00000020   0xE002             B.N      ??DMA_GetITStatus_3
   1182            }
   1183            else 
   1184            {
   1185              /* Check the enable bit in FCR register */
   1186              enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
   \                     ??DMA_GetITStatus_2: (+1)
   \   00000022   0x6940             LDR      R0,[R0, #+20]
   \   00000024   0xF000 0x0080      AND      R0,R0,#0x80
   1187            }
   1188           
   1189            /* Check if the interrupt pending flag is in LISR or HISR */
   1190            if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
   \                     ??DMA_GetITStatus_3: (+1)
   \   00000028   0x008C             LSLS     R4,R1,#+2
   \   0000002A   0xD501             BPL.N    ??DMA_GetITStatus_4
   1191            {
   1192              /* Get DMAy HISR register value */
   1193              tmpreg = DMAy->HISR ;
   \   0000002C   0x685B             LDR      R3,[R3, #+4]
   \   0000002E   0xE000             B.N      ??DMA_GetITStatus_5
   1194            }
   1195            else
   1196            {
   1197              /* Get DMAy LISR register value */
   1198              tmpreg = DMAy->LISR ;
   \                     ??DMA_GetITStatus_4: (+1)
   \   00000030   0x681B             LDR      R3,[R3, #+0]
   1199            } 
   1200          
   1201            /* mask all reserved bits */
   1202            tmpreg &= (uint32_t)RESERVED_MASK;
   1203          
   1204            /* Check the status of the specified DMA interrupt */
   1205            if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
   \                     ??DMA_GetITStatus_5: (+1)
   \   00000032   0x4019             ANDS     R1,R1,R3
   \   00000034   0x....             LDR.N    R3,??DataTable5_24  ;; 0xf7d0f7d
   \   00000036   0x4219             TST      R1,R3
   \   00000038   0xD002             BEQ.N    ??DMA_GetITStatus_6
   \   0000003A   0x2800             CMP      R0,#+0
   \   0000003C   0xD000             BEQ.N    ??DMA_GetITStatus_6
   1206            {
   1207              /* DMA_IT is set */
   1208              bitstatus = SET;
   \   0000003E   0x2201             MOVS     R2,#+1
   1209            }
   1210            else
   1211            {
   1212              /* DMA_IT is reset */
   1213              bitstatus = RESET;
   1214            }
   1215          
   1216            /* Return the DMA_IT status */
   1217            return  bitstatus;
   \                     ??DMA_GetITStatus_6: (+1)
   \   00000040   0x4610             MOV      R0,R2
   \   00000042   0xBC10             POP      {R4}
   \   00000044   0x4770             BX       LR               ;; return
   1218          }
   1219          
   1220          /**
   1221            * @brief  Clears the DMAy Streamx's interrupt pending bits.
   1222            * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
   1223            *          to 7 to select the DMA Stream.
   1224            * @param  DMA_IT: specifies the DMA interrupt pending bit to clear.
   1225            *          This parameter can be any combination of the following values:
   1226            *            @arg DMA_IT_TCIFx:  Streamx transfer complete interrupt
   1227            *            @arg DMA_IT_HTIFx:  Streamx half transfer complete interrupt
   1228            *            @arg DMA_IT_TEIFx:  Streamx transfer error interrupt
   1229            *            @arg DMA_IT_DMEIFx: Streamx direct mode error interrupt
   1230            *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
   1231            *         Where x can be 0 to 7 to select the DMA Stream.
   1232            * @retval None
   1233            */

   \                                 In section .text, align 2, keep-with-next
   1234          void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
   1235          {
   1236            DMA_TypeDef* DMAy;
   1237          
   1238            /* Check the parameters */
   1239            assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
   1240            assert_param(IS_DMA_CLEAR_IT(DMA_IT));
   1241          
   1242            /* Determine the DMA to which belongs the stream */
   1243            if (DMAy_Streamx < DMA2_Stream0)
   \                     DMA_ClearITPendingBit: (+1)
   \   00000000   0x....             LDR.N    R2,??DataTable5_12  ;; 0x40026410
   \   00000002   0x4290             CMP      R0,R2
   \   00000004   0xD201             BCS.N    ??DMA_ClearITPendingBit_0
   1244            {
   1245              /* DMAy_Streamx belongs to DMA1 */
   1246              DMAy = DMA1; 
   \   00000006   0x....             LDR.N    R0,??DataTable5_22  ;; 0x40026000
   \   00000008   0xE000             B.N      ??DMA_ClearITPendingBit_1
   1247            } 
   1248            else 
   1249            {
   1250              /* DMAy_Streamx belongs to DMA2 */
   1251              DMAy = DMA2; 
   \                     ??DMA_ClearITPendingBit_0: (+1)
   \   0000000A   0x....             LDR.N    R0,??DataTable5_23  ;; 0x40026400
   \                     ??DMA_ClearITPendingBit_1: (+1)
   \   0000000C   0x....             LDR.N    R2,??DataTable5_24  ;; 0xf7d0f7d
   \   0000000E   0x400A             ANDS     R2,R2,R1
   \   00000010   0x0089             LSLS     R1,R1,#+2
   \   00000012   0xD501             BPL.N    ??DMA_ClearITPendingBit_2
   1252            }
   1253          
   1254            /* Check if LIFCR or HIFCR register is targeted */
   1255            if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
   1256            {
   1257              /* Set DMAy HIFCR register clear interrupt bits */
   1258              DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
   \   00000014   0x60C2             STR      R2,[R0, #+12]
   \   00000016   0x4770             BX       LR
   1259            }
   1260            else 
   1261            {
   1262              /* Set DMAy LIFCR register clear interrupt bits */
   1263              DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
   \                     ??DMA_ClearITPendingBit_2: (+1)
   \   00000018   0x6082             STR      R2,[R0, #+8]
   1264            }   
   1265          }
   \   0000001A   0x4770             BX       LR               ;; return

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5:
   \   00000000   0x40026010         DC32     0x40026010

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_1:
   \   00000000   0x40026008         DC32     0x40026008

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_2:
   \   00000000   0x40026028         DC32     0x40026028

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_3:
   \   00000000   0x40026040         DC32     0x40026040

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_4:
   \   00000000   0x40026058         DC32     0x40026058

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_5:
   \   00000000   0x40026070         DC32     0x40026070

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_6:
   \   00000000   0x2000003D         DC32     0x2000003d

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_7:
   \   00000000   0x40026088         DC32     0x40026088

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_8:
   \   00000000   0x20000F40         DC32     0x20000f40

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_9:
   \   00000000   0x400260A0         DC32     0x400260a0

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_10:
   \   00000000   0x203D0000         DC32     0x203d0000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_11:
   \   00000000   0x400260B8         DC32     0x400260b8

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_12:
   \   00000000   0x40026410         DC32     0x40026410

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_13:
   \   00000000   0x40026408         DC32     0x40026408

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_14:
   \   00000000   0x40026428         DC32     0x40026428

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_15:
   \   00000000   0x40026440         DC32     0x40026440

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_16:
   \   00000000   0x40026458         DC32     0x40026458

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_17:
   \   00000000   0x40026470         DC32     0x40026470

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_18:
   \   00000000   0x40026488         DC32     0x40026488

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_19:
   \   00000000   0x400264A0         DC32     0x400264a0

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_20:
   \   00000000   0x400264B8         DC32     0x400264b8

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_21:
   \   00000000   0xF01C803F         DC32     0xf01c803f

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_22:
   \   00000000   0x40026000         DC32     0x40026000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_23:
   \   00000000   0x40026400         DC32     0x40026400

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_24:
   \   00000000   0x0F7D0F7D         DC32     0xf7d0f7d

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable5_25:
   \   00000000   0x0F3C0F3C         DC32     0xf3c0f3c
   1266          
   1267          /**
   1268            * @}
   1269            */
   1270          
   1271          /**
   1272            * @}
   1273            */
   1274          
   1275          /**
   1276            * @}
   1277            */
   1278          
   1279          /**
   1280            * @}
   1281            */
   1282          
   1283          /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
       0   DMA_ClearFlag
       0   DMA_ClearITPendingBit
       0   DMA_Cmd
       0   DMA_DeInit
       0   DMA_DoubleBufferModeCmd
       0   DMA_DoubleBufferModeConfig
       0   DMA_FlowControllerConfig
       0   DMA_GetCmdStatus
       0   DMA_GetCurrDataCounter
       0   DMA_GetCurrentMemoryTarget
       0   DMA_GetFIFOStatus
       0   DMA_GetFlagStatus
       4   DMA_GetITStatus
       4   DMA_ITConfig
       0   DMA_Init
       0   DMA_MemoryTargetConfig
       0   DMA_PeriphIncOffsetSizeConfig
       0   DMA_SetCurrDataCounter
       0   DMA_StructInit


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable5
       4  ??DataTable5_1
       4  ??DataTable5_10
       4  ??DataTable5_11
       4  ??DataTable5_12
       4  ??DataTable5_13
       4  ??DataTable5_14
       4  ??DataTable5_15
       4  ??DataTable5_16
       4  ??DataTable5_17
       4  ??DataTable5_18
       4  ??DataTable5_19
       4  ??DataTable5_2
       4  ??DataTable5_20
       4  ??DataTable5_21
       4  ??DataTable5_22
       4  ??DataTable5_23
       4  ??DataTable5_24
       4  ??DataTable5_25
       4  ??DataTable5_3
       4  ??DataTable5_4
       4  ??DataTable5_5
       4  ??DataTable5_6
       4  ??DataTable5_7
       4  ??DataTable5_8
       4  ??DataTable5_9
      28  DMA_ClearFlag
      28  DMA_ClearITPendingBit
      22  DMA_Cmd
     264  DMA_DeInit
      22  DMA_DoubleBufferModeCmd
      24  DMA_DoubleBufferModeConfig
      24  DMA_FlowControllerConfig
       8  DMA_GetCmdStatus
       6  DMA_GetCurrDataCounter
      10  DMA_GetCurrentMemoryTarget
       8  DMA_GetFIFOStatus
      38  DMA_GetFlagStatus
      70  DMA_GetITStatus
      58  DMA_ITConfig
      78  DMA_Init
      12  DMA_MemoryTargetConfig
      22  DMA_PeriphIncOffsetSizeConfig
       4  DMA_SetCurrDataCounter
      34  DMA_StructInit

 
 864 bytes in section .text
 
 864 bytes of CODE memory

Errors: none
Warnings: none
