# Digital-VLSI-SoC-Design-and-Planning

### Getting Familiar to Open Source EDA tools
#### Setting up OpenLANE
![vsdworkshop  Running  - Oracle VM VirtualBox 4_8_2024 11_33_27 PM](https://github.com/ppattanaik/Digital-VLSI-SoC-Design-and-Planning/assets/63561037/9801eedc-9eb4-4bd2-9e30-093eb4d4fcb2)
#### Preparing the design
![vsdworkshop  Running  - Oracle VM VirtualBox 4_8_2024 11_40_31 PM](https://github.com/ppattanaik/Digital-VLSI-SoC-Design-and-Planning/assets/63561037/b2a49ac2-0a51-4907-81e0-3276b7dd76d1)
#### Synthesizing the Design
![vsdworkshop  Running  - Oracle VM VirtualBox 4_8_2024 11_48_32 PM](https://github.com/ppattanaik/Digital-VLSI-SoC-Design-and-Planning/assets/63561037/0f58ae08-bb7e-41e2-b43b-3fd9781134a8)
#### Calculating the flop ratio
Flop Ratio = 1613 / 14876 = 0.1084
![vsdworkshop  Running  - Oracle VM VirtualBox 4_8_2024 11_53_16 PM](https://github.com/ppattanaik/Digital-VLSI-SoC-Design-and-Planning/assets/63561037/748d8158-b3b2-4a7f-9cfe-70c34974c681)
#### Generating Floorplan
![vsdworkshop  Running  - Oracle VM VirtualBox 4_9_2024 11_36_22 AM (2)](https://github.com/ppattanaik/Digital-VLSI-SoC-Design-and-Planning/assets/63561037/5110af83-5f36-44c3-bb02-7ac0cd6a4b2e)
#### Layout after floorplan
![vsdworkshop  Running  - Oracle VM VirtualBox 4_9_2024 11_38_44 PM](https://github.com/ppattanaik/Digital-VLSI-SoC-Design-and-Planning/assets/63561037/777b4d3c-67c1-4f56-a8a4-8b6b5761a2b4)
#### Performing Placement
![vsdworkshop  Running  - Oracle VM VirtualBox 4_9_2024 3_56_45 AM](https://github.com/ppattanaik/Digital-VLSI-SoC-Design-and-Planning/assets/63561037/35e33531-a353-41c0-b2aa-8d32fd382a89)
#### Layout after placement
![vsdworkshop  Running  - Oracle VM VirtualBox 4_9_2024 3_59_01 AM](https://github.com/ppattanaik/Digital-VLSI-SoC-Design-and-Planning/assets/63561037/489bd1ea-1dfa-4499-b5c9-83dfc80ec70f)
Zoomed in View
![vsdworkshop  Running  - Oracle VM VirtualBox 4_9_2024 3_59_41 AM](https://github.com/ppattanaik/Digital-VLSI-SoC-Design-and-Planning/assets/63561037/91904796-afab-4405-8fb5-e0fea2dea828)
#### Spice Extraction and post layout spice simulation
##### Netlist of Inverter used for the extraction and simulation
![vsdworkshop  Running  - Oracle VM VirtualBox 4_9_2024 1_29_39 PM](https://github.com/ppattanaik/Digital-VLSI-SoC-Design-and-Planning/assets/63561037/29ee8486-0010-4ee7-ba00-d5eeb53742df)
##### Plot of y vs time a
![vsdworkshop  Running  - Oracle VM VirtualBox 4_9_2024 1_25_54 PM](https://github.com/ppattanaik/Digital-VLSI-SoC-Design-and-Planning/assets/63561037/af6275a3-1c6b-4ea2-941b-e5b915de5c55)


