vendor_name = ModelSim
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/meio_somador.vhd
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/somador_completo.vhd
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/somador4bits.vhd
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/multiplicador4bits.vhd
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/wave_mult4b.vwf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/wave_som4b.vwf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/subtrator4bits.vhd
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/display_7seg.vhd
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/wave_display.vwf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/cod_bin_hexa.vhd
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/display_mux.vhd
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/wave_dis_mux.vwf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/mux2_1.vhd
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/sl_a.vhd
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/a_xor_b.vhd
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/wave_a_xor_b.vwf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/wave_sl_a.vwf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/wave_sub4b.vwf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/maior.vhd
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/wave_maior.vwf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/menor.vhd
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/wave_menor.vwf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/wave_cod_bin.vwf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/sr_b.vhd
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/wave_sr_b.vwf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/wave_mux2_1.vwf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/wave_ms.vwf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/wave_sc.vwf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/db/trabalho_td.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/db/lpm_divide_clm.tdf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/db/sign_div_unsign_akh.tdf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/db/alt_u_div_28f.tdf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/db/add_sub_1tc.tdf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/db/add_sub_2tc.tdf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/db/lpm_divide_idm.tdf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/db/sign_div_unsign_dkh.tdf
source_file = 1, C:/Users/luisa/OneDrive/Documentos/GitHub/tecnicas-digitais/trabalho_td/db/alt_u_div_88f.tdf
design_name = display_7seg
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 , Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11 , Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12 , Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[18]~27 , Div0|auto_generated|divider|divider|StageOut[18]~27, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[17]~29 , Div0|auto_generated|divider|divider|StageOut[17]~29, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[16]~31 , Div0|auto_generated|divider|divider|StageOut[16]~31, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[15]~32 , Div0|auto_generated|divider|divider|StageOut[15]~32, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[22]~35 , Div0|auto_generated|divider|divider|StageOut[22]~35, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[21]~37 , Div0|auto_generated|divider|divider|StageOut[21]~37, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[20]~39 , Div0|auto_generated|divider|divider|StageOut[20]~39, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[27]~41 , Div0|auto_generated|divider|divider|StageOut[27]~41, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[26]~43 , Div0|auto_generated|divider|divider|StageOut[26]~43, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[25]~45 , Div0|auto_generated|divider|divider|StageOut[25]~45, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[24]~38 , Mod0|auto_generated|divider|divider|StageOut[24]~38, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[23]~40 , Mod0|auto_generated|divider|divider|StageOut[23]~40, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[22]~42 , Mod0|auto_generated|divider|divider|StageOut[22]~42, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[21]~44 , Mod0|auto_generated|divider|divider|StageOut[21]~44, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[31]~47 , Mod0|auto_generated|divider|divider|StageOut[31]~47, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[30]~48 , Mod0|auto_generated|divider|divider|StageOut[30]~48, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[29]~50 , Mod0|auto_generated|divider|divider|StageOut[29]~50, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[28]~51 , Mod0|auto_generated|divider|divider|StageOut[28]~51, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[35]~53 , Mod0|auto_generated|divider|divider|StageOut[35]~53, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[40]~55 , Mod0|auto_generated|divider|divider|StageOut[40]~55, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[39]~56 , Mod0|auto_generated|divider|divider|StageOut[39]~56, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[38]~57 , Mod0|auto_generated|divider|divider|StageOut[38]~57, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[28]~46 , Div0|auto_generated|divider|divider|StageOut[28]~46, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[40]~64 , Mod0|auto_generated|divider|divider|StageOut[40]~64, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[39]~65 , Mod0|auto_generated|divider|divider|StageOut[39]~65, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[38]~66 , Mod0|auto_generated|divider|divider|StageOut[38]~66, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[23]~47 , Div0|auto_generated|divider|divider|StageOut[23]~47, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[32]~67 , Mod0|auto_generated|divider|divider|StageOut[32]~67, display_7seg, 1
instance = comp, \s_dezena[0]~output , s_dezena[0]~output, display_7seg, 1
instance = comp, \s_dezena[1]~output , s_dezena[1]~output, display_7seg, 1
instance = comp, \s_dezena[2]~output , s_dezena[2]~output, display_7seg, 1
instance = comp, \s_dezena[3]~output , s_dezena[3]~output, display_7seg, 1
instance = comp, \s_dezena[4]~output , s_dezena[4]~output, display_7seg, 1
instance = comp, \s_dezena[5]~output , s_dezena[5]~output, display_7seg, 1
instance = comp, \s_dezena[6]~output , s_dezena[6]~output, display_7seg, 1
instance = comp, \s_unidade[0]~output , s_unidade[0]~output, display_7seg, 1
instance = comp, \s_unidade[1]~output , s_unidade[1]~output, display_7seg, 1
instance = comp, \s_unidade[2]~output , s_unidade[2]~output, display_7seg, 1
instance = comp, \s_unidade[3]~output , s_unidade[3]~output, display_7seg, 1
instance = comp, \s_unidade[4]~output , s_unidade[4]~output, display_7seg, 1
instance = comp, \s_unidade[5]~output , s_unidade[5]~output, display_7seg, 1
instance = comp, \s_unidade[6]~output , s_unidade[6]~output, display_7seg, 1
instance = comp, \entrada[6]~input , entrada[6]~input, display_7seg, 1
instance = comp, \entrada[5]~input , entrada[5]~input, display_7seg, 1
instance = comp, \entrada[4]~input , entrada[4]~input, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[17]~28 , Div0|auto_generated|divider|divider|StageOut[17]~28, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[16]~30 , Div0|auto_generated|divider|divider|StageOut[16]~30, display_7seg, 1
instance = comp, \entrada[3]~input , entrada[3]~input, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[15]~33 , Div0|auto_generated|divider|divider|StageOut[15]~33, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[18]~26 , Div0|auto_generated|divider|divider|StageOut[18]~26, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[23]~34 , Div0|auto_generated|divider|divider|StageOut[23]~34, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[22]~48 , Div0|auto_generated|divider|divider|StageOut[22]~48, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[21]~36 , Div0|auto_generated|divider|divider|StageOut[21]~36, display_7seg, 1
instance = comp, \entrada[2]~input , entrada[2]~input, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[20]~38 , Div0|auto_generated|divider|divider|StageOut[20]~38, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[28]~40 , Div0|auto_generated|divider|divider|StageOut[28]~40, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[27]~49 , Div0|auto_generated|divider|divider|StageOut[27]~49, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[26]~42 , Div0|auto_generated|divider|divider|StageOut[26]~42, display_7seg, 1
instance = comp, \entrada[1]~input , entrada[1]~input, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[25]~44 , Div0|auto_generated|divider|divider|StageOut[25]~44, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 , Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 , Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 , Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, display_7seg, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, display_7seg, 1
instance = comp, \Mux6~0 , Mux6~0, display_7seg, 1
instance = comp, \Mux5~0 , Mux5~0, display_7seg, 1
instance = comp, \Mux4~0 , Mux4~0, display_7seg, 1
instance = comp, \Mux3~0 , Mux3~0, display_7seg, 1
instance = comp, \Mux2~0 , Mux2~0, display_7seg, 1
instance = comp, \Mux1~0 , Mux1~0, display_7seg, 1
instance = comp, \Mux0~0 , Mux0~0, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[24]~39 , Mod0|auto_generated|divider|divider|StageOut[24]~39, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[23]~41 , Mod0|auto_generated|divider|divider|StageOut[23]~41, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[22]~43 , Mod0|auto_generated|divider|divider|StageOut[22]~43, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[21]~45 , Mod0|auto_generated|divider|divider|StageOut[21]~45, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6 , Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[32]~46 , Mod0|auto_generated|divider|divider|StageOut[32]~46, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[31]~68 , Mod0|auto_generated|divider|divider|StageOut[31]~68, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[30]~69 , Mod0|auto_generated|divider|divider|StageOut[30]~69, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[29]~49 , Mod0|auto_generated|divider|divider|StageOut[29]~49, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[28]~52 , Mod0|auto_generated|divider|divider|StageOut[28]~52, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[37]~58 , Mod0|auto_generated|divider|divider|StageOut[37]~58, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[36]~59 , Mod0|auto_generated|divider|divider|StageOut[36]~59, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[35]~54 , Mod0|auto_generated|divider|divider|StageOut[35]~54, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[37]~70 , Mod0|auto_generated|divider|divider|StageOut[37]~70, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[45]~63 , Mod0|auto_generated|divider|divider|StageOut[45]~63, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[36]~60 , Mod0|auto_generated|divider|divider|StageOut[36]~60, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[44]~62 , Mod0|auto_generated|divider|divider|StageOut[44]~62, display_7seg, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[43]~61 , Mod0|auto_generated|divider|divider|StageOut[43]~61, display_7seg, 1
instance = comp, \entrada[0]~input , entrada[0]~input, display_7seg, 1
instance = comp, \Mux13~0 , Mux13~0, display_7seg, 1
instance = comp, \Mux12~0 , Mux12~0, display_7seg, 1
instance = comp, \Mux11~0 , Mux11~0, display_7seg, 1
instance = comp, \Mux10~0 , Mux10~0, display_7seg, 1
instance = comp, \Mux9~0 , Mux9~0, display_7seg, 1
instance = comp, \Mux8~0 , Mux8~0, display_7seg, 1
instance = comp, \Mux7~0 , Mux7~0, display_7seg, 1
instance = comp, \entrada[7]~input , entrada[7]~input, display_7seg, 1
instance = comp, \entrada[8]~input , entrada[8]~input, display_7seg, 1
instance = comp, \entrada[9]~input , entrada[9]~input, display_7seg, 1
instance = comp, \entrada[10]~input , entrada[10]~input, display_7seg, 1
instance = comp, \entrada[11]~input , entrada[11]~input, display_7seg, 1
instance = comp, \entrada[12]~input , entrada[12]~input, display_7seg, 1
instance = comp, \entrada[13]~input , entrada[13]~input, display_7seg, 1
