// Seed: 1396199533
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7
  );
endmodule
module module_2 (
    output supply1 id_0,
    output tri id_1
);
  id_3(
      id_1, 1
  );
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4
  );
  wire id_5;
  tri  id_6 = 1;
endmodule
