

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6'
================================================================
* Date:           Sat Feb  7 22:58:21 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16388|    16388|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_224_5_VITIS_LOOP_225_6  |    16386|    16386|         4|          1|          1|  16384|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:225]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:224]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln224_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln224"   --->   Operation 10 'read' 'sext_ln224_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln224_cast = sext i62 %sext_ln224_read"   --->   Operation 11 'sext' 'sext_ln224_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln224 = store i9 0, i9 %i" [top.cpp:224]   --->   Operation 14 'store' 'store_ln224' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln225 = store i7 0, i7 %j" [top.cpp:225]   --->   Operation 15 'store' 'store_ln225' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %land.end49.i.i.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [top.cpp:224]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%icmp_ln224 = icmp_eq  i15 %indvar_flatten_load, i15 16384" [top.cpp:224]   --->   Operation 19 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%add_ln224_1 = add i15 %indvar_flatten_load, i15 1" [top.cpp:224]   --->   Operation 20 'add' 'add_ln224_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln224 = br i1 %icmp_ln224, void %for.inc69, void %for.end71.exitStub" [top.cpp:224]   --->   Operation 21 'br' 'br_ln224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:225]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:224]   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.92ns)   --->   "%add_ln224 = add i9 %i_load, i9 1" [top.cpp:224]   --->   Operation 24 'add' 'add_ln224' <Predicate = (!icmp_ln224)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.89ns)   --->   "%icmp_ln225 = icmp_eq  i7 %j_load, i7 64" [top.cpp:225]   --->   Operation 25 'icmp' 'icmp_ln225' <Predicate = (!icmp_ln224)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%select_ln224 = select i1 %icmp_ln225, i7 0, i7 %j_load" [top.cpp:224]   --->   Operation 26 'select' 'select_ln224' <Predicate = (!icmp_ln224)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.45ns)   --->   "%select_ln224_1 = select i1 %icmp_ln225, i9 %add_ln224, i9 %i_load" [top.cpp:224]   --->   Operation 27 'select' 'select_ln224_1' <Predicate = (!icmp_ln224)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i9 %select_ln224_1" [top.cpp:225]   --->   Operation 28 'trunc' 'trunc_ln225' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln225_1 = trunc i7 %select_ln224" [top.cpp:225]   --->   Operation 29 'trunc' 'trunc_ln225_1' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %select_ln224, i32 5" [top.cpp:225]   --->   Operation 30 'bitselect' 'tmp' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i1 %tmp" [top.cpp:225]   --->   Operation 31 'zext' 'zext_ln225' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln225, i1 %tmp" [top.cpp:230]   --->   Operation 32 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln230_2 = zext i9 %tmp_3" [top.cpp:230]   --->   Operation 33 'zext' 'zext_ln230_2' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%A_internal_addr = getelementptr i24 %A_internal, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 34 'getelementptr' 'A_internal_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%A_internal_1_addr = getelementptr i24 %A_internal_1, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 35 'getelementptr' 'A_internal_1_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%A_internal_2_addr = getelementptr i24 %A_internal_2, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 36 'getelementptr' 'A_internal_2_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%A_internal_3_addr = getelementptr i24 %A_internal_3, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 37 'getelementptr' 'A_internal_3_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%A_internal_4_addr = getelementptr i24 %A_internal_4, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 38 'getelementptr' 'A_internal_4_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%A_internal_5_addr = getelementptr i24 %A_internal_5, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 39 'getelementptr' 'A_internal_5_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%A_internal_6_addr = getelementptr i24 %A_internal_6, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 40 'getelementptr' 'A_internal_6_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%A_internal_7_addr = getelementptr i24 %A_internal_7, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 41 'getelementptr' 'A_internal_7_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%A_internal_8_addr = getelementptr i24 %A_internal_8, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 42 'getelementptr' 'A_internal_8_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%A_internal_9_addr = getelementptr i24 %A_internal_9, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 43 'getelementptr' 'A_internal_9_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%A_internal_10_addr = getelementptr i24 %A_internal_10, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 44 'getelementptr' 'A_internal_10_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%A_internal_11_addr = getelementptr i24 %A_internal_11, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 45 'getelementptr' 'A_internal_11_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%A_internal_12_addr = getelementptr i24 %A_internal_12, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 46 'getelementptr' 'A_internal_12_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%A_internal_13_addr = getelementptr i24 %A_internal_13, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 47 'getelementptr' 'A_internal_13_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%A_internal_14_addr = getelementptr i24 %A_internal_14, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 48 'getelementptr' 'A_internal_14_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%A_internal_15_addr = getelementptr i24 %A_internal_15, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 49 'getelementptr' 'A_internal_15_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%A_internal_16_addr = getelementptr i24 %A_internal_16, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 50 'getelementptr' 'A_internal_16_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%A_internal_17_addr = getelementptr i24 %A_internal_17, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 51 'getelementptr' 'A_internal_17_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%A_internal_18_addr = getelementptr i24 %A_internal_18, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 52 'getelementptr' 'A_internal_18_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%A_internal_19_addr = getelementptr i24 %A_internal_19, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 53 'getelementptr' 'A_internal_19_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%A_internal_20_addr = getelementptr i24 %A_internal_20, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 54 'getelementptr' 'A_internal_20_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%A_internal_21_addr = getelementptr i24 %A_internal_21, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 55 'getelementptr' 'A_internal_21_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%A_internal_22_addr = getelementptr i24 %A_internal_22, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 56 'getelementptr' 'A_internal_22_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%A_internal_23_addr = getelementptr i24 %A_internal_23, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 57 'getelementptr' 'A_internal_23_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%A_internal_24_addr = getelementptr i24 %A_internal_24, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 58 'getelementptr' 'A_internal_24_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%A_internal_25_addr = getelementptr i24 %A_internal_25, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 59 'getelementptr' 'A_internal_25_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%A_internal_26_addr = getelementptr i24 %A_internal_26, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 60 'getelementptr' 'A_internal_26_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%A_internal_27_addr = getelementptr i24 %A_internal_27, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 61 'getelementptr' 'A_internal_27_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%A_internal_28_addr = getelementptr i24 %A_internal_28, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 62 'getelementptr' 'A_internal_28_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%A_internal_29_addr = getelementptr i24 %A_internal_29, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 63 'getelementptr' 'A_internal_29_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%A_internal_30_addr = getelementptr i24 %A_internal_30, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 64 'getelementptr' 'A_internal_30_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%A_internal_31_addr = getelementptr i24 %A_internal_31, i64 0, i64 %zext_ln230_2" [top.cpp:230]   --->   Operation 65 'getelementptr' 'A_internal_31_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%col_sums_addr = getelementptr i24 %col_sums, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 66 'getelementptr' 'col_sums_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%col_sums_1_addr = getelementptr i24 %col_sums_1, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 67 'getelementptr' 'col_sums_1_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%col_sums_2_addr = getelementptr i24 %col_sums_2, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 68 'getelementptr' 'col_sums_2_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%col_sums_3_addr = getelementptr i24 %col_sums_3, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 69 'getelementptr' 'col_sums_3_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%col_sums_4_addr = getelementptr i24 %col_sums_4, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 70 'getelementptr' 'col_sums_4_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%col_sums_5_addr = getelementptr i24 %col_sums_5, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 71 'getelementptr' 'col_sums_5_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%col_sums_6_addr = getelementptr i24 %col_sums_6, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 72 'getelementptr' 'col_sums_6_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%col_sums_7_addr = getelementptr i24 %col_sums_7, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 73 'getelementptr' 'col_sums_7_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%col_sums_8_addr = getelementptr i24 %col_sums_8, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 74 'getelementptr' 'col_sums_8_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%col_sums_9_addr = getelementptr i24 %col_sums_9, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 75 'getelementptr' 'col_sums_9_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%col_sums_10_addr = getelementptr i24 %col_sums_10, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 76 'getelementptr' 'col_sums_10_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%col_sums_11_addr = getelementptr i24 %col_sums_11, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 77 'getelementptr' 'col_sums_11_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%col_sums_12_addr = getelementptr i24 %col_sums_12, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 78 'getelementptr' 'col_sums_12_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%col_sums_13_addr = getelementptr i24 %col_sums_13, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 79 'getelementptr' 'col_sums_13_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%col_sums_14_addr = getelementptr i24 %col_sums_14, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 80 'getelementptr' 'col_sums_14_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%col_sums_15_addr = getelementptr i24 %col_sums_15, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 81 'getelementptr' 'col_sums_15_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%col_sums_16_addr = getelementptr i24 %col_sums_16, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 82 'getelementptr' 'col_sums_16_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%col_sums_17_addr = getelementptr i24 %col_sums_17, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 83 'getelementptr' 'col_sums_17_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%col_sums_18_addr = getelementptr i24 %col_sums_18, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 84 'getelementptr' 'col_sums_18_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%col_sums_19_addr = getelementptr i24 %col_sums_19, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 85 'getelementptr' 'col_sums_19_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%col_sums_20_addr = getelementptr i24 %col_sums_20, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 86 'getelementptr' 'col_sums_20_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%col_sums_21_addr = getelementptr i24 %col_sums_21, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 87 'getelementptr' 'col_sums_21_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%col_sums_22_addr = getelementptr i24 %col_sums_22, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 88 'getelementptr' 'col_sums_22_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%col_sums_23_addr = getelementptr i24 %col_sums_23, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 89 'getelementptr' 'col_sums_23_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%col_sums_24_addr = getelementptr i24 %col_sums_24, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 90 'getelementptr' 'col_sums_24_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%col_sums_25_addr = getelementptr i24 %col_sums_25, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 91 'getelementptr' 'col_sums_25_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%col_sums_26_addr = getelementptr i24 %col_sums_26, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 92 'getelementptr' 'col_sums_26_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%col_sums_27_addr = getelementptr i24 %col_sums_27, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 93 'getelementptr' 'col_sums_27_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%col_sums_28_addr = getelementptr i24 %col_sums_28, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 94 'getelementptr' 'col_sums_28_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%col_sums_29_addr = getelementptr i24 %col_sums_29, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 95 'getelementptr' 'col_sums_29_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%col_sums_30_addr = getelementptr i24 %col_sums_30, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 96 'getelementptr' 'col_sums_30_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%col_sums_31_addr = getelementptr i24 %col_sums_31, i64 0, i64 %zext_ln225" [top.cpp:229]   --->   Operation 97 'getelementptr' 'col_sums_31_addr' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (0.79ns)   --->   "%col_sums_load = load i1 %col_sums_addr" [top.cpp:229]   --->   Operation 98 'load' 'col_sums_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 99 [2/2] (0.79ns)   --->   "%col_sums_1_load = load i1 %col_sums_1_addr" [top.cpp:229]   --->   Operation 99 'load' 'col_sums_1_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 100 [2/2] (0.79ns)   --->   "%col_sums_2_load = load i1 %col_sums_2_addr" [top.cpp:229]   --->   Operation 100 'load' 'col_sums_2_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 101 [2/2] (0.79ns)   --->   "%col_sums_3_load = load i1 %col_sums_3_addr" [top.cpp:229]   --->   Operation 101 'load' 'col_sums_3_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 102 [2/2] (0.79ns)   --->   "%col_sums_4_load = load i1 %col_sums_4_addr" [top.cpp:229]   --->   Operation 102 'load' 'col_sums_4_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 103 [2/2] (0.79ns)   --->   "%col_sums_5_load = load i1 %col_sums_5_addr" [top.cpp:229]   --->   Operation 103 'load' 'col_sums_5_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 104 [2/2] (0.79ns)   --->   "%col_sums_6_load = load i1 %col_sums_6_addr" [top.cpp:229]   --->   Operation 104 'load' 'col_sums_6_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 105 [2/2] (0.79ns)   --->   "%col_sums_7_load = load i1 %col_sums_7_addr" [top.cpp:229]   --->   Operation 105 'load' 'col_sums_7_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 106 [2/2] (0.79ns)   --->   "%col_sums_8_load = load i1 %col_sums_8_addr" [top.cpp:229]   --->   Operation 106 'load' 'col_sums_8_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 107 [2/2] (0.79ns)   --->   "%col_sums_9_load = load i1 %col_sums_9_addr" [top.cpp:229]   --->   Operation 107 'load' 'col_sums_9_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 108 [2/2] (0.79ns)   --->   "%col_sums_10_load = load i1 %col_sums_10_addr" [top.cpp:229]   --->   Operation 108 'load' 'col_sums_10_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 109 [2/2] (0.79ns)   --->   "%col_sums_11_load = load i1 %col_sums_11_addr" [top.cpp:229]   --->   Operation 109 'load' 'col_sums_11_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 110 [2/2] (0.79ns)   --->   "%col_sums_12_load = load i1 %col_sums_12_addr" [top.cpp:229]   --->   Operation 110 'load' 'col_sums_12_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 111 [2/2] (0.79ns)   --->   "%col_sums_13_load = load i1 %col_sums_13_addr" [top.cpp:229]   --->   Operation 111 'load' 'col_sums_13_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 112 [2/2] (0.79ns)   --->   "%col_sums_14_load = load i1 %col_sums_14_addr" [top.cpp:229]   --->   Operation 112 'load' 'col_sums_14_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 113 [2/2] (0.79ns)   --->   "%col_sums_15_load = load i1 %col_sums_15_addr" [top.cpp:229]   --->   Operation 113 'load' 'col_sums_15_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 114 [2/2] (0.79ns)   --->   "%col_sums_16_load = load i1 %col_sums_16_addr" [top.cpp:229]   --->   Operation 114 'load' 'col_sums_16_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 115 [2/2] (0.79ns)   --->   "%col_sums_17_load = load i1 %col_sums_17_addr" [top.cpp:229]   --->   Operation 115 'load' 'col_sums_17_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 116 [2/2] (0.79ns)   --->   "%col_sums_18_load = load i1 %col_sums_18_addr" [top.cpp:229]   --->   Operation 116 'load' 'col_sums_18_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 117 [2/2] (0.79ns)   --->   "%col_sums_19_load = load i1 %col_sums_19_addr" [top.cpp:229]   --->   Operation 117 'load' 'col_sums_19_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 118 [2/2] (0.79ns)   --->   "%col_sums_20_load = load i1 %col_sums_20_addr" [top.cpp:229]   --->   Operation 118 'load' 'col_sums_20_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 119 [2/2] (0.79ns)   --->   "%col_sums_21_load = load i1 %col_sums_21_addr" [top.cpp:229]   --->   Operation 119 'load' 'col_sums_21_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 120 [2/2] (0.79ns)   --->   "%col_sums_22_load = load i1 %col_sums_22_addr" [top.cpp:229]   --->   Operation 120 'load' 'col_sums_22_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 121 [2/2] (0.79ns)   --->   "%col_sums_23_load = load i1 %col_sums_23_addr" [top.cpp:229]   --->   Operation 121 'load' 'col_sums_23_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 122 [2/2] (0.79ns)   --->   "%col_sums_24_load = load i1 %col_sums_24_addr" [top.cpp:229]   --->   Operation 122 'load' 'col_sums_24_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 123 [2/2] (0.79ns)   --->   "%col_sums_25_load = load i1 %col_sums_25_addr" [top.cpp:229]   --->   Operation 123 'load' 'col_sums_25_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 124 [2/2] (0.79ns)   --->   "%col_sums_26_load = load i1 %col_sums_26_addr" [top.cpp:229]   --->   Operation 124 'load' 'col_sums_26_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 125 [2/2] (0.79ns)   --->   "%col_sums_27_load = load i1 %col_sums_27_addr" [top.cpp:229]   --->   Operation 125 'load' 'col_sums_27_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 126 [2/2] (0.79ns)   --->   "%col_sums_28_load = load i1 %col_sums_28_addr" [top.cpp:229]   --->   Operation 126 'load' 'col_sums_28_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 127 [2/2] (0.79ns)   --->   "%col_sums_29_load = load i1 %col_sums_29_addr" [top.cpp:229]   --->   Operation 127 'load' 'col_sums_29_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 128 [2/2] (0.79ns)   --->   "%col_sums_30_load = load i1 %col_sums_30_addr" [top.cpp:229]   --->   Operation 128 'load' 'col_sums_30_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 129 [2/2] (0.79ns)   --->   "%col_sums_31_load = load i1 %col_sums_31_addr" [top.cpp:229]   --->   Operation 129 'load' 'col_sums_31_load' <Predicate = (!icmp_ln224)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 130 [2/2] (1.35ns)   --->   "%A_internal_load = load i9 %A_internal_addr" [top.cpp:230]   --->   Operation 130 'load' 'A_internal_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 131 [2/2] (1.35ns)   --->   "%A_internal_1_load = load i9 %A_internal_1_addr" [top.cpp:230]   --->   Operation 131 'load' 'A_internal_1_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 132 [2/2] (1.35ns)   --->   "%A_internal_2_load = load i9 %A_internal_2_addr" [top.cpp:230]   --->   Operation 132 'load' 'A_internal_2_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 133 [2/2] (1.35ns)   --->   "%A_internal_3_load = load i9 %A_internal_3_addr" [top.cpp:230]   --->   Operation 133 'load' 'A_internal_3_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 134 [2/2] (1.35ns)   --->   "%A_internal_4_load = load i9 %A_internal_4_addr" [top.cpp:230]   --->   Operation 134 'load' 'A_internal_4_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 135 [2/2] (1.35ns)   --->   "%A_internal_5_load = load i9 %A_internal_5_addr" [top.cpp:230]   --->   Operation 135 'load' 'A_internal_5_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 136 [2/2] (1.35ns)   --->   "%A_internal_6_load = load i9 %A_internal_6_addr" [top.cpp:230]   --->   Operation 136 'load' 'A_internal_6_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 137 [2/2] (1.35ns)   --->   "%A_internal_7_load = load i9 %A_internal_7_addr" [top.cpp:230]   --->   Operation 137 'load' 'A_internal_7_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 138 [2/2] (1.35ns)   --->   "%A_internal_8_load = load i9 %A_internal_8_addr" [top.cpp:230]   --->   Operation 138 'load' 'A_internal_8_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 139 [2/2] (1.35ns)   --->   "%A_internal_9_load = load i9 %A_internal_9_addr" [top.cpp:230]   --->   Operation 139 'load' 'A_internal_9_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 140 [2/2] (1.35ns)   --->   "%A_internal_10_load = load i9 %A_internal_10_addr" [top.cpp:230]   --->   Operation 140 'load' 'A_internal_10_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 141 [2/2] (1.35ns)   --->   "%A_internal_11_load = load i9 %A_internal_11_addr" [top.cpp:230]   --->   Operation 141 'load' 'A_internal_11_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 142 [2/2] (1.35ns)   --->   "%A_internal_12_load = load i9 %A_internal_12_addr" [top.cpp:230]   --->   Operation 142 'load' 'A_internal_12_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 143 [2/2] (1.35ns)   --->   "%A_internal_13_load = load i9 %A_internal_13_addr" [top.cpp:230]   --->   Operation 143 'load' 'A_internal_13_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 144 [2/2] (1.35ns)   --->   "%A_internal_14_load = load i9 %A_internal_14_addr" [top.cpp:230]   --->   Operation 144 'load' 'A_internal_14_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 145 [2/2] (1.35ns)   --->   "%A_internal_15_load = load i9 %A_internal_15_addr" [top.cpp:230]   --->   Operation 145 'load' 'A_internal_15_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 146 [2/2] (1.35ns)   --->   "%A_internal_16_load = load i9 %A_internal_16_addr" [top.cpp:230]   --->   Operation 146 'load' 'A_internal_16_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 147 [2/2] (1.35ns)   --->   "%A_internal_17_load = load i9 %A_internal_17_addr" [top.cpp:230]   --->   Operation 147 'load' 'A_internal_17_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 148 [2/2] (1.35ns)   --->   "%A_internal_18_load = load i9 %A_internal_18_addr" [top.cpp:230]   --->   Operation 148 'load' 'A_internal_18_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 149 [2/2] (1.35ns)   --->   "%A_internal_19_load = load i9 %A_internal_19_addr" [top.cpp:230]   --->   Operation 149 'load' 'A_internal_19_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 150 [2/2] (1.35ns)   --->   "%A_internal_20_load = load i9 %A_internal_20_addr" [top.cpp:230]   --->   Operation 150 'load' 'A_internal_20_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 151 [2/2] (1.35ns)   --->   "%A_internal_21_load = load i9 %A_internal_21_addr" [top.cpp:230]   --->   Operation 151 'load' 'A_internal_21_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 152 [2/2] (1.35ns)   --->   "%A_internal_22_load = load i9 %A_internal_22_addr" [top.cpp:230]   --->   Operation 152 'load' 'A_internal_22_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 153 [2/2] (1.35ns)   --->   "%A_internal_23_load = load i9 %A_internal_23_addr" [top.cpp:230]   --->   Operation 153 'load' 'A_internal_23_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 154 [2/2] (1.35ns)   --->   "%A_internal_24_load = load i9 %A_internal_24_addr" [top.cpp:230]   --->   Operation 154 'load' 'A_internal_24_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 155 [2/2] (1.35ns)   --->   "%A_internal_25_load = load i9 %A_internal_25_addr" [top.cpp:230]   --->   Operation 155 'load' 'A_internal_25_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 156 [2/2] (1.35ns)   --->   "%A_internal_26_load = load i9 %A_internal_26_addr" [top.cpp:230]   --->   Operation 156 'load' 'A_internal_26_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 157 [2/2] (1.35ns)   --->   "%A_internal_27_load = load i9 %A_internal_27_addr" [top.cpp:230]   --->   Operation 157 'load' 'A_internal_27_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 158 [2/2] (1.35ns)   --->   "%A_internal_28_load = load i9 %A_internal_28_addr" [top.cpp:230]   --->   Operation 158 'load' 'A_internal_28_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 159 [2/2] (1.35ns)   --->   "%A_internal_29_load = load i9 %A_internal_29_addr" [top.cpp:230]   --->   Operation 159 'load' 'A_internal_29_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 160 [2/2] (1.35ns)   --->   "%A_internal_30_load = load i9 %A_internal_30_addr" [top.cpp:230]   --->   Operation 160 'load' 'A_internal_30_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 161 [2/2] (1.35ns)   --->   "%A_internal_31_load = load i9 %A_internal_31_addr" [top.cpp:230]   --->   Operation 161 'load' 'A_internal_31_load' <Predicate = (!icmp_ln224)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 162 [1/1] (0.89ns)   --->   "%add_ln225 = add i7 %select_ln224, i7 1" [top.cpp:225]   --->   Operation 162 'add' 'add_ln225' <Predicate = (!icmp_ln224)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.48ns)   --->   "%store_ln224 = store i15 %add_ln224_1, i15 %indvar_flatten" [top.cpp:224]   --->   Operation 163 'store' 'store_ln224' <Predicate = (!icmp_ln224)> <Delay = 0.48>
ST_1 : Operation 164 [1/1] (0.48ns)   --->   "%store_ln224 = store i9 %select_ln224_1, i9 %i" [top.cpp:224]   --->   Operation 164 'store' 'store_ln224' <Predicate = (!icmp_ln224)> <Delay = 0.48>
ST_1 : Operation 165 [1/1] (0.48ns)   --->   "%store_ln225 = store i7 %add_ln225, i7 %j" [top.cpp:225]   --->   Operation 165 'store' 'store_ln225' <Predicate = (!icmp_ln224)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.39>
ST_2 : Operation 166 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_load = load i1 %col_sums_addr" [top.cpp:229]   --->   Operation 166 'load' 'col_sums_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 167 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_1_load = load i1 %col_sums_1_addr" [top.cpp:229]   --->   Operation 167 'load' 'col_sums_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 168 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_2_load = load i1 %col_sums_2_addr" [top.cpp:229]   --->   Operation 168 'load' 'col_sums_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 169 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_3_load = load i1 %col_sums_3_addr" [top.cpp:229]   --->   Operation 169 'load' 'col_sums_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 170 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_4_load = load i1 %col_sums_4_addr" [top.cpp:229]   --->   Operation 170 'load' 'col_sums_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 171 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_5_load = load i1 %col_sums_5_addr" [top.cpp:229]   --->   Operation 171 'load' 'col_sums_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 172 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_6_load = load i1 %col_sums_6_addr" [top.cpp:229]   --->   Operation 172 'load' 'col_sums_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 173 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_7_load = load i1 %col_sums_7_addr" [top.cpp:229]   --->   Operation 173 'load' 'col_sums_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 174 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_8_load = load i1 %col_sums_8_addr" [top.cpp:229]   --->   Operation 174 'load' 'col_sums_8_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 175 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_9_load = load i1 %col_sums_9_addr" [top.cpp:229]   --->   Operation 175 'load' 'col_sums_9_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 176 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_10_load = load i1 %col_sums_10_addr" [top.cpp:229]   --->   Operation 176 'load' 'col_sums_10_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 177 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_11_load = load i1 %col_sums_11_addr" [top.cpp:229]   --->   Operation 177 'load' 'col_sums_11_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 178 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_12_load = load i1 %col_sums_12_addr" [top.cpp:229]   --->   Operation 178 'load' 'col_sums_12_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 179 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_13_load = load i1 %col_sums_13_addr" [top.cpp:229]   --->   Operation 179 'load' 'col_sums_13_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 180 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_14_load = load i1 %col_sums_14_addr" [top.cpp:229]   --->   Operation 180 'load' 'col_sums_14_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 181 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_15_load = load i1 %col_sums_15_addr" [top.cpp:229]   --->   Operation 181 'load' 'col_sums_15_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 182 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_16_load = load i1 %col_sums_16_addr" [top.cpp:229]   --->   Operation 182 'load' 'col_sums_16_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 183 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_17_load = load i1 %col_sums_17_addr" [top.cpp:229]   --->   Operation 183 'load' 'col_sums_17_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 184 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_18_load = load i1 %col_sums_18_addr" [top.cpp:229]   --->   Operation 184 'load' 'col_sums_18_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 185 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_19_load = load i1 %col_sums_19_addr" [top.cpp:229]   --->   Operation 185 'load' 'col_sums_19_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 186 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_20_load = load i1 %col_sums_20_addr" [top.cpp:229]   --->   Operation 186 'load' 'col_sums_20_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 187 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_21_load = load i1 %col_sums_21_addr" [top.cpp:229]   --->   Operation 187 'load' 'col_sums_21_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 188 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_22_load = load i1 %col_sums_22_addr" [top.cpp:229]   --->   Operation 188 'load' 'col_sums_22_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 189 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_23_load = load i1 %col_sums_23_addr" [top.cpp:229]   --->   Operation 189 'load' 'col_sums_23_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 190 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_24_load = load i1 %col_sums_24_addr" [top.cpp:229]   --->   Operation 190 'load' 'col_sums_24_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 191 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_25_load = load i1 %col_sums_25_addr" [top.cpp:229]   --->   Operation 191 'load' 'col_sums_25_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 192 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_26_load = load i1 %col_sums_26_addr" [top.cpp:229]   --->   Operation 192 'load' 'col_sums_26_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 193 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_27_load = load i1 %col_sums_27_addr" [top.cpp:229]   --->   Operation 193 'load' 'col_sums_27_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 194 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_28_load = load i1 %col_sums_28_addr" [top.cpp:229]   --->   Operation 194 'load' 'col_sums_28_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 195 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_29_load = load i1 %col_sums_29_addr" [top.cpp:229]   --->   Operation 195 'load' 'col_sums_29_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 196 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_30_load = load i1 %col_sums_30_addr" [top.cpp:229]   --->   Operation 196 'load' 'col_sums_30_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 197 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_31_load = load i1 %col_sums_31_addr" [top.cpp:229]   --->   Operation 197 'load' 'col_sums_31_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 198 [1/1] (0.93ns)   --->   "%tmp_2 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.32i24.i24.i5, i5 0, i24 %col_sums_load, i5 1, i24 %col_sums_1_load, i5 2, i24 %col_sums_2_load, i5 3, i24 %col_sums_3_load, i5 4, i24 %col_sums_4_load, i5 5, i24 %col_sums_5_load, i5 6, i24 %col_sums_6_load, i5 7, i24 %col_sums_7_load, i5 8, i24 %col_sums_8_load, i5 9, i24 %col_sums_9_load, i5 10, i24 %col_sums_10_load, i5 11, i24 %col_sums_11_load, i5 12, i24 %col_sums_12_load, i5 13, i24 %col_sums_13_load, i5 14, i24 %col_sums_14_load, i5 15, i24 %col_sums_15_load, i5 16, i24 %col_sums_16_load, i5 17, i24 %col_sums_17_load, i5 18, i24 %col_sums_18_load, i5 19, i24 %col_sums_19_load, i5 20, i24 %col_sums_20_load, i5 21, i24 %col_sums_21_load, i5 22, i24 %col_sums_22_load, i5 23, i24 %col_sums_23_load, i5 24, i24 %col_sums_24_load, i5 25, i24 %col_sums_25_load, i5 26, i24 %col_sums_26_load, i5 27, i24 %col_sums_27_load, i5 28, i24 %col_sums_28_load, i5 29, i24 %col_sums_29_load, i5 30, i24 %col_sums_30_load, i5 31, i24 %col_sums_31_load, i24 0, i5 %trunc_ln225_1" [top.cpp:229]   --->   Operation 198 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 0.93> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %tmp_2, i14 0" [top.cpp:229]   --->   Operation 199 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_2, i32 23" [top.cpp:229]   --->   Operation 200 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (1.22ns)   --->   "%sub_ln229 = sub i38 0, i38 %shl_ln" [top.cpp:229]   --->   Operation 201 'sub' 'sub_ln229' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln229, i32 22, i32 37" [top.cpp:229]   --->   Operation 202 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i16 %tmp_4" [top.cpp:229]   --->   Operation 203 'zext' 'zext_ln229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (1.01ns)   --->   "%sub_ln229_1 = sub i17 0, i17 %zext_ln229" [top.cpp:229]   --->   Operation 204 'sub' 'sub_ln229_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %tmp_2, i32 8, i32 23" [top.cpp:229]   --->   Operation 205 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln229_1 = zext i16 %tmp_5" [top.cpp:229]   --->   Operation 206 'zext' 'zext_ln229_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.42ns)   --->   "%scale = select i1 %tmp_1, i17 %sub_ln229_1, i17 %zext_ln229_1" [top.cpp:229]   --->   Operation 207 'select' 'scale' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 208 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_load = load i9 %A_internal_addr" [top.cpp:230]   --->   Operation 208 'load' 'A_internal_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 209 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_1_load = load i9 %A_internal_1_addr" [top.cpp:230]   --->   Operation 209 'load' 'A_internal_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 210 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_2_load = load i9 %A_internal_2_addr" [top.cpp:230]   --->   Operation 210 'load' 'A_internal_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 211 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_3_load = load i9 %A_internal_3_addr" [top.cpp:230]   --->   Operation 211 'load' 'A_internal_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 212 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_4_load = load i9 %A_internal_4_addr" [top.cpp:230]   --->   Operation 212 'load' 'A_internal_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 213 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_5_load = load i9 %A_internal_5_addr" [top.cpp:230]   --->   Operation 213 'load' 'A_internal_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 214 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_6_load = load i9 %A_internal_6_addr" [top.cpp:230]   --->   Operation 214 'load' 'A_internal_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 215 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_7_load = load i9 %A_internal_7_addr" [top.cpp:230]   --->   Operation 215 'load' 'A_internal_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 216 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_8_load = load i9 %A_internal_8_addr" [top.cpp:230]   --->   Operation 216 'load' 'A_internal_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 217 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_9_load = load i9 %A_internal_9_addr" [top.cpp:230]   --->   Operation 217 'load' 'A_internal_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 218 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_10_load = load i9 %A_internal_10_addr" [top.cpp:230]   --->   Operation 218 'load' 'A_internal_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 219 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_11_load = load i9 %A_internal_11_addr" [top.cpp:230]   --->   Operation 219 'load' 'A_internal_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 220 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_12_load = load i9 %A_internal_12_addr" [top.cpp:230]   --->   Operation 220 'load' 'A_internal_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 221 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_13_load = load i9 %A_internal_13_addr" [top.cpp:230]   --->   Operation 221 'load' 'A_internal_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 222 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_14_load = load i9 %A_internal_14_addr" [top.cpp:230]   --->   Operation 222 'load' 'A_internal_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 223 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_15_load = load i9 %A_internal_15_addr" [top.cpp:230]   --->   Operation 223 'load' 'A_internal_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 224 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_16_load = load i9 %A_internal_16_addr" [top.cpp:230]   --->   Operation 224 'load' 'A_internal_16_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 225 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_17_load = load i9 %A_internal_17_addr" [top.cpp:230]   --->   Operation 225 'load' 'A_internal_17_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 226 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_18_load = load i9 %A_internal_18_addr" [top.cpp:230]   --->   Operation 226 'load' 'A_internal_18_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 227 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_19_load = load i9 %A_internal_19_addr" [top.cpp:230]   --->   Operation 227 'load' 'A_internal_19_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 228 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_20_load = load i9 %A_internal_20_addr" [top.cpp:230]   --->   Operation 228 'load' 'A_internal_20_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 229 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_21_load = load i9 %A_internal_21_addr" [top.cpp:230]   --->   Operation 229 'load' 'A_internal_21_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 230 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_22_load = load i9 %A_internal_22_addr" [top.cpp:230]   --->   Operation 230 'load' 'A_internal_22_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 231 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_23_load = load i9 %A_internal_23_addr" [top.cpp:230]   --->   Operation 231 'load' 'A_internal_23_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 232 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_24_load = load i9 %A_internal_24_addr" [top.cpp:230]   --->   Operation 232 'load' 'A_internal_24_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 233 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_25_load = load i9 %A_internal_25_addr" [top.cpp:230]   --->   Operation 233 'load' 'A_internal_25_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 234 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_26_load = load i9 %A_internal_26_addr" [top.cpp:230]   --->   Operation 234 'load' 'A_internal_26_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 235 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_27_load = load i9 %A_internal_27_addr" [top.cpp:230]   --->   Operation 235 'load' 'A_internal_27_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 236 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_28_load = load i9 %A_internal_28_addr" [top.cpp:230]   --->   Operation 236 'load' 'A_internal_28_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 237 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_29_load = load i9 %A_internal_29_addr" [top.cpp:230]   --->   Operation 237 'load' 'A_internal_29_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 238 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_30_load = load i9 %A_internal_30_addr" [top.cpp:230]   --->   Operation 238 'load' 'A_internal_30_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 239 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_internal_31_load = load i9 %A_internal_31_addr" [top.cpp:230]   --->   Operation 239 'load' 'A_internal_31_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 240 [1/1] (0.93ns)   --->   "%tmp_6 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.32i24.i24.i5, i5 0, i24 %A_internal_load, i5 1, i24 %A_internal_1_load, i5 2, i24 %A_internal_2_load, i5 3, i24 %A_internal_3_load, i5 4, i24 %A_internal_4_load, i5 5, i24 %A_internal_5_load, i5 6, i24 %A_internal_6_load, i5 7, i24 %A_internal_7_load, i5 8, i24 %A_internal_8_load, i5 9, i24 %A_internal_9_load, i5 10, i24 %A_internal_10_load, i5 11, i24 %A_internal_11_load, i5 12, i24 %A_internal_12_load, i5 13, i24 %A_internal_13_load, i5 14, i24 %A_internal_14_load, i5 15, i24 %A_internal_15_load, i5 16, i24 %A_internal_16_load, i5 17, i24 %A_internal_17_load, i5 18, i24 %A_internal_18_load, i5 19, i24 %A_internal_19_load, i5 20, i24 %A_internal_20_load, i5 21, i24 %A_internal_21_load, i5 22, i24 %A_internal_22_load, i5 23, i24 %A_internal_23_load, i5 24, i24 %A_internal_24_load, i5 25, i24 %A_internal_25_load, i5 26, i24 %A_internal_26_load, i5 27, i24 %A_internal_27_load, i5 28, i24 %A_internal_28_load, i5 29, i24 %A_internal_29_load, i5 30, i24 %A_internal_30_load, i5 31, i24 %A_internal_31_load, i24 0, i5 %trunc_ln225_1" [top.cpp:230]   --->   Operation 240 'sparsemux' 'tmp_6' <Predicate = true> <Delay = 0.93> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.92>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln230 = sext i24 %tmp_6" [top.cpp:230]   --->   Operation 241 'sext' 'sext_ln230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln230_1 = sext i17 %scale" [top.cpp:230]   --->   Operation 242 'sext' 'sext_ln230_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (3.38ns)   --->   "%mul_ln230 = mul i41 %sext_ln230, i41 %sext_ln230_1" [top.cpp:230]   --->   Operation 243 'mul' 'mul_ln230' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln230_2 = sext i41 %mul_ln230" [top.cpp:230]   --->   Operation 244 'sext' 'sext_ln230_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln230_2, i32 47" [top.cpp:230]   --->   Operation 245 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln230, i32 14, i32 37" [top.cpp:230]   --->   Operation 246 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln230_2, i32 13" [top.cpp:230]   --->   Operation 247 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln230)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln230_2, i32 37" [top.cpp:230]   --->   Operation 248 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i1 %tmp_8" [top.cpp:230]   --->   Operation 249 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (1.10ns)   --->   "%add_ln230 = add i24 %trunc_ln3, i24 %zext_ln230" [top.cpp:230]   --->   Operation 250 'add' 'add_ln230' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln230, i32 23" [top.cpp:230]   --->   Operation 251 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln230)   --->   "%xor_ln230 = xor i1 %tmp_10, i1 1" [top.cpp:230]   --->   Operation 252 'xor' 'xor_ln230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln230 = and i1 %tmp_9, i1 %xor_ln230" [top.cpp:230]   --->   Operation 253 'and' 'and_ln230' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_4)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln230_2, i32 38" [top.cpp:230]   --->   Operation 254 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln230, i32 39, i32 40" [top.cpp:230]   --->   Operation 255 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.62ns)   --->   "%icmp_ln230 = icmp_eq  i2 %tmp_12, i2 3" [top.cpp:230]   --->   Operation 256 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln230, i32 38, i32 40" [top.cpp:230]   --->   Operation 257 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.74ns)   --->   "%icmp_ln230_1 = icmp_eq  i3 %tmp_13, i3 7" [top.cpp:230]   --->   Operation 258 'icmp' 'icmp_ln230_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.74ns)   --->   "%icmp_ln230_2 = icmp_eq  i3 %tmp_13, i3 0" [top.cpp:230]   --->   Operation 259 'icmp' 'icmp_ln230_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_3)   --->   "%select_ln230 = select i1 %and_ln230, i1 %icmp_ln230_1, i1 %icmp_ln230_2" [top.cpp:230]   --->   Operation 260 'select' 'select_ln230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_4)   --->   "%xor_ln230_1 = xor i1 %tmp_11, i1 1" [top.cpp:230]   --->   Operation 261 'xor' 'xor_ln230_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_4)   --->   "%and_ln230_1 = and i1 %icmp_ln230, i1 %xor_ln230_1" [top.cpp:230]   --->   Operation 262 'and' 'and_ln230_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_4)   --->   "%select_ln230_1 = select i1 %and_ln230, i1 %and_ln230_1, i1 %icmp_ln230_1" [top.cpp:230]   --->   Operation 263 'select' 'select_ln230_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_1)   --->   "%and_ln230_2 = and i1 %and_ln230, i1 %icmp_ln230_1" [top.cpp:230]   --->   Operation 264 'and' 'and_ln230_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_3)   --->   "%xor_ln230_2 = xor i1 %select_ln230, i1 1" [top.cpp:230]   --->   Operation 265 'xor' 'xor_ln230_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_3)   --->   "%or_ln230 = or i1 %tmp_10, i1 %xor_ln230_2" [top.cpp:230]   --->   Operation 266 'or' 'or_ln230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_3)   --->   "%xor_ln230_3 = xor i1 %tmp_7, i1 1" [top.cpp:230]   --->   Operation 267 'xor' 'xor_ln230_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln230_3 = and i1 %or_ln230, i1 %xor_ln230_3" [top.cpp:230]   --->   Operation 268 'and' 'and_ln230_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln230_4 = and i1 %tmp_10, i1 %select_ln230_1" [top.cpp:230]   --->   Operation 269 'and' 'and_ln230_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_1)   --->   "%or_ln230_2 = or i1 %and_ln230_2, i1 %and_ln230_4" [top.cpp:230]   --->   Operation 270 'or' 'or_ln230_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_1)   --->   "%xor_ln230_4 = xor i1 %or_ln230_2, i1 1" [top.cpp:230]   --->   Operation 271 'xor' 'xor_ln230_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_1)   --->   "%and_ln230_5 = and i1 %tmp_7, i1 %xor_ln230_4" [top.cpp:230]   --->   Operation 272 'and' 'and_ln230_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln230_3)   --->   "%select_ln230_2 = select i1 %and_ln230_3, i24 8388607, i24 8388608" [top.cpp:230]   --->   Operation 273 'select' 'select_ln230_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln230_1 = or i1 %and_ln230_3, i1 %and_ln230_5" [top.cpp:230]   --->   Operation 274 'or' 'or_ln230_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln230_3 = select i1 %or_ln230_1, i24 %select_ln230_2, i24 %add_ln230" [top.cpp:230]   --->   Operation 275 'select' 'select_ln230_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 283 'ret' 'ret_ln0' <Predicate = (icmp_ln224)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln224_cast" [top.cpp:224]   --->   Operation 276 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_224_5_VITIS_LOOP_225_6_str"   --->   Operation 277 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 278 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%specpipeline_ln226 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:226]   --->   Operation 279 'specpipeline' 'specpipeline_ln226' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln230_1 = zext i24 %select_ln230_3" [top.cpp:230]   --->   Operation 280 'zext' 'zext_ln230_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (7.30ns)   --->   "%write_ln230 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln230_1, i4 15" [top.cpp:230]   --->   Operation 281 'write' 'write_ln230' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln225 = br void %land.end49.i.i.i" [top.cpp:225]   --->   Operation 282 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.219ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln224', top.cpp:224) of constant 0 on local variable 'i', top.cpp:224 [74]  (0.489 ns)
	'load' operation 9 bit ('i_load', top.cpp:224) on local variable 'i', top.cpp:224 [85]  (0.000 ns)
	'add' operation 9 bit ('add_ln224', top.cpp:224) [87]  (0.921 ns)
	'select' operation 9 bit ('select_ln224_1', top.cpp:224) [92]  (0.458 ns)
	'getelementptr' operation 9 bit ('A_internal_addr', top.cpp:230) [100]  (0.000 ns)
	'load' operation 24 bit ('A_internal_load', top.cpp:230) on array 'A_internal' [206]  (1.352 ns)

 <State 2>: 4.391ns
The critical path consists of the following:
	'load' operation 24 bit ('col_sums_load', top.cpp:229) on array 'col_sums' [164]  (0.790 ns)
	'sparsemux' operation 24 bit ('tmp_2', top.cpp:229) [196]  (0.933 ns)
	'sub' operation 38 bit ('sub_ln229', top.cpp:229) [199]  (1.227 ns)
	'sub' operation 17 bit ('sub_ln229_1', top.cpp:229) [202]  (1.016 ns)
	'select' operation 17 bit ('scale', top.cpp:229) [205]  (0.425 ns)

 <State 3>: 5.925ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln230', top.cpp:230) [241]  (3.387 ns)
	'add' operation 24 bit ('add_ln230', top.cpp:230) [248]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln230', top.cpp:230) [250]  (0.000 ns)
	'and' operation 1 bit ('and_ln230', top.cpp:230) [251]  (0.331 ns)
	'select' operation 1 bit ('select_ln230', top.cpp:230) [258]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln230_2', top.cpp:230) [263]  (0.000 ns)
	'or' operation 1 bit ('or_ln230', top.cpp:230) [264]  (0.000 ns)
	'and' operation 1 bit ('and_ln230_3', top.cpp:230) [266]  (0.331 ns)
	'or' operation 1 bit ('or_ln230_1', top.cpp:230) [272]  (0.331 ns)
	'select' operation 24 bit ('select_ln230_3', top.cpp:230) [273]  (0.435 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('C_addr', top.cpp:224) [86]  (0.000 ns)
	bus write operation ('write_ln230', top.cpp:230) on port 'C' (top.cpp:230) [275]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
