Parallel Automata Processor.	Arun Subramaniyan 0001,Reetuparna Das	
InvisiMem: Smart Memory Defenses for Memory Bus Side Channel.	Shaizeen Aga,Satish Narayanasamy	10.1145/3079856.3080232
Do-It-Yourself Virtual Memory Translation.	Hanna Alam,Tianhao Zhang,Mattan Erez,Yoav Etsion	10.1145/3079856.3080209
LogCA: A High-Level Performance Model for Hardware Accelerators.	Muhammad Shoaib Bin Altaf,David A. Wood 0001	10.1145/3079856.3080216
MCM-GPU: Multi-Chip-Module GPUs for Continued Performance Scalability.	Akhil Arunkumar,Evgeny Bolotin,Benjamin Y. Cho,Ugljesa Milic,Eiman Ebrahimi,Oreste Villa,Aamer Jaleel,Carole-Jean Wu,David W. Nellans	10.1145/3079856.3080231
ObfusMem: A Low-Overhead Access Obfuscation for Trusted Memories.	Amro Awad,Yipeng Wang 0002,Deborah Shands,Yan Solihin	10.1145/3079856.3080230
APPROX-NoC: A Data Approximation Framework for Network-On-Chip Architectures.	Rahul Boyapati,Jiayi Huang 0001,Pritam Majumder,Ki Hwan Yum,Eun Jung Kim 0001	
A Programmable Galois Field Processor for the Internet of Things.	Yajing Chen,Shengshuo Lu,Cheng Fu,David T. Blaauw,Ronald Dreslinski Jr.,Trevor N. Mudge,Hun-Seok Kim	10.1145/3079856.3080227
Accelerating GPU Hardware Transactional Memory with Snapshot Isolation.	Sui Chen,Lu Peng 0001,Samuel Irving	10.1145/3079856.3080204
Bespoke Processors for Applications with Ultra-low Area and Power Constraints.	Hari Cherupalli,Henry Duwe,Weidong Ye,Rakesh Kumar 0002,John Sartori	10.1145/3079856.3080247
ShortCut: Architectural Support for Fast Object Access in Scripting Languages.	Jiho Choi,Thomas Shull,María Jesús Garzarán,Josep Torrellas	10.1145/3079856.3080237
Lemonade from Lemons: Harnessing Device Wearout to Create Limited-Use Security Architectures.	Zhaoxia Deng,Ariel Feldman,Stuart A. Kurtz,Frederic T. Chong	10.1145/3079856.3080226
The Mondrian Data Engine.	Mario Drumond,Alexandros Daglis,Nooshin Sadat Mirzadeh,Dmitrii Ustiugov,Javier Picorel,Babak Falsafi,Boris Grot,Dionisios N. Pnevmatikatos	
EbDa: A New Theory on Design and Verification of Deadlock-free Interconnection Networks.	Masoumeh Ebrahimi,Masoud Daneshtalab	
Footprint: Regulating Routing Adaptiveness in Networks-on-Chip.	Binzhang Fu,John Kim	
Architectural Support for Server-Side PHP Processing.	Dibakar Gope,David J. Schlais,Mikko H. Lipasti	
Clank: Architectural Support for Intermittent Computation.	Matthew Hicks	10.1145/3079856.3080238
In-Datacenter Performance Analysis of a Tensor Processing Unit.	Norman P. Jouppi,Cliff Young,Nishant Patil,David A. Patterson 0001,Gaurav Agrawal,Raminder Bajwa,Sarah Bates,Suresh Bhatia,Nan Boden,Al Borchers,Rick Boyle,Pierre-luc Cantin,Clifford Chao,Chris Clark,Jeremy Coriell,Mike Daley,Matt Dau,Jeffrey Dean,Ben Gelb,Tara Vazir Ghaemmaghami,Rajendra Gottipati,William Gulland,Robert Hagmann,C. Richard Ho,Doug Hogberg,John Hu,Robert Hundt,Dan Hurt,Julian Ibarz,Aaron Jaffey,Alek Jaworski,Alexander Kaplan,Harshit Khaitan,Daniel Killebrew,Andy Koch,Naveen Kumar,Steve Lacy,James Laudon,James Law,Diemthu Le,Chris Leary,Zhuyuan Liu,Kyle Lucke,Alan Lundin,Gordon MacKean,Adriana Maggiore,Maire Mahony,Kieran Miller,Rahul Nagarajan,Ravi Narayanaswami,Ray Ni,Kathy Nix,Thomas Norrie,Mark Omernick,Narayana Penukonda,Andy Phelps,Jonathan Ross,Matt Ross,Amir Salek,Emad Samadiani,Chris Severn,Gregory Sizikov,Matthew Snelham,Jed Souter,Dan Steinberg,Andy Swing,Mercedes Tan,Gregory Thorson,Bo Tian,Horia Toma,Erick Tuttle,Vijay Vasudevan,Richard Walter,Walter Wang,Eric Wilcox,Doe Hyun Yoon	10.1145/3079856.3080246
MeRLiN: Exploiting Dynamic Instruction Behavior for Fast and Accurate Microarchitecture Level Reliability Assessment.	Manolis Kaliorakis,Dimitris Gizopoulos,Ramon Canal,Antonio González 0001	10.1145/3079856.3080225
HeteroOS: OS Design for Heterogeneous Memory Management in Datacenter.	Sudarsun Kannan,Ada Gavrilovska,Vishal Gupta 0001,Karsten Schwan	
Viyojit: Decoupling Battery and DRAM Capacities for Battery-Backed DRAM.	Rajat Kateja,Anirudh Badam,Sriram Govindan,Bikash Sharma,Greg Ganger	
ThermoGater: Thermally-Aware On-Chip Voltage Regulation.	S. Karen Khatamifard,Longfei Wang,Weize Yu,Selçuk Köse,Ulya R. Karpuzcu	10.1145/3079856.3080250
Language-level persistency.	Aasheesh Kolli,Vaibhav Gogte,Ali G. Saidi,Stephan Diestelhorst,Peter M. Chen,Satish Narayanasamy,Thomas F. Wenisch	10.1145/3079856.3080229
Access Pattern-Aware Cache Management for Improving Data Utilization in GPU.	Gunjae Koo,Yunho Oh,Won Woo Ro,Murali Annavaram	10.1145/3079856.3080239
A Programmable Hardware Accelerator for Simulating Dynamical Systems.	Jaeha Kung,Yun Long,Duckhwan Kim 0001,Saibal Mukhopadhyay	10.1145/3079856.3080252
MTraceCheck: Validating Non-Deterministic Behavior of Memory Consistency Models in Post-Silicon Validation.	Doowon Lee,Valeria Bertacco	10.1145/3079856.3080235
Aggressive Pipelining of Irregular Applications on Reconfigurable Hardware.	Zhaoshi Li,Leibo Liu,Yangdong Deng,Shouyi Yin,Yao Wang,Shaojun Wei	
EDDIE: EM-Based Detection of Deviations in Program Execution.	Alireza Nazari,Nader Sehatbakhsh,Monjur Alam,Alenka G. Zajic,Milos Prvulovic	10.1145/3079856.3080223
Stream-Dataflow Acceleration.	Tony Nowatzki,Vinay Gangadhar,Newsha Ardalani,Karthikeyan Sankaralingam	10.1145/3079856.3080255
SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networks.	Angshuman Parashar,Minsoo Rhu,Anurag Mukkara,Antonio Puglielli,Rangharajan Venkatesan,Brucek Khailany,Joel S. Emer,Stephen W. Keckler,William J. Dally	10.1145/3079856.3080254
Hybrid TLB Coalescing: Improving TLB Translation Coverage under Diverse Fragmented Memory Allocations.	Chang Hyun Park 0001,Taekyung Heo,Jungi Jeong,Jaehyuk Huh	10.1145/3079856.3080217
The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions.	Minesh Patel,Jeremie S. Kim,Onur Mutlu	10.1145/3079856.3080242
There and Back Again: Optimizing the Interconnect in Networks of Memory Cubes.	Matthew Poremba,Itir Akgun,Jieming Yin,Onur Kayiran,Yuan Xie 0001,Gabriel H. Loh	
Plasticine: A Reconfigurable Architecture For Parallel Paterns.	Raghu Prabhakar,Yaqi Zhang 0001,David Koeplinger,Matthew Feldman,Tian Zhao 0001,Stefan Hadjis,Ardavan Pedram,Christos Kozyrakis,Kunle Olukotun	10.1145/3079856.3080256
CHARSTAR: Clock Hierarchy Aware Resource Scaling in Tiled ARchitectures.	Gokul Subramanian Ravi,Mikko H. Lipasti	10.1145/3079856.3080212
Non-Speculative Load-Load Reordering in TSO.	Alberto Ros,Trevor E. Carlson,Mehdi Alipour,Stefanos Kaxiras	10.1145/3079856.3080220
Rethinking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB.	Jee Ho Ryoo,Nagendra Gulur,Shuang Song 0007,Lizy K. John	10.1145/3079856.3080210
Understanding and Optimizing Asynchronous Low-Precision Stochastic Gradient Descent.	Christopher De Sa,Matthew Feldman,Christopher Ré,Kunle Olukotun	
Maximizing CNN Accelerator Efficiency Through Resource Partitioning.	Yongming Shen 0001,Michael Ferdman,Peter A. Milder	
Hiding the Long Latency of Persist Barriers Using Speculative Execution.	Seunghee Shin,James Tuck,Yan Solihin	10.1145/3079856.3080240
Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems.	Matthew D. Sinclair,Johnathan Alsop,Sarita V. Adve	10.1145/3079856.3080206
Fractal: An Execution Model for Fine-Grain Nested Speculative Parallelism.	Suvinay Subramanian,Mark C. Jeffrey,Maleen Abeydeera,Hyun Ryong Lee,Victor A. Ying,Joel S. Emer,Daniel Sánchez 0003	
Jenga: Software-Defined Cache Hierarchies.	Po-An Tsai,Nathan Beckmann,Daniel Sánchez 0003	
ScaleDeep: A Scalable Compute Architecture for Learning and Evaluating Deep Networks.	Swagath Venkataramani,Ashish Ranjan 0001,Subarno Banerjee,Dipankar Das 0002,Sasikanth Avancha,Ashok Jagannathan,Ajaya Durg,Dheemanth Nagaraj,Bharat Kaul,Pradeep Dubey,Anand Raghunathan	10.1145/3079856.3080244
XPro: A Cross-End Processing Architecture for Data Analytics in Wearables.	Aosen Wang,Lizhong Chen,Wenyao Xu	10.1145/3079856.3080219
Decoupled Affine Computation for SIMT GPUs.	Kai Wang,Calvin Lin	10.1145/3079856.3080205
Quality of Service Support for Fine-Grained Sharing on GPUs.	Zhenning Wang,Jun Yang 0002,Rami G. Melhem,Bruce R. Childers,Youtao Zhang,Minyi Guo	10.1145/3079856.3080203
Regaining Lost Cycles with HotCalls: A Fast Interface for SGX Secure Enclaves.	Ofir Weisse,Valeria Bertacco,Todd M. Austin	10.1145/3079856.3080208
Secure Hierarchy-Aware Cache Replacement Policy (SHARP): Defending Against Cache-Based Side Channel Attacks.	Mengjia Yan 0001,Bhargava Gopireddy,Thomas Shull,Josep Torrellas	10.1145/3079856.3080222
Hardware Translation Coherence for Virtualized Systems.	Zi Yan,Ján Veselý,Guilherme Cox,Abhishek Bhattacharjee	10.1145/3079856.3080211
PowerChief: Intelligent Power Allocation for Multi-Stage Applications to Improve Responsiveness on Power Constrained CMP.	Hailong Yang,Quan Chen 0002,Moeiz Riaz,Zhongzhi Luan,Lingjia Tang,Jason Mars	10.1145/3079856.3080224
DICE: Compressing DRAM Caches for Bandwidth and Capacity.	Vinson Young,Prashant J. Nair,Moinuddin K. Qureshi	
Scalpel: Customizing DNN Pruning to the Underlying Hardware Parallelism.	Jiecao Yu,Andrew Lukefahr,David J. Palframan,Ganesh S. Dasika,Reetuparna Das,Scott A. Mahlke	
Redundant Memory Array Architecture for Efficient Selective Protection.	Ruohuang Zheng,Michael C. Huang 0001	10.1145/3079856.3080213
Proceedings of the 44th Annual International Symposium on Computer Architecture, ISCA 2017, Toronto, ON, Canada, June 24-28, 2017		10.1145/3079856
