;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 07-Feb-15 11:01:44 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x07B10000  	1969
0x0008	0x03F50000  	1013
0x000C	0x03F50000  	1013
0x0010	0x03F50000  	1013
0x0014	0x03F50000  	1013
0x0018	0x03F50000  	1013
0x001C	0x03F50000  	1013
0x0020	0x03F50000  	1013
0x0024	0x03F50000  	1013
0x0028	0x03F50000  	1013
0x002C	0x03F50000  	1013
0x0030	0x03F50000  	1013
0x0034	0x03F50000  	1013
0x0038	0x03F50000  	1013
0x003C	0x03F50000  	1013
0x0040	0x03F50000  	1013
0x0044	0x03F50000  	1013
0x0048	0x03F50000  	1013
0x004C	0x03F50000  	1013
0x0050	0x03F50000  	1013
0x0054	0x03F50000  	1013
0x0058	0x03F50000  	1013
0x005C	0x03F50000  	1013
0x0060	0x03F50000  	1013
0x0064	0x03F50000  	1013
0x0068	0x03F50000  	1013
0x006C	0x03F50000  	1013
0x0070	0x03F50000  	1013
0x0074	0x03F50000  	1013
0x0078	0x03F50000  	1013
0x007C	0x03F50000  	1013
0x0080	0x03F50000  	1013
0x0084	0x03F50000  	1013
0x0088	0x03F50000  	1013
0x008C	0x03F50000  	1013
0x0090	0x03F50000  	1013
0x0094	0x03F50000  	1013
0x0098	0x03F50000  	1013
0x009C	0x03F50000  	1013
0x00A0	0x03F50000  	1013
0x00A4	0x03F50000  	1013
0x00A8	0x03F50000  	1013
0x00AC	0x03F50000  	1013
0x00B0	0x03F50000  	1013
0x00B4	0x03F50000  	1013
0x00B8	0x03F50000  	1013
0x00BC	0x03F50000  	1013
0x00C0	0x03F50000  	1013
0x00C4	0x03F50000  	1013
0x00C8	0x03F50000  	1013
0x00CC	0x03F50000  	1013
0x00D0	0x03F50000  	1013
0x00D4	0x03F50000  	1013
0x00D8	0x03F50000  	1013
0x00DC	0x03F50000  	1013
0x00E0	0x03F50000  	1013
0x00E4	0x03F50000  	1013
0x00E8	0x03F50000  	1013
0x00EC	0x03F50000  	1013
0x00F0	0x03F50000  	1013
0x00F4	0x03F50000  	1013
0x00F8	0x03F50000  	1013
0x00FC	0x03F50000  	1013
0x0100	0x03F50000  	1013
0x0104	0x03F50000  	1013
0x0108	0x03F50000  	1013
0x010C	0x03F50000  	1013
0x0110	0x03F50000  	1013
0x0114	0x03F50000  	1013
0x0118	0x03F50000  	1013
0x011C	0x03F50000  	1013
0x0120	0x03F50000  	1013
0x0124	0x03F50000  	1013
0x0128	0x03F50000  	1013
0x012C	0x03F50000  	1013
0x0130	0x03F50000  	1013
0x0134	0x03F50000  	1013
0x0138	0x03F50000  	1013
0x013C	0x03F50000  	1013
0x0140	0x03F50000  	1013
0x0144	0x03F50000  	1013
0x0148	0x03F50000  	1013
0x014C	0x03F50000  	1013
0x0150	0x03F50000  	1013
0x0154	0x03F50000  	1013
0x0158	0x03F50000  	1013
0x015C	0x03F50000  	1013
0x0160	0x03F50000  	1013
0x0164	0x03F50000  	1013
0x0168	0x03F50000  	1013
0x016C	0x03F50000  	1013
0x0170	0x03F50000  	1013
0x0174	0x03F50000  	1013
0x0178	0x03F50000  	1013
0x017C	0x03F50000  	1013
0x0180	0x03F50000  	1013
0x0184	0x03F50000  	1013
; end of ____SysVT
_main:
;STM32F4xx_SPL_Test.c, 10 :: 		void main()
0x07B0	0xB081    SUB	SP, SP, #4
0x07B2	0xF7FFFE4B  BL	1100
0x07B6	0xF7FFFE21  BL	1020
0x07BA	0xF000F897  BL	2284
0x07BE	0xF7FFFE33  BL	1064
;STM32F4xx_SPL_Test.c, 12 :: 		unsigned char s = 0;
0x07C2	0x2000    MOVS	R0, #0
0x07C4	0xF88D0000  STRB	R0, [SP, #0]
;STM32F4xx_SPL_Test.c, 14 :: 		setup_GPIOs();
0x07C8	0xF7FFFDB6  BL	_setup_GPIOs+0
;STM32F4xx_SPL_Test.c, 15 :: 		check_LEDs();
0x07CC	0xF7FFFDF4  BL	_check_LEDs+0
;STM32F4xx_SPL_Test.c, 17 :: 		while(1)
L_main27:
;STM32F4xx_SPL_Test.c, 19 :: 		if(GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_0))
0x07D0	0xF2400101  MOVW	R1, #1
0x07D4	0x4843    LDR	R0, [PC, #268]
0x07D6	0xF7FFFDA5  BL	_GPIO_ReadInputDataBit+0
0x07DA	0xB160    CBZ	R0, L_main29
;STM32F4xx_SPL_Test.c, 21 :: 		while(GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_0) == 1);
L_main30:
0x07DC	0xF2400101  MOVW	R1, #1
0x07E0	0x4840    LDR	R0, [PC, #256]
0x07E2	0xF7FFFD9F  BL	_GPIO_ReadInputDataBit+0
0x07E6	0x2801    CMP	R0, #1
0x07E8	0xD100    BNE	L_main31
0x07EA	0xE7F7    B	L_main30
L_main31:
;STM32F4xx_SPL_Test.c, 22 :: 		s++;
0x07EC	0xF89D0000  LDRB	R0, [SP, #0]
0x07F0	0x1C40    ADDS	R0, R0, #1
0x07F2	0xF88D0000  STRB	R0, [SP, #0]
;STM32F4xx_SPL_Test.c, 23 :: 		}
L_main29:
;STM32F4xx_SPL_Test.c, 25 :: 		if(s >= 6)
0x07F6	0xF89D0000  LDRB	R0, [SP, #0]
0x07FA	0x2806    CMP	R0, #6
0x07FC	0xDB02    BLT	L_main32
;STM32F4xx_SPL_Test.c, 27 :: 		s = 0;
0x07FE	0x2000    MOVS	R0, #0
0x0800	0xF88D0000  STRB	R0, [SP, #0]
;STM32F4xx_SPL_Test.c, 28 :: 		}
L_main32:
;STM32F4xx_SPL_Test.c, 30 :: 		switch(s)
0x0804	0xE02D    B	L_main33
;STM32F4xx_SPL_Test.c, 32 :: 		case 1:
L_main35:
;STM32F4xx_SPL_Test.c, 34 :: 		GPIO_SetBits(GPIOD, GPIO_Pin_12);
0x0806	0xF2410100  MOVW	R1, #4096
0x080A	0x4837    LDR	R0, [PC, #220]
0x080C	0xF7FFFD26  BL	_GPIO_SetBits+0
;STM32F4xx_SPL_Test.c, 35 :: 		break;
0x0810	0xE03C    B	L_main34
;STM32F4xx_SPL_Test.c, 37 :: 		case 2:
L_main36:
;STM32F4xx_SPL_Test.c, 39 :: 		GPIO_SetBits(GPIOD, GPIO_Pin_13);
0x0812	0xF2420100  MOVW	R1, #8192
0x0816	0x4834    LDR	R0, [PC, #208]
0x0818	0xF7FFFD20  BL	_GPIO_SetBits+0
;STM32F4xx_SPL_Test.c, 40 :: 		break;
0x081C	0xE036    B	L_main34
;STM32F4xx_SPL_Test.c, 42 :: 		case 3:
L_main37:
;STM32F4xx_SPL_Test.c, 44 :: 		GPIO_SetBits(GPIOD, GPIO_Pin_14);
0x081E	0xF2440100  MOVW	R1, #16384
0x0822	0x4831    LDR	R0, [PC, #196]
0x0824	0xF7FFFD1A  BL	_GPIO_SetBits+0
;STM32F4xx_SPL_Test.c, 45 :: 		break;
0x0828	0xE030    B	L_main34
;STM32F4xx_SPL_Test.c, 47 :: 		case 4:
L_main38:
;STM32F4xx_SPL_Test.c, 49 :: 		GPIO_SetBits(GPIOD, GPIO_Pin_15);
0x082A	0xF2480100  MOVW	R1, #32768
0x082E	0x482E    LDR	R0, [PC, #184]
0x0830	0xF7FFFD14  BL	_GPIO_SetBits+0
;STM32F4xx_SPL_Test.c, 50 :: 		break;
0x0834	0xE02A    B	L_main34
;STM32F4xx_SPL_Test.c, 52 :: 		case 5:
L_main39:
;STM32F4xx_SPL_Test.c, 54 :: 		GPIO_SetBits(GPIOD, GPIO_Pin_12);
0x0836	0xF2410100  MOVW	R1, #4096
0x083A	0x482B    LDR	R0, [PC, #172]
0x083C	0xF7FFFD0E  BL	_GPIO_SetBits+0
;STM32F4xx_SPL_Test.c, 55 :: 		GPIO_SetBits(GPIOD, GPIO_Pin_13);
0x0840	0xF2420100  MOVW	R1, #8192
0x0844	0x4828    LDR	R0, [PC, #160]
0x0846	0xF7FFFD09  BL	_GPIO_SetBits+0
;STM32F4xx_SPL_Test.c, 56 :: 		GPIO_SetBits(GPIOD, GPIO_Pin_14);
0x084A	0xF2440100  MOVW	R1, #16384
0x084E	0x4826    LDR	R0, [PC, #152]
0x0850	0xF7FFFD04  BL	_GPIO_SetBits+0
;STM32F4xx_SPL_Test.c, 57 :: 		GPIO_SetBits(GPIOD, GPIO_Pin_15);
0x0854	0xF2480100  MOVW	R1, #32768
0x0858	0x4823    LDR	R0, [PC, #140]
0x085A	0xF7FFFCFF  BL	_GPIO_SetBits+0
;STM32F4xx_SPL_Test.c, 58 :: 		break;
0x085E	0xE015    B	L_main34
;STM32F4xx_SPL_Test.c, 60 :: 		default:
L_main40:
;STM32F4xx_SPL_Test.c, 62 :: 		break;
0x0860	0xE014    B	L_main34
;STM32F4xx_SPL_Test.c, 64 :: 		}
L_main33:
0x0862	0xF89D0000  LDRB	R0, [SP, #0]
0x0866	0x2801    CMP	R0, #1
0x0868	0xD0CD    BEQ	L_main35
0x086A	0xF89D0000  LDRB	R0, [SP, #0]
0x086E	0x2802    CMP	R0, #2
0x0870	0xD0CF    BEQ	L_main36
0x0872	0xF89D0000  LDRB	R0, [SP, #0]
0x0876	0x2803    CMP	R0, #3
0x0878	0xD0D1    BEQ	L_main37
0x087A	0xF89D0000  LDRB	R0, [SP, #0]
0x087E	0x2804    CMP	R0, #4
0x0880	0xD0D3    BEQ	L_main38
0x0882	0xF89D0000  LDRB	R0, [SP, #0]
0x0886	0x2805    CMP	R0, #5
0x0888	0xD0D5    BEQ	L_main39
0x088A	0xE7E9    B	L_main40
L_main34:
;STM32F4xx_SPL_Test.c, 65 :: 		Delay_ms(90);
0x088C	0xF64E677E  MOVW	R7, #61054
0x0890	0xF2C00736  MOVT	R7, #54
0x0894	0xBF00    NOP
0x0896	0xBF00    NOP
L_main41:
0x0898	0x1E7F    SUBS	R7, R7, #1
0x089A	0xD1FD    BNE	L_main41
0x089C	0xBF00    NOP
0x089E	0xBF00    NOP
0x08A0	0xBF00    NOP
;STM32F4xx_SPL_Test.c, 67 :: 		GPIO_ResetBits(GPIOD, GPIO_Pin_12);
0x08A2	0xF2410100  MOVW	R1, #4096
0x08A6	0x4810    LDR	R0, [PC, #64]
0x08A8	0xF7FFFCDC  BL	_GPIO_ResetBits+0
;STM32F4xx_SPL_Test.c, 68 :: 		GPIO_ResetBits(GPIOD, GPIO_Pin_13);
0x08AC	0xF2420100  MOVW	R1, #8192
0x08B0	0x480D    LDR	R0, [PC, #52]
0x08B2	0xF7FFFCD7  BL	_GPIO_ResetBits+0
;STM32F4xx_SPL_Test.c, 69 :: 		GPIO_ResetBits(GPIOD, GPIO_Pin_14);
0x08B6	0xF2440100  MOVW	R1, #16384
0x08BA	0x480B    LDR	R0, [PC, #44]
0x08BC	0xF7FFFCD2  BL	_GPIO_ResetBits+0
;STM32F4xx_SPL_Test.c, 70 :: 		GPIO_ResetBits(GPIOD, GPIO_Pin_15);
0x08C0	0xF2480100  MOVW	R1, #32768
0x08C4	0x4808    LDR	R0, [PC, #32]
0x08C6	0xF7FFFCCD  BL	_GPIO_ResetBits+0
;STM32F4xx_SPL_Test.c, 71 :: 		Delay_ms(90);
0x08CA	0xF64E677E  MOVW	R7, #61054
0x08CE	0xF2C00736  MOVT	R7, #54
L_main43:
0x08D2	0x1E7F    SUBS	R7, R7, #1
0x08D4	0xD1FD    BNE	L_main43
0x08D6	0xBF00    NOP
0x08D8	0xBF00    NOP
0x08DA	0xBF00    NOP
0x08DC	0xBF00    NOP
0x08DE	0xBF00    NOP
;STM32F4xx_SPL_Test.c, 72 :: 		}
0x08E0	0xE776    B	L_main27
;STM32F4xx_SPL_Test.c, 73 :: 		}
L_end_main:
L__main_end_loop:
0x08E2	0xE7FE    B	L__main_end_loop
0x08E4	0x00004002  	#1073872896
0x08E8	0x0C004002  	#1073875968
; end of _main
_setup_GPIOs:
;STM32F4xx_SPL_Test.c, 76 :: 		void setup_GPIOs()
0x0338	0xB083    SUB	SP, SP, #12
0x033A	0xF8CDE000  STR	LR, [SP, #0]
;STM32F4xx_SPL_Test.c, 80 :: 		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
0x033E	0x2101    MOVS	R1, #1
0x0340	0xF04F0001  MOV	R0, #1
0x0344	0xF7FFFF92  BL	_RCC_AHB1PeriphClockCmd+0
;STM32F4xx_SPL_Test.c, 81 :: 		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
0x0348	0x2101    MOVS	R1, #1
0x034A	0xF04F0008  MOV	R0, #8
0x034E	0xF7FFFF8D  BL	_RCC_AHB1PeriphClockCmd+0
;STM32F4xx_SPL_Test.c, 83 :: 		GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
0x0352	0xF2400001  MOVW	R0, #1
0x0356	0x9001    STR	R0, [SP, #4]
;STM32F4xx_SPL_Test.c, 84 :: 		GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
0x0358	0x2000    MOVS	R0, #0
0x035A	0xF88D0008  STRB	R0, [SP, #8]
;STM32F4xx_SPL_Test.c, 85 :: 		GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
0x035E	0x2002    MOVS	R0, #2
0x0360	0xF88D0009  STRB	R0, [SP, #9]
;STM32F4xx_SPL_Test.c, 86 :: 		GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
0x0364	0x2000    MOVS	R0, #0
0x0366	0xF88D000A  STRB	R0, [SP, #10]
;STM32F4xx_SPL_Test.c, 87 :: 		GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
0x036A	0x2002    MOVS	R0, #2
0x036C	0xF88D000B  STRB	R0, [SP, #11]
;STM32F4xx_SPL_Test.c, 88 :: 		GPIO_Init(GPIOA, &GPIO_InitStructure);
0x0370	0xA801    ADD	R0, SP, #4
0x0372	0x4601    MOV	R1, R0
0x0374	0x480D    LDR	R0, [PC, #52]
0x0376	0xF7FFFF07  BL	_GPIO_Init+0
;STM32F4xx_SPL_Test.c, 90 :: 		GPIO_InitStructure.GPIO_Pin = (GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15);
0x037A	0xF44F4070  MOV	R0, #61440
0x037E	0x9001    STR	R0, [SP, #4]
;STM32F4xx_SPL_Test.c, 91 :: 		GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
0x0380	0x2001    MOVS	R0, #1
0x0382	0xF88D0008  STRB	R0, [SP, #8]
;STM32F4xx_SPL_Test.c, 92 :: 		GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
0x0386	0x2000    MOVS	R0, #0
0x0388	0xF88D0009  STRB	R0, [SP, #9]
;STM32F4xx_SPL_Test.c, 93 :: 		GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
0x038C	0x2000    MOVS	R0, #0
0x038E	0xF88D000A  STRB	R0, [SP, #10]
;STM32F4xx_SPL_Test.c, 94 :: 		GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
0x0392	0x2000    MOVS	R0, #0
0x0394	0xF88D000B  STRB	R0, [SP, #11]
;STM32F4xx_SPL_Test.c, 95 :: 		GPIO_Init(GPIOD, &GPIO_InitStructure);
0x0398	0xA801    ADD	R0, SP, #4
0x039A	0x4601    MOV	R1, R0
0x039C	0x4804    LDR	R0, [PC, #16]
0x039E	0xF7FFFEF3  BL	_GPIO_Init+0
;STM32F4xx_SPL_Test.c, 96 :: 		}
L_end_setup_GPIOs:
0x03A2	0xF8DDE000  LDR	LR, [SP, #0]
0x03A6	0xB003    ADD	SP, SP, #12
0x03A8	0x4770    BX	LR
0x03AA	0xBF00    NOP
0x03AC	0x00004002  	#1073872896
0x03B0	0x0C004002  	#1073875968
; end of _setup_GPIOs
_RCC_AHB1PeriphClockCmd:
;stm32f4xx_rcc.c, 1091 :: 		void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
; NewState start address is: 4 (R1)
; RCC_AHB1Periph start address is: 0 (R0)
; NewState end address is: 4 (R1)
; RCC_AHB1Periph end address is: 0 (R0)
; RCC_AHB1Periph start address is: 0 (R0)
; NewState start address is: 4 (R1)
;stm32f4xx_rcc.c, 1097 :: 		if (NewState != DISABLE)
0x026C	0xB121    CBZ	R1, L_RCC_AHB1PeriphClockCmd48
; NewState end address is: 4 (R1)
;stm32f4xx_rcc.c, 1099 :: 		RCC->AHB1ENR |= RCC_AHB1Periph;
0x026E	0x4B05    LDR	R3, [PC, #20]
0x0270	0x681A    LDR	R2, [R3, #0]
0x0272	0x4302    ORRS	R2, R0
; RCC_AHB1Periph end address is: 0 (R0)
0x0274	0x601A    STR	R2, [R3, #0]
;stm32f4xx_rcc.c, 1100 :: 		}
0x0276	0xE004    B	L_RCC_AHB1PeriphClockCmd49
L_RCC_AHB1PeriphClockCmd48:
;stm32f4xx_rcc.c, 1103 :: 		RCC->AHB1ENR &= ~RCC_AHB1Periph;
; RCC_AHB1Periph start address is: 0 (R0)
0x0278	0x43C4    MVN	R4, R0
; RCC_AHB1Periph end address is: 0 (R0)
0x027A	0x4B02    LDR	R3, [PC, #8]
0x027C	0x681A    LDR	R2, [R3, #0]
0x027E	0x4022    ANDS	R2, R4
0x0280	0x601A    STR	R2, [R3, #0]
;stm32f4xx_rcc.c, 1104 :: 		}
L_RCC_AHB1PeriphClockCmd49:
;stm32f4xx_rcc.c, 1105 :: 		}
L_end_RCC_AHB1PeriphClockCmd:
0x0282	0x4770    BX	LR
0x0284	0x38304002  	#1073887280
; end of _RCC_AHB1PeriphClockCmd
_GPIO_Init:
;stm32f4xx_gpio.c, 188 :: 		void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
; GPIO_InitStruct start address is: 4 (R1)
; GPIOx start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; GPIO_InitStruct end address is: 4 (R1)
; GPIOx end address is: 0 (R0)
; GPIOx start address is: 0 (R0)
; GPIO_InitStruct start address is: 4 (R1)
;stm32f4xx_gpio.c, 190 :: 		uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
;stm32f4xx_gpio.c, 200 :: 		for (pinpos = 0x00; pinpos < 0x10; pinpos++)
; pinpos start address is: 20 (R5)
0x018A	0xF04F0500  MOV	R5, #0
; GPIOx end address is: 0 (R0)
; GPIO_InitStruct end address is: 4 (R1)
; pinpos end address is: 20 (R5)
0x018E	0x9100    STR	R1, [SP, #0]
0x0190	0x4601    MOV	R1, R0
0x0192	0x9800    LDR	R0, [SP, #0]
L_GPIO_Init44:
; pinpos start address is: 20 (R5)
; GPIOx start address is: 4 (R1)
; GPIO_InitStruct start address is: 0 (R0)
; GPIO_InitStruct start address is: 0 (R0)
; GPIO_InitStruct end address is: 0 (R0)
; GPIOx start address is: 4 (R1)
; GPIOx end address is: 4 (R1)
0x0194	0x2D10    CMP	R5, #16
0x0196	0xD25E    BCS	L_GPIO_Init45
; GPIO_InitStruct end address is: 0 (R0)
; GPIOx end address is: 4 (R1)
;stm32f4xx_gpio.c, 202 :: 		pos = ((uint32_t)0x01) << pinpos;
; GPIOx start address is: 4 (R1)
; GPIO_InitStruct start address is: 0 (R0)
0x0198	0xF04F0201  MOV	R2, #1
0x019C	0xFA02F305  LSL	R3, R2, R5
;stm32f4xx_gpio.c, 204 :: 		currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
0x01A0	0x6802    LDR	R2, [R0, #0]
0x01A2	0x401A    ANDS	R2, R3
;stm32f4xx_gpio.c, 206 :: 		if (currentpin == pos)
0x01A4	0x429A    CMP	R2, R3
0x01A6	0xD154    BNE	L_GPIO_Init47
;stm32f4xx_gpio.c, 208 :: 		GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
0x01A8	0x006B    LSLS	R3, R5, #1
0x01AA	0xF04F0203  MOV	R2, #3
0x01AE	0x409A    LSLS	R2, R3
0x01B0	0x43D3    MVN	R3, R2
0x01B2	0x680A    LDR	R2, [R1, #0]
0x01B4	0x401A    ANDS	R2, R3
0x01B6	0x600A    STR	R2, [R1, #0]
;stm32f4xx_gpio.c, 209 :: 		GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
0x01B8	0x1D02    ADDS	R2, R0, #4
0x01BA	0x7812    LDRB	R2, [R2, #0]
0x01BC	0xB2D3    UXTB	R3, R2
0x01BE	0x006A    LSLS	R2, R5, #1
0x01C0	0x4093    LSLS	R3, R2
0x01C2	0x680A    LDR	R2, [R1, #0]
0x01C4	0x431A    ORRS	R2, R3
0x01C6	0x600A    STR	R2, [R1, #0]
;stm32f4xx_gpio.c, 211 :: 		if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
0x01C8	0x1D02    ADDS	R2, R0, #4
0x01CA	0x7812    LDRB	R2, [R2, #0]
0x01CC	0x2A01    CMP	R2, #1
0x01CE	0xD004    BEQ	L__GPIO_Init66
0x01D0	0x1D02    ADDS	R2, R0, #4
0x01D2	0x7812    LDRB	R2, [R2, #0]
0x01D4	0x2A02    CMP	R2, #2
0x01D6	0xD000    BEQ	L__GPIO_Init65
0x01D8	0xE026    B	L_GPIO_Init50
L__GPIO_Init66:
L__GPIO_Init65:
;stm32f4xx_gpio.c, 217 :: 		GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
0x01DA	0xF2010408  ADDW	R4, R1, #8
0x01DE	0x006B    LSLS	R3, R5, #1
0x01E0	0xF04F0203  MOV	R2, #3
0x01E4	0x409A    LSLS	R2, R3
0x01E6	0x43D3    MVN	R3, R2
0x01E8	0x6822    LDR	R2, [R4, #0]
0x01EA	0x401A    ANDS	R2, R3
0x01EC	0x6022    STR	R2, [R4, #0]
;stm32f4xx_gpio.c, 218 :: 		GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
0x01EE	0xF2010408  ADDW	R4, R1, #8
0x01F2	0x1D42    ADDS	R2, R0, #5
0x01F4	0x7812    LDRB	R2, [R2, #0]
0x01F6	0xB2D3    UXTB	R3, R2
0x01F8	0x006A    LSLS	R2, R5, #1
0x01FA	0x4093    LSLS	R3, R2
0x01FC	0x6822    LDR	R2, [R4, #0]
0x01FE	0x431A    ORRS	R2, R3
0x0200	0x6022    STR	R2, [R4, #0]
;stm32f4xx_gpio.c, 224 :: 		GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
0x0202	0x1D0C    ADDS	R4, R1, #4
0x0204	0xB2AB    UXTH	R3, R5
0x0206	0xF04F0201  MOV	R2, #1
0x020A	0x409A    LSLS	R2, R3
0x020C	0x43D3    MVN	R3, R2
0x020E	0x6822    LDR	R2, [R4, #0]
0x0210	0x401A    ANDS	R2, R3
0x0212	0x6022    STR	R2, [R4, #0]
;stm32f4xx_gpio.c, 225 :: 		GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
0x0214	0x1D0C    ADDS	R4, R1, #4
0x0216	0x1D82    ADDS	R2, R0, #6
0x0218	0x7812    LDRB	R2, [R2, #0]
0x021A	0xB2D3    UXTB	R3, R2
0x021C	0xB2AA    UXTH	R2, R5
0x021E	0x4093    LSLS	R3, R2
0x0220	0xB29B    UXTH	R3, R3
0x0222	0x6822    LDR	R2, [R4, #0]
0x0224	0x431A    ORRS	R2, R3
0x0226	0x6022    STR	R2, [R4, #0]
;stm32f4xx_gpio.c, 226 :: 		}
L_GPIO_Init50:
;stm32f4xx_gpio.c, 229 :: 		GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
0x0228	0xF201040C  ADDW	R4, R1, #12
0x022C	0xB2AA    UXTH	R2, R5
0x022E	0x0053    LSLS	R3, R2, #1
0x0230	0xF04F0203  MOV	R2, #3
0x0234	0x409A    LSLS	R2, R3
0x0236	0x43D3    MVN	R3, R2
0x0238	0x6822    LDR	R2, [R4, #0]
0x023A	0x401A    ANDS	R2, R3
0x023C	0x6022    STR	R2, [R4, #0]
;stm32f4xx_gpio.c, 230 :: 		GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
0x023E	0xF201040C  ADDW	R4, R1, #12
0x0242	0x1DC2    ADDS	R2, R0, #7
0x0244	0x7812    LDRB	R2, [R2, #0]
0x0246	0xB2D3    UXTB	R3, R2
0x0248	0x006A    LSLS	R2, R5, #1
0x024A	0x4093    LSLS	R3, R2
0x024C	0x6822    LDR	R2, [R4, #0]
0x024E	0x431A    ORRS	R2, R3
0x0250	0x6022    STR	R2, [R4, #0]
;stm32f4xx_gpio.c, 231 :: 		}
L_GPIO_Init47:
;stm32f4xx_gpio.c, 200 :: 		for (pinpos = 0x00; pinpos < 0x10; pinpos++)
0x0252	0x1C6D    ADDS	R5, R5, #1
;stm32f4xx_gpio.c, 232 :: 		}
; GPIO_InitStruct end address is: 0 (R0)
; GPIOx end address is: 4 (R1)
; pinpos end address is: 20 (R5)
0x0254	0xE79E    B	L_GPIO_Init44
L_GPIO_Init45:
;stm32f4xx_gpio.c, 233 :: 		}
L_end_GPIO_Init:
0x0256	0xB001    ADD	SP, SP, #4
0x0258	0x4770    BX	LR
; end of _GPIO_Init
_check_LEDs:
;STM32F4xx_SPL_Test.c, 99 :: 		void check_LEDs()
0x03B8	0xB081    SUB	SP, SP, #4
0x03BA	0xF8CDE000  STR	LR, [SP, #0]
;STM32F4xx_SPL_Test.c, 101 :: 		GPIO_SetBits(GPIOD, (GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15));
0x03BE	0xF24F0100  MOVW	R1, #61440
0x03C2	0x480B    LDR	R0, [PC, #44]
0x03C4	0xF7FFFF4A  BL	_GPIO_SetBits+0
;STM32F4xx_SPL_Test.c, 102 :: 		Delay_ms(900);
0x03C8	0xF24507FE  MOVW	R7, #20734
0x03CC	0xF2C02725  MOVT	R7, #549
L_check_LEDs45:
0x03D0	0x1E7F    SUBS	R7, R7, #1
0x03D2	0xD1FD    BNE	L_check_LEDs45
0x03D4	0xBF00    NOP
0x03D6	0xBF00    NOP
0x03D8	0xBF00    NOP
0x03DA	0xBF00    NOP
0x03DC	0xBF00    NOP
;STM32F4xx_SPL_Test.c, 103 :: 		GPIO_ResetBits(GPIOD, (GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15));
0x03DE	0xF24F0100  MOVW	R1, #61440
0x03E2	0x4803    LDR	R0, [PC, #12]
0x03E4	0xF7FFFF3E  BL	_GPIO_ResetBits+0
;STM32F4xx_SPL_Test.c, 104 :: 		}
L_end_check_LEDs:
0x03E8	0xF8DDE000  LDR	LR, [SP, #0]
0x03EC	0xB001    ADD	SP, SP, #4
0x03EE	0x4770    BX	LR
0x03F0	0x0C004002  	#1073875968
; end of _check_LEDs
_GPIO_SetBits:
;stm32f4xx_gpio.c, 386 :: 		void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
; GPIO_Pin start address is: 4 (R1)
; GPIOx start address is: 0 (R0)
; GPIO_Pin end address is: 4 (R1)
; GPIOx end address is: 0 (R0)
; GPIOx start address is: 0 (R0)
; GPIO_Pin start address is: 4 (R1)
;stm32f4xx_gpio.c, 392 :: 		GPIOx->BSRRL = GPIO_Pin;
0x025C	0xF2000218  ADDW	R2, R0, #24
; GPIOx end address is: 0 (R0)
0x0260	0x8011    STRH	R1, [R2, #0]
; GPIO_Pin end address is: 4 (R1)
;stm32f4xx_gpio.c, 393 :: 		}
L_end_GPIO_SetBits:
0x0262	0x4770    BX	LR
; end of _GPIO_SetBits
_GPIO_ResetBits:
;stm32f4xx_gpio.c, 405 :: 		void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
; GPIO_Pin start address is: 4 (R1)
; GPIOx start address is: 0 (R0)
; GPIO_Pin end address is: 4 (R1)
; GPIOx end address is: 0 (R0)
; GPIOx start address is: 0 (R0)
; GPIO_Pin start address is: 4 (R1)
;stm32f4xx_gpio.c, 411 :: 		GPIOx->BSRRH = GPIO_Pin;
0x0264	0xF200021A  ADDW	R2, R0, #26
; GPIOx end address is: 0 (R0)
0x0268	0x8011    STRH	R1, [R2, #0]
; GPIO_Pin end address is: 4 (R1)
;stm32f4xx_gpio.c, 412 :: 		}
L_end_GPIO_ResetBits:
0x026A	0x4770    BX	LR
; end of _GPIO_ResetBits
_GPIO_ReadInputDataBit:
;stm32f4xx_gpio.c, 305 :: 		uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
; GPIO_Pin start address is: 4 (R1)
; GPIOx start address is: 0 (R0)
; GPIO_Pin end address is: 4 (R1)
; GPIOx end address is: 0 (R0)
; GPIOx start address is: 0 (R0)
; GPIO_Pin start address is: 4 (R1)
;stm32f4xx_gpio.c, 307 :: 		uint8_t bitstatus = 0x00;
;stm32f4xx_gpio.c, 313 :: 		if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
0x0324	0xF2000210  ADDW	R2, R0, #16
; GPIOx end address is: 0 (R0)
0x0328	0x6812    LDR	R2, [R2, #0]
0x032A	0x400A    ANDS	R2, R1
; GPIO_Pin end address is: 4 (R1)
0x032C	0xB10A    CBZ	R2, L_GPIO_ReadInputDataBit51
;stm32f4xx_gpio.c, 315 :: 		bitstatus = (uint8_t)Bit_SET;
; bitstatus start address is: 0 (R0)
0x032E	0x2001    MOVS	R0, #1
;stm32f4xx_gpio.c, 316 :: 		}
; bitstatus end address is: 0 (R0)
0x0330	0xE000    B	L_GPIO_ReadInputDataBit52
L_GPIO_ReadInputDataBit51:
;stm32f4xx_gpio.c, 319 :: 		bitstatus = (uint8_t)Bit_RESET;
; bitstatus start address is: 0 (R0)
0x0332	0x2000    MOVS	R0, #0
; bitstatus end address is: 0 (R0)
;stm32f4xx_gpio.c, 320 :: 		}
L_GPIO_ReadInputDataBit52:
;stm32f4xx_gpio.c, 321 :: 		return bitstatus;
; bitstatus start address is: 0 (R0)
; bitstatus end address is: 0 (R0)
;stm32f4xx_gpio.c, 322 :: 		}
L_end_GPIO_ReadInputDataBit:
0x0334	0x4770    BX	LR
; end of _GPIO_ReadInputDataBit
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x0310	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x0312	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x0316	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x031A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x031E	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x0320	0xB001    ADD	SP, SP, #4
0x0322	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x02D4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x02D6	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x02DA	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x02DE	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x02E2	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x02E4	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x02E8	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x02EA	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x02EC	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x02EE	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x02F2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x02F6	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x02F8	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x02FC	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x02FE	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x0300	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x0304	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x0308	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x030A	0xB001    ADD	SP, SP, #4
0x030C	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x044C	0xB082    SUB	SP, SP, #8
0x044E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0452	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x0454	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x0456	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0458	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x045A	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x045C	0x2803    CMP	R0, #3
0x045E	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x0462	0x4893    LDR	R0, [PC, #588]
0x0464	0x4281    CMP	R1, R0
0x0466	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x0468	0x4892    LDR	R0, [PC, #584]
0x046A	0x6800    LDR	R0, [R0, #0]
0x046C	0xF0400105  ORR	R1, R0, #5
0x0470	0x4890    LDR	R0, [PC, #576]
0x0472	0x6001    STR	R1, [R0, #0]
0x0474	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0476	0x4890    LDR	R0, [PC, #576]
0x0478	0x4281    CMP	R1, R0
0x047A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x047C	0x488D    LDR	R0, [PC, #564]
0x047E	0x6800    LDR	R0, [R0, #0]
0x0480	0xF0400104  ORR	R1, R0, #4
0x0484	0x488B    LDR	R0, [PC, #556]
0x0486	0x6001    STR	R1, [R0, #0]
0x0488	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x048A	0x488C    LDR	R0, [PC, #560]
0x048C	0x4281    CMP	R1, R0
0x048E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x0490	0x4888    LDR	R0, [PC, #544]
0x0492	0x6800    LDR	R0, [R0, #0]
0x0494	0xF0400103  ORR	R1, R0, #3
0x0498	0x4886    LDR	R0, [PC, #536]
0x049A	0x6001    STR	R1, [R0, #0]
0x049C	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x049E	0xF64E2060  MOVW	R0, #60000
0x04A2	0x4281    CMP	R1, R0
0x04A4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x04A6	0x4883    LDR	R0, [PC, #524]
0x04A8	0x6800    LDR	R0, [R0, #0]
0x04AA	0xF0400102  ORR	R1, R0, #2
0x04AE	0x4881    LDR	R0, [PC, #516]
0x04B0	0x6001    STR	R1, [R0, #0]
0x04B2	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x04B4	0xF2475030  MOVW	R0, #30000
0x04B8	0x4281    CMP	R1, R0
0x04BA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x04BC	0x487D    LDR	R0, [PC, #500]
0x04BE	0x6800    LDR	R0, [R0, #0]
0x04C0	0xF0400101  ORR	R1, R0, #1
0x04C4	0x487B    LDR	R0, [PC, #492]
0x04C6	0x6001    STR	R1, [R0, #0]
0x04C8	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x04CA	0x487A    LDR	R0, [PC, #488]
0x04CC	0x6801    LDR	R1, [R0, #0]
0x04CE	0xF06F0007  MVN	R0, #7
0x04D2	0x4001    ANDS	R1, R0
0x04D4	0x4877    LDR	R0, [PC, #476]
0x04D6	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x04D8	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x04DA	0x2802    CMP	R0, #2
0x04DC	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x04E0	0x4877    LDR	R0, [PC, #476]
0x04E2	0x4281    CMP	R1, R0
0x04E4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x04E6	0x4873    LDR	R0, [PC, #460]
0x04E8	0x6800    LDR	R0, [R0, #0]
0x04EA	0xF0400106  ORR	R1, R0, #6
0x04EE	0x4871    LDR	R0, [PC, #452]
0x04F0	0x6001    STR	R1, [R0, #0]
0x04F2	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x04F4	0x4870    LDR	R0, [PC, #448]
0x04F6	0x4281    CMP	R1, R0
0x04F8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x04FA	0x486E    LDR	R0, [PC, #440]
0x04FC	0x6800    LDR	R0, [R0, #0]
0x04FE	0xF0400105  ORR	R1, R0, #5
0x0502	0x486C    LDR	R0, [PC, #432]
0x0504	0x6001    STR	R1, [R0, #0]
0x0506	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0508	0x486E    LDR	R0, [PC, #440]
0x050A	0x4281    CMP	R1, R0
0x050C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x050E	0x4869    LDR	R0, [PC, #420]
0x0510	0x6800    LDR	R0, [R0, #0]
0x0512	0xF0400104  ORR	R1, R0, #4
0x0516	0x4867    LDR	R0, [PC, #412]
0x0518	0x6001    STR	R1, [R0, #0]
0x051A	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x051C	0x486A    LDR	R0, [PC, #424]
0x051E	0x4281    CMP	R1, R0
0x0520	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x0522	0x4864    LDR	R0, [PC, #400]
0x0524	0x6800    LDR	R0, [R0, #0]
0x0526	0xF0400103  ORR	R1, R0, #3
0x052A	0x4862    LDR	R0, [PC, #392]
0x052C	0x6001    STR	R1, [R0, #0]
0x052E	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0530	0xF64B3080  MOVW	R0, #48000
0x0534	0x4281    CMP	R1, R0
0x0536	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x0538	0x485E    LDR	R0, [PC, #376]
0x053A	0x6800    LDR	R0, [R0, #0]
0x053C	0xF0400102  ORR	R1, R0, #2
0x0540	0x485C    LDR	R0, [PC, #368]
0x0542	0x6001    STR	R1, [R0, #0]
0x0544	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0546	0xF64550C0  MOVW	R0, #24000
0x054A	0x4281    CMP	R1, R0
0x054C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x054E	0x4859    LDR	R0, [PC, #356]
0x0550	0x6800    LDR	R0, [R0, #0]
0x0552	0xF0400101  ORR	R1, R0, #1
0x0556	0x4857    LDR	R0, [PC, #348]
0x0558	0x6001    STR	R1, [R0, #0]
0x055A	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x055C	0x4855    LDR	R0, [PC, #340]
0x055E	0x6801    LDR	R1, [R0, #0]
0x0560	0xF06F0007  MVN	R0, #7
0x0564	0x4001    ANDS	R1, R0
0x0566	0x4853    LDR	R0, [PC, #332]
0x0568	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x056A	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x056C	0x2801    CMP	R0, #1
0x056E	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x0572	0x4851    LDR	R0, [PC, #324]
0x0574	0x4281    CMP	R1, R0
0x0576	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x0578	0x484E    LDR	R0, [PC, #312]
0x057A	0x6800    LDR	R0, [R0, #0]
0x057C	0xF0400107  ORR	R1, R0, #7
0x0580	0x484C    LDR	R0, [PC, #304]
0x0582	0x6001    STR	R1, [R0, #0]
0x0584	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0586	0x4851    LDR	R0, [PC, #324]
0x0588	0x4281    CMP	R1, R0
0x058A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x058C	0x4849    LDR	R0, [PC, #292]
0x058E	0x6800    LDR	R0, [R0, #0]
0x0590	0xF0400106  ORR	R1, R0, #6
0x0594	0x4847    LDR	R0, [PC, #284]
0x0596	0x6001    STR	R1, [R0, #0]
0x0598	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x059A	0x4848    LDR	R0, [PC, #288]
0x059C	0x4281    CMP	R1, R0
0x059E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x05A0	0x4844    LDR	R0, [PC, #272]
0x05A2	0x6800    LDR	R0, [R0, #0]
0x05A4	0xF0400105  ORR	R1, R0, #5
0x05A8	0x4842    LDR	R0, [PC, #264]
0x05AA	0x6001    STR	R1, [R0, #0]
0x05AC	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x05AE	0x4846    LDR	R0, [PC, #280]
0x05B0	0x4281    CMP	R1, R0
0x05B2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x05B4	0x483F    LDR	R0, [PC, #252]
0x05B6	0x6800    LDR	R0, [R0, #0]
0x05B8	0xF0400104  ORR	R1, R0, #4
0x05BC	0x483D    LDR	R0, [PC, #244]
0x05BE	0x6001    STR	R1, [R0, #0]
0x05C0	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x05C2	0xF24D20F0  MOVW	R0, #54000
0x05C6	0x4281    CMP	R1, R0
0x05C8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x05CA	0x483A    LDR	R0, [PC, #232]
0x05CC	0x6800    LDR	R0, [R0, #0]
0x05CE	0xF0400103  ORR	R1, R0, #3
0x05D2	0x4838    LDR	R0, [PC, #224]
0x05D4	0x6001    STR	R1, [R0, #0]
0x05D6	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x05D8	0xF64840A0  MOVW	R0, #36000
0x05DC	0x4281    CMP	R1, R0
0x05DE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x05E0	0x4834    LDR	R0, [PC, #208]
0x05E2	0x6800    LDR	R0, [R0, #0]
0x05E4	0xF0400102  ORR	R1, R0, #2
0x05E8	0x4832    LDR	R0, [PC, #200]
0x05EA	0x6001    STR	R1, [R0, #0]
0x05EC	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x05EE	0xF2446050  MOVW	R0, #18000
0x05F2	0x4281    CMP	R1, R0
0x05F4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x05F6	0x482F    LDR	R0, [PC, #188]
0x05F8	0x6800    LDR	R0, [R0, #0]
0x05FA	0xF0400101  ORR	R1, R0, #1
0x05FE	0x482D    LDR	R0, [PC, #180]
0x0600	0x6001    STR	R1, [R0, #0]
0x0602	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x0604	0x482B    LDR	R0, [PC, #172]
0x0606	0x6801    LDR	R1, [R0, #0]
0x0608	0xF06F0007  MVN	R0, #7
0x060C	0x4001    ANDS	R1, R0
0x060E	0x4829    LDR	R0, [PC, #164]
0x0610	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x0612	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0614	0x2800    CMP	R0, #0
0x0616	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x061A	0x482D    LDR	R0, [PC, #180]
0x061C	0x4281    CMP	R1, R0
0x061E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x0620	0x4824    LDR	R0, [PC, #144]
0x0622	0x6800    LDR	R0, [R0, #0]
0x0624	0xF0400107  ORR	R1, R0, #7
0x0628	0x4822    LDR	R0, [PC, #136]
0x062A	0x6001    STR	R1, [R0, #0]
0x062C	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x062E	0x4825    LDR	R0, [PC, #148]
0x0630	0x4281    CMP	R1, R0
0x0632	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x0634	0x481F    LDR	R0, [PC, #124]
0x0636	0x6800    LDR	R0, [R0, #0]
0x0638	0xF0400106  ORR	R1, R0, #6
0x063C	0x481D    LDR	R0, [PC, #116]
0x063E	0x6001    STR	R1, [R0, #0]
0x0640	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0642	0x4824    LDR	R0, [PC, #144]
0x0644	0x4281    CMP	R1, R0
0x0646	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x0648	0x481A    LDR	R0, [PC, #104]
0x064A	0x6800    LDR	R0, [R0, #0]
0x064C	0xF0400105  ORR	R1, R0, #5
0x0650	0x4818    LDR	R0, [PC, #96]
0x0652	0x6001    STR	R1, [R0, #0]
0x0654	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0656	0xF5B14F7A  CMP	R1, #64000
0x065A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x065C	0x4815    LDR	R0, [PC, #84]
0x065E	0x6800    LDR	R0, [R0, #0]
0x0660	0xF0400104  ORR	R1, R0, #4
0x0664	0x4813    LDR	R0, [PC, #76]
0x0666	0x6001    STR	R1, [R0, #0]
0x0668	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x066A	0xF64B3080  MOVW	R0, #48000
0x066E	0x4281    CMP	R1, R0
0x0670	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x0672	0x4810    LDR	R0, [PC, #64]
0x0674	0x6800    LDR	R0, [R0, #0]
0x0676	0xF0400103  ORR	R1, R0, #3
0x067A	0x480E    LDR	R0, [PC, #56]
0x067C	0x6001    STR	R1, [R0, #0]
0x067E	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0680	0xF5B14FFA  CMP	R1, #32000
0x0684	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x0686	0x480B    LDR	R0, [PC, #44]
0x0688	0x6800    LDR	R0, [R0, #0]
0x068A	0xF0400102  ORR	R1, R0, #2
0x068E	0x4809    LDR	R0, [PC, #36]
0x0690	0x6001    STR	R1, [R0, #0]
0x0692	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0694	0xF5B15F7A  CMP	R1, #16000
0x0698	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x069A	0xE01D    B	#58
0x069C	0x00810100  	#16777345
0x06A0	0x1E080400  	#67116552
0x06A4	0x00020060  	#6291458
0x06A8	0x00030000  	#3
0x06AC	0xD4C00001  	#120000
0x06B0	0x49F00002  	#150000
0x06B4	0x3C004002  	FLASH_ACR+0
0x06B8	0xD4C00001  	#120000
0x06BC	0x5F900001  	#90000
0x06C0	0x32800002  	#144000
0x06C4	0x77000001  	#96000
0x06C8	0x19400001  	#72000
0x06CC	0xA5E00001  	#108000
0x06D0	0xB5800001  	#112000
0x06D4	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x06D8	0x482D    LDR	R0, [PC, #180]
0x06DA	0x6800    LDR	R0, [R0, #0]
0x06DC	0xF0400101  ORR	R1, R0, #1
0x06E0	0x482B    LDR	R0, [PC, #172]
0x06E2	0x6001    STR	R1, [R0, #0]
0x06E4	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x06E6	0x482A    LDR	R0, [PC, #168]
0x06E8	0x6801    LDR	R1, [R0, #0]
0x06EA	0xF06F0007  MVN	R0, #7
0x06EE	0x4001    ANDS	R1, R0
0x06F0	0x4827    LDR	R0, [PC, #156]
0x06F2	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x06F4	0x2101    MOVS	R1, #1
0x06F6	0xB249    SXTB	R1, R1
0x06F8	0x4826    LDR	R0, [PC, #152]
0x06FA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x06FC	0x4826    LDR	R0, [PC, #152]
0x06FE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x0700	0xF7FFFDC2  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x0704	0x4825    LDR	R0, [PC, #148]
0x0706	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x0708	0x4825    LDR	R0, [PC, #148]
0x070A	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x070C	0x4825    LDR	R0, [PC, #148]
0x070E	0xEA020100  AND	R1, R2, R0, LSL #0
0x0712	0x4825    LDR	R0, [PC, #148]
0x0714	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x0716	0xF0020001  AND	R0, R2, #1
0x071A	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x071C	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x071E	0x4822    LDR	R0, [PC, #136]
0x0720	0x6800    LDR	R0, [R0, #0]
0x0722	0xF0000002  AND	R0, R0, #2
0x0726	0x2800    CMP	R0, #0
0x0728	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x072A	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x072C	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x072E	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0730	0xF4023080  AND	R0, R2, #65536
0x0734	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0736	0x481C    LDR	R0, [PC, #112]
0x0738	0x6800    LDR	R0, [R0, #0]
0x073A	0xF4003000  AND	R0, R0, #131072
0x073E	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x0740	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x0742	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0744	0x460A    MOV	R2, R1
0x0746	0x9901    LDR	R1, [SP, #4]
0x0748	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x074A	0x9101    STR	R1, [SP, #4]
0x074C	0x4611    MOV	R1, R2
0x074E	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0750	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0754	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x0756	0x4814    LDR	R0, [PC, #80]
0x0758	0x6800    LDR	R0, [R0, #0]
0x075A	0xF0407180  ORR	R1, R0, #16777216
0x075E	0x4812    LDR	R0, [PC, #72]
0x0760	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0762	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x0764	0x4810    LDR	R0, [PC, #64]
0x0766	0x6800    LDR	R0, [R0, #0]
0x0768	0xF0007000  AND	R0, R0, #33554432
0x076C	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x076E	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x0770	0x460A    MOV	R2, R1
0x0772	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x0774	0x480A    LDR	R0, [PC, #40]
0x0776	0x6800    LDR	R0, [R0, #0]
0x0778	0xF000010C  AND	R1, R0, #12
0x077C	0x0090    LSLS	R0, R2, #2
0x077E	0xF000000C  AND	R0, R0, #12
0x0782	0x4281    CMP	R1, R0
0x0784	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0786	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x0788	0xF8DDE000  LDR	LR, [SP, #0]
0x078C	0xB002    ADD	SP, SP, #8
0x078E	0x4770    BX	LR
0x0790	0x3C004002  	FLASH_ACR+0
0x0794	0x80204247  	FLASH_ACR+0
0x0798	0x80244247  	FLASH_ACR+0
0x079C	0x38044002  	RCC_PLLCFGR+0
0x07A0	0x38084002  	RCC_CFGR+0
0x07A4	0xFFFF000F  	#1048575
0x07A8	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x0288	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x028A	0x480D    LDR	R0, [PC, #52]
0x028C	0x6800    LDR	R0, [R0, #0]
0x028E	0xF0400101  ORR	R1, R0, #1
0x0292	0x480B    LDR	R0, [PC, #44]
0x0294	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x0296	0x2100    MOVS	R1, #0
0x0298	0x480A    LDR	R0, [PC, #40]
0x029A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x029C	0x4808    LDR	R0, [PC, #32]
0x029E	0x6801    LDR	R1, [R0, #0]
0x02A0	0x4809    LDR	R0, [PC, #36]
0x02A2	0x4001    ANDS	R1, R0
0x02A4	0x4806    LDR	R0, [PC, #24]
0x02A6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x02A8	0x4908    LDR	R1, [PC, #32]
0x02AA	0x4809    LDR	R0, [PC, #36]
0x02AC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x02AE	0x4804    LDR	R0, [PC, #16]
0x02B0	0x6801    LDR	R1, [R0, #0]
0x02B2	0xF46F2080  MVN	R0, #262144
0x02B6	0x4001    ANDS	R1, R0
0x02B8	0x4801    LDR	R0, [PC, #4]
0x02BA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x02BC	0xB001    ADD	SP, SP, #4
0x02BE	0x4770    BX	LR
0x02C0	0x38004002  	RCC_CR+0
0x02C4	0x38084002  	RCC_CFGR+0
0x02C8	0xFFFFFEF6  	#-17367041
0x02CC	0x30102400  	#603992080
0x02D0	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x0428	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x042A	0x4904    LDR	R1, [PC, #16]
0x042C	0x4804    LDR	R0, [PC, #16]
0x042E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x0430	0x4904    LDR	R1, [PC, #16]
0x0432	0x4805    LDR	R0, [PC, #20]
0x0434	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x0436	0xB001    ADD	SP, SP, #4
0x0438	0x4770    BX	LR
0x043A	0xBF00    NOP
0x043C	0xD4C00001  	#120000
0x0440	0x00002000  	___System_CLOCK_IN_KHZ+0
0x0444	0x00030000  	#3
0x0448	0x00042000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x03F4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x03F6	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x03F8	0xB001    ADD	SP, SP, #4
0x03FA	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x03FC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x03FE	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x0402	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x0406	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x0408	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x040C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x040E	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x0410	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x0412	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x0414	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x0416	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x041A	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x041E	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x0422	0xB001    ADD	SP, SP, #4
0x0424	0x4770    BX	LR
; end of ___EnableFPU
0x08EC	0xB500    PUSH	(R14)
0x08EE	0xF8DFB010  LDR	R11, [PC, #16]
0x08F2	0xF8DFA010  LDR	R10, [PC, #16]
0x08F6	0xF7FFFCED  BL	724
0x08FA	0xBD00    POP	(R15)
0x08FC	0x4770    BX	LR
0x08FE	0xBF00    NOP
0x0900	0x00002000  	#536870912
0x0904	0x00082000  	#536870920
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188     [210]    _GPIO_Init
0x025C       [8]    _GPIO_SetBits
0x0264       [8]    _GPIO_ResetBits
0x026C      [28]    _RCC_AHB1PeriphClockCmd
0x0288      [76]    __Lib_System_4XX_SystemClockSetDefault
0x02D4      [58]    ___FillZeros
0x0310      [20]    ___CC2DW
0x0324      [18]    _GPIO_ReadInputDataBit
0x0338     [124]    _setup_GPIOs
0x03B8      [60]    _check_LEDs
0x03F4       [8]    ___GenExcept
0x03FC      [42]    ___EnableFPU
0x0428      [36]    __Lib_System_4XX_InitialSetUpFosc
0x044C     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x07B0     [316]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
0x20000004       [4]    __VOLTAGE_RANGE
