-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
-- Date        : Tue Aug 24 08:17:27 2021
-- Host        : ugt-synth running 64-bit Ubuntu 16.04.7 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/bergauer/github/cms-l1-globaltrigger/mp7_ugt_legacy/firmware/ngc/rom_lut_muon_inv_dr_sq_2/rom_lut_muon_inv_dr_sq_2_sim_netlist.vhdl
-- Design      : rom_lut_muon_inv_dr_sq_2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"45C99D3B29E0E79470E05C3AF1F8A580E05C3B2675D0C1E2CB0A77B193EB8765",
      INIT_01 => X"CF868D4D6E5994A90F3CAABE01F9F09B4380DBBCCB829C913D0BE77D9A0CC1A8",
      INIT_02 => X"FBD3ECCDF11F9F0BFBD5348E5C1563BD8B67EAAC17E6C1441AFFAFE783615151",
      INIT_03 => X"EAB2CAABDF0FB375CC4371EF26AE00D6A8FF75A436C4FB740C6E4885E352AED7",
      INIT_04 => X"CE6347E6F806BC803E2E0968D5E93C4ACB486DC204DCF50CCCF26AE1466630A3",
      INIT_05 => X"CBF8569D39F4773BEB217592F15C4C5D3785E208923CB0BB0A78C3C86579D390",
      INIT_06 => X"339436B3B5E7E242C1F78006127FA765420B49B803F54BB2F4F06239314B657D",
      INIT_07 => X"3B9B1B878ACEFEB5AC8EE77FE3DCF6FA7420C717AA6DFB12BD8B6934CB0CE76B",
      INIT_08 => X"371F282ECCCCCA718BA485CB204EE2A6458C059DFFD804407A7EFAFD44DF9C7B",
      INIT_09 => X"8C6591CAACF258985F563AB6947117337FB88AD148BDEDA4B01E7CD91308B914",
      INIT_0A => X"60F3C9AE5D72D82B2786055F3F52735ECE61026D60B73EA5E7E366408E10C4AB",
      INIT_0B => X"570D071F049F7E6C1564F686E0B0D2F3EF51270DE16E83FDA97531E94E6D379A",
      INIT_0C => X"BAFAAE63248E5D6E5BF11D6AA5AA35F2DF77C88E87909556A081B730EDBBAA99",
      INIT_0D => X"FF4F05FDE292D9630C718D0EA13089597DB0D1CD3018337FA9B0830026B3D965",
      INIT_0E => X"9C549314B52136B06B058984E464D21AD9FE43A8EAD6594381F28325C63491CA",
      INIT_0F => X"0AA0CE4FE170C99ABD02332F91686F45055F2E3175A8C7A22723A67EAB1BBF85",
      INIT_10 => X"C0AB1DE4FD05E965679CE0110C7E342C23F67287F1BEAE9D7A34BAEAC42723A7",
      INIT_11 => X"77EBF87B4127FA88AE38E5B159BB95D354E463AD901BFD32AB35EF891198EC1E",
      INIT_12 => X"88EBE76B435C7569F71D9641FB82C49DEC6E11D474D0E695BB47385CC45F1CFB",
      INIT_13 => X"AB31735C9B1DCF5FBACF4A19192906BE0FC6E231B1309ED8DD8DC596DFAED561",
      INIT_14 => X"5A6933A791E060F06E96569D38F5C27C0232F927AA6F564E3419CB4993883883",
      INIT_15 => X"3E0AB204FE4ED19659F95336AF5C4C4C4A16ACDC83B1441B14408CD915508B93",
      INIT_16 => X"F2CE880D1BB0BAE6337F9669D4B5FB741EB84FA3B27BCC94C2563E6AB94BF0D7",
      INIT_17 => X"2F30402BB1DF635B6590B9AE5E96568BF49E4AF49D02331E93A03541C4AEFD92",
      INIT_18 => X"7F09A2285934A67D88C5226D8558D4D8420012468ACEF000EC94E7E49CDDB72B",
      INIT_19 => X"8FE43A8EAE88EBD524B77B3FF292EDF280941FEDEF1469CF2468AAAA8630B5F7",
      INIT_1A => X"276CB2064835ED2CD2EE3CAD3DBD2A5336B3C854458C06C3B3B4D6F81A3C5D5E",
      INIT_1B => X"E43BC44CC31735ED2DE4FF4EDF610281DDF4B520037D5E841FEEF036AF4906E5",
      INIT_1C => X"812D0BFBE9C66ED2DE636EBE52381F160CC060CBD170B878B06E72ECBBDF39F6",
      INIT_1D => X"C8ED44CD56ED438460F501857EAB0B9C3ED060DD181EDF3A3FDDF3A2C8768C18",
      INIT_1E => X"5725286DC3297DAEAC44956EBE636EAB1BAD4FE060DE293114A3ECD16F9768D4",
      INIT_1F => X"08947497ED43A8FC1D0AB2F3CC1CD3EE4ED1967D646B4126E979E72027E977B2",
      INIT_20 => X"9803E3076EE7801990E403DE526FF4FF5016104DBD3ED18437E98B1B9AF7325B",
      INIT_21 => X"B24F318813E1C0CFBE9B45CB0CE76B78FCE646EBD5117103B78D635B424A424A",
      INIT_22 => X"34F43BC7B8DC33BB33BB2174946FF514DC1CD402968FBD3FF5FE1A78F99D5239",
      INIT_23 => X"EAFF9C9FF8A585A7DB106396A5823A9E9B43834B8A315ED1A9D6581F2A68FAB1",
      INIT_24 => X"8F1C21ADAFE782515275A8DAFC0BE891F515EE525ED3E07470E2BAF98D88D77D",
      INIT_25 => X"F208B7DE8B8EE7947386CA0E5396C8C8B55DC2E1BB2F3DD403BAFAA1D0869327",
      INIT_26 => X"FFA00AFD5739701CFC1F65DD66FF880075B9D9C66ED2E1AA1E1BB2F2CB1E087C",
      INIT_27 => X"43C0F8B801C108A5A7ED6714F2E2E2F3F3F2DF8A2186B7A45CB0CF88FC0AB316",
      INIT_28 => X"DB364CFC35065E1D32BC7B8DC32AB45F0AB5601991175B8C7A34CB1E2DF88EC1",
      INIT_29 => X"74CFD585D0C33E208A597EE79485B9FF66EE77019A22990E427483602AA20638",
      INIT_2A => X"FC586F32BEC574BB6A801C0D44DF9DAFD33AA23CD6813CE7812BB33A90E41637",
      INIT_2B => X"20AEE8EE9FF9FE8B913E32BD9EC34E1D1F55CD6824F3E2E2F3051638496A6B7B",
      INIT_2C => X"FE901E585D0E696DFB10AEC34F307814053AB450304286DD55EF8A4603E1C0C0",
      INIT_2D => X"2419DC7CD8F0B23E45F43CFC34E20782639913E2F54BC5826275BA119A3502E2",
      INIT_2E => X"AEEA0309DD7CC7CC7CC6BA363AB6BA24054CD8DA11AD8CA108A47385CB33DFAD",
      INIT_2F => X"4CFE8E0D587054F44F55F43D1F796CC7B801C0E671529814F4299240428802C0",
      INIT_30 => X"FA142D2408CA4994AA6CD9FFA0F9DC474AB5A802D219B6B912D0E44E0C107826",
      INIT_31 => X"872ADC6CEB4882895CEB252AC913067398265DFB11AEB23E2078375CD7B8FF9C",
      INIT_32 => X"D11D6A95CFD7DDA131AED7BB5AA499386031AC9F0B0F8B8FFAED56277F2E44D1",
      INIT_33 => X"D6CDB4AB816629CA3884AB80208B9153BEC463AC8EF9ED6A7E0C11AEB34F54D0",
      INIT_34 => X"6507AA5D00B242C22F6981661784BDA2419B802F684AB6CC6B9263BC8EF9EC58",
      INIT_35 => X"6AC939B939B93896F32E463C0F9EFA12F685D0D585DFD473AC8F0B11B0F9DB36",
      INIT_36 => X"B6E22F8DEB4AB81662AED8EFC48716739B80309DB487053D10AED6A9253CFD58",
      INIT_37 => X"465F7AB7F452B01E7CC9043E463C00A12E697043E33E451795CEB2529C91319B",
      INIT_38 => X"09F1FA2663C12F9E0D6CDA26629CA49A6E0E8CC7EFB363C0F9ED8EEA01E573BE",
      INIT_39 => X"DDA4ADC80564D364E57606970675D22D475E34F697043E4519B9265F44F673BD",
      INIT_3A => X"9157508CDA4ACB6D11D5995D11D47718A82784CFE8DEB364E34F686F32C22E68",
      INIT_3B => X"330903309F21C49960575F586079717970563BFFA131AF0C365E4408A82773AC",
      INIT_3C => X"927995D35408DEC6D0FB3885E341B01F8DEB3884C0FA031AF0D4872897F43F58",
      INIT_3D => X"CDB6E343E7CDC7E230A021C4773C01E7CDA2785E23F7BB6D0FA02F8DEA265069",
      INIT_3E => X"829DEC7F46408DEC7F330A021C3773B01E7CDB4AB82796F452AFFB37629CB5CE",
      INIT_3F => X"E11E9056509E0FB39A94C01F8F21C4996F464E465F69729CB6D0E9021C243D35",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => addra(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 4),
      DOADO(3 downto 0) => douta(3 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"3333339CE3C3E000266CCE6718707E006C99B319CE3C1FE0DB264CCC630E0FFF",
      INITP_01 => X"CC6718E3C7C1FE00CCC6718E1C1F00FF98CCE738E1E0FE0099998CE71E1E07FF",
      INITP_02 => X"9C71C78787E03FFF8C71C70E0F03FF00CE718E1C3C1FC000CE639C78F0F807FF",
      INITP_03 => X"E3C78787E07F800071C38783E0FF000038E1C383C0FE000F1C71C387C1F803FF",
      INITP_04 => X"E1E1F07C07F800007878783F01FE00001E3C1E0F80FF8000870F0F07C07F8000",
      INITP_05 => X"0F83E07F00FFFC00E1F07C07F007FFFF3C3E0F80FE003FFF0F0783F03FC000FF",
      INITP_06 => X"E0FC0FF007FFC0003E07E03FC00FFFFF83E07E01FF0001FFF83E07F00FFC0000",
      INITP_07 => X"F03FC03FF00007FF0FC07F803FFF0000E07F01FF000FFFFF1F81FC03FF000000",
      INITP_08 => X"C03FC00FFF8000001FC03FF000FFFFFFE03FC01FFE0000000FC03FE003FFFFFF",
      INITP_09 => X"07FC007FFF000000FE00FFC0007FFFFF00FF801FFFC000007F807FF0003FFFFF",
      INITP_0A => X"FC007FFC000001FF00FFE0007FFFFFFF7FE003FFF0000000E007FE0003FFFFFF",
      INITP_0B => X"1FFE0001FFFFFFFFFE001FFFF0000000001FFE00003FFFFF1FFC001FFFFE0000",
      INITP_0C => X"003FFFC00000003F3FFE00007FFFFFFFFE0007FFFF000000001FFFC000003FFF",
      INITP_0D => X"0001FFFFF800000003FFFE00000003FFFFF80001FFFFFFFFF0001FFFFF800000",
      INITP_0E => X"00003FFFFFFF8000007FFFF8000000007FFF8000001FFFFFFF00003FFFFFFFFF",
      INITP_0F => X"00003FFFFFFFFFFF00FFFFFF00000000FFFFE000000000FFFF800001FFFFFFFF",
      INIT_00 => X"F966CF3599F957B1085CACFA438ACC0C477FB4E4113A5F819EB8CDDFEDF7FDFF",
      INIT_01 => X"4EEF8F2FCE6C0AA642DC750EA43ACE61F2820F9C26AE35B93BBC39B52EA5198B",
      INIT_02 => X"8AF053B4116CC4196BBA064F94D6155189BDEF1C466D90AFCBE3F808151F2426",
      INIT_03 => X"CD66FF972EC45AEE8214A636C553DF6AF47B0286098A0986027BF166D849B621",
      INIT_04 => X"3F9FFD58B00659A9F74188CD0E4D88C0F526547FA7CBEC0A243B4E5E6A73787A",
      INIT_05 => X"62F48516A534C24FDB67F17901870D90129312900C86FE74E95BCC3AA61077DC",
      INIT_06 => X"1772CA2074C5135FA8EE3172AFEA225789B7E30B3153728EA6BCCEDDE8F0F5F7",
      INIT_07 => X"0C9721AB33BB42C84DD155D657D755D24DC740B72CA01181F05CC62E95F95ABA",
      INIT_08 => X"1066BA0B5AA6F0387DBFFE3B75ADE213426E97BEE1011E39506475838E969A9C",
      INIT_09 => X"CA4ED255D758D858D654D14CC63FB72EA31689F969D642AC147BDF42A3015EB8",
      INIT_0A => X"297AC91660A9EF3273B2EE275E93C4F320497094B5D4EF081E31414E58606466",
      INIT_0B => X"9B1996138F0A84FD76ED63D94DC032A2117FEC57C0288EF355B71673CF2880D5",
      INIT_0C => X"5FACF73F86CA0C4C8AC5FD346899C8F51E466A8DACC9E3FA0F21303C464D5152",
      INIT_0D => X"7FF76EE55BD044B82A9C0C7CEA58C42F980167CD3194F554B20E68C0176CBF10",
      INIT_0E => X"B1FA4186C8094884BEF62C5F90BFEC163D6285A5C3DEF70D2031404B545B5F60",
      INIT_0F => X"74E658C93AA91886F35FCA349D056CD23699FB5BBA1874CE277FD4287ACB1966",
      INIT_10 => X"1E63A6E727649FD80F4477A8D7032D557A9DBEDCF812293E51616E7982888C8D",
      INIT_11 => X"7AE754BF2B95FF67CF369C0165C82A8BEA48A5015BB40B61B6095AA9F7448ED7",
      INIT_12 => X"A4E525639FD911487CAEDE0C38628AB0D3F514304B63798D9FAEBBC5CDD3D7D8",
      INIT_13 => X"90F860C72D93F75BBE2081E2419FFC58B30C65BC1266B90B5BAAF7438DD51C61",
      INIT_14 => X"4280BDF831689DD002325F8BB5DC0226476784A0B9D0E5F80816232D343A3D3E",
      INIT_15 => X"B61A7CDF40A10160BF1C79D52F89E23990E5398CDE2E7DCA1761ABF3397EC102",
      INIT_16 => X"F7326CA4DA0E4171A0CEF9224A7093B5D5F30F2941576A7C8C99A5AEB6BBBEBF",
      INIT_17 => X"EB4AA90664C01C76D12A82D93085DA2D80D12170BD0A559FE72F74B9FB3D7CBB",
      INIT_18 => X"C2FA316699CBFB295681AAD2F71B3D5D7B98B2CBE1F6091A2835404950555859",
      INIT_19 => X"2E89E33D96EE469DF3489CEF4293E43382CF1B67B1F94187CC105293D3114D89",
      INIT_1A => X"A2D70B3E6E9ECBF7224B7297BBDDFD1B38536C8499ADBFCFDDE9F3FC02070A0B",
      INIT_1B => X"7FD62D82D82C7FD22476C61664B2FF4B96DF2870B6FB4082C4054482BEF9336B",
      INIT_1C => X"95C8F9295885B0DA02294E7294B4D3F00B253C53677A8B9AA7B3BDC5CBD0D2D3",
      INIT_1D => X"DE3184D62778C81765B3004C97E12A73BA00468ACD0F5090CE0C4883BCF52C61",
      INIT_1E => X"9CCCFB28557FA9D1F71C3F6181A0BDD9F30B22374A5C6C7A87929CA3A9ADB0B1",
      INIT_1F => X"4A99E83784D11E69B4FF4891D81F65AAEE3174B5F53472AEEA255E96CD02376A",
      INIT_20 => X"B4E20E3A648DB4DAFE224363829FBBD5EE051B2F4152616F7B868F969CA0A2A3",
      INIT_21 => X"C10E59A4EF3881CA11589FE4286CAFF13272B1EF2C69A4DE174E85BAEF225484",
      INIT_22 => X"DD09335D85ACD1F5183A5A7895B1CCE5FC12273A4B5B6A77838D959CA1A5A8A8",
      INIT_23 => X"458ED61E65ACF2377CC0034586C7074684C1FE3973ADE51D5388BCEF215281B0",
      INIT_24 => X"16406990B7DCFF224363819FBAD5EE061C314557687785919CA6AEB4BABDBFC0",
      INIT_25 => X"D41A5FA4E82C6FB1F33474B3F2306DA9E41F5991C900366B9ED103346392BFEB",
      INIT_26 => X"6087AED4F81C3E5F7E9DBAD6F00921384D61748595A4B1BDC7D0D8DEE3E7E9EA",
      INIT_27 => X"6EB1F43677B8F83776B4F22E6AA5E019528AC1F72D6195C7F9295987B5E10C36",
      INIT_28 => X"B8DE0327496B8CABC9E6021C364E657A8FA2B4C4D3E1EEF9030C13191E212324",
      INIT_29 => X"135393D2114F8CC905417BB6EF285F97CD02376B9ED00131618FBCE9143F6890",
      INIT_2A => X"1E426688A9C9E806233F59738BA2B8CCE0F20313212E3A454F575E64686B6D6E",
      INIT_2B => X"C2FF3D79B5F12C669FD811487FB6EB205487B9EB1C4C7BA9D6022E5882AAD2F8",
      INIT_2C => X"92B4D6F7173553708BA6BFD7EE04192D3F5161707E8A96A0A9B1B8BDC1C5C6C7",
      INIT_2D => X"7AB6F02A649DD60D457BB1E71B4F82B5E7184877A6D4012D5883ACD5FC23496E",
      INIT_2E => X"1234547392AFCBE7011A334A6075899BADBECDDCE9F5000A121A2025292C2E2F",
      INIT_2F => X"3D75AEE61D548ABFF4295C8FC2F4255585B4E2103C6893BDE70F375E84A9CDF0",
      INIT_30 => X"A0C0DFFD1A36516B849CB3C9DEF3061828384755616D77818990969B9FA2A4A4",
      INIT_31 => X"083E75AADF14487BAEE0124373A3D2002E5B87B3DE08315981A8CEF3173B5D7F",
      INIT_32 => X"39587592AEC8E2FB132A41566A7D8FA0B1C0CEDBE7F2FC050D141A1F22252627",
      INIT_33 => X"DC104478ABDD0F4071A1D1002E5C89B6E20D37618AB2DA00264C7094B6D8F91A",
      INIT_34 => X"DEFB17334D678098AFC5DAEE021425364554616E79848D969EA4AAAEB2B4B6B6",
      INIT_35 => X"B9EB1D4E7FB0E00F3E6C9AC7F31F4B759FC9F11941678DB2D7FA1D3F6181A1C0",
      INIT_36 => X"8DA9C4DFF8112940566B7F92A5B6C7D7E6F3000C17222B333A40464A4E505152",
      INIT_37 => X"9DCEFE2D5C8BB9E613406C97C2EC153E678EB5DC01264B6E91B3D5F616355371",
      INIT_38 => X"48627C96AEC6DCF2071C2F4253647483919FABB6C1CBD3DBE2E8EDF1F5F7F8F9",
      INIT_39 => X"8AB9E714426E9AC6F11C467099C1E911375D83A8CCEF1234567797B6D5F2102C",
      INIT_3A => X"0C253E576E859AAFC4D7EAFB0C1C2C3A4854606B757F878F959BA0A4A7A9ABAB",
      INIT_3B => X"7EABD7032F5A84AED801295179A0C6EC1136597DA0C2E304244362809EBAD6F1",
      INIT_3C => X"DAF20A21384D62778A9DAEBFD0DFEEFC0915202B343D454D53585D6164666768",
      INIT_3D => X"7AA5D0FA244D769EC6EE153B6186ABCFF316395B7C9DBDDCFB193754708BA6C0",
      INIT_3E => X"B1C8DFF60B2034475A6C7D8D9DACBAC7D3DFEAF4FD060E151B2024282B2D2E2F",
      INIT_3F => X"7DA6CFF820486F96BCE2082D517598BBDEFF214161819FBEDBF815304B667F98",
      INIT_40 => X"91A8BED3E8FC0F213344556473828F9CA8B3BDC7D0D8E0E6ECF1F5F9FCFEFFFF",
      INIT_41 => X"86AED6FD234A7095BADE0226496C8EAFD0F110304F6D8AA7C4E0FB152F496179",
      INIT_42 => X"798FA4B9CDE0F2041526364553616E7A85909AA3ACB4BBC1C7CCD0D3D6D8D9D9",
      INIT_43 => X"96BDE3082E53779BBFE20427486A8AAACAE9082644617D99B5CFE9031C344C63",
      INIT_44 => X"6A7F94A7BACDDFF000101F2D3B4855606B767F8891989FA5AAAFB3B6B9BBBCBC",
      INIT_45 => X"ADD2F61B3F6285A8CAEC0D2E4F6F8EADCCEA0724415D7893ADC7E0F810283F55",
      INIT_46 => X"63778B9EB0C2D3E3F302111F2C3844505A646D767E858C91979B9FA2A4A6A7A8",
      INIT_47 => X"C9ED103356789ABBDCFD1D3D5C7B99B7D4F10E2A45607A94ADC6DEF60D23394E",
      INIT_48 => X"63778A9CADBECFDFEEFC0A1824313C47515B636C737A80868B8F9396989A9B9B",
      INIT_49 => X"EC0E31527495B5D5F5143352708EABC8E4001B36506A839CB4CCE4FA10263B50",
      INIT_4A => X"6B7E90A1B2C3D2E2F0FE0C1825303B465059616970777D83878C8F9294969797",
      INIT_4B => X"1436577797B7D6F51432506D8AA7C3DFFA152F49627B94ABC3DAF0061B304458",
      INIT_4C => X"7A8C9DAEBECEDDECFA0714212C38424C565E676E757C81878B8F939598999A9A",
      INIT_4D => X"426282A2C1DFFD1B3956738FABC7E2FC16304A627B93AAC1D8EE03182D415568",
      INIT_4E => X"8FA1B1C2D1E0EFFD0B1824303B46505A636B737B81878D92969A9EA0A2A4A5A5",
      INIT_4F => X"7695B3D2EF0D2A4764809BB7D2EC062039526A829AB1C8DEF3091D3245596B7E",
      INIT_50 => X"ACBCCCDCEBFA0815222F3B46515B656E777F878E949AA0A4A9ACAFB2B4B5B6B7",
      INIT_51 => X"AECCEA0724405C7894AFCAE4FE173149627A91A8BFD5EB00152A3E516477899A",
      INIT_52 => X"CEDEEDFC0B192734404C58636D778189929AA1A8AEB4B9BEC2C5C8CBCDCECFCF",
      INIT_53 => X"EC0925415D7994AFC9E4FD173048617990A7BED4EAFF14293D516477899BACBD",
      INIT_54 => X"F6061523313F4C5864707B869099A2ABB3BBC2C8CED4D9DDE1E5E7EAECEDEEEE",
      INIT_55 => X"2E4A66819CB6D1EB041D364F677F96ADC4DAF0061B2F44576B7E90A2B4C5D6E6",
      INIT_56 => X"253342505D6A77838F9AA4AFB8C2CAD3DAE2E9EFF5FAFF03070A0D0F11121313",
      INIT_57 => X"7691ABC5DFF9122B445C748CA3BAD1E7FD13283C5165788B9EB0C2D4E5F50615",
      INIT_58 => X"596775828F9CA8B4BFCAD4DEE7F0F800080F151B21262B2F3336383B3C3E3E3F",
      INIT_59 => X"C1DBF50F2840597189A0B8CEE5FB11263B5065798C9FB2C5D7E8FA0B1B2B3B4A",
      INIT_5A => X"92A0ADBAC7D3DEEAF4FF09121B242C343B42484E53585D6164676A6C6E6F6F70",
      INIT_5B => X"122B445C748CA4BBD2E9FF162B41566A7F93A6BACDDFF1031526364757667584",
      INIT_5C => X"D1DEEBF7030F1A25303A434C555D656D747A80868B9094989B9EA1A3A4A5A6A6",
      INIT_5D => X"667E96AEC6DDF40A20364C61768B9FB3C7DAED00122436475868788897A6B5C3",
      INIT_5E => X"14212E3A45515B66707A838C949CA4ABB1B8BEC3C8CDD1D5D8DBDDDFE1E2E2E3",
      INIT_5F => X"BFD6ED041B31485D73889DB2C6DAED011426394B5C6E7F8FA0AFBFCEDDEBF907",
      INIT_60 => X"5D6975818C97A2ACB5BFC8D0D8E0E7EEF5FB00060A0F13161A1C1F2122232424",
      INIT_61 => X"1B32495F758AA0B5CADEF2061A2D40536577899AABBCCCDCECFC0A1927354350",
      INIT_62 => X"AAB6C2CDD8E2ECF600091119212930363D43484D52565A5D6063656768696A6A",
      INIT_63 => X"7C92A8BDD2E7FC1024384C5F728597A9BBCCDDEEFF0F1F2E3D4C5B697784919E",
      INIT_64 => X"FC08131E28323C454F5760676F767D83898F94999EA2A6A9ACAEB1B2B4B5B5B6",
      INIT_65 => X"E0F60B1F34485C708396A9BCCEE0F204152636465666758493A1AFBDCAD7E4F0",
      INIT_66 => X"525D68737D879099A2AAB2BAC1C8CFD5DBE0E6EAEFF3F6F9FCFF010204050506",
      INIT_67 => X"485D718599ADC0D3E6F90B1D2F405162738393A3B2C1D0DFEDFB0815222F3B47",
      INIT_68 => X"ADB8C2CCD6E0E9F1FA020A11181F252B31363B4044484B4E5153555758595A5A",
      INIT_69 => X"B4C8DCEF0215283A4D5F708293A4B4C5D5E4F40312212F3D4B5865727E8A96A2",
      INIT_6A => X"0B16202A333D454E565E656C737A80868B9095999EA1A5A8AAADAEB0B1B2B3B3",
      INIT_6B => X"2336495C6F8193A5B7C8D9EAFB0B1B2B3A4A59677684929FADB9C6D2DEEAF601",
      INIT_6C => X"6E78828C959EA6AEB6BEC5CCD3D9DFE4EAEFF3F7FBFF0205080A0C0D0E0F1010",
      INIT_6D => X"95A8BACDDFF002132435465666768695A4B3C1CFDDEBF805121F2B37434E5964",
      INIT_6E => X"D5DEE8F1FA030B131A22292F363C42474C5155595D616467696B6D6F70717171",
      INIT_6F => X"0B1D2F405263748595A6B6C6D5E5F402111F2D3B4956636F7C88949FABB6C0CB",
      INIT_70 => X"3F48525A636B737B828990979DA3A8AEB2B7BBBFC3C6C9CCCFD1D2D4D5D6D6D6",
      INIT_71 => X"8495A6B8C8D9EAFA0A1A293948566573828F9DAAB7C4D1DDE9F5000B16212B35",
      INIT_72 => X"ADB6BFC7D0D8DFE7EEF5FC02080D13181D2125292D303335383A3B3D3E3F3F3F",
      INIT_73 => X"FF102132425262728291A0AFBDCCDAE8F503101D2A36424E5A65707B85909AA3",
      INIT_74 => X"1E27303840484F565D646A70767C81868A8F93969A9DA0A2A5A7A8AAABABACAC",
      INIT_75 => X"7E8F9FAFBFCFDEEDFC0B1A283644525F6D7A86939FABB7C2CED9E3EEF8020C15",
      INIT_76 => X"939CA4ACB4BBC2C9D0D7DDE3E8EDF3F7FC0004070B0E11131517191A1B1C1C1C",
      INIT_77 => X"0010202F3F4E5D6C7A8897A5B2C0CDDAE7F4000C18232F3A45505A646E78818A",
      INIT_78 => X"0B131B232B323940464D52585E63686C7075787C7F828587898B8C8E8F8F9090",
      INIT_79 => X"8494A3B2C1D0DEEDFB091724313E4B5864717C88949FAAB5BFCAD4DEE7F1FA02",
      INIT_7A => X"868E969EA5ACB3B9C0C6CBD1D6DBE0E4E9ECF0F4F7F9FCFE0002040506070707",
      INIT_7B => X"0B1A2938465563717E8C99A6B3C0CCD9E5F1FC08131E28333D47515A646D757E",
      INIT_7C => X"050C141B222930363C42484D52575B6064686B6E717477797B7D7E7F80818181",
      INIT_7D => X"95A4B2C0CEDCEAF705121F2C3844505C68737F8A959FAAB4BEC7D1DAE3ECF4FD",
      INIT_7E => X"868D959CA3A9B0B6BCC1C7CCD1D6DADEE2E6E9EDEFF2F5F7F9FAFCFDFEFEFFFF",
      INIT_7F => X"21303E4B596774818E9BA7B3C0CBD7E3EEF9040F19242E37414A545D656E767E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3B3B3B3C3C3C3C3C3D3D3D3D3D3D3D3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_01 => X"32323333333434343535353636363637373738383838393939393A3A3A3A3B3B",
      INIT_02 => X"39393A3A3A3A3A3B3B3B3B3B3B3B3C3C3C3C3C3C3C3C3C3C3C3C3C3D3D3D3D3D",
      INIT_03 => X"3131313232323333333434343435353535363636373737373838383838393939",
      INIT_04 => X"3838383838393939393939393A3A3A3A3A3A3A3A3A3A3A3B3B3B3B3B3B3B3B3B",
      INIT_05 => X"3030303131313132323232333333343434343535353535363636363737373737",
      INIT_06 => X"3636363737373737373738383838383838383839393939393939393939393939",
      INIT_07 => X"2F2F2F2F30303030313131313232323233333333343434343435353535353636",
      INIT_08 => X"3535353535353536363636363636363737373737373737373737373737373737",
      INIT_09 => X"2D2E2E2E2E2F2F2F2F3030303031313131323232323233333333333434343434",
      INIT_0A => X"3333333434343434343434353535353535353535353535363636363636363636",
      INIT_0B => X"2C2D2D2D2D2E2E2E2E2E2F2F2F2F303030303031313131313232323232333333",
      INIT_0C => X"3232323232323333333333333333333334343434343434343434343434343434",
      INIT_0D => X"2B2B2C2C2C2C2D2D2D2D2E2E2E2E2E2F2F2F2F2F303030303031313131313132",
      INIT_0E => X"3030313131313131313132323232323232323232323232333333333333333333",
      INIT_0F => X"2A2A2B2B2B2B2C2C2C2C2C2D2D2D2D2D2E2E2E2E2E2F2F2F2F2F2F3030303030",
      INIT_10 => X"2F2F2F2F30303030303030303031313131313131313131313131313131313131",
      INIT_11 => X"29292A2A2A2A2A2B2B2B2B2C2C2C2C2C2C2D2D2D2D2D2E2E2E2E2E2E2E2F2F2F",
      INIT_12 => X"2E2E2E2E2E2E2F2F2F2F2F2F2F2F2F2F2F2F3030303030303030303030303030",
      INIT_13 => X"282829292929292A2A2A2A2A2B2B2B2B2B2C2C2C2C2C2C2D2D2D2D2D2D2D2E2E",
      INIT_14 => X"2D2D2D2D2D2D2D2D2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2F2F2F2F2F2F2F2F",
      INIT_15 => X"2728282828282929292929292A2A2A2A2A2A2B2B2B2B2B2B2C2C2C2C2C2C2C2D",
      INIT_16 => X"2B2C2C2C2C2C2C2C2C2C2C2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D",
      INIT_17 => X"2627272727272828282828282929292929292A2A2A2A2A2A2A2B2B2B2B2B2B2B",
      INIT_18 => X"2A2A2B2B2B2B2B2B2B2B2B2B2B2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_19 => X"262626262626272727272727282828282828292929292929292A2A2A2A2A2A2A",
      INIT_1A => X"29292A2A2A2A2A2A2A2A2A2A2A2A2A2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B",
      INIT_1B => X"2525252525262626262626272727272727272828282828282829292929292929",
      INIT_1C => X"282828292929292929292929292929292A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A",
      INIT_1D => X"2424242425252525252526262626262626272727272727272728282828282828",
      INIT_1E => X"2727272828282828282828282828282828292929292929292929292929292929",
      INIT_1F => X"2323232424242424242425252525252525262626262626262627272727272727",
      INIT_20 => X"2626272727272727272727272727272727282828282828282828282828282828",
      INIT_21 => X"2223232323232323242424242424242425252525252525252626262626262626",
      INIT_22 => X"2526262626262626262626262626262626272727272727272727272727272727",
      INIT_23 => X"2222222222222223232323232323242424242424242424252525252525252525",
      INIT_24 => X"2525252525252525252525252525252626262626262626262626262626262626",
      INIT_25 => X"2121212121222222222222222223232323232323232424242424242424242424",
      INIT_26 => X"2424242424242424242424242425252525252525252525252525252525252525",
      INIT_27 => X"2020202121212121212121222222222222222222232323232323232323232424",
      INIT_28 => X"2323232323232323232324242424242424242424242424242424242424242424",
      INIT_29 => X"2020202020202020212121212121212121222222222222222222222223232323",
      INIT_2A => X"2222222222222223232323232323232323232323232323232323232323232323",
      INIT_2B => X"1F1F1F1F1F1F2020202020202020202121212121212121212122222222222222",
      INIT_2C => X"2121212122222222222222222222222222222222222222222222222222222222",
      INIT_2D => X"1E1E1E1F1F1F1F1F1F1F1F1F2020202020202020202021212121212121212121",
      INIT_2E => X"2121212121212121212121212121212121212121212122222222222222222222",
      INIT_2F => X"1E1E1E1E1E1E1E1E1E1F1F1F1F1F1F1F1F1F1F20202020202020202020202020",
      INIT_30 => X"2020202020202020202020202020212121212121212121212121212121212121",
      INIT_31 => X"1D1D1D1D1D1E1E1E1E1E1E1E1E1E1E1F1F1F1F1F1F1F1F1F1F1F1F1F20202020",
      INIT_32 => X"1F1F1F1F1F1F1F1F202020202020202020202020202020202020202020202020",
      INIT_33 => X"1C1D1D1D1D1D1D1D1D1D1D1E1E1E1E1E1E1E1E1E1E1E1E1F1F1F1F1F1F1F1F1F",
      INIT_34 => X"1E1E1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_35 => X"1C1C1C1C1C1C1C1D1D1D1D1D1D1D1D1D1D1D1D1E1E1E1E1E1E1E1E1E1E1E1E1E",
      INIT_36 => X"1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_37 => X"1B1B1B1C1C1C1C1C1C1C1C1C1C1C1D1D1D1D1D1D1D1D1D1D1D1D1D1D1E1E1E1E",
      INIT_38 => X"1D1D1D1D1D1D1D1D1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E",
      INIT_39 => X"1B1B1B1B1B1B1B1B1B1C1C1C1C1C1C1C1C1C1C1C1C1C1D1D1D1D1D1D1D1D1D1D",
      INIT_3A => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_3B => X"1A1A1A1B1B1B1B1B1B1B1B1B1B1B1B1B1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C",
      INIT_3C => X"1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_3D => X"1A1A1A1A1A1A1A1A1A1A1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1C1C1C1C1C1C1C",
      INIT_3E => X"1B1B1B1B1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C",
      INIT_3F => X"191919191A1A1A1A1A1A1A1A1A1A1A1A1A1A1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_40 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_41 => X"191919191919191919191A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1B1B1B1B1B",
      INIT_42 => X"1A1A1A1A1A1A1A1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_43 => X"1818181919191919191919191919191919191A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_44 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_45 => X"181818181818181818181919191919191919191919191919191919191A1A1A1A",
      INIT_46 => X"1919191919191919191A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_47 => X"1717181818181818181818181818181818181919191919191919191919191919",
      INIT_48 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_49 => X"1717171717171717171818181818181818181818181818181818181819191919",
      INIT_4A => X"1818181818181818181819191919191919191919191919191919191919191919",
      INIT_4B => X"1717171717171717171717171717171717181818181818181818181818181818",
      INIT_4C => X"1818181818181818181818181818181818181818181818181818181818181818",
      INIT_4D => X"1616161616161617171717171717171717171717171717171717181818181818",
      INIT_4E => X"1717171717171717181818181818181818181818181818181818181818181818",
      INIT_4F => X"1616161616161616161616161616171717171717171717171717171717171717",
      INIT_50 => X"1717171717171717171717171717171717171717171717171717171717171717",
      INIT_51 => X"1515151616161616161616161616161616161616161616171717171717171717",
      INIT_52 => X"1616161617171717171717171717171717171717171717171717171717171717",
      INIT_53 => X"1515151515151515151515161616161616161616161616161616161616161616",
      INIT_54 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_55 => X"1515151515151515151515151515151515151516161616161616161616161616",
      INIT_56 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_57 => X"1414141414141515151515151515151515151515151515151515151515151616",
      INIT_58 => X"1515151515151515151515151515151616161616161616161616161616161616",
      INIT_59 => X"1414141414141414141414141414151515151515151515151515151515151515",
      INIT_5A => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_5B => X"1414141414141414141414141414141414141414141414151515151515151515",
      INIT_5C => X"1414141415151515151515151515151515151515151515151515151515151515",
      INIT_5D => X"1313131313131314141414141414141414141414141414141414141414141414",
      INIT_5E => X"1414141414141414141414141414141414141414141414141414141414141414",
      INIT_5F => X"1313131313131313131313131313131414141414141414141414141414141414",
      INIT_60 => X"1414141414141414141414141414141414141414141414141414141414141414",
      INIT_61 => X"1313131313131313131313131313131313131313131313131313141414141414",
      INIT_62 => X"1313131313131313141414141414141414141414141414141414141414141414",
      INIT_63 => X"1212121212121213131313131313131313131313131313131313131313131313",
      INIT_64 => X"1313131313131313131313131313131313131313131313131313131313131313",
      INIT_65 => X"1212121212121212121212121212121313131313131313131313131313131313",
      INIT_66 => X"1313131313131313131313131313131313131313131313131313131313131313",
      INIT_67 => X"1212121212121212121212121212121212121212121212121212131313131313",
      INIT_68 => X"1212121212121212121313131313131313131313131313131313131313131313",
      INIT_69 => X"1111111112121212121212121212121212121212121212121212121212121212",
      INIT_6A => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6B => X"1111111111111111111111111112121212121212121212121212121212121212",
      INIT_6C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_6D => X"1111111111111111111111111111111111111111111111121212121212121212",
      INIT_6E => X"1111111111121212121212121212121212121212121212121212121212121212",
      INIT_6F => X"1111111111111111111111111111111111111111111111111111111111111111",
      INIT_70 => X"1111111111111111111111111111111111111111111111111111111111111111",
      INIT_71 => X"1010101010101010111111111111111111111111111111111111111111111111",
      INIT_72 => X"1111111111111111111111111111111111111111111111111111111111111111",
      INIT_73 => X"1010101010101010101010101010101010111111111111111111111111111111",
      INIT_74 => X"1111111111111111111111111111111111111111111111111111111111111111",
      INIT_75 => X"1010101010101010101010101010101010101010101010101010101010111111",
      INIT_76 => X"1010101010101010101010101010101010111111111111111111111111111111",
      INIT_77 => X"1010101010101010101010101010101010101010101010101010101010101010",
      INIT_78 => X"1010101010101010101010101010101010101010101010101010101010101010",
      INIT_79 => X"0F0F0F0F0F0F0F0F0F1010101010101010101010101010101010101010101010",
      INIT_7A => X"1010101010101010101010101010101010101010101010101010101010101010",
      INIT_7B => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F10101010101010101010101010",
      INIT_7C => X"1010101010101010101010101010101010101010101010101010101010101010",
      INIT_7D => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_7E => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_7F => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\,
      DOADO(5 downto 0) => douta(5 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(5 downto 0) => douta(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end rom_lut_muon_inv_dr_sq_2_blk_mem_gen_generic_cstr;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
\ramloop[1].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(12 downto 4)
    );
\ramloop[2].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(5 downto 0) => douta(18 downto 13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_top : entity is "blk_mem_gen_top";
end rom_lut_muon_inv_dr_sq_2_blk_mem_gen_top;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_top is
begin
\valid.cstr\: entity work.rom_lut_muon_inv_dr_sq_2_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(18 downto 0) => douta(18 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.rom_lut_muon_inv_dr_sq_2_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(18 downto 0) => douta(18 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 18 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 18 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 18 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     5.810399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 19;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 19;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 19;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 19;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "yes";
end rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(18 downto 0) => douta(18 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rom_lut_muon_inv_dr_sq_2 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_lut_muon_inv_dr_sq_2 : entity is "rom_lut_muon_inv_dr_sq_2,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_2 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_lut_muon_inv_dr_sq_2 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end rom_lut_muon_inv_dr_sq_2;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.810399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_lut_muon_inv_dr_sq_2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_lut_muon_inv_dr_sq_2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 19;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 19;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 19;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 19;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(18 downto 0) => B"0000000000000000000",
      dinb(18 downto 0) => B"0000000000000000000",
      douta(18 downto 0) => douta(18 downto 0),
      doutb(18 downto 0) => NLW_U0_doutb_UNCONNECTED(18 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(18 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(18 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(18 downto 0) => B"0000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
