
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.820232                       # Number of seconds simulated
sim_ticks                                820232262440                       # Number of ticks simulated
final_tick                               1054947092000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  81074                       # Simulator instruction rate (inst/s)
host_op_rate                                   151451                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               23771149                       # Simulator tick rate (ticks/s)
host_mem_usage                               17516200                       # Number of bytes of host memory used
host_seconds                                 34505.37                       # Real time elapsed on the host
sim_insts                                  2797504413                       # Number of instructions simulated
sim_ops                                    5225868358                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus_10.inst        11712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_10.data    548197824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_11.inst        11904                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_11.data    545175424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_12.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_12.data    547791232                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_13.inst        10880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_13.data    547466624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        2188676864                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_10.inst        11712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_11.inst        11904                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_12.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_13.inst        10880                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        45760                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    565786432                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      565786432                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus_10.inst          183                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_10.data      8565591                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_11.inst          186                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_11.data      8518366                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_12.inst          176                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_12.data      8559238                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_13.inst          170                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_13.data      8554166                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           34198076                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      8840413                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           8840413                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus_10.inst        14279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_10.data    668344625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_11.inst        14513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_11.data    664659815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_12.inst        13733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_12.data    667848922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_13.inst        13265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_13.data    667453170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           2668362322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_10.inst        14279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_11.inst        14513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_12.inst        13733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_13.inst        13265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           55789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     689788073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           689788073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     689788073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_10.inst        14279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_10.data    668344625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_11.inst        14513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_11.data    664659815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_12.inst        13733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_12.data    667848922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_13.inst        13265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_13.data    667453170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          3358150395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   8840413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_10.inst::samples       183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_10.data::samples   8565135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_11.inst::samples       186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_11.data::samples   8517422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_12.inst::samples       176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_12.data::samples   8558559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_13.inst::samples       170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_13.data::samples   8553556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017860                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000703615940                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       545636                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       545636                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           64308475                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           8301394                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   34198077                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   8840413                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 34198077                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 8840413                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM            2188504768                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 172160                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              565782784                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys             2188676928                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           565786432                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                  2690                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1065653                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1065695                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2          1067552                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3          1053182                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          1057470                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          1067101                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          1061166                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          1060351                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8          1058383                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9          1063794                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         1065278                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11         1052888                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12         1053315                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13         1056869                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14         1071039                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1070453                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16         1072719                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17         1074695                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18         1071095                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19         1070274                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20         1071106                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21         1075125                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22         1077438                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23         1081004                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24         1084434                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25         1072748                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26         1075043                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27         1069688                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28         1075105                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29         1079309                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30         1080568                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31         1074847                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           276573                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           276610                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           276513                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           276190                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           276592                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           279472                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           276639                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           276580                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           275704                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           275775                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          275466                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          275796                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          277799                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          275205                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          275321                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          275970                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16          276224                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17          280038                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18          275350                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19          269983                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20          270896                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21          270758                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22          277773                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23          277822                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24          280409                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25          277089                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26          276923                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27          276777                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28          276880                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29          276691                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30          276905                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31          277633                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                 820243446500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             34198077                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             8840413                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                5220814                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                7638114                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                7782707                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                6072158                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                3822318                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                2035279                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                 960221                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                 420295                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                 158338                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                  58181                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                 19386                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                  5738                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                  1375                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                   340                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                    82                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                    41                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                 32277                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                 38745                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                245794                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                418527                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                505157                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                538704                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                555750                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                566830                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                577234                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                582023                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                584061                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                586577                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                591634                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                589858                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                588087                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                589482                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                586210                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                594924                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                 34116                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                 13739                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                  7284                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                  4297                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                  2632                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                  1806                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                  1260                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                   898                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                   728                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                   546                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                   390                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                   285                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                   187                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                   128                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                    76                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                    43                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                    19                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                    16                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples     24900711                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   110.610679                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    84.608356                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   132.145884                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127     19183731     77.04%     77.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      3408917     13.69%     90.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383      1061050      4.26%     94.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       526944      2.12%     97.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       283423      1.14%     98.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       125313      0.50%     98.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        78318      0.31%     99.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        54660      0.22%     99.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       178355      0.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total     24900711                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       545636                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     62.670579                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    46.765941                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    85.179598                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-63        419889     76.95%     76.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-127        83940     15.38%     92.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-191        23248      4.26%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-255         8456      1.55%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-319         2817      0.52%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-383         1461      0.27%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::384-447          958      0.18%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::448-511          820      0.15%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-575          751      0.14%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::576-639          570      0.10%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::640-703          461      0.08%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::704-767          385      0.07%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::768-831          359      0.07%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::832-895          290      0.05%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::896-959          275      0.05%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::960-1023          187      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1024-1087          174      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1088-1151          120      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1152-1215          105      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1216-1279           83      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1280-1343           61      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1344-1407           61      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1408-1471           32      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1472-1535           19      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1536-1599           30      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1600-1663           16      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1664-1727           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1728-1791            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1792-1855           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1856-1919            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1920-1983            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1984-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2048-2111            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2176-2239            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2240-2303            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2304-2367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2432-2495            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2496-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2688-2751            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2752-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::3264-3327            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       545636                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       545636                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.201929                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.185820                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.769324                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16          503187     92.22%     92.22% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            5000      0.92%     93.14% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           19049      3.49%     96.63% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19           11041      2.02%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            4635      0.85%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21            1669      0.31%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             634      0.12%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23             241      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24              93      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25              50      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26              20      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27              15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::28               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       545636                       # Writes before turning the bus around for reads
system.mem_ctrls0.masterReadBytes::.switch_cpus_10.inst        11712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_10.data    548168640                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_11.inst        11904                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_11.data    545115008                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_12.inst        11264                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_12.data    547747776                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_13.inst        10880                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_13.data    547427584                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    565782784                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus_10.inst 14278.882380412015                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_10.data 668309045.012843012810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_11.inst 14512.962419435162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_11.data 664586158.045539140701                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_12.inst 13732.695622691337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_12.data 667795941.567304253578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_13.inst 13264.535544645041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_13.data 667405574.088893294334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 689783625.819506168365                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus_10.inst          183                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_10.data      8565591                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_11.inst          186                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_11.data      8518366                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_12.inst          176                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_12.data      8559238                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_13.inst          170                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_13.data      8554167                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      8840413                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_10.inst      8738193                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_10.data 463394566987                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_11.inst     11387352                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_11.data 463327030903                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_12.inst     12186504                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_12.data 463252626329                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_13.inst      8716669                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_13.data 462821446525                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 46901452355483                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_10.inst     47749.69                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_10.data     54099.54                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_11.inst     61222.32                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_11.data     54391.54                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_12.inst     69241.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_12.data     54123.12                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_13.inst     51274.52                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_13.data     54104.79                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   5305346.29                       # Per-master write average memory access latency
system.mem_ctrls0.totQLat                1242107087642                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat           1852836699462                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat              128574655120                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    36323.82                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   3760.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               54183.82                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                     2668.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      689.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                  2668.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   689.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     17021.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                       19.73                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                   15.68                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   4.05                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      3.48                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     57.79                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                13596733                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                4538272                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                39.76                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               51.34                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     19058.37                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   42.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy            32232274628.400166                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy           45229242333.119621                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy           14964741720                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        49320979628.126228                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy        293158826145.360901                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy        1576448907.265722                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy   117885501189.120682                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy   1079178580.800744                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy    1901337420.959999                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          557351259805.595947                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           679.504191                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime        317748434532                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE    444570131                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF  27179360000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF   6258133860                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN   4496586602                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT 474865443797                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN 306993753250                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy            32651010010.080311                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy           45801613491.838905                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy           14951022984                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        49260588132.446541                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        294719779278.957214                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy        1592997912.577724                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy   116403926430.721588                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy   1122021825.598191                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy    2189896052.879999                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          558695098062.000244                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           681.142554                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime        315052798864                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE    420566969                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF  27146080000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF   7243029680                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN   4675135584                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT 477612816607                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN 303134633600                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus_10.inst        10688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_10.data    548261376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_11.inst        10944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_11.data    545721408                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_12.inst        11648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_12.data    547916224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_13.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_13.data    547737216                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        2189680768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_10.inst        10688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_11.inst        10944                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_12.inst        11648                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_13.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        44544                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    565769856                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      565769856                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus_10.inst          167                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_10.data      8566584                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_11.inst          171                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_11.data      8526897                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_12.inst          182                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_12.data      8561191                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_13.inst          176                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_13.data      8558394                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           34213762                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      8840154                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           8840154                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus_10.inst        13030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_10.data    668422106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_11.inst        13343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_11.data    665325461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_12.inst        14201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_12.data    668001308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_13.inst        13733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_13.data    667783067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2669586248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_10.inst        13030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_11.inst        13343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_12.inst        14201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_13.inst        13733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           54307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     689767864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           689767864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     689767864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_10.inst        13030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_10.data    668422106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_11.inst        13343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_11.data    665325461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_12.inst        14201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_12.data    668001308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_13.inst        13733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_13.data    667783067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          3359354112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   8840154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_10.inst::samples       167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_10.data::samples   8566159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_11.inst::samples       171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_11.data::samples   8525946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_12.inst::samples       182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_12.data::samples   8560509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_13.inst::samples       176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_13.data::samples   8557816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017860                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000922962620                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       545737                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       545737                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           64314580                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           8301767                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   34213762                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   8840154                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 34213762                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 8840154                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM            2189512064                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 168704                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              565766272                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys             2189680768                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           565769856                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                  2636                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1066450                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          1064905                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2          1068953                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3          1053059                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          1062375                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          1063912                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          1060356                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          1062324                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8          1055122                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9          1062968                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10         1064567                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11         1054157                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12         1052762                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13         1059974                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14         1070854                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1069290                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16         1075800                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17         1075485                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18         1070329                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19         1074313                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20         1067686                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21         1077280                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22         1079936                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23         1080741                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24         1087004                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25         1072856                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26         1075389                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27         1071350                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28         1077648                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29         1077431                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30         1080602                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31         1075248                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           276870                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           276432                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           276304                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           276411                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           276641                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           279334                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           277192                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           275936                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           276240                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           275339                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          275552                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          275811                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          277625                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          275411                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          275296                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          275828                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16          276555                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17          279949                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18          275528                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19          270337                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20          269832                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21          271211                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22          277775                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23          277639                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24          280760                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25          276666                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26          276832                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27          276947                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28          276756                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29          276835                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30          276982                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31          277272                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                 820243483750                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             34213762                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             8840154                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                5207080                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                7624819                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                7784032                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                6083044                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                3835359                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                2043907                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                 966468                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                 422851                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                 159029                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                  57875                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                 19190                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                  5621                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                  1386                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                   341                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                    84                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                    40                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                 31868                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                 38274                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                245151                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                418388                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                504520                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                538952                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                555129                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                567031                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                576627                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                582033                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                584319                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                587007                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                592063                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                590191                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                588825                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                590079                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                586670                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                595579                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                 34202                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                 13659                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                  7301                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                  4187                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                  2483                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                  1612                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                  1141                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                   830                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                   622                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                   443                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                   345                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                   232                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                   143                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                    80                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                    59                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                    25                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples     24918238                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   110.572621                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    84.589186                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   132.105598                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127     19201795     77.06%     77.06% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      3407562     13.67%     90.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383      1062759      4.26%     95.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       526850      2.11%     97.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       283026      1.14%     98.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       124581      0.50%     98.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        78668      0.32%     99.06% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        54357      0.22%     99.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       178640      0.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total     24918238                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       545737                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     62.687795                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    46.780004                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    85.098488                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-63        419954     76.95%     76.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-127        84060     15.40%     92.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-191        23020      4.22%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-255         8569      1.57%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-319         2869      0.53%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-383         1454      0.27%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-447          953      0.17%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::448-511          864      0.16%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-575          654      0.12%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::576-639          571      0.10%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::640-703          486      0.09%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::704-767          432      0.08%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::768-831          334      0.06%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::832-895          300      0.05%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::896-959          237      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::960-1023          219      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1024-1087          179      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1088-1151          126      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1152-1215          101      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1216-1279           81      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1280-1343           52      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1344-1407           52      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1408-1471           36      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1472-1535           22      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1536-1599           24      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1600-1663           17      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1664-1727           17      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1728-1791            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1792-1855           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1856-1919            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1920-1983            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1984-2047            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2048-2111            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2112-2175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2240-2303            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2304-2367            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2368-2431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2432-2495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2496-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2560-2623            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2624-2687            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2880-2943            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::3008-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::3328-3391            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       545737                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       545737                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.198458                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.182766                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.758560                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          503717     92.30%     92.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            4958      0.91%     93.21% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           19041      3.49%     96.70% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19           10986      2.01%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            4494      0.82%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21            1576      0.29%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             580      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23             218      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              95      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25              43      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26              22      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27               5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       545737                       # Writes before turning the bus around for reads
system.mem_ctrls1.masterReadBytes::.switch_cpus_10.inst        10688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_10.data    548234176                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_11.inst        10944                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_11.data    545660544                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_12.inst        11648                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_12.data    547872576                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_13.inst        11264                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_13.data    547700224                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    565766272                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus_10.inst 13030.455505621892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_10.data 668388944.332829475403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_11.inst 13342.562224319423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_11.data 665251257.463083624840                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_12.inst 14200.855700737633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_12.data 667948093.592669248581                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_13.inst 13732.695622691337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_13.data 667737967.744306206703                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 689763494.936150193214                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus_10.inst          167                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_10.data      8566584                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_11.inst          171                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_11.data      8526897                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_12.inst          182                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_12.data      8561191                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_13.inst          176                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_13.data      8558394                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      8840154                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_10.inst      8073637                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_10.data 465849098248                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_11.inst      9807378                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_11.data 466490915128                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_12.inst     11236122                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_12.data 466079633673                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_13.inst      9824061                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_13.data 465375039192                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 46904529965701                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_10.inst     48345.13                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_10.data     54379.80                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_11.inst     57353.09                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_11.data     54708.17                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_12.inst     61736.93                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_12.data     54440.98                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_13.inst     55818.53                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_13.data     54376.44                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   5305849.87                       # Per-master write average memory access latency
system.mem_ctrls1.totQLat                1252822917079                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat           1863833627439                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat              128633833760                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    36620.34                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   3760.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               54480.34                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                     2669.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      689.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  2669.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   689.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     17021.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                       19.74                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   15.68                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   4.05                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      3.49                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     57.80                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                13596859                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                4536098                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                39.74                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               51.31                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     19051.54                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   42.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy            32237931559.680370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy           45234137898.239594                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy           14964799248                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        49334190267.806160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy        293207026092.958557                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy        1566121697.281746                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy   117946236318.718994                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy   1080815308.800540                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy    1838780898.479998                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          557412456176.651123                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           679.578799                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime        317692969348                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE    410070379                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF  27186640000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF   6037335240                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN   4503352496                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT 474948180623                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN 307152285802                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy            32691022832.159767                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy           45838616403.840660                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy           14950092384                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        49260116323.886543                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        294905778955.202209                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy        1579935022.849785                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy   116338754741.760162                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy   1092436867.199909                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy    2192108703.839998                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          558850913220.778320                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           681.332519                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime        314768758339                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE    395447913                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF  27145820000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF   7252392730                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN   4551789056                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT 477922890028                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN 302964601813                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                  227                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::OFF  997876695250                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          235977145                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         26029248                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.065846                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     3.018422                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.043093                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus_10.data   508.938485                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.005895                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.000084                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus_10.data     0.994020                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          243                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1670800040                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1670800040                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::.switch_cpus_10.data     97421123                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       97421123                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus_10.data     49134230                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      49134230                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::.switch_cpus_10.data    146555353                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       146555353                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus_10.data    146555353                       # number of overall hits
system.cpu0.dcache.overall_hits::total      146555353                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::.switch_cpus_10.data     58185893                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     58185893                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus_10.data       855167                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       855167                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::.switch_cpus_10.data     59041060                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      59041060                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.switch_cpus_10.data     59041060                       # number of overall misses
system.cpu0.dcache.overall_misses::total     59041060                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus_10.data 4641610765750                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 4641610765750                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus_10.data  42139859579                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  42139859579                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus_10.data 4683750625329                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 4683750625329                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus_10.data 4683750625329                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 4683750625329                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::.switch_cpus_10.data    155607016                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    155607016                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus_10.data     49989397                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     49989397                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::.switch_cpus_10.data    205596413                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    205596413                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus_10.data    205596413                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    205596413                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus_10.data     0.373928                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.373928                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus_10.data     0.017107                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.017107                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus_10.data     0.287170                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.287170                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus_10.data     0.287170                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.287170                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus_10.data 79772.098123                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79772.098123                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus_10.data 49276.760655                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49276.760655                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus_10.data 79330.395242                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79330.395242                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus_10.data 79330.395242                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79330.395242                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1020973908                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       250948                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         13070121                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1372                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    78.115108                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   182.906706                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      6006757                       # number of writebacks
system.cpu0.dcache.writebacks::total          6006757                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus_10.data     32936112                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     32936112                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus_10.data         4296                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4296                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::.switch_cpus_10.data     32940408                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     32940408                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus_10.data     32940408                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     32940408                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus_10.data     25249781                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25249781                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus_10.data       850871                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       850871                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus_10.data     26100652                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26100652                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus_10.data     26100652                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26100652                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus_10.data 2033175685250                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2033175685250                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus_10.data  41263144095                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  41263144095                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus_10.data 2074438829345                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2074438829345                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus_10.data 2074438829345                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2074438829345                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus_10.data     0.162266                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.162266                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus_10.data     0.017021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus_10.data     0.126951                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.126951                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus_10.data     0.126951                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.126951                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.data 80522.507710                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 80522.507710                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_10.data 48495.182108                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48495.182108                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 79478.429479                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79478.429479                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 79478.429479                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79478.429479                       # average overall mshr miss latency
system.cpu0.dcache.replacements              26028736                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          507.054883                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          374862940                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             4322                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86733.674225                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    65.235856                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus_10.inst   441.819027                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.127414                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus_10.inst     0.862928                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.990342                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        820412304                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       820412304                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::.switch_cpus_10.inst    102547081                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      102547081                       # number of ReadReq hits
system.cpu0.icache.demand_hits::.switch_cpus_10.inst    102547081                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       102547081                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.switch_cpus_10.inst    102547081                       # number of overall hits
system.cpu0.icache.overall_hits::total      102547081                       # number of overall hits
system.cpu0.icache.ReadReq_misses::.switch_cpus_10.inst         3971                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3971                       # number of ReadReq misses
system.cpu0.icache.demand_misses::.switch_cpus_10.inst         3971                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3971                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.switch_cpus_10.inst         3971                       # number of overall misses
system.cpu0.icache.overall_misses::total         3971                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus_10.inst     65772250                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     65772250                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus_10.inst     65772250                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     65772250                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus_10.inst     65772250                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     65772250                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::.switch_cpus_10.inst    102551052                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102551052                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::.switch_cpus_10.inst    102551052                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102551052                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus_10.inst    102551052                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102551052                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus_10.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus_10.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus_10.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus_10.inst 16563.145303                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16563.145303                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus_10.inst 16563.145303                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16563.145303                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus_10.inst 16563.145303                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16563.145303                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1632                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   108.800000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         3634                       # number of writebacks
system.cpu0.icache.writebacks::total             3634                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus_10.inst           83                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::.switch_cpus_10.inst           83                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus_10.inst           83                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus_10.inst         3888                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3888                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus_10.inst         3888                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3888                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus_10.inst         3888                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3888                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus_10.inst     54891000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     54891000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus_10.inst     54891000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     54891000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus_10.inst     54891000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     54891000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus_10.inst     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.000038                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000038                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.000038                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000038                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.inst 14118.055556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14118.055556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 14118.055556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14118.055556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 14118.055556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14118.055556                       # average overall mshr miss latency
system.cpu0.icache.replacements                  3634                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          52102934                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        19236941                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.708483                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    18.061063                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     5.061055                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data     5.221832                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.inst     0.166512                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.data  4067.489538                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.004409                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.001236                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.001275                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.inst     0.000041                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.data     0.993039                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          243                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         2110                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1743                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       227621341                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      227621341                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      6006757                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      6006757                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::.writebacks         3634                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total         3634                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus_10.data        71819                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        71819                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus_10.data       408392                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       408392                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::.switch_cpus_10.inst         3127                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total         3127                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus_10.data      6414834                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      6414834                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.inst         3127                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.data      6823226                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        6826353                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.inst         3127                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.data      6823226                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       6826353                       # number of overall hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus_10.data          132                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total          132                       # number of UpgradeReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus_10.data       373489                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       373489                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus_10.inst          410                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          410                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus_10.data     18832022                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total     18832022                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.inst          410                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.data     19205511                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total     19205921                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.inst          410                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.data     19205511                       # number of overall misses
system.cpu0.l2cache.overall_misses::total     19205921                       # number of overall misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus_10.data       228000                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total       228000                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus_10.data  38586452000                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  38586452000                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus_10.inst     39345750                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     39345750                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus_10.data 1979403457250                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 1979403457250                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.inst     39345750                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.data 2017989909250                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 2018029255000                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.inst     39345750                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.data 2017989909250                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 2018029255000                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      6006757                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      6006757                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::.writebacks         3634                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total         3634                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus_10.data        71951                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        71951                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus_10.data       781881                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       781881                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus_10.inst         3537                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total         3537                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus_10.data     25246856                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total     25246856                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.inst         3537                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.data     26028737                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     26032274                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.inst         3537                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.data     26028737                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     26032274                       # number of overall (read+write) accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus_10.data     0.001835                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.001835                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus_10.data     0.477680                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.477680                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus_10.inst     0.115917                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.115917                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.745916                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.745916                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.inst     0.115917                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.data     0.737858                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.737773                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.inst     0.115917                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.data     0.737858                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.737773                       # miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus_10.data  1727.272727                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  1727.272727                       # average UpgradeReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 103313.489822                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 103313.489822                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_10.inst 95965.243902                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 95965.243902                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 105108.387047                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 105108.387047                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.inst 95965.243902                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.data 105073.481734                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 105073.287295                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.inst 95965.243902                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.data 105073.481734                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 105073.287295                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      4665124                       # number of writebacks
system.cpu0.l2cache.writebacks::total         4665124                       # number of writebacks
system.cpu0.l2cache.ReadCleanReq_mshr_hits::.switch_cpus_10.inst            4                       # number of ReadCleanReq MSHR hits
system.cpu0.l2cache.ReadCleanReq_mshr_hits::total            4                       # number of ReadCleanReq MSHR hits
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus_10.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus_10.inst            4                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.l2cache.CleanEvict_mshr_misses::.writebacks        31980                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total        31980                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus_10.data          132                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total          132                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus_10.data       373489                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       373489                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_10.inst          406                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          406                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data     18832022                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total     18832022                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.inst          406                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.data     19205511                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total     19205917                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.inst          406                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.data     19205511                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total     19205917                       # number of overall MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_10.data      4474498                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total      4474498                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data  37465985000                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  37465985000                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_10.inst     37499250                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     37499250                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data 1922907394250                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 1922907394250                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.inst     37499250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.data 1960373379250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 1960410878500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.inst     37499250                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.data 1960373379250                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 1960410878500                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_10.data     0.001835                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.001835                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.477680                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.477680                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_10.inst     0.114787                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.114787                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.745916                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.745916                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.114787                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.data     0.737858                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.737773                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.114787                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.data     0.737858                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.737773                       # mshr miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_10.data 33897.712121                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 33897.712121                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 100313.489822                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 100313.489822                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_10.inst 92362.684729                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 92362.684729                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 102108.387206                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 102108.387206                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 92362.684729                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 102073.481890                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 102073.276611                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 92362.684729                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 102073.481890                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 102073.276611                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             19232845                       # number of replacements
system.cpu0.tol2bus.snoop_filter.tot_requests     52136946                       # Total number of requests made to the snoop filter.
system.cpu0.tol2bus.snoop_filter.hit_single_requests     26103935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.tol2bus.snoop_filter.hit_multi_requests        87916                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.tol2bus.snoop_filter.tot_snoops       137724                       # Total number of snoops made to the snoop filter.
system.cpu0.tol2bus.snoop_filter.hit_single_snoops       136985                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.tol2bus.snoop_filter.hit_multi_snoops          739                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.tol2bus.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu0.tol2bus.trans_dist::ReadResp     25250743                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::WritebackDirty     10675051                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::WritebackClean         3634                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::CleanEvict     34636315                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::UpgradeReq        71951                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::UpgradeResp        71951                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadExReq       781881                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadExResp       781881                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadCleanReq         3888                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadSharedReq     25246856                       # Transaction distribution
system.cpu0.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        11059                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     78230111                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_count::total         78241170                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       458944                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side   2050271552                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size::total        2050730496                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.snoops                   19282981                       # Total snoops (count)
system.cpu0.tol2bus.snoopTraffic            298793280                       # Total snoop traffic (bytes)
system.cpu0.tol2bus.snoop_fanout::samples     45387206                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::mean       0.004988                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::stdev      0.070678                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::0          45161565     99.50%     99.50% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::1            224902      0.50%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::2               739      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::total      45387206                       # Request fanout histogram
system.cpu0.tol2bus.reqLayer0.occupancy   16039432498                       # Layer occupancy (ticks)
system.cpu0.tol2bus.reqLayer0.utilization          2.0                       # Layer utilization (%)
system.cpu0.tol2bus.respLayer0.occupancy      2926956                       # Layer occupancy (ticks)
system.cpu0.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.tol2bus.respLayer1.occupancy  19539540995                       # Layer occupancy (ticks)
system.cpu0.tol2bus.respLayer1.utilization          2.4                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                  227                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::OFF  997876695250                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          235413432                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         25864659                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.101741                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     3.042484                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     0.043284                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus_11.data   508.914231                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.005942                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.000085                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus_11.data     0.993973                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          443                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1663798051                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1663798051                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::.switch_cpus_11.data     97129681                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       97129681                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus_11.data     49027157                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      49027157                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::.switch_cpus_11.data    146156838                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       146156838                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus_11.data    146156838                       # number of overall hits
system.cpu1.dcache.overall_hits::total      146156838                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus_11.data     57736107                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     57736107                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus_11.data       848793                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       848793                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::.switch_cpus_11.data     58584900                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      58584900                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.switch_cpus_11.data     58584900                       # number of overall misses
system.cpu1.dcache.overall_misses::total     58584900                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus_11.data 4596120464000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 4596120464000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus_11.data  42919600232                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  42919600232                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus_11.data 4639040064232                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 4639040064232                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus_11.data 4639040064232                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 4639040064232                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus_11.data    154865788                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    154865788                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus_11.data     49875950                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     49875950                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::.switch_cpus_11.data    204741738                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    204741738                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus_11.data    204741738                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    204741738                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus_11.data     0.372814                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.372814                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus_11.data     0.017018                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.017018                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus_11.data     0.286140                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.286140                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus_11.data     0.286140                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.286140                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus_11.data 79605.652387                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79605.652387                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus_11.data 50565.450271                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 50565.450271                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus_11.data 79184.910518                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79184.910518                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus_11.data 79184.910518                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79184.910518                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   1016272877                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       226090                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         13074198                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1328                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    77.731183                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   170.248494                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5926290                       # number of writebacks
system.cpu1.dcache.writebacks::total          5926290                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus_11.data     32646131                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     32646131                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus_11.data         4184                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4184                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::.switch_cpus_11.data     32650315                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     32650315                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus_11.data     32650315                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     32650315                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus_11.data     25089976                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     25089976                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus_11.data       844609                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       844609                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus_11.data     25934585                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     25934585                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus_11.data     25934585                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     25934585                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus_11.data 2026217250250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2026217250250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus_11.data  42049667253                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  42049667253                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus_11.data 2068266917503                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 2068266917503                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus_11.data 2068266917503                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 2068266917503                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus_11.data     0.162011                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.162011                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus_11.data     0.016934                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.016934                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus_11.data     0.126670                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.126670                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus_11.data     0.126670                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.126670                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.data 80758.038599                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80758.038599                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_11.data 49785.956878                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 49785.956878                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 79749.373954                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79749.373954                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 79749.373954                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79749.373954                       # average overall mshr miss latency
system.cpu1.dcache.replacements              25864147                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          506.880320                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          374555931                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4349                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         86124.610485                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    65.030710                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus_11.inst   441.849610                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.127013                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus_11.inst     0.862988                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.990001                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          468                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        817929155                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       817929155                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::.switch_cpus_11.inst    102236649                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      102236649                       # number of ReadReq hits
system.cpu1.icache.demand_hits::.switch_cpus_11.inst    102236649                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       102236649                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.switch_cpus_11.inst    102236649                       # number of overall hits
system.cpu1.icache.overall_hits::total      102236649                       # number of overall hits
system.cpu1.icache.ReadReq_misses::.switch_cpus_11.inst         4006                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4006                       # number of ReadReq misses
system.cpu1.icache.demand_misses::.switch_cpus_11.inst         4006                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4006                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.switch_cpus_11.inst         4006                       # number of overall misses
system.cpu1.icache.overall_misses::total         4006                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus_11.inst     71090500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     71090500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus_11.inst     71090500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     71090500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus_11.inst     71090500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     71090500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::.switch_cpus_11.inst    102240655                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    102240655                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::.switch_cpus_11.inst    102240655                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    102240655                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus_11.inst    102240655                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    102240655                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus_11.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus_11.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus_11.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus_11.inst 17746.005991                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17746.005991                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus_11.inst 17746.005991                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17746.005991                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus_11.inst 17746.005991                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17746.005991                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2589                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   123.285714                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3658                       # number of writebacks
system.cpu1.icache.writebacks::total             3658                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus_11.inst           91                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           91                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::.switch_cpus_11.inst           91                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus_11.inst           91                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus_11.inst         3915                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3915                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus_11.inst         3915                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3915                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus_11.inst         3915                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3915                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus_11.inst     59847250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     59847250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus_11.inst     59847250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     59847250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus_11.inst     59847250                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     59847250                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus_11.inst     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.000038                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000038                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.000038                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000038                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.inst 15286.653895                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15286.653895                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 15286.653895                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15286.653895                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 15286.653895                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15286.653895                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3658                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          51761841                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        19134128                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.705210                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    17.870292                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     5.011210                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data     5.312168                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.inst     0.167208                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.data  4067.639122                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.004363                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.001223                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.001297                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.inst     0.000041                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.data     0.993076                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          332                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         2300                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1340                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          124                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       226162048                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      226162048                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      5926290                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      5926290                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::.writebacks         3657                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total         3657                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus_11.data        70338                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        70338                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus_11.data       403703                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       403703                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::.switch_cpus_11.inst         3131                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total         3131                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus_11.data      6360497                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      6360497                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.inst         3131                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.data      6764200                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        6767331                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.inst         3131                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.data      6764200                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       6767331                       # number of overall hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus_11.data          140                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total          140                       # number of UpgradeReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus_11.data       373320                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       373320                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus_11.inst          434                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          434                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus_11.data     18726631                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total     18726631                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.inst          434                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.data     19099951                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total     19100385                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.inst          434                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.data     19099951                       # number of overall misses
system.cpu1.l2cache.overall_misses::total     19100385                       # number of overall misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus_11.data       205500                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total       205500                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus_11.data  39401065000                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  39401065000                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus_11.inst     44258000                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     44258000                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus_11.data 1972833504750                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 1972833504750                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.inst     44258000                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.data 2012234569750                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 2012278827750                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.inst     44258000                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.data 2012234569750                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 2012278827750                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      5926290                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      5926290                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::.writebacks         3657                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total         3657                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus_11.data        70478                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        70478                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus_11.data       777023                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       777023                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus_11.inst         3565                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total         3565                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus_11.data     25087128                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total     25087128                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.inst         3565                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.data     25864151                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total     25867716                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.inst         3565                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.data     25864151                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total     25867716                       # number of overall (read+write) accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus_11.data     0.001986                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.001986                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus_11.data     0.480449                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.480449                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus_11.inst     0.121739                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.121739                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.746464                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.746464                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.inst     0.121739                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.data     0.738472                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.738387                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.inst     0.121739                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.data     0.738472                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.738387                       # miss rate for overall accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus_11.data  1467.857143                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total  1467.857143                       # average UpgradeReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data 105542.336333                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 105542.336333                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_11.inst 101976.958525                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 101976.958525                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 105349.088405                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 105349.088405                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.inst 101976.958525                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.data 105352.865552                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 105352.788844                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.inst 101976.958525                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.data 105352.865552                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 105352.788844                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      4613304                       # number of writebacks
system.cpu1.l2cache.writebacks::total         4613304                       # number of writebacks
system.cpu1.l2cache.ReadCleanReq_mshr_hits::.switch_cpus_11.inst            2                       # number of ReadCleanReq MSHR hits
system.cpu1.l2cache.ReadCleanReq_mshr_hits::total            2                       # number of ReadCleanReq MSHR hits
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus_11.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus_11.inst            2                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.l2cache.CleanEvict_mshr_misses::.writebacks        33862                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total        33862                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus_11.data          140                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total          140                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus_11.data       373320                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       373320                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_11.inst          432                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          432                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data     18726631                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total     18726631                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.inst          432                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.data     19099951                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total     19100383                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.inst          432                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.data     19099951                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total     19100383                       # number of overall MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_11.data      4607749                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total      4607749                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data  38281105000                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  38281105000                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_11.inst     42777000                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     42777000                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data 1916653620750                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 1916653620750                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.inst     42777000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.data 1954934725750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 1954977502750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.inst     42777000                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.data 1954934725750                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 1954977502750                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_11.data     0.001986                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.001986                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.480449                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.480449                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_11.inst     0.121178                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.121178                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.746464                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.746464                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.121178                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.738472                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.738387                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.121178                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.738472                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.738387                       # mshr miss rate for overall accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_11.data 32912.492857                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 32912.492857                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data 102542.336333                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 102542.336333                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_11.inst 99020.833333                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 99020.833333                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 102349.088886                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 102349.088886                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 99020.833333                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 102352.866023                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 102352.790661                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 99020.833333                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 102352.866023                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 102352.790661                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             19130032                       # number of replacements
system.cpu1.tol2bus.snoop_filter.tot_requests     51806349                       # Total number of requests made to the snoop filter.
system.cpu1.tol2bus.snoop_filter.hit_single_requests     25937902                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.tol2bus.snoop_filter.hit_multi_requests       100040                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.tol2bus.snoop_filter.tot_snoops       144189                       # Total number of snoops made to the snoop filter.
system.cpu1.tol2bus.snoop_filter.hit_single_snoops       143129                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.tol2bus.snoop_filter.hit_multi_snoops         1060                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.tol2bus.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu1.tol2bus.trans_dist::ReadResp     25091039                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::WritebackDirty     10542704                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::WritebackClean         3658                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::CleanEvict     34500780                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::UpgradeReq        70478                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::UpgradeResp        70478                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadExReq       777023                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadExResp       777023                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadCleanReq         3915                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadSharedReq     25087128                       # Transaction distribution
system.cpu1.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        11138                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     77733401                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_count::total         77744539                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side       462272                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side   2034587968                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size::total        2035050240                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.snoops                   19179687                       # Total snoops (count)
system.cpu1.tol2bus.snoopTraffic            295472896                       # Total snoop traffic (bytes)
system.cpu1.tol2bus.snoop_fanout::samples     45117881                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::mean       0.005437                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::stdev      0.073852                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::0          44873652     99.46%     99.46% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::1            243169      0.54%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::2              1060      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::total      45117881                       # Request fanout histogram
system.cpu1.tol2bus.reqLayer0.occupancy   15916561499                       # Layer occupancy (ticks)
system.cpu1.tol2bus.reqLayer0.utilization          1.9                       # Layer utilization (%)
system.cpu1.tol2bus.respLayer0.occupancy      2946459                       # Layer occupancy (ticks)
system.cpu1.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.tol2bus.respLayer1.occupancy  19415731991                       # Layer occupancy (ticks)
system.cpu1.tol2bus.respLayer1.utilization          2.4                       # Layer utilization (%)
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                  227                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::OFF  997876695250                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          235678371                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         25984735                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.069878                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     3.059788                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data     0.043277                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus_12.data   508.896935                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.005976                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.000085                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus_12.data     0.993939                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          274                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1667448919                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1667448919                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::.switch_cpus_12.data     97182334                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       97182334                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus_12.data     49119326                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      49119326                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::.switch_cpus_12.data    146301660                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       146301660                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus_12.data    146301660                       # number of overall hits
system.cpu2.dcache.overall_hits::total      146301660                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::.switch_cpus_12.data     58027769                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     58027769                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus_12.data       853658                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       853658                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::.switch_cpus_12.data     58881427                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      58881427                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.switch_cpus_12.data     58881427                       # number of overall misses
system.cpu2.dcache.overall_misses::total     58881427                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus_12.data 4616636038500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 4616636038500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus_12.data  43513081905                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  43513081905                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::.switch_cpus_12.data 4660149120405                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 4660149120405                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus_12.data 4660149120405                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 4660149120405                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::.switch_cpus_12.data    155210103                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    155210103                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus_12.data     49972984                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     49972984                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::.switch_cpus_12.data    205183087                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    205183087                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus_12.data    205183087                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    205183087                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus_12.data     0.373866                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.373866                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus_12.data     0.017082                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.017082                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus_12.data     0.286970                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.286970                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus_12.data     0.286970                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.286970                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus_12.data 79559.082109                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79559.082109                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus_12.data 50972.499414                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 50972.499414                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus_12.data 79144.636226                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 79144.636226                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus_12.data 79144.636226                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 79144.636226                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   1022547078                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       244840                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         13108845                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1404                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.004361                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   174.387464                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      5960947                       # number of writebacks
system.cpu2.dcache.writebacks::total          5960947                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus_12.data     32822010                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     32822010                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus_12.data         4182                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         4182                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::.switch_cpus_12.data     32826192                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     32826192                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus_12.data     32826192                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     32826192                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus_12.data     25205759                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     25205759                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus_12.data       849476                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       849476                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::.switch_cpus_12.data     26055235                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     26055235                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus_12.data     26055235                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     26055235                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus_12.data 2030642059500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 2030642059500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus_12.data  42638459925                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  42638459925                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus_12.data 2073280519425                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 2073280519425                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus_12.data 2073280519425                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 2073280519425                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus_12.data     0.162398                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.162398                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus_12.data     0.016999                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.016999                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus_12.data     0.126985                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.126985                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus_12.data     0.126985                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.126985                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_12.data 80562.622990                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 80562.622990                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_12.data 50193.837054                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 50193.837054                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus_12.data 79572.512757                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 79572.512757                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus_12.data 79572.512757                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 79572.512757                       # average overall mshr miss latency
system.cpu2.dcache.replacements              25984223                       # number of replacements
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          507.083494                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          374643934                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4437                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         84436.315979                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    65.682802                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus_12.inst   441.400692                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.128287                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus_12.inst     0.862111                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.990397                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        818660355                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       818660355                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::.switch_cpus_12.inst    102327955                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      102327955                       # number of ReadReq hits
system.cpu2.icache.demand_hits::.switch_cpus_12.inst    102327955                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       102327955                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.switch_cpus_12.inst    102327955                       # number of overall hits
system.cpu2.icache.overall_hits::total      102327955                       # number of overall hits
system.cpu2.icache.ReadReq_misses::.switch_cpus_12.inst         4089                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4089                       # number of ReadReq misses
system.cpu2.icache.demand_misses::.switch_cpus_12.inst         4089                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4089                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.switch_cpus_12.inst         4089                       # number of overall misses
system.cpu2.icache.overall_misses::total         4089                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus_12.inst     73036500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     73036500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::.switch_cpus_12.inst     73036500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     73036500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus_12.inst     73036500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     73036500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::.switch_cpus_12.inst    102332044                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    102332044                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::.switch_cpus_12.inst    102332044                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    102332044                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus_12.inst    102332044                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    102332044                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus_12.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus_12.inst     0.000040                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus_12.inst     0.000040                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus_12.inst 17861.702128                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17861.702128                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus_12.inst 17861.702128                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17861.702128                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus_12.inst 17861.702128                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17861.702128                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1466                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    97.733333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3754                       # number of writebacks
system.cpu2.icache.writebacks::total             3754                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus_12.inst           86                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::.switch_cpus_12.inst           86                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus_12.inst           86                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus_12.inst         4003                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4003                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::.switch_cpus_12.inst         4003                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4003                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus_12.inst         4003                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4003                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus_12.inst     62878000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     62878000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus_12.inst     62878000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     62878000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus_12.inst     62878000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     62878000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus_12.inst     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus_12.inst     0.000039                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000039                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus_12.inst     0.000039                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000039                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_12.inst 15707.719211                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15707.719211                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 15707.719211                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15707.719211                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 15707.719211                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 15707.719211                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3754                       # number of replacements
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          52012267                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        19195364                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.709627                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    17.800162                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     5.918402                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data     5.018503                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus_12.inst     0.176632                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus_12.data  4067.086300                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.004346                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.001445                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.001225                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus_12.inst     0.000043                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus_12.data     0.992941                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          274                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         2324                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1475                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       227213108                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      227213108                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      5960947                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      5960947                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::.writebacks         3753                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total         3753                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus_12.data        70877                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        70877                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus_12.data       408479                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       408479                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::.switch_cpus_12.inst         3215                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total         3215                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus_12.data      6412844                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      6412844                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::.switch_cpus_12.inst         3215                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus_12.data      6821323                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        6824538                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus_12.inst         3215                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus_12.data      6821323                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       6824538                       # number of overall hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus_12.data          149                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total          149                       # number of UpgradeReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus_12.data       372843                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       372843                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::.switch_cpus_12.inst          440                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total          440                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus_12.data     18790060                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total     18790060                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::.switch_cpus_12.inst          440                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus_12.data     19162903                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total     19163343                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.switch_cpus_12.inst          440                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus_12.data     19162903                       # number of overall misses
system.cpu2.l2cache.overall_misses::total     19163343                       # number of overall misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus_12.data       208250                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total       208250                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus_12.data  39966173750                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  39966173750                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::.switch_cpus_12.inst     46912500                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     46912500                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus_12.data 1976932287750                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 1976932287750                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus_12.inst     46912500                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus_12.data 2016898461500                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 2016945374000                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus_12.inst     46912500                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus_12.data 2016898461500                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 2016945374000                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      5960947                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      5960947                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::.writebacks         3753                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total         3753                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus_12.data        71026                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        71026                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus_12.data       781322                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       781322                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::.switch_cpus_12.inst         3655                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total         3655                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus_12.data     25202904                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total     25202904                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::.switch_cpus_12.inst         3655                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus_12.data     25984226                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total     25987881                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus_12.inst         3655                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus_12.data     25984226                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total     25987881                       # number of overall (read+write) accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus_12.data     0.002098                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.002098                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus_12.data     0.477195                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.477195                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::.switch_cpus_12.inst     0.120383                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.120383                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus_12.data     0.745551                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.745551                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus_12.inst     0.120383                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus_12.data     0.737482                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.737395                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus_12.inst     0.120383                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus_12.data     0.737482                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.737395                       # miss rate for overall accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus_12.data  1397.651007                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total  1397.651007                       # average UpgradeReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_12.data 107193.037686                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 107193.037686                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_12.inst 106619.318182                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 106619.318182                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_12.data 105211.600588                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 105211.600588                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus_12.inst 106619.318182                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus_12.data 105250.152417                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 105250.183854                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus_12.inst 106619.318182                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus_12.data 105250.152417                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 105250.183854                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      4627198                       # number of writebacks
system.cpu2.l2cache.writebacks::total         4627198                       # number of writebacks
system.cpu2.l2cache.ReadCleanReq_mshr_hits::.switch_cpus_12.inst            3                       # number of ReadCleanReq MSHR hits
system.cpu2.l2cache.ReadCleanReq_mshr_hits::total            3                       # number of ReadCleanReq MSHR hits
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus_12.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus_12.inst            3                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.l2cache.CleanEvict_mshr_misses::.writebacks        32987                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total        32987                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus_12.data          149                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total          149                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus_12.data       372843                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       372843                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_12.inst          437                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total          437                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_12.data     18790060                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total     18790060                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus_12.inst          437                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus_12.data     19162903                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total     19163340                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus_12.inst          437                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus_12.data     19162903                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total     19163340                       # number of overall MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_12.data      4720749                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total      4720749                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_12.data  38847647750                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  38847647750                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_12.inst     45436750                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     45436750                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.data 1920562113750                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 1920562113750                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus_12.inst     45436750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus_12.data 1959409761500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 1959455198250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus_12.inst     45436750                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus_12.data 1959409761500                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 1959455198250                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_12.data     0.002098                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.002098                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_12.data     0.477195                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.477195                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_12.inst     0.119562                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.119562                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.data     0.745551                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.745551                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus_12.inst     0.119562                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus_12.data     0.737482                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.737395                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus_12.inst     0.119562                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus_12.data     0.737482                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.737395                       # mshr miss rate for overall accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_12.data 31682.879195                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 31682.879195                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_12.data 104193.045732                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 104193.045732                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_12.inst 103974.256293                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 103974.256293                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.data 102211.600908                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 102211.600908                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 103974.256293                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_12.data 102250.152887                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 102250.192203                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 103974.256293                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_12.data 102250.152887                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 102250.192203                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             19191268                       # number of replacements
system.cpu2.tol2bus.snoop_filter.tot_requests     52047232                       # Total number of requests made to the snoop filter.
system.cpu2.tol2bus.snoop_filter.hit_single_requests     26058739                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.tol2bus.snoop_filter.hit_multi_requests        93047                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.tol2bus.snoop_filter.tot_snoops       139185                       # Total number of snoops made to the snoop filter.
system.cpu2.tol2bus.snoop_filter.hit_single_snoops       138155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.tol2bus.snoop_filter.hit_multi_snoops         1030                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.tol2bus.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu2.tol2bus.trans_dist::ReadResp     25206905                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::WritebackDirty     10591337                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::WritebackClean         3754                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::CleanEvict     34633480                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::UpgradeReq        71026                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::UpgradeResp        71026                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadExReq       781322                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadExResp       781321                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadCleanReq         4003                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadSharedReq     25202904                       # Transaction distribution
system.cpu2.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        11412                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side     78094724                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_count::total         78106136                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side       474176                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side   2044490880                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size::total        2044965056                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.snoops                   19240942                       # Total snoops (count)
system.cpu2.tol2bus.snoopTraffic            296367232                       # Total snoop traffic (bytes)
system.cpu2.tol2bus.snoop_fanout::samples     45299849                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::mean       0.005149                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::stdev      0.071891                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::0          45067616     99.49%     99.49% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::1            231203      0.51%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::2              1030      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::total      45299849                       # Request fanout histogram
system.cpu2.tol2bus.reqLayer0.occupancy   15994158749                       # Layer occupancy (ticks)
system.cpu2.tol2bus.reqLayer0.utilization          1.9                       # Layer utilization (%)
system.cpu2.tol2bus.respLayer0.occupancy      3012210                       # Layer occupancy (ticks)
system.cpu2.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.tol2bus.respLayer1.occupancy  19505925244                       # Layer occupancy (ticks)
system.cpu2.tol2bus.respLayer1.utilization          2.4                       # Layer utilization (%)
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                  227                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::OFF  997876695250                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          235601217                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         25981967                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.067875                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     3.053375                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data     0.043037                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus_13.data   508.903588                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.005964                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.000084                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus_13.data     0.993952                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          252                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1667140367                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1667140367                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::.switch_cpus_13.data     97109982                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       97109982                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus_13.data     49118403                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      49118403                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::.switch_cpus_13.data    146228385                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       146228385                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus_13.data    146228385                       # number of overall hits
system.cpu3.dcache.overall_hits::total      146228385                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::.switch_cpus_13.data     58062953                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     58062953                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus_13.data       853526                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       853526                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::.switch_cpus_13.data     58916479                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      58916479                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.switch_cpus_13.data     58916479                       # number of overall misses
system.cpu3.dcache.overall_misses::total     58916479                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus_13.data 4629062373500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 4629062373500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus_13.data  43393938092                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  43393938092                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::.switch_cpus_13.data 4672456311592                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 4672456311592                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus_13.data 4672456311592                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 4672456311592                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::.switch_cpus_13.data    155172935                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    155172935                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus_13.data     49971929                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     49971929                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::.switch_cpus_13.data    205144864                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    205144864                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus_13.data    205144864                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    205144864                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus_13.data     0.374182                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.374182                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus_13.data     0.017080                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.017080                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus_13.data     0.287195                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.287195                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus_13.data     0.287195                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.287195                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus_13.data 79724.887115                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 79724.887115                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus_13.data 50840.792304                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 50840.792304                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus_13.data 79306.441778                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 79306.441778                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus_13.data 79306.441778                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 79306.441778                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   1018245483                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       232079                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         13074746                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1287                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    77.878796                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   180.325563                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      5970507                       # number of writebacks
system.cpu3.dcache.writebacks::total          5970507                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus_13.data     32859822                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     32859822                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus_13.data         4187                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4187                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::.switch_cpus_13.data     32864009                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     32864009                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus_13.data     32864009                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     32864009                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus_13.data     25203131                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     25203131                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus_13.data       849339                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       849339                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::.switch_cpus_13.data     26052470                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     26052470                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus_13.data     26052470                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     26052470                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus_13.data 2029102123500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 2029102123500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus_13.data  42519766364                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  42519766364                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus_13.data 2071621889864                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 2071621889864                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus_13.data 2071621889864                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 2071621889864                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus_13.data     0.162420                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.162420                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus_13.data     0.016996                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.016996                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus_13.data     0.126995                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.126995                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus_13.data     0.126995                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.126995                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_13.data 80509.922497                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 80509.922497                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_13.data 50062.185257                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 50062.185257                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus_13.data 79517.292981                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 79517.292981                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus_13.data 79517.292981                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 79517.292981                       # average overall mshr miss latency
system.cpu3.dcache.replacements              25981455                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          507.192230                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          374498818                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4324                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         86609.347364                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    66.296154                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus_13.inst   440.896076                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.129485                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus_13.inst     0.861125                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.990610                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        817527570                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       817527570                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::.switch_cpus_13.inst    102186482                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      102186482                       # number of ReadReq hits
system.cpu3.icache.demand_hits::.switch_cpus_13.inst    102186482                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       102186482                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.switch_cpus_13.inst    102186482                       # number of overall hits
system.cpu3.icache.overall_hits::total      102186482                       # number of overall hits
system.cpu3.icache.ReadReq_misses::.switch_cpus_13.inst         3978                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3978                       # number of ReadReq misses
system.cpu3.icache.demand_misses::.switch_cpus_13.inst         3978                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3978                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.switch_cpus_13.inst         3978                       # number of overall misses
system.cpu3.icache.overall_misses::total         3978                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus_13.inst     68661500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     68661500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::.switch_cpus_13.inst     68661500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     68661500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus_13.inst     68661500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     68661500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::.switch_cpus_13.inst    102190460                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    102190460                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::.switch_cpus_13.inst    102190460                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    102190460                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus_13.inst    102190460                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    102190460                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus_13.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus_13.inst     0.000039                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus_13.inst     0.000039                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus_13.inst 17260.306687                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17260.306687                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus_13.inst 17260.306687                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17260.306687                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus_13.inst 17260.306687                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17260.306687                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1910                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   119.375000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3638                       # number of writebacks
system.cpu3.icache.writebacks::total             3638                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus_13.inst           88                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           88                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::.switch_cpus_13.inst           88                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           88                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus_13.inst           88                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           88                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus_13.inst         3890                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3890                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::.switch_cpus_13.inst         3890                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3890                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus_13.inst         3890                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3890                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus_13.inst     56824750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     56824750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus_13.inst     56824750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     56824750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus_13.inst     56824750                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     56824750                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus_13.inst     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus_13.inst     0.000038                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000038                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus_13.inst     0.000038                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000038                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_13.inst 14607.904884                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14607.904884                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 14607.904884                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14607.904884                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 14607.904884                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14607.904884                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3638                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          52000569                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        19189102                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.709901                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    17.449333                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     5.318384                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data     4.821593                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus_13.inst     0.153967                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus_13.data  4068.256722                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.004260                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.001298                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.001177                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus_13.inst     0.000038                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus_13.data     0.993227                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          251                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         2326                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1403                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       227157062                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      227157062                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      5970507                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      5970507                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::.writebacks         3636                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total         3636                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus_13.data        70893                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        70893                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus_13.data       408151                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       408151                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::.switch_cpus_13.inst         3108                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total         3108                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus_13.data      6415105                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      6415105                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::.switch_cpus_13.inst         3108                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus_13.data      6823256                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        6826364                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus_13.inst         3108                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus_13.data      6823256                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       6826364                       # number of overall hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus_13.data          135                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total          135                       # number of UpgradeReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus_13.data       372994                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       372994                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::.switch_cpus_13.inst          419                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total          419                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus_13.data     18785209                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total     18785209                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::.switch_cpus_13.inst          419                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus_13.data     19158203                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total     19158622                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.switch_cpus_13.inst          419                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus_13.data     19158203                       # number of overall misses
system.cpu3.l2cache.overall_misses::total     19158622                       # number of overall misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus_13.data       222500                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total       222500                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus_13.data  39848422500                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  39848422500                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::.switch_cpus_13.inst     41328250                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     41328250                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus_13.data 1975376976750                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 1975376976750                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus_13.inst     41328250                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus_13.data 2015225399250                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 2015266727500                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus_13.inst     41328250                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus_13.data 2015225399250                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 2015266727500                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      5970507                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      5970507                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::.writebacks         3636                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total         3636                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus_13.data        71028                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        71028                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus_13.data       781145                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       781145                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::.switch_cpus_13.inst         3527                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total         3527                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus_13.data     25200314                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total     25200314                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::.switch_cpus_13.inst         3527                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus_13.data     25981459                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total     25984986                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus_13.inst         3527                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus_13.data     25981459                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total     25984986                       # number of overall (read+write) accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus_13.data     0.001901                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.001901                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus_13.data     0.477496                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.477496                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::.switch_cpus_13.inst     0.118798                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.118798                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus_13.data     0.745436                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.745436                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus_13.inst     0.118798                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus_13.data     0.737380                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.737296                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus_13.inst     0.118798                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus_13.data     0.737380                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.737296                       # miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus_13.data  1648.148148                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total  1648.148148                       # average UpgradeReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_13.data 106833.950412                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 106833.950412                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_13.inst 98635.441527                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 98635.441527                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_13.data 105155.975467                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 105155.975467                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus_13.inst 98635.441527                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus_13.data 105188.644219                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 105188.500901                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus_13.inst 98635.441527                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus_13.data 105188.644219                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 105188.500901                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      4629397                       # number of writebacks
system.cpu3.l2cache.writebacks::total         4629397                       # number of writebacks
system.cpu3.l2cache.ReadCleanReq_mshr_hits::.switch_cpus_13.inst            5                       # number of ReadCleanReq MSHR hits
system.cpu3.l2cache.ReadCleanReq_mshr_hits::total            5                       # number of ReadCleanReq MSHR hits
system.cpu3.l2cache.demand_mshr_hits::.switch_cpus_13.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.overall_mshr_hits::.switch_cpus_13.inst            5                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.l2cache.CleanEvict_mshr_misses::.writebacks        31945                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total        31945                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus_13.data          135                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total          135                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus_13.data       372994                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       372994                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_13.inst          414                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total          414                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_13.data     18785209                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total     18785209                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus_13.inst          414                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus_13.data     19158203                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total     19158617                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus_13.inst          414                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus_13.data     19158203                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total     19158617                       # number of overall MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_13.data      4558498                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total      4558498                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_13.data  38729440500                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  38729440500                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_13.inst     39477500                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     39477500                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.data 1919021361750                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 1919021361750                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus_13.inst     39477500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus_13.data 1957750802250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 1957790279750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus_13.inst     39477500                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus_13.data 1957750802250                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 1957790279750                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_13.data     0.001901                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.001901                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_13.data     0.477496                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.477496                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_13.inst     0.117380                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.117380                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.data     0.745436                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.745436                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus_13.inst     0.117380                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus_13.data     0.737380                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.737296                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus_13.inst     0.117380                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus_13.data     0.737380                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.737296                       # mshr miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_13.data 33766.651852                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 33766.651852                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_13.data 103833.950412                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 103833.950412                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_13.inst 95356.280193                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 95356.280193                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.data 102155.976106                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 102155.976106                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 95356.280193                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_13.data 102188.644846                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 102188.497205                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 95356.280193                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_13.data 102188.644846                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 102188.497205                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             19185006                       # number of replacements
system.cpu3.tol2bus.snoop_filter.tot_requests     52041470                       # Total number of requests made to the snoop filter.
system.cpu3.tol2bus.snoop_filter.hit_single_requests     26055791                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.tol2bus.snoop_filter.hit_multi_requests        99705                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.tol2bus.snoop_filter.tot_snoops       136933                       # Total number of snoops made to the snoop filter.
system.cpu3.tol2bus.snoop_filter.hit_single_snoops       136164                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.tol2bus.snoop_filter.hit_multi_snoops          769                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.tol2bus.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.cpu3.tol2bus.trans_dist::ReadResp     25204200                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::WritebackDirty     10603045                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::WritebackClean         3638                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::CleanEvict     34613068                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::UpgradeReq        71028                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::UpgradeResp        71028                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadExReq       781145                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadExResp       781145                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadCleanReq         3890                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadSharedReq     25200314                       # Transaction distribution
system.cpu3.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        11055                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side     78086425                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_count::total         78097480                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side       458560                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side   2044925568                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size::total        2045384128                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.snoops                   19235021                       # Total snoops (count)
system.cpu3.tol2bus.snoopTraffic            296505664                       # Total snoop traffic (bytes)
system.cpu3.tol2bus.snoop_fanout::samples     45291035                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::mean       0.005242                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::stdev      0.072445                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::0          45054396     99.48%     99.48% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::1            235870      0.52%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::2               769      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::total      45291035                       # Request fanout histogram
system.cpu3.tol2bus.reqLayer0.occupancy   15997440498                       # Layer occupancy (ticks)
system.cpu3.tol2bus.reqLayer0.utilization          2.0                       # Layer utilization (%)
system.cpu3.tol2bus.respLayer0.occupancy      2929452                       # Layer occupancy (ticks)
system.cpu3.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.tol2bus.respLayer1.occupancy  19503849495                       # Layer occupancy (ticks)
system.cpu3.tol2bus.respLayer1.utilization          2.4                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                       131072                       # Cycle average of tags in use
system.l3.tags.total_refs                   153411783                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  68582906                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.236881                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks      64.153754                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu0.data        2.517011                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu1.data        2.789774                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu2.data        2.941565                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu3.data        3.008010                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus0.data   326.887444                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus1.data   332.038997                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus2.data   336.838853                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus3.data   343.139010                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_10.inst     1.797209                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_10.data 32211.439241                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_11.inst     1.671639                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_11.data 32481.599903                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_12.inst     1.620884                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_12.data 32576.451752                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_13.inst     1.510083                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_13.data 32381.594872                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000489                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu0.data       0.000019                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu1.data       0.000021                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu2.data       0.000022                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu3.data       0.000023                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus0.data     0.002494                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus1.data     0.002533                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus2.data     0.002570                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus3.data     0.002618                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_10.inst     0.000014                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_10.data     0.245754                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_11.inst     0.000013                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_11.data     0.247815                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_12.inst     0.000012                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_12.data     0.248539                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_13.inst     0.000012                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_13.data     0.247052                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          988                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         8453                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        80303                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        41328                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                2518758410                       # Number of tag accesses
system.l3.tags.data_accesses               2518758410                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::.writebacks     18535022                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total         18535022                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::.switch_cpus_10.data            4                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::.switch_cpus_11.data           11                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::.switch_cpus_12.data           21                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::.switch_cpus_13.data            5                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   41                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::.switch_cpus_10.data        16232                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_11.data        17228                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_12.data        16501                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_13.data        16568                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 66529                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_10.inst           56                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_10.data      2057100                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_11.inst           75                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_11.data      2037459                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_12.inst           79                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_12.data      2025971                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_13.inst           68                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_13.data      2029068                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           8149876                       # number of ReadSharedReq hits
system.l3.demand_hits::.switch_cpus_10.inst           56                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_10.data      2073332                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_11.inst           75                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_11.data      2054687                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_12.inst           79                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_12.data      2042472                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_13.inst           68                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_13.data      2045636                       # number of demand (read+write) hits
system.l3.demand_hits::total                  8216405                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_10.inst           56                       # number of overall hits
system.l3.overall_hits::.switch_cpus_10.data      2073332                       # number of overall hits
system.l3.overall_hits::.switch_cpus_11.inst           75                       # number of overall hits
system.l3.overall_hits::.switch_cpus_11.data      2054687                       # number of overall hits
system.l3.overall_hits::.switch_cpus_12.inst           79                       # number of overall hits
system.l3.overall_hits::.switch_cpus_12.data      2042472                       # number of overall hits
system.l3.overall_hits::.switch_cpus_13.inst           68                       # number of overall hits
system.l3.overall_hits::.switch_cpus_13.data      2045636                       # number of overall hits
system.l3.overall_hits::total                 8216405                       # number of overall hits
system.l3.UpgradeReq_misses::.switch_cpus_10.data          129                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::.switch_cpus_11.data          130                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::.switch_cpus_12.data          129                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::.switch_cpus_13.data          131                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                519                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::.switch_cpus_10.data       357256                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_11.data       356091                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_12.data       356341                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_13.data       356425                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             1426113                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_10.inst          350                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_10.data     16774922                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_11.inst          357                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_11.data     16689172                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_12.inst          358                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_12.data     16764089                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_13.inst          346                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_13.data     16756141                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total        66985735                       # number of ReadSharedReq misses
system.l3.demand_misses::.switch_cpus_10.inst          350                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_10.data     17132178                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_11.inst          357                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_11.data     17045263                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_12.inst          358                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_12.data     17120430                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_13.inst          346                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_13.data     17112566                       # number of demand (read+write) misses
system.l3.demand_misses::total               68411848                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_10.inst          350                       # number of overall misses
system.l3.overall_misses::.switch_cpus_10.data     17132178                       # number of overall misses
system.l3.overall_misses::.switch_cpus_11.inst          357                       # number of overall misses
system.l3.overall_misses::.switch_cpus_11.data     17045263                       # number of overall misses
system.l3.overall_misses::.switch_cpus_12.inst          358                       # number of overall misses
system.l3.overall_misses::.switch_cpus_12.data     17120430                       # number of overall misses
system.l3.overall_misses::.switch_cpus_13.inst          346                       # number of overall misses
system.l3.overall_misses::.switch_cpus_13.data     17112566                       # number of overall misses
system.l3.overall_misses::total              68411848                       # number of overall misses
system.l3.UpgradeReq_miss_latency::.switch_cpus_10.data       183000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::.switch_cpus_11.data       151000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::.switch_cpus_12.data       152250                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::.switch_cpus_13.data       177500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total       663750                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_10.data  35974897750                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_11.data  36779243750                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_12.data  37356382250                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_13.data  37237676750                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  147348200500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_10.inst     35470750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_10.data 1834128871500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_11.inst     40446250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_11.data 1828447728000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_12.inst     43045000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_12.data 1832315027500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_13.inst     37285250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_13.data 1830741885000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 7325789759250                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::.switch_cpus_10.inst     35470750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_10.data 1870103769250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_11.inst     40446250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_11.data 1865226971750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_12.inst     43045000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_12.data 1869671409750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_13.inst     37285250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_13.data 1867979561750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     7473137959750                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_10.inst     35470750                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_10.data 1870103769250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_11.inst     40446250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_11.data 1865226971750                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_12.inst     43045000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_12.data 1869671409750                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_13.inst     37285250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_13.data 1867979561750                       # number of overall miss cycles
system.l3.overall_miss_latency::total    7473137959750                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::.writebacks     18535022                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total     18535022                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_10.data          133                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_11.data          141                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_12.data          150                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_13.data          136                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total              560                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_10.data       373488                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_11.data       373319                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_12.data       372842                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_13.data       372993                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           1492642                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_10.inst          406                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_10.data     18832022                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_11.inst          432                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_11.data     18726631                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_12.inst          437                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_12.data     18790060                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_13.inst          414                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_13.data     18785209                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total      75135611                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::.switch_cpus_10.inst          406                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_10.data     19205510                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_11.inst          432                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_11.data     19099950                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_12.inst          437                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_12.data     19162902                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_13.inst          414                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_13.data     19158202                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             76628253                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_10.inst          406                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_10.data     19205510                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_11.inst          432                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_11.data     19099950                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_12.inst          437                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_12.data     19162902                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_13.inst          414                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_13.data     19158202                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            76628253                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::.switch_cpus_10.data     0.969925                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::.switch_cpus_11.data     0.921986                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::.switch_cpus_12.data     0.860000                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::.switch_cpus_13.data     0.963235                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.926786                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_10.data     0.956539                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_11.data     0.953852                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_12.data     0.955743                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_13.data     0.955581                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.955429                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_10.inst     0.862069                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.890766                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_11.inst     0.826389                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.891200                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_12.inst     0.819222                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_12.data     0.892179                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_13.inst     0.835749                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_13.data     0.891986                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.891531                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::.switch_cpus_10.inst     0.862069                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_10.data     0.892045                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_11.inst     0.826389                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_11.data     0.892424                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_12.inst     0.819222                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_12.data     0.893415                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_13.inst     0.835749                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_13.data     0.893224                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.892776                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_10.inst     0.862069                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_10.data     0.892045                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_11.inst     0.826389                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_11.data     0.892424                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_12.inst     0.819222                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_12.data     0.893415                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_13.inst     0.835749                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_13.data     0.893224                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.892776                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus_10.data  1418.604651                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus_11.data  1161.538462                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus_12.data  1180.232558                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus_13.data  1354.961832                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total  1278.901734                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_10.data 100697.812633                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_11.data 103286.080665                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_12.data 104833.241895                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_13.data 104475.490636                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 103321.546399                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_10.inst       101345                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 109337.549915                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_11.inst 113294.817927                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 109558.924074                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_12.inst 120237.430168                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_12.data 109300.005953                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_13.inst 107760.838150                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_13.data 109257.966079                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 109363.430277                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_10.inst       101345                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_10.data 109157.386133                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_11.inst 113294.817927                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_11.data 109427.878687                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_12.inst 120237.430168                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_12.data 109207.035673                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_13.inst 107760.838150                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_13.data 109158.355430                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 109237.481200                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_10.inst       101345                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_10.data 109157.386133                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_11.inst 113294.817927                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_11.data 109427.878687                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_12.inst 120237.430168                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_12.data 109207.035673                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_13.inst 107760.838150                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_13.data 109158.355430                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 109237.481200                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks            17680568                       # number of writebacks
system.l3.writebacks::total                  17680568                       # number of writebacks
system.l3.CleanEvict_mshr_misses::.writebacks        31759                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         31759                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_10.data          129                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_11.data          130                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_12.data          129                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_13.data          131                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           519                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_10.data       357256                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_11.data       356091                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_12.data       356341                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_13.data       356425                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        1426113                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_10.inst          350                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_10.data     16774922                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_11.inst          357                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_11.data     16689172                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_12.inst          358                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_12.data     16764089                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_13.inst          346                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_13.data     16756141                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total     66985735                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_10.inst          350                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_10.data     17132178                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_11.inst          357                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_11.data     17045263                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_12.inst          358                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_12.data     17120430                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_13.inst          346                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_13.data     17112566                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          68411848                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_10.inst          350                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_10.data     17132178                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_11.inst          357                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_11.data     17045263                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_12.inst          358                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_12.data     17120430                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_13.inst          346                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_13.data     17112566                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         68411848                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_10.data      2514500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_11.data      2530750                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_12.data      2518750                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_13.data      2557000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total     10121000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_10.data  32223709501                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_11.data  33040287254                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_12.data  33614810756                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_13.data  33495214001                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total 132374021512                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.inst     31795501                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data 1657992200004                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.inst     36697750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data 1653211440510                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.inst     39285502                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.data 1656292101011                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.inst     33652001                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.data 1654802445256                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 6622439617535                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_10.inst     31795501                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_10.data 1690215909505                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_11.inst     36697750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_11.data 1686251727764                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_12.inst     39285502                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_12.data 1689906911767                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_13.inst     33652001                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_13.data 1688297659257                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 6754813639047                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_10.inst     31795501                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_10.data 1690215909505                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_11.inst     36697750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_11.data 1686251727764                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_12.inst     39285502                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_12.data 1689906911767                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_13.inst     33652001                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_13.data 1688297659257                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 6754813639047                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_10.data     0.969925                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_11.data     0.921986                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_12.data     0.860000                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_13.data     0.963235                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.926786                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.956539                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.953852                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_12.data     0.955743                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_13.data     0.955581                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.955429                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.inst     0.862069                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.890766                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.inst     0.826389                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.891200                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.inst     0.819222                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.data     0.892179                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.inst     0.835749                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.data     0.891986                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.891531                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_10.inst     0.862069                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_10.data     0.892045                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_11.inst     0.826389                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_11.data     0.892424                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_12.inst     0.819222                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_12.data     0.893415                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_13.inst     0.835749                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_13.data     0.893224                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.892776                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_10.inst     0.862069                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_10.data     0.892045                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_11.inst     0.826389                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_11.data     0.892424                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_12.inst     0.819222                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_12.data     0.893415                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_13.inst     0.835749                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_13.data     0.893224                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.892776                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_10.data 19492.248062                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_11.data 19467.307692                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_12.data 19525.193798                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_13.data 19519.083969                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19500.963391                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 90197.811936                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data 92786.077868                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_12.data 94333.267168                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_13.data 93975.489938                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 92821.551667                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.inst 90844.288571                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 98837.550482                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.inst 102794.817927                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 99058.925183                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.inst 109736.039106                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.data 98800.006431                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.inst 97260.118497                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.data 98757.968512                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 98863.431409                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 90844.288571                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_10.data 98657.386673                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 102794.817927                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_11.data 98927.879714                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 109736.039106                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_12.data 98707.036667                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 97260.118497                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_13.data 98658.357797                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 98737.482417                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 90844.288571                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_10.data 98657.386673                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 102794.817927                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_11.data 98927.879714                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 109736.039106                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_12.data 98707.036667                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 97260.118497                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_13.data 98658.357797                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 98737.482417                       # average overall mshr miss latency
system.l3.replacements                       68451834                       # number of replacements
system.membus.snoop_filter.tot_requests     136710521                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     68425053                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           66985727                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     17680567                       # Transaction distribution
system.membus.trans_dist::CleanEvict         50617590                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              525                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1426107                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1426106                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      66985732                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port    102538244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port    102584110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total    205122354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              205122354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls0.port   2754463296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port   2755450304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   5509913600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5509913600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          68412364                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                68412364    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            68412364                       # Request fanout histogram
system.membus.reqLayer8.occupancy        131743017703                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              16.1                       # Layer utilization (%)
system.membus.reqLayer9.occupancy        131782043597                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization              16.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy       358228906727                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             43.7                       # Layer utilization (%)
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.pwrStateResidencyTicks::OFF 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts                  0                       # Number of instructions committed
system.switch_cpus0.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                   0                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_mem_refs                    0                       # number of memory refs
system.switch_cpus0.num_load_insts                  0                       # Number of load instructions
system.switch_cpus0.num_store_insts                 0                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus0.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus0.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus0.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus0.op_class::total                 0                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.pwrStateResidencyTicks::OFF 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.pwrStateResidencyTicks::OFF 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.pwrStateResidencyTicks::OFF 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.branchPred.lookups    200197815                       # Number of BP lookups
system.switch_cpus_10.branchPred.condPredicted    200197815                       # Number of conditional branches predicted
system.switch_cpus_10.branchPred.condIncorrect      8717132                       # Number of conditional branches incorrect
system.switch_cpus_10.branchPred.BTBLookups    164792516                       # Number of BTB lookups
system.switch_cpus_10.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_10.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_10.branchPred.usedRAS      5523732                       # Number of times the RAS was used to get a target.
system.switch_cpus_10.branchPred.RASInCorrect       245794                       # Number of incorrect RAS predictions.
system.switch_cpus_10.branchPred.indirectLookups    164792516                       # Number of indirect predictor lookups.
system.switch_cpus_10.branchPred.indirectHits     71681465                       # Number of indirect target hits.
system.switch_cpus_10.branchPred.indirectMisses     93111051                       # Number of indirect misses.
system.switch_cpus_10.branchPredindirectMispredicted      4257142                       # Number of mispredicted indirect branches.
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses        264248451                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses         55704976                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses           15286192                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses             241776                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses        102771996                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses             222894                       # TLB misses on write requests
system.switch_cpus_10.pwrStateResidencyTicks::OFF 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles            3280929049                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.fetch.icacheStallCycles    307362513                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_10.fetch.Insts           761286357                       # Number of instructions fetch has processed
system.switch_cpus_10.fetch.Branches        200197815                       # Number of branches that fetch encountered
system.switch_cpus_10.fetch.predictedBranches     77205197                       # Number of branches that fetch has predicted taken
system.switch_cpus_10.fetch.Cycles         2951340372                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_10.fetch.SquashCycles     17619520                       # Number of cycles fetch has spent squashing
system.switch_cpus_10.fetch.TlbCycles          119795                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_10.fetch.MiscStallCycles        83975                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_10.fetch.PendingTrapStallCycles      2229235                       # Number of stall cycles due to pending traps
system.switch_cpus_10.fetch.PendingQuiesceStallCycles          798                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_10.fetch.IcacheWaitRetryStallCycles          225                       # Number of stall cycles due to full MSHR
system.switch_cpus_10.fetch.CacheLines      102551053                       # Number of cache lines fetched
system.switch_cpus_10.fetch.IcacheSquashes      3630915                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_10.fetch.ItlbSquashes          114                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_10.fetch.rateDist::samples   3269946673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::mean     0.429710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::stdev     1.666140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::0    3030080611     92.66%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::1      20945713      0.64%     93.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::2      13070300      0.40%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::3      15412442      0.47%     94.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::4      20167460      0.62%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::5      32608709      1.00%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::6       9538033      0.29%     96.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::7      14124193      0.43%     96.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::8     113999212      3.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::total   3269946673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.branchRate       0.061019                       # Number of branch fetches per cycle
system.switch_cpus_10.fetch.rate             0.232034                       # Number of inst fetches per cycle
system.switch_cpus_10.decode.IdleCycles     217951638                       # Number of cycles decode is idle
system.switch_cpus_10.decode.BlockedCycles   2841656427                       # Number of cycles decode is blocked
system.switch_cpus_10.decode.RunCycles      166309698                       # Number of cycles decode is running
system.switch_cpus_10.decode.UnblockCycles     35219145                       # Number of cycles decode is unblocking
system.switch_cpus_10.decode.SquashCycles      8809760                       # Number of cycles decode is squashing
system.switch_cpus_10.decode.DecodedInsts   1311576926                       # Number of instructions handled by decode
system.switch_cpus_10.rename.SquashCycles      8809760                       # Number of cycles rename is squashing
system.switch_cpus_10.rename.IdleCycles     233349990                       # Number of cycles rename is idle
system.switch_cpus_10.rename.BlockCycles   2457577591                       # Number of cycles rename is blocking
system.switch_cpus_10.rename.serializeStallCycles        31393                       # count of cycles rename stalled for serializing inst
system.switch_cpus_10.rename.RunCycles      180300051                       # Number of cycles rename is running
system.switch_cpus_10.rename.UnblockCycles    389877883                       # Number of cycles rename is unblocking
system.switch_cpus_10.rename.RenamedInsts   1274891424                       # Number of instructions processed by rename
system.switch_cpus_10.rename.ROBFullEvents      4632992                       # Number of times rename has blocked due to ROB full
system.switch_cpus_10.rename.IQFullEvents    126100884                       # Number of times rename has blocked due to IQ full
system.switch_cpus_10.rename.LQFullEvents    227182861                       # Number of times rename has blocked due to LQ full
system.switch_cpus_10.rename.SQFullEvents     86424984                       # Number of times rename has blocked due to SQ full
system.switch_cpus_10.rename.RenamedOperands   1495173541                       # Number of destination operands rename has renamed
system.switch_cpus_10.rename.RenameLookups   3289467626                       # Number of register rename lookups that rename has made
system.switch_cpus_10.rename.int_rename_lookups   1774629556                       # Number of integer rename lookups
system.switch_cpus_10.rename.fp_rename_lookups      6718438                       # Number of floating rename lookups
system.switch_cpus_10.rename.CommittedMaps   1072460397                       # Number of HB maps that are committed
system.switch_cpus_10.rename.UndoneMaps     422712999                       # Number of HB maps that are undone due to squashing
system.switch_cpus_10.rename.serializingInsts          284                       # count of serializing insts renamed
system.switch_cpus_10.rename.tempSerializingInsts          280                       # count of temporary serializing insts renamed
system.switch_cpus_10.rename.skidInsts      229737929                       # count of insts added to the skid buffer
system.switch_cpus_10.memDep0.insertedLoads    186317465                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.insertedStores     62608521                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.conflictingLoads     11373123                       # Number of conflicting loads.
system.switch_cpus_10.memDep0.conflictingStores     12070637                       # Number of conflicting stores.
system.switch_cpus_10.iq.iqInstsAdded      1222510608                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_10.iq.iqNonSpecInstsAdded       404865                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_10.iq.iqInstsIssued     1235869621                       # Number of instructions issued
system.switch_cpus_10.iq.iqSquashedInstsIssued      8156597                       # Number of squashed instructions issued
system.switch_cpus_10.iq.iqSquashedInstsExamined    300488381                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_10.iq.iqSquashedOperandsExamined    387178437                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_10.iq.iqSquashedNonSpecRemoved       404638                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_10.iq.issued_per_cycle::samples   3269946673                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::mean     0.377948                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::stdev     1.169052                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::0   2828544573     86.50%     86.50% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::1    145402929      4.45%     90.95% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::2     95338117      2.92%     93.86% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::3     61758275      1.89%     95.75% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::4     53884438      1.65%     97.40% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::5     34044983      1.04%     98.44% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::6     31715465      0.97%     99.41% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::7     15602968      0.48%     99.89% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::8      3654925      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::total   3269946673                       # Number of insts issued each cycle
system.switch_cpus_10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntAlu      8800773     30.73%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntMult            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntDiv            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatAdd            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCmp            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCvt            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMult            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMultAcc            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatDiv            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMisc            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatSqrt            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAdd            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAddAcc            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAlu            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCmp            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCvt         1531      0.01%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMisc            1      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMult            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMultAcc            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShift            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShiftAcc            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSqrt            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAdd            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAlu            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCmp            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCvt            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatDiv            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMisc            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMult            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatSqrt            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAes            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAesMix            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash2            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash2            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma2            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma3            0      0.00%     30.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemRead     19128195     66.78%     97.52% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemWrite       706079      2.47%     99.98% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemRead            1      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemWrite         5590      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.FU_type_0::No_OpClass      3382242      0.27%      0.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntAlu    904979295     73.23%     73.50% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntMult      1489087      0.12%     73.62% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntDiv          270      0.00%     73.62% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatAdd       227195      0.02%     73.64% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCmp            0      0.00%     73.64% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCvt            2      0.00%     73.64% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMult            2      0.00%     73.64% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMultAcc            0      0.00%     73.64% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatDiv            6      0.00%     73.64% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMisc            0      0.00%     73.64% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatSqrt            0      0.00%     73.64% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAdd            0      0.00%     73.64% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAddAcc            0      0.00%     73.64% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAlu           30      0.00%     73.64% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCmp            0      0.00%     73.64% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCvt       745948      0.06%     73.70% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMisc      2333119      0.19%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMult            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMultAcc            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShift            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSqrt            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAes            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAesMix            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemRead    264878426     21.43%     95.32% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemWrite     57021500      4.61%     99.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemRead       800125      0.06%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemWrite        12374      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::total   1235869621                       # Type of FU issued
system.switch_cpus_10.iq.rate                0.376683                       # Inst issue rate
system.switch_cpus_10.iq.fu_busy_cnt         28642170                       # FU busy when requested
system.switch_cpus_10.iq.fu_busy_rate        0.023176                       # FU busy rate (busy events/executed inst)
system.switch_cpus_10.iq.int_inst_queue_reads   5769780195                       # Number of integer instruction queue reads
system.switch_cpus_10.iq.int_inst_queue_writes   1518682085                       # Number of integer instruction queue writes
system.switch_cpus_10.iq.int_inst_queue_wakeup_accesses   1109185174                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_10.iq.fp_inst_queue_reads      8704486                       # Number of floating instruction queue reads
system.switch_cpus_10.iq.fp_inst_queue_writes      4728538                       # Number of floating instruction queue writes
system.switch_cpus_10.iq.fp_inst_queue_wakeup_accesses      4282722                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_10.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_10.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_10.iq.int_alu_accesses   1256776435                       # Number of integer alu accesses
system.switch_cpus_10.iq.fp_alu_accesses      4353114                       # Number of floating point alu accesses
system.switch_cpus_10.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.iew.lsq.thread0.forwLoads     10586509                       # Number of loads that had data forwarded from stores
system.switch_cpus_10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.squashedLoads     49782041                       # Number of loads squashed
system.switch_cpus_10.iew.lsq.thread0.ignoredResponses        33988                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_10.iew.lsq.thread0.memOrderViolation         9108                       # Number of memory ordering violations
system.switch_cpus_10.iew.lsq.thread0.squashedStores     12619120                       # Number of stores squashed
system.switch_cpus_10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_10.iew.lsq.thread0.rescheduledLoads          865                       # Number of loads that were rescheduled
system.switch_cpus_10.iew.lsq.thread0.cacheBlocked     99160482                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_10.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_10.iew.iewSquashCycles      8809760                       # Number of cycles IEW is squashing
system.switch_cpus_10.iew.iewBlockCycles   1857344897                       # Number of cycles IEW is blocking
system.switch_cpus_10.iew.iewUnblockCycles    363244619                       # Number of cycles IEW is unblocking
system.switch_cpus_10.iew.iewDispatchedInsts   1222915473                       # Number of instructions dispatched to IQ
system.switch_cpus_10.iew.iewDispSquashedInsts      7391694                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_10.iew.iewDispLoadInsts    186317465                       # Number of dispatched load instructions
system.switch_cpus_10.iew.iewDispStoreInsts     62608521                       # Number of dispatched store instructions
system.switch_cpus_10.iew.iewDispNonSpecInsts       135928                       # Number of dispatched non-speculative instructions
system.switch_cpus_10.iew.iewIQFullEvents      9020558                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_10.iew.iewLSQFullEvents    348981338                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_10.iew.memOrderViolationEvents         9108                       # Number of memory order violations
system.switch_cpus_10.iew.predictedTakenIncorrect      3387921                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_10.iew.predictedNotTakenIncorrect      8260386                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_10.iew.branchMispredicts     11648307                       # Number of branch mispredicts detected at execute
system.switch_cpus_10.iew.iewExecutedInsts   1224130867                       # Number of executed instructions
system.switch_cpus_10.iew.iewExecLoadInsts    264193126                       # Number of load instructions executed
system.switch_cpus_10.iew.iewExecSquashedInsts     11738753                       # Number of squashed instructions skipped in execute
system.switch_cpus_10.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_10.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_10.iew.exec_refs         319897938                       # number of memory reference insts executed
system.switch_cpus_10.iew.exec_branches     152248891                       # Number of branches executed
system.switch_cpus_10.iew.exec_stores        55704812                       # Number of stores executed
system.switch_cpus_10.iew.exec_rate          0.373105                       # Inst execution rate
system.switch_cpus_10.iew.wb_sent          1115287610                       # cumulative count of insts sent to commit
system.switch_cpus_10.iew.wb_count         1113467896                       # cumulative count of insts written-back
system.switch_cpus_10.iew.wb_producers      782366878                       # num instructions producing a value
system.switch_cpus_10.iew.wb_consumers     1199934446                       # num instructions consuming a value
system.switch_cpus_10.iew.wb_rate            0.339376                       # insts written-back per cycle
system.switch_cpus_10.iew.wb_fanout          0.652008                       # average fanout of values written-back
system.switch_cpus_10.commit.commitSquashedInsts    301655643                       # The number of squashed insts skipped by commit
system.switch_cpus_10.commit.commitNonSpecStalls          227                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_10.commit.branchMispredicts      8803770                       # The number of times a branch was mispredicted
system.switch_cpus_10.commit.committed_per_cycle::samples   3222875896                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::mean     0.286212                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::stdev     1.203448                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::0   2959935109     91.84%     91.84% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::1     77575864      2.41%     94.25% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::2     40048759      1.24%     95.49% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::3     54904978      1.70%     97.19% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::4     12628439      0.39%     97.59% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::5     14588254      0.45%     98.04% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::6     11558942      0.36%     98.40% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::7      5854428      0.18%     98.58% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::8     45781123      1.42%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::total   3222875896                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus_10.commit.committedOps    922426974                       # Number of ops (including micro ops) committed
system.switch_cpus_10.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_10.commit.refs           186524798                       # Number of memory references committed
system.switch_cpus_10.commit.loads          136535400                       # Number of loads committed
system.switch_cpus_10.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_10.commit.branches       130296069                       # Number of branches committed
system.switch_cpus_10.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_10.commit.fp_insts         4228750                       # Number of committed floating point instructions.
system.switch_cpus_10.commit.int_insts      916722593                       # Number of committed integer instructions.
system.switch_cpus_10.commit.function_calls      2641484                       # Number of function calls committed.
system.switch_cpus_10.commit.op_class_0::No_OpClass      1900814      0.21%      0.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntAlu    729239411     79.06%     79.26% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntMult      1488425      0.16%     79.42% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntDiv           14      0.00%     79.42% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatAdd       227170      0.02%     79.45% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCmp            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCvt            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMult            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMultAcc            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatDiv            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMisc            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatSqrt            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAdd            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAddAcc            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAlu           28      0.00%     79.45% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCmp            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCvt       728072      0.08%     79.53% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMisc      2318242      0.25%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMult            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMultAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShift            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShiftAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSqrt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAdd            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAlu            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCmp            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCvt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatDiv            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMisc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMult            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAes            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAesMix            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma2            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma3            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemRead    135807348     14.72%     94.50% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemWrite     49989398      5.42%     99.92% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemRead       728052      0.08%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::total    922426974                       # Class of committed instruction
system.switch_cpus_10.commit.bw_lim_events     45781123                       # number cycles where commit BW limit reached
system.switch_cpus_10.rob.rob_reads        4401177390                       # The number of ROB reads
system.switch_cpus_10.rob.rob_writes       2495398595                       # The number of ROB writes
system.switch_cpus_10.timesIdled                41090                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_10.idleCycles             10982376                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_10.committedInsts        500000001                       # Number of Instructions Simulated
system.switch_cpus_10.committedOps          922426974                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_10.cpi                    6.561858                       # CPI: Cycles Per Instruction
system.switch_cpus_10.cpi_total              6.561858                       # CPI: Total CPI of All Threads
system.switch_cpus_10.ipc                    0.152396                       # IPC: Instructions Per Cycle
system.switch_cpus_10.ipc_total              0.152396                       # IPC: Total IPC of All Threads
system.switch_cpus_10.int_regfile_reads    1712223903                       # number of integer regfile reads
system.switch_cpus_10.int_regfile_writes    898847088                       # number of integer regfile writes
system.switch_cpus_10.fp_regfile_reads        6391801                       # number of floating regfile reads
system.switch_cpus_10.fp_regfile_writes       3544742                       # number of floating regfile writes
system.switch_cpus_10.cc_regfile_reads      742440030                       # number of cc regfile reads
system.switch_cpus_10.cc_regfile_writes     400837680                       # number of cc regfile writes
system.switch_cpus_10.misc_regfile_reads    640359407                       # number of misc regfile reads
system.switch_cpus_11.branchPred.lookups    199305848                       # Number of BP lookups
system.switch_cpus_11.branchPred.condPredicted    199305848                       # Number of conditional branches predicted
system.switch_cpus_11.branchPred.condIncorrect      8695749                       # Number of conditional branches incorrect
system.switch_cpus_11.branchPred.BTBLookups    163710617                       # Number of BTB lookups
system.switch_cpus_11.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_11.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_11.branchPred.usedRAS      5516767                       # Number of times the RAS was used to get a target.
system.switch_cpus_11.branchPred.RASInCorrect       283880                       # Number of incorrect RAS predictions.
system.switch_cpus_11.branchPred.indirectLookups    163710617                       # Number of indirect predictor lookups.
system.switch_cpus_11.branchPred.indirectHits     71305616                       # Number of indirect target hits.
system.switch_cpus_11.branchPred.indirectMisses     92405001                       # Number of indirect misses.
system.switch_cpus_11.branchPredindirectMispredicted      4244800                       # Number of mispredicted indirect branches.
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses        264113086                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses         55590891                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses           15193980                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses             225725                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses        102470423                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses             231712                       # TLB misses on write requests
system.switch_cpus_11.pwrStateResidencyTicks::OFF 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles            3280929049                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.fetch.icacheStallCycles    306461464                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_11.fetch.Insts           758126333                       # Number of instructions fetch has processed
system.switch_cpus_11.fetch.Branches        199305848                       # Number of branches that fetch encountered
system.switch_cpus_11.fetch.predictedBranches     76822383                       # Number of branches that fetch has predicted taken
system.switch_cpus_11.fetch.Cycles         2951707162                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_11.fetch.SquashCycles     17584792                       # Number of cycles fetch has spent squashing
system.switch_cpus_11.fetch.TlbCycles          128313                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_11.fetch.MiscStallCycles        89980                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_11.fetch.PendingTrapStallCycles      2282333                       # Number of stall cycles due to pending traps
system.switch_cpus_11.fetch.PendingQuiesceStallCycles          348                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_11.fetch.IcacheWaitRetryStallCycles          172                       # Number of stall cycles due to full MSHR
system.switch_cpus_11.fetch.CacheLines      102240656                       # Number of cache lines fetched
system.switch_cpus_11.fetch.IcacheSquashes      3614735                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_11.fetch.ItlbSquashes          119                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_11.fetch.rateDist::samples   3269462168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::mean     0.428015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::stdev     1.662930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::0    3030507764     92.69%     92.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::1      20814336      0.64%     93.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::2      13123556      0.40%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::3      15397422      0.47%     94.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::4      20073428      0.61%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::5      32513327      0.99%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::6       9522654      0.29%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::7      13946983      0.43%     96.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::8     113562698      3.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::total   3269462168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.branchRate       0.060747                       # Number of branch fetches per cycle
system.switch_cpus_11.fetch.rate             0.231071                       # Number of inst fetches per cycle
system.switch_cpus_11.decode.IdleCycles     217700933                       # Number of cycles decode is idle
system.switch_cpus_11.decode.BlockedCycles   2842158632                       # Number of cycles decode is blocked
system.switch_cpus_11.decode.RunCycles      165702503                       # Number of cycles decode is running
system.switch_cpus_11.decode.UnblockCycles     35107691                       # Number of cycles decode is unblocking
system.switch_cpus_11.decode.SquashCycles      8792396                       # Number of cycles decode is squashing
system.switch_cpus_11.decode.DecodedInsts   1306474825                       # Number of instructions handled by decode
system.switch_cpus_11.rename.SquashCycles      8792396                       # Number of cycles rename is squashing
system.switch_cpus_11.rename.IdleCycles     233044021                       # Number of cycles rename is idle
system.switch_cpus_11.rename.BlockCycles   2456526862                       # Number of cycles rename is blocking
system.switch_cpus_11.rename.serializeStallCycles        28869                       # count of cycles rename stalled for serializing inst
system.switch_cpus_11.rename.RunCycles      179757483                       # Number of cycles rename is running
system.switch_cpus_11.rename.UnblockCycles    391312525                       # Number of cycles rename is unblocking
system.switch_cpus_11.rename.RenamedInsts   1269893756                       # Number of instructions processed by rename
system.switch_cpus_11.rename.ROBFullEvents      4617328                       # Number of times rename has blocked due to ROB full
system.switch_cpus_11.rename.IQFullEvents    127541666                       # Number of times rename has blocked due to IQ full
system.switch_cpus_11.rename.LQFullEvents    227615054                       # Number of times rename has blocked due to LQ full
system.switch_cpus_11.rename.SQFullEvents     87735065                       # Number of times rename has blocked due to SQ full
system.switch_cpus_11.rename.RenamedOperands   1489078123                       # Number of destination operands rename has renamed
system.switch_cpus_11.rename.RenameLookups   3276695023                       # Number of register rename lookups that rename has made
system.switch_cpus_11.rename.int_rename_lookups   1768075638                       # Number of integer rename lookups
system.switch_cpus_11.rename.fp_rename_lookups      6772049                       # Number of floating rename lookups
system.switch_cpus_11.rename.CommittedMaps   1068802760                       # Number of HB maps that are committed
system.switch_cpus_11.rename.UndoneMaps     420275199                       # Number of HB maps that are undone due to squashing
system.switch_cpus_11.rename.serializingInsts          295                       # count of serializing insts renamed
system.switch_cpus_11.rename.tempSerializingInsts          292                       # count of temporary serializing insts renamed
system.switch_cpus_11.rename.skidInsts      228973789                       # count of insts added to the skid buffer
system.switch_cpus_11.memDep0.insertedLoads    185560857                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.insertedStores     62445870                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.conflictingLoads     11430734                       # Number of conflicting loads.
system.switch_cpus_11.memDep0.conflictingStores     11927544                       # Number of conflicting stores.
system.switch_cpus_11.iq.iqInstsAdded      1218036362                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_11.iq.iqNonSpecInstsAdded       393554                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_11.iq.iqInstsIssued     1232184231                       # Number of instructions issued
system.switch_cpus_11.iq.iqSquashedInstsIssued      8099712                       # Number of squashed instructions issued
system.switch_cpus_11.iq.iqSquashedInstsExamined    299017011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_11.iq.iqSquashedOperandsExamined    386324008                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_11.iq.iqSquashedNonSpecRemoved       393327                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_11.iq.issued_per_cycle::samples   3269462168                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::mean     0.376877                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::stdev     1.167544                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::0   2829480062     86.54%     86.54% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::1    144794016      4.43%     90.97% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::2     94960804      2.90%     93.88% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::3     61708684      1.89%     95.76% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::4     53915523      1.65%     97.41% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::5     33833028      1.03%     98.45% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::6     31539467      0.96%     99.41% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::7     15566151      0.48%     99.89% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::8      3664433      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::total   3269462168                       # Number of insts issued each cycle
system.switch_cpus_11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntAlu      8753716     30.50%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntMult            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntDiv            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatAdd            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCmp            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCvt            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMult            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMultAcc            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatDiv            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMisc            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatSqrt            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAdd            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAddAcc            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAlu            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCmp            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCvt         1898      0.01%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMisc            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMult            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMultAcc            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShift            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShiftAcc            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSqrt            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAdd            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAlu            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCmp            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCvt            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatDiv            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMisc            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMult            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatSqrt            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAes            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAesMix            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash2            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash2            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma2            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma3            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemRead     19248114     67.05%     97.56% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemWrite       696266      2.43%     99.98% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemRead            9      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemWrite         5096      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.FU_type_0::No_OpClass      3395815      0.28%      0.28% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntAlu    901526281     73.16%     73.44% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntMult      1488933      0.12%     73.56% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntDiv          209      0.00%     73.56% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatAdd       227199      0.02%     73.58% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCmp            0      0.00%     73.58% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCvt            0      0.00%     73.58% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMult            3      0.00%     73.58% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMultAcc            0      0.00%     73.58% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatDiv           12      0.00%     73.58% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMisc            0      0.00%     73.58% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatSqrt            0      0.00%     73.58% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAdd            0      0.00%     73.58% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAddAcc            0      0.00%     73.58% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAlu           30      0.00%     73.58% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCmp            0      0.00%     73.58% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCvt       750080      0.06%     73.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMisc      2336776      0.19%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMult            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMultAcc            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShift            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSqrt            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMult            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAes            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAesMix            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemRead    264745182     21.49%     95.32% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemWrite     56892838      4.62%     99.93% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemRead       809591      0.07%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemWrite        11282      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::total   1232184231                       # Type of FU issued
system.switch_cpus_11.iq.rate                0.375560                       # Inst issue rate
system.switch_cpus_11.iq.fu_busy_cnt         28705099                       # FU busy when requested
system.switch_cpus_11.iq.fu_busy_rate        0.023296                       # FU busy rate (busy events/executed inst)
system.switch_cpus_11.iq.int_inst_queue_reads   5761898764                       # Number of integer instruction queue reads
system.switch_cpus_11.iq.int_inst_queue_writes   1512652115                       # Number of integer instruction queue writes
system.switch_cpus_11.iq.int_inst_queue_wakeup_accesses   1104935568                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_11.iq.fp_inst_queue_reads      8736677                       # Number of floating instruction queue reads
system.switch_cpus_11.iq.fp_inst_queue_writes      4801520                       # Number of floating instruction queue writes
system.switch_cpus_11.iq.fp_inst_queue_wakeup_accesses      4294288                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_11.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_11.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_11.iq.int_alu_accesses   1253124346                       # Number of integer alu accesses
system.switch_cpus_11.iq.fp_alu_accesses      4369169                       # Number of floating point alu accesses
system.switch_cpus_11.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.iew.lsq.thread0.forwLoads     10608540                       # Number of loads that had data forwarded from stores
system.switch_cpus_11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.squashedLoads     49636367                       # Number of loads squashed
system.switch_cpus_11.iew.lsq.thread0.ignoredResponses        37141                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_11.iew.lsq.thread0.memOrderViolation         8951                       # Number of memory ordering violations
system.switch_cpus_11.iew.lsq.thread0.squashedStores     12569913                       # Number of stores squashed
system.switch_cpus_11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_11.iew.lsq.thread0.rescheduledLoads          902                       # Number of loads that were rescheduled
system.switch_cpus_11.iew.lsq.thread0.cacheBlocked     99753717                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_11.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_11.iew.iewSquashCycles      8792396                       # Number of cycles IEW is squashing
system.switch_cpus_11.iew.iewBlockCycles   1862157327                       # Number of cycles IEW is blocking
system.switch_cpus_11.iew.iewUnblockCycles    360852977                       # Number of cycles IEW is unblocking
system.switch_cpus_11.iew.iewDispatchedInsts   1218429916                       # Number of instructions dispatched to IQ
system.switch_cpus_11.iew.iewDispSquashedInsts      7388794                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_11.iew.iewDispLoadInsts    185560857                       # Number of dispatched load instructions
system.switch_cpus_11.iew.iewDispStoreInsts     62445870                       # Number of dispatched store instructions
system.switch_cpus_11.iew.iewDispNonSpecInsts       132117                       # Number of dispatched non-speculative instructions
system.switch_cpus_11.iew.iewIQFullEvents      9028679                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_11.iew.iewLSQFullEvents    346602640                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_11.iew.memOrderViolationEvents         8951                       # Number of memory order violations
system.switch_cpus_11.iew.predictedTakenIncorrect      3396707                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_11.iew.predictedNotTakenIncorrect      8188117                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_11.iew.branchMispredicts     11584824                       # Number of branch mispredicts detected at execute
system.switch_cpus_11.iew.iewExecutedInsts   1220468200                       # Number of executed instructions
system.switch_cpus_11.iew.iewExecLoadInsts    264056239                       # Number of load instructions executed
system.switch_cpus_11.iew.iewExecSquashedInsts     11716031                       # Number of squashed instructions skipped in execute
system.switch_cpus_11.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_11.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_11.iew.exec_refs         319646891                       # number of memory reference insts executed
system.switch_cpus_11.iew.exec_branches     151593986                       # Number of branches executed
system.switch_cpus_11.iew.exec_stores        55590652                       # Number of stores executed
system.switch_cpus_11.iew.exec_rate          0.371989                       # Inst execution rate
system.switch_cpus_11.iew.wb_sent          1111039645                       # cumulative count of insts sent to commit
system.switch_cpus_11.iew.wb_count         1109229856                       # cumulative count of insts written-back
system.switch_cpus_11.iew.wb_producers      779342625                       # num instructions producing a value
system.switch_cpus_11.iew.wb_consumers     1195027011                       # num instructions consuming a value
system.switch_cpus_11.iew.wb_rate            0.338084                       # insts written-back per cycle
system.switch_cpus_11.iew.wb_fanout          0.652155                       # average fanout of values written-back
system.switch_cpus_11.commit.commitSquashedInsts    300161359                       # The number of squashed insts skipped by commit
system.switch_cpus_11.commit.commitNonSpecStalls          227                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_11.commit.branchMispredicts      8786511                       # The number of times a branch was mispredicted
system.switch_cpus_11.commit.committed_per_cycle::samples   3222683012                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::mean     0.285294                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::stdev     1.201466                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::0   2960584912     91.87%     91.87% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::1     77276843      2.40%     94.26% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::2     39902244      1.24%     95.50% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::3     54805258      1.70%     97.20% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::4     12634888      0.39%     97.60% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::5     14523383      0.45%     98.05% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::6     11526851      0.36%     98.40% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::7      5830966      0.18%     98.59% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::8     45597667      1.41%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::total   3222683012                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committedInsts    498298484                       # Number of instructions committed
system.switch_cpus_11.commit.committedOps    919412776                       # Number of ops (including micro ops) committed
system.switch_cpus_11.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_11.commit.refs           185800414                       # Number of memory references committed
system.switch_cpus_11.commit.loads          135924461                       # Number of loads committed
system.switch_cpus_11.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_11.commit.branches       129843038                       # Number of branches committed
system.switch_cpus_11.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_11.commit.fp_insts         4228708                       # Number of committed floating point instructions.
system.switch_cpus_11.commit.int_insts      913717992                       # Number of committed integer instructions.
system.switch_cpus_11.commit.function_calls      2638425                       # Number of function calls committed.
system.switch_cpus_11.commit.op_class_0::No_OpClass      1895855      0.21%      0.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntAlu    726954706     79.07%     79.27% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntMult      1488307      0.16%     79.44% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntDiv           14      0.00%     79.44% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatAdd       227168      0.02%     79.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCmp            0      0.00%     79.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCvt            0      0.00%     79.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMult            0      0.00%     79.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMultAcc            0      0.00%     79.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatDiv            0      0.00%     79.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMisc            0      0.00%     79.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatSqrt            0      0.00%     79.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAdd            0      0.00%     79.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAddAcc            0      0.00%     79.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAlu           28      0.00%     79.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCmp            0      0.00%     79.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCvt       728064      0.08%     79.54% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMisc      2318220      0.25%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMult            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMultAcc            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShift            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShiftAcc            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSqrt            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAdd            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAlu            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCmp            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCvt            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatDiv            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMisc            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMult            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAes            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAesMix            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma2            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma3            0      0.00%     79.79% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemRead    135196417     14.70%     94.50% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemWrite     49875953      5.42%     99.92% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemRead       728044      0.08%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::total    919412776                       # Class of committed instruction
system.switch_cpus_11.commit.bw_lim_events     45597667                       # number cycles where commit BW limit reached
system.switch_cpus_11.rob.rob_reads        4396659480                       # The number of ROB reads
system.switch_cpus_11.rob.rob_writes       2486090724                       # The number of ROB writes
system.switch_cpus_11.timesIdled                41566                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_11.idleCycles             11466881                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_11.committedInsts        498298484                       # Number of Instructions Simulated
system.switch_cpus_11.committedOps          919412776                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_11.cpi                    6.584265                       # CPI: Cycles Per Instruction
system.switch_cpus_11.cpi_total              6.584265                       # CPI: Total CPI of All Threads
system.switch_cpus_11.ipc                    0.151877                       # IPC: Instructions Per Cycle
system.switch_cpus_11.ipc_total              0.151877                       # IPC: Total IPC of All Threads
system.switch_cpus_11.int_regfile_reads    1707827641                       # number of integer regfile reads
system.switch_cpus_11.int_regfile_writes    895370154                       # number of integer regfile writes
system.switch_cpus_11.fp_regfile_reads        6407525                       # number of floating regfile reads
system.switch_cpus_11.fp_regfile_writes       3553757                       # number of floating regfile writes
system.switch_cpus_11.cc_regfile_reads      739345003                       # number of cc regfile reads
system.switch_cpus_11.cc_regfile_writes     398919259                       # number of cc regfile writes
system.switch_cpus_11.misc_regfile_reads    638758758                       # number of misc regfile reads
system.switch_cpus_12.branchPred.lookups    199685093                       # Number of BP lookups
system.switch_cpus_12.branchPred.condPredicted    199685093                       # Number of conditional branches predicted
system.switch_cpus_12.branchPred.condIncorrect      8642150                       # Number of conditional branches incorrect
system.switch_cpus_12.branchPred.BTBLookups    164282018                       # Number of BTB lookups
system.switch_cpus_12.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_12.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_12.branchPred.usedRAS      5494570                       # Number of times the RAS was used to get a target.
system.switch_cpus_12.branchPred.RASInCorrect       199300                       # Number of incorrect RAS predictions.
system.switch_cpus_12.branchPred.indirectLookups    164282018                       # Number of indirect predictor lookups.
system.switch_cpus_12.branchPred.indirectHits     71576835                       # Number of indirect target hits.
system.switch_cpus_12.branchPred.indirectMisses     92705183                       # Number of indirect misses.
system.switch_cpus_12.branchPredindirectMispredicted      4232427                       # Number of mispredicted indirect branches.
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses        264836573                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses         55731492                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses           15284221                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses             238128                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses        102560597                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses             230533                       # TLB misses on write requests
system.switch_cpus_12.pwrStateResidencyTicks::OFF 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles            3280929049                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.fetch.icacheStallCycles    306697628                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_12.fetch.Insts           759391522                       # Number of instructions fetch has processed
system.switch_cpus_12.fetch.Branches        199685093                       # Number of branches that fetch encountered
system.switch_cpus_12.fetch.predictedBranches     77071405                       # Number of branches that fetch has predicted taken
system.switch_cpus_12.fetch.Cycles         2951691611                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_12.fetch.SquashCycles     17475110                       # Number of cycles fetch has spent squashing
system.switch_cpus_12.fetch.TlbCycles          133610                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_12.fetch.MiscStallCycles        88686                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_12.fetch.PendingTrapStallCycles      2286619                       # Number of stall cycles due to pending traps
system.switch_cpus_12.fetch.PendingQuiesceStallCycles          257                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_12.fetch.IcacheWaitRetryStallCycles          222                       # Number of stall cycles due to full MSHR
system.switch_cpus_12.fetch.CacheLines      102332045                       # Number of cache lines fetched
system.switch_cpus_12.fetch.IcacheSquashes      3599256                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_12.fetch.ItlbSquashes          122                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_12.fetch.rateDist::samples   3269636188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::mean     0.428682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::stdev     1.664027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::0    3030294855     92.68%     92.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::1      20826027      0.64%     93.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::2      13119965      0.40%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::3      15408759      0.47%     94.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::4      20147213      0.62%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::5      32616487      1.00%     95.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::6       9538705      0.29%     96.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::7      14033474      0.43%     96.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::8     113650703      3.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::total   3269636188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.branchRate       0.060862                       # Number of branch fetches per cycle
system.switch_cpus_12.fetch.rate             0.231456                       # Number of inst fetches per cycle
system.switch_cpus_12.decode.IdleCycles     217298546                       # Number of cycles decode is idle
system.switch_cpus_12.decode.BlockedCycles   2842517491                       # Number of cycles decode is blocked
system.switch_cpus_12.decode.RunCycles      165802847                       # Number of cycles decode is running
system.switch_cpus_12.decode.UnblockCycles     35279741                       # Number of cycles decode is unblocking
system.switch_cpus_12.decode.SquashCycles      8737555                       # Number of cycles decode is squashing
system.switch_cpus_12.decode.DecodedInsts   1308818764                       # Number of instructions handled by decode
system.switch_cpus_12.rename.SquashCycles      8737555                       # Number of cycles rename is squashing
system.switch_cpus_12.rename.IdleCycles     232683144                       # Number of cycles rename is idle
system.switch_cpus_12.rename.BlockCycles   2453654337                       # Number of cycles rename is blocking
system.switch_cpus_12.rename.serializeStallCycles        27246                       # count of cycles rename stalled for serializing inst
system.switch_cpus_12.rename.RunCycles      180005235                       # Number of cycles rename is running
system.switch_cpus_12.rename.UnblockCycles    394528663                       # Number of cycles rename is unblocking
system.switch_cpus_12.rename.RenamedInsts   1272514997                       # Number of instructions processed by rename
system.switch_cpus_12.rename.ROBFullEvents      4644010                       # Number of times rename has blocked due to ROB full
system.switch_cpus_12.rename.IQFullEvents    127223619                       # Number of times rename has blocked due to IQ full
system.switch_cpus_12.rename.LQFullEvents    227889908                       # Number of times rename has blocked due to LQ full
system.switch_cpus_12.rename.SQFullEvents     90504708                       # Number of times rename has blocked due to SQ full
system.switch_cpus_12.rename.RenamedOperands   1492320287                       # Number of destination operands rename has renamed
system.switch_cpus_12.rename.RenameLookups   3283853290                       # Number of register rename lookups that rename has made
system.switch_cpus_12.rename.int_rename_lookups   1771708336                       # Number of integer rename lookups
system.switch_cpus_12.rename.fp_rename_lookups      6758482                       # Number of floating rename lookups
system.switch_cpus_12.rename.CommittedMaps   1071705482                       # Number of HB maps that are committed
system.switch_cpus_12.rename.UndoneMaps     420614662                       # Number of HB maps that are undone due to squashing
system.switch_cpus_12.rename.serializingInsts          280                       # count of serializing insts renamed
system.switch_cpus_12.rename.tempSerializingInsts          283                       # count of temporary serializing insts renamed
system.switch_cpus_12.rename.skidInsts      229787103                       # count of insts added to the skid buffer
system.switch_cpus_12.memDep0.insertedLoads    185941278                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_12.memDep0.insertedStores     62593595                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_12.memDep0.conflictingLoads     11314564                       # Number of conflicting loads.
system.switch_cpus_12.memDep0.conflictingStores     11860590                       # Number of conflicting stores.
system.switch_cpus_12.iq.iqInstsAdded      1220790233                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_12.iq.iqNonSpecInstsAdded       407508                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_12.iq.iqInstsIssued     1235351426                       # Number of instructions issued
system.switch_cpus_12.iq.iqSquashedInstsIssued      8151379                       # Number of squashed instructions issued
system.switch_cpus_12.iq.iqSquashedInstsExamined    299427100                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_12.iq.iqSquashedOperandsExamined    385776135                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_12.iq.iqSquashedNonSpecRemoved       407281                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_12.iq.issued_per_cycle::samples   3269636188                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::mean     0.377825                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::stdev     1.168842                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::0   2828524058     86.51%     86.51% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::1    145266465      4.44%     90.95% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::2     95053704      2.91%     93.86% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::3     61770093      1.89%     95.75% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::4     54183466      1.66%     97.41% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::5     34032279      1.04%     98.45% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::6     31551140      0.96%     99.41% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::7     15574689      0.48%     99.89% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::8      3680294      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::total   3269636188                       # Number of insts issued each cycle
system.switch_cpus_12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntAlu      8787362     30.50%     30.50% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntMult            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntDiv            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatAdd            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatCmp            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatCvt            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMult            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMultAcc            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatDiv            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMisc            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatSqrt            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAdd            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAddAcc            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAlu            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdCmp            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdCvt         1861      0.01%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMisc            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMult            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMultAcc            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShift            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShiftAcc            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSqrt            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatAdd            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatAlu            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatCmp            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatCvt            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatDiv            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMisc            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMult            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatSqrt            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAes            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAesMix            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha1Hash            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha1Hash2            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha256Hash            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha256Hash2            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShaSigma2            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShaSigma3            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::MemRead     19317348     67.05%     97.56% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::MemWrite       700185      2.43%     99.99% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMemRead            2      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMemWrite         3861      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.FU_type_0::No_OpClass      3353233      0.27%      0.27% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntAlu    903893183     73.17%     73.44% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntMult      1489032      0.12%     73.56% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntDiv          207      0.00%     73.56% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatAdd       227202      0.02%     73.58% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatCmp            1      0.00%     73.58% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatCvt            0      0.00%     73.58% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMult            0      0.00%     73.58% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMultAcc            0      0.00%     73.58% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatDiv            9      0.00%     73.58% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMisc            0      0.00%     73.58% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatSqrt            0      0.00%     73.58% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAdd            0      0.00%     73.58% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAddAcc            0      0.00%     73.58% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAlu           32      0.00%     73.58% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdCmp            0      0.00%     73.58% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdCvt       749512      0.06%     73.64% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMisc      2336656      0.19%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMult            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMultAcc            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShift            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSqrt            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMult            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAes            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAesMix            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.83% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::MemRead    265446976     21.49%     95.32% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::MemWrite     57040299      4.62%     99.93% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMemRead       806350      0.07%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMemWrite         8734      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::total   1235351426                       # Type of FU issued
system.switch_cpus_12.iq.rate                0.376525                       # Inst issue rate
system.switch_cpus_12.iq.fu_busy_cnt         28810619                       # FU busy when requested
system.switch_cpus_12.iq.fu_busy_rate        0.023322                       # FU busy rate (busy events/executed inst)
system.switch_cpus_12.iq.int_inst_queue_reads   5768580311                       # Number of integer instruction queue reads
system.switch_cpus_12.iq.int_inst_queue_writes   1515848813                       # Number of integer instruction queue writes
system.switch_cpus_12.iq.int_inst_queue_wakeup_accesses   1107852572                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_12.iq.fp_inst_queue_reads      8720727                       # Number of floating instruction queue reads
system.switch_cpus_12.iq.fp_inst_queue_writes      4782858                       # Number of floating instruction queue writes
system.switch_cpus_12.iq.fp_inst_queue_wakeup_accesses      4292805                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_12.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_12.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_12.iq.int_alu_accesses   1256447401                       # Number of integer alu accesses
system.switch_cpus_12.iq.fp_alu_accesses      4361411                       # Number of floating point alu accesses
system.switch_cpus_12.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.iew.lsq.thread0.forwLoads     10619728                       # Number of loads that had data forwarded from stores
system.switch_cpus_12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_12.iew.lsq.thread0.squashedLoads     49537143                       # Number of loads squashed
system.switch_cpus_12.iew.lsq.thread0.ignoredResponses        33903                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_12.iew.lsq.thread0.memOrderViolation         9114                       # Number of memory ordering violations
system.switch_cpus_12.iew.lsq.thread0.squashedStores     12620608                       # Number of stores squashed
system.switch_cpus_12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_12.iew.lsq.thread0.rescheduledLoads          906                       # Number of loads that were rescheduled
system.switch_cpus_12.iew.lsq.thread0.cacheBlocked    100130750                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_12.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_12.iew.iewSquashCycles      8737555                       # Number of cycles IEW is squashing
system.switch_cpus_12.iew.iewBlockCycles   1854965694                       # Number of cycles IEW is blocking
system.switch_cpus_12.iew.iewUnblockCycles    363142044                       # Number of cycles IEW is unblocking
system.switch_cpus_12.iew.iewDispatchedInsts   1221197741                       # Number of instructions dispatched to IQ
system.switch_cpus_12.iew.iewDispSquashedInsts      7160196                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_12.iew.iewDispLoadInsts    185941278                       # Number of dispatched load instructions
system.switch_cpus_12.iew.iewDispStoreInsts     62593595                       # Number of dispatched store instructions
system.switch_cpus_12.iew.iewDispNonSpecInsts       136700                       # Number of dispatched non-speculative instructions
system.switch_cpus_12.iew.iewIQFullEvents      9073108                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_12.iew.iewLSQFullEvents    348856962                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_12.iew.memOrderViolationEvents         9114                       # Number of memory order violations
system.switch_cpus_12.iew.predictedTakenIncorrect      3347218                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_12.iew.predictedNotTakenIncorrect      8208694                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_12.iew.branchMispredicts     11555912                       # Number of branch mispredicts detected at execute
system.switch_cpus_12.iew.iewExecutedInsts   1223654414                       # Number of executed instructions
system.switch_cpus_12.iew.iewExecLoadInsts    264778599                       # Number of load instructions executed
system.switch_cpus_12.iew.iewExecSquashedInsts     11697012                       # Number of squashed instructions skipped in execute
system.switch_cpus_12.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_12.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_12.iew.exec_refs         320509913                       # number of memory reference insts executed
system.switch_cpus_12.iew.exec_branches     152057470                       # Number of branches executed
system.switch_cpus_12.iew.exec_stores        55731314                       # Number of stores executed
system.switch_cpus_12.iew.exec_rate          0.372960                       # Inst execution rate
system.switch_cpus_12.iew.wb_sent          1113963912                       # cumulative count of insts sent to commit
system.switch_cpus_12.iew.wb_count         1112145377                       # cumulative count of insts written-back
system.switch_cpus_12.iew.wb_producers      781462676                       # num instructions producing a value
system.switch_cpus_12.iew.wb_consumers     1198271020                       # num instructions consuming a value
system.switch_cpus_12.iew.wb_rate            0.338973                       # insts written-back per cycle
system.switch_cpus_12.iew.wb_fanout          0.652159                       # average fanout of values written-back
system.switch_cpus_12.commit.commitSquashedInsts    300582842                       # The number of squashed insts skipped by commit
system.switch_cpus_12.commit.commitNonSpecStalls          227                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_12.commit.branchMispredicts      8731607                       # The number of times a branch was mispredicted
system.switch_cpus_12.commit.committed_per_cycle::samples   3222771665                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::mean     0.286018                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::stdev     1.203033                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::0   2960024321     91.85%     91.85% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::1     77443083      2.40%     94.25% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::2     40089597      1.24%     95.49% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::3     54916905      1.70%     97.20% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::4     12602752      0.39%     97.59% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::5     14533802      0.45%     98.04% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::6     11570696      0.36%     98.40% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::7      5830739      0.18%     98.58% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::8     45759770      1.42%    100.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::total   3222771665                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committedInsts    499622540                       # Number of instructions committed
system.switch_cpus_12.commit.committedOps    921770519                       # Number of ops (including micro ops) committed
system.switch_cpus_12.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_12.commit.refs           186377093                       # Number of memory references committed
system.switch_cpus_12.commit.loads          136404109                       # Number of loads committed
system.switch_cpus_12.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_12.commit.branches       130181191                       # Number of branches committed
system.switch_cpus_12.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_12.commit.fp_insts         4228750                       # Number of committed floating point instructions.
system.switch_cpus_12.commit.int_insts      916066138                       # Number of committed integer instructions.
system.switch_cpus_12.commit.function_calls      2641483                       # Number of function calls committed.
system.switch_cpus_12.commit.op_class_0::No_OpClass      1900814      0.21%      0.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntAlu    728730661     79.06%     79.26% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntMult      1488425      0.16%     79.43% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntDiv           14      0.00%     79.43% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatAdd       227170      0.02%     79.45% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatCmp            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatCvt            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMult            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMultAcc            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatDiv            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMisc            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatSqrt            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAdd            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAddAcc            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAlu           28      0.00%     79.45% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdCmp            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdCvt       728072      0.08%     79.53% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMisc      2318242      0.25%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMult            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMultAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShift            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShiftAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSqrt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatAdd            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatAlu            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatCmp            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatCvt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatDiv            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMisc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMult            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAes            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAesMix            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha1Hash            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha256Hash            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShaSigma2            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShaSigma3            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::MemRead    135676057     14.72%     94.50% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::MemWrite     49972984      5.42%     99.92% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMemRead       728052      0.08%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::total    921770519                       # Class of committed instruction
system.switch_cpus_12.commit.bw_lim_events     45759770                       # number cycles where commit BW limit reached
system.switch_cpus_12.rob.rob_reads        4399365256                       # The number of ROB reads
system.switch_cpus_12.rob.rob_writes       2491729343                       # The number of ROB writes
system.switch_cpus_12.timesIdled                42165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_12.idleCycles             11292861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_12.committedInsts        499622540                       # Number of Instructions Simulated
system.switch_cpus_12.committedOps          921770519                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_12.cpi                    6.566816                       # CPI: Cycles Per Instruction
system.switch_cpus_12.cpi_total              6.566816                       # CPI: Total CPI of All Threads
system.switch_cpus_12.ipc                    0.152281                       # IPC: Instructions Per Cycle
system.switch_cpus_12.ipc_total              0.152281                       # IPC: Total IPC of All Threads
system.switch_cpus_12.int_regfile_reads    1712585290                       # number of integer regfile reads
system.switch_cpus_12.int_regfile_writes    897732721                       # number of integer regfile writes
system.switch_cpus_12.fp_regfile_reads        6405472                       # number of floating regfile reads
system.switch_cpus_12.fp_regfile_writes       3551940                       # number of floating regfile writes
system.switch_cpus_12.cc_regfile_reads      741632545                       # number of cc regfile reads
system.switch_cpus_12.cc_regfile_writes     400231501                       # number of cc regfile writes
system.switch_cpus_12.misc_regfile_reads    640525367                       # number of misc regfile reads
system.switch_cpus_13.branchPred.lookups    199478125                       # Number of BP lookups
system.switch_cpus_13.branchPred.condPredicted    199478125                       # Number of conditional branches predicted
system.switch_cpus_13.branchPred.condIncorrect      8577496                       # Number of conditional branches incorrect
system.switch_cpus_13.branchPred.BTBLookups    164204757                       # Number of BTB lookups
system.switch_cpus_13.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_13.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_13.branchPred.usedRAS      5481100                       # Number of times the RAS was used to get a target.
system.switch_cpus_13.branchPred.RASInCorrect       207162                       # Number of incorrect RAS predictions.
system.switch_cpus_13.branchPred.indirectLookups    164204757                       # Number of indirect predictor lookups.
system.switch_cpus_13.branchPred.indirectHits     71589203                       # Number of indirect target hits.
system.switch_cpus_13.branchPred.indirectMisses     92615554                       # Number of indirect misses.
system.switch_cpus_13.branchPredindirectMispredicted      4159639                       # Number of mispredicted indirect branches.
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses        264665719                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses         55633625                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses           15290715                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses             243415                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses        102411149                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses             222658                       # TLB misses on write requests
system.switch_cpus_13.pwrStateResidencyTicks::OFF 1054947092000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles            3280929049                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.fetch.icacheStallCycles    306294994                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_13.fetch.Insts           758635561                       # Number of instructions fetch has processed
system.switch_cpus_13.fetch.Branches        199478125                       # Number of branches that fetch encountered
system.switch_cpus_13.fetch.predictedBranches     77070303                       # Number of branches that fetch has predicted taken
system.switch_cpus_13.fetch.Cycles         2952616525                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_13.fetch.SquashCycles     17341092                       # Number of cycles fetch has spent squashing
system.switch_cpus_13.fetch.TlbCycles          120458                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_13.fetch.MiscStallCycles        84064                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_13.fetch.PendingTrapStallCycles      2204849                       # Number of stall cycles due to pending traps
system.switch_cpus_13.fetch.PendingQuiesceStallCycles          512                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_13.fetch.IcacheWaitRetryStallCycles          122                       # Number of stall cycles due to full MSHR
system.switch_cpus_13.fetch.CacheLines      102190461                       # Number of cache lines fetched
system.switch_cpus_13.fetch.IcacheSquashes      3568162                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_13.fetch.ItlbSquashes          117                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_13.fetch.rateDist::samples   3269992070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::mean     0.428093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::stdev     1.662920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::0    3030882910     92.69%     92.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::1      20904117      0.64%     93.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::2      13068914      0.40%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::3      15391938      0.47%     94.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::4      20143215      0.62%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::5      32574636      1.00%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::6       9478466      0.29%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::7      14057552      0.43%     96.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::8     113490322      3.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::total   3269992070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.branchRate       0.060799                       # Number of branch fetches per cycle
system.switch_cpus_13.fetch.rate             0.231226                       # Number of inst fetches per cycle
system.switch_cpus_13.decode.IdleCycles     216872805                       # Number of cycles decode is idle
system.switch_cpus_13.decode.BlockedCycles   2843604697                       # Number of cycles decode is blocked
system.switch_cpus_13.decode.RunCycles      165558664                       # Number of cycles decode is running
system.switch_cpus_13.decode.UnblockCycles     35285354                       # Number of cycles decode is unblocking
system.switch_cpus_13.decode.SquashCycles      8670546                       # Number of cycles decode is squashing
system.switch_cpus_13.decode.DecodedInsts   1306990082                       # Number of instructions handled by decode
system.switch_cpus_13.rename.SquashCycles      8670546                       # Number of cycles rename is squashing
system.switch_cpus_13.rename.IdleCycles     232244105                       # Number of cycles rename is idle
system.switch_cpus_13.rename.BlockCycles   2454073269                       # Number of cycles rename is blocking
system.switch_cpus_13.rename.serializeStallCycles        32747                       # count of cycles rename stalled for serializing inst
system.switch_cpus_13.rename.RunCycles      179706362                       # Number of cycles rename is running
system.switch_cpus_13.rename.UnblockCycles    395265038                       # Number of cycles rename is unblocking
system.switch_cpus_13.rename.RenamedInsts   1270807091                       # Number of instructions processed by rename
system.switch_cpus_13.rename.ROBFullEvents      4714392                       # Number of times rename has blocked due to ROB full
system.switch_cpus_13.rename.IQFullEvents    126556983                       # Number of times rename has blocked due to IQ full
system.switch_cpus_13.rename.LQFullEvents    227995635                       # Number of times rename has blocked due to LQ full
system.switch_cpus_13.rename.SQFullEvents     91130109                       # Number of times rename has blocked due to SQ full
system.switch_cpus_13.rename.RenamedOperands   1490506823                       # Number of destination operands rename has renamed
system.switch_cpus_13.rename.RenameLookups   3279489058                       # Number of register rename lookups that rename has made
system.switch_cpus_13.rename.int_rename_lookups   1769119501                       # Number of integer rename lookups
system.switch_cpus_13.rename.fp_rename_lookups      6709782                       # Number of floating rename lookups
system.switch_cpus_13.rename.CommittedMaps   1071647796                       # Number of HB maps that are committed
system.switch_cpus_13.rename.UndoneMaps     418858881                       # Number of HB maps that are undone due to squashing
system.switch_cpus_13.rename.serializingInsts          299                       # count of serializing insts renamed
system.switch_cpus_13.rename.tempSerializingInsts          297                       # count of temporary serializing insts renamed
system.switch_cpus_13.rename.skidInsts      229984385                       # count of insts added to the skid buffer
system.switch_cpus_13.memDep0.insertedLoads    185879879                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_13.memDep0.insertedStores     62461438                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_13.memDep0.conflictingLoads     11176278                       # Number of conflicting loads.
system.switch_cpus_13.memDep0.conflictingStores     11706032                       # Number of conflicting stores.
system.switch_cpus_13.iq.iqInstsAdded      1219184676                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_13.iq.iqNonSpecInstsAdded       393265                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_13.iq.iqInstsIssued     1234002819                       # Number of instructions issued
system.switch_cpus_13.iq.iqSquashedInstsIssued      8137810                       # Number of squashed instructions issued
system.switch_cpus_13.iq.iqSquashedInstsExamined    297857366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_13.iq.iqSquashedOperandsExamined    383955362                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_13.iq.iqSquashedNonSpecRemoved       393038                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_13.iq.issued_per_cycle::samples   3269992070                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::mean     0.377372                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::stdev     1.167974                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::0   2829046304     86.52%     86.52% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::1    145486909      4.45%     90.96% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::2     95074003      2.91%     93.87% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::3     61518359      1.88%     95.75% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::4     54096223      1.65%     97.41% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::5     34012311      1.04%     98.45% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::6     31567284      0.97%     99.41% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::7     15562740      0.48%     99.89% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::8      3627937      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::total   3269992070                       # Number of insts issued each cycle
system.switch_cpus_13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntAlu      8743004     30.42%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntMult            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntDiv            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatAdd            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatCmp            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatCvt            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMult            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMultAcc            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatDiv            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMisc            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatSqrt            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAdd            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAddAcc            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAlu            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdCmp            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdCvt         1740      0.01%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMisc            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMult            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMultAcc            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShift            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShiftAcc            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSqrt            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatAdd            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatAlu            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatCmp            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatCvt            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatDiv            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMisc            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMult            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatSqrt            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAes            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAesMix            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha1Hash            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha1Hash2            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha256Hash            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha256Hash2            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShaSigma2            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShaSigma3            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::MemRead     19288594     67.10%     97.53% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::MemWrite       707358      2.46%     99.99% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMemRead            3      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMemWrite         3504      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.FU_type_0::No_OpClass      3335918      0.27%      0.27% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntAlu    902862710     73.17%     73.44% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntMult      1489083      0.12%     73.56% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntDiv          267      0.00%     73.56% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatAdd       227198      0.02%     73.57% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatCmp            0      0.00%     73.57% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatCvt            0      0.00%     73.57% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMult            2      0.00%     73.57% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMultAcc            0      0.00%     73.57% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatDiv            3      0.00%     73.57% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMisc            0      0.00%     73.57% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatSqrt            0      0.00%     73.57% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAdd            0      0.00%     73.57% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAddAcc            0      0.00%     73.57% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAlu           30      0.00%     73.57% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdCmp            0      0.00%     73.57% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdCvt       746645      0.06%     73.64% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMisc      2333729      0.19%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMult            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMultAcc            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShift            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSqrt            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAes            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAesMix            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.82% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::MemRead    265273157     21.50%     95.32% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::MemWrite     56925974      4.61%     99.93% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMemRead       800167      0.06%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMemWrite         7936      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::total   1234002819                       # Type of FU issued
system.switch_cpus_13.iq.rate                0.376114                       # Inst issue rate
system.switch_cpus_13.iq.fu_busy_cnt         28744203                       # FU busy when requested
system.switch_cpus_13.iq.fu_busy_rate        0.023293                       # FU busy rate (busy events/executed inst)
system.switch_cpus_13.iq.int_inst_queue_reads   5766184841                       # Number of integer instruction queue reads
system.switch_cpus_13.iq.int_inst_queue_writes   1512726900                       # Number of integer instruction queue writes
system.switch_cpus_13.iq.int_inst_queue_wakeup_accesses   1106898162                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_13.iq.fp_inst_queue_reads      8694880                       # Number of floating instruction queue reads
system.switch_cpus_13.iq.fp_inst_queue_writes      4714964                       # Number of floating instruction queue writes
system.switch_cpus_13.iq.fp_inst_queue_wakeup_accesses      4283798                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_13.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_13.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_13.iq.int_alu_accesses   1255062953                       # Number of integer alu accesses
system.switch_cpus_13.iq.fp_alu_accesses      4348151                       # Number of floating point alu accesses
system.switch_cpus_13.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.iew.lsq.thread0.forwLoads     10651323                       # Number of loads that had data forwarded from stores
system.switch_cpus_13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_13.iew.lsq.thread0.squashedLoads     49486264                       # Number of loads squashed
system.switch_cpus_13.iew.lsq.thread0.ignoredResponses        33850                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_13.iew.lsq.thread0.memOrderViolation         8731                       # Number of memory ordering violations
system.switch_cpus_13.iew.lsq.thread0.squashedStores     12489506                       # Number of stores squashed
system.switch_cpus_13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_13.iew.lsq.thread0.rescheduledLoads          635                       # Number of loads that were rescheduled
system.switch_cpus_13.iew.lsq.thread0.cacheBlocked     99950430                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_13.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_13.iew.iewSquashCycles      8670546                       # Number of cycles IEW is squashing
system.switch_cpus_13.iew.iewBlockCycles   1853643969                       # Number of cycles IEW is blocking
system.switch_cpus_13.iew.iewUnblockCycles    364468515                       # Number of cycles IEW is unblocking
system.switch_cpus_13.iew.iewDispatchedInsts   1219577941                       # Number of instructions dispatched to IQ
system.switch_cpus_13.iew.iewDispSquashedInsts      7219832                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_13.iew.iewDispLoadInsts    185879879                       # Number of dispatched load instructions
system.switch_cpus_13.iew.iewDispStoreInsts     62461438                       # Number of dispatched store instructions
system.switch_cpus_13.iew.iewDispNonSpecInsts       132171                       # Number of dispatched non-speculative instructions
system.switch_cpus_13.iew.iewIQFullEvents      9044326                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_13.iew.iewLSQFullEvents    350209090                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_13.iew.memOrderViolationEvents         8731                       # Number of memory order violations
system.switch_cpus_13.iew.predictedTakenIncorrect      3337239                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_13.iew.predictedNotTakenIncorrect      8142315                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_13.iew.branchMispredicts     11479554                       # Number of branch mispredicts detected at execute
system.switch_cpus_13.iew.iewExecutedInsts   1222495960                       # Number of executed instructions
system.switch_cpus_13.iew.iewExecLoadInsts    264610643                       # Number of load instructions executed
system.switch_cpus_13.iew.iewExecSquashedInsts     11506859                       # Number of squashed instructions skipped in execute
system.switch_cpus_13.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_13.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_13.iew.exec_refs         320244080                       # number of memory reference insts executed
system.switch_cpus_13.iew.exec_branches     151979457                       # Number of branches executed
system.switch_cpus_13.iew.exec_stores        55633437                       # Number of stores executed
system.switch_cpus_13.iew.exec_rate          0.372607                       # Inst execution rate
system.switch_cpus_13.iew.wb_sent          1112998862                       # cumulative count of insts sent to commit
system.switch_cpus_13.iew.wb_count         1111181960                       # cumulative count of insts written-back
system.switch_cpus_13.iew.wb_producers      780664894                       # num instructions producing a value
system.switch_cpus_13.iew.wb_consumers     1197176205                       # num instructions consuming a value
system.switch_cpus_13.iew.wb_rate            0.338679                       # insts written-back per cycle
system.switch_cpus_13.iew.wb_fanout          0.652089                       # average fanout of values written-back
system.switch_cpus_13.commit.commitSquashedInsts    299009578                       # The number of squashed insts skipped by commit
system.switch_cpus_13.commit.commitNonSpecStalls          227                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_13.commit.branchMispredicts      8664756                       # The number of times a branch was mispredicted
system.switch_cpus_13.commit.committed_per_cycle::samples   3223333758                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::mean     0.285953                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::stdev     1.202982                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::0   2960537156     91.85%     91.85% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::1     77549429      2.41%     94.25% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::2     40199721      1.25%     95.50% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::3     54713590      1.70%     97.20% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::4     12599073      0.39%     97.59% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::5     14580989      0.45%     98.04% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::6     11527000      0.36%     98.40% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::7      5846829      0.18%     98.58% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::8     45779971      1.42%    100.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::total   3223333758                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committedInsts    499593466                       # Number of instructions committed
system.switch_cpus_13.commit.committedOps    921720449                       # Number of ops (including micro ops) committed
system.switch_cpus_13.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_13.commit.refs           186365518                       # Number of memory references committed
system.switch_cpus_13.commit.loads          136393589                       # Number of loads committed
system.switch_cpus_13.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_13.commit.branches       130172213                       # Number of branches committed
system.switch_cpus_13.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_13.commit.fp_insts         4228792                       # Number of committed floating point instructions.
system.switch_cpus_13.commit.int_insts      916016025                       # Number of committed integer instructions.
system.switch_cpus_13.commit.function_calls      2641506                       # Number of function calls committed.
system.switch_cpus_13.commit.op_class_0::No_OpClass      1900825      0.21%      0.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntAlu    728692104     79.06%     79.26% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntMult      1488444      0.16%     79.43% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntDiv           14      0.00%     79.43% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatAdd       227172      0.02%     79.45% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatCmp            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatCvt            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMult            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMultAcc            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatDiv            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMisc            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatSqrt            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAdd            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAddAcc            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAlu           28      0.00%     79.45% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdCmp            0      0.00%     79.45% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdCvt       728080      0.08%     79.53% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMisc      2318264      0.25%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMult            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMultAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShift            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShiftAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSqrt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatAdd            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatAlu            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatCmp            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatCvt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatDiv            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMisc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMult            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAes            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAesMix            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha1Hash            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha256Hash            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShaSigma2            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShaSigma3            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::MemRead    135665529     14.72%     94.50% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::MemWrite     49971929      5.42%     99.92% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMemRead       728060      0.08%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::total    921720449                       # Class of committed instruction
system.switch_cpus_13.commit.bw_lim_events     45779971                       # number cycles where commit BW limit reached
system.switch_cpus_13.rob.rob_reads        4398283814                       # The number of ROB reads
system.switch_cpus_13.rob.rob_writes       2488278504                       # The number of ROB writes
system.switch_cpus_13.timesIdled                40492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_13.idleCycles             10936979                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_13.committedInsts        499593466                       # Number of Instructions Simulated
system.switch_cpus_13.committedOps          921720449                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_13.cpi                    6.567198                       # CPI: Cycles Per Instruction
system.switch_cpus_13.cpi_total              6.567198                       # CPI: Total CPI of All Threads
system.switch_cpus_13.ipc                    0.152272                       # IPC: Instructions Per Cycle
system.switch_cpus_13.ipc_total              0.152272                       # IPC: Total IPC of All Threads
system.switch_cpus_13.int_regfile_reads    1710994561                       # number of integer regfile reads
system.switch_cpus_13.int_regfile_writes    896957290                       # number of integer regfile writes
system.switch_cpus_13.fp_regfile_reads        6393599                       # number of floating regfile reads
system.switch_cpus_13.fp_regfile_writes       3546086                       # number of floating regfile writes
system.switch_cpus_13.cc_regfile_reads      741260164                       # number of cc regfile reads
system.switch_cpus_13.cc_regfile_writes     400026176                       # number of cc regfile writes
system.switch_cpus_13.misc_regfile_reads    640020088                       # number of misc regfile reads
system.tol3bus.snoop_filter.tot_requests    153144161                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     76644330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops         198068                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops       198068                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1054947092000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp          75135601                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty     36215590                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict       108751592                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq             560                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp            560                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          1492642                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         1492641                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq     75135611                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side     57589654                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side     57273215                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side     57462340                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side     57447754                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total             229772963                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side   1527746496                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side   1517675648                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side   1522594176                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side   1522432576                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total             6090448896                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        68451834                       # Total snoops (count)
system.tol3bus.snoopTraffic                1131556352                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples        145080647                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.001365                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.036924                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0              144882579     99.86%     99.86% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 198068      0.14%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total          145080647                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        47553551256                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              5.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       14416761614                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy       14337857134                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy       14385675226                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             1.8                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy       14381966632                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
