#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct  5 12:30:19 2024
# Process ID: 8940
# Current directory: C:/github/amba_bus/soc_AMBA_BUS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12332 C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.xpr
# Log file: C:/github/amba_bus/soc_AMBA_BUS/vivado.log
# Journal file: C:/github/amba_bus/soc_AMBA_BUS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.xpr
update_compile_order -fileset sources_1
create_peripheral xilinx.com user myip_axi_test_led 1.0 -dir C:/github/amba_bus/soc_AMBA_BUS/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:myip_axi_test_led:1.0]
set_property VALUE 8 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:myip_axi_test_led:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:myip_axi_test_led:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myip_axi_test_led:1.0]
set_property  ip_repo_paths  {C:/github/amba_bus/soc_AMBA_BUS/../ip_repo/myip_axi_test_led_1.0 C:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0 C:/github/amba_bus/ip_repo/myip_axi_interface_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_myip_axi_test_led_v1_0 -directory C:/github/amba_bus/soc_AMBA_BUS/../ip_repo c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/src {C:/github/amba_bus/axi_master_fsm.v C:/github/amba_bus/axi_top.v C:/github/amba_bus/axi_slave_fsm.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0
open_bd_design {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip_axi_test_led:1.0 myip_axi_test_led_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/myip_axi_test_led_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myip_axi_test_led_0/S00_AXI]
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name myip_axi_led_on_off_v1_0_project -directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.tmp/myip_axi_led_on_off_v1_0_project c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myip_axi_led_on_off:1.0 [get_ips  micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1] -no_script -sync -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd]
set_property synth_checkpoint_mode None [get_files  C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd]
generate_target all [get_files  C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd]
export_ip_user_files -of_objects [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd] -directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.ip_user_files/sim_scripts -ip_user_files_dir C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.ip_user_files -ipstatic_source_dir C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/modelsim} {questa=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/questa} {riviera=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/riviera} {activehdl=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_nets myip_axi_led_on_off_0_led] [get_bd_cells myip_axi_led_on_off_0]
set_property location {1643 226} [get_bd_ports led]
connect_bd_net [get_bd_ports led] [get_bd_pins myip_axi_test_led_0/led]
regenerate_bd_layout
validate_bd_design
report_ip_status -name ip_status 
validate_bd_design -force
make_wrapper -files [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name myip_axi_test_led_v1_0_project -directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.tmp/myip_axi_test_led_v1_0_project c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myip_axi_test_led:1.0 [get_ips  micro_blaze_AMBA_BUS_myip_axi_test_led_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips micro_blaze_AMBA_BUS_myip_axi_test_led_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd]
export_ip_user_files -of_objects [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd] -directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.ip_user_files/sim_scripts -ip_user_files_dir C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.ip_user_files -ipstatic_source_dir C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/modelsim} {questa=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/questa} {riviera=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/riviera} {activehdl=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
validate_bd_design -force
report_ip_status -name ip_status 
make_wrapper -files [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name myip_axi_test_led_v1_0_project -directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.tmp/myip_axi_test_led_v1_0_project c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/component.xml
update_compile_order -fileset sources_1
current_project soc_AMBA_BUS
current_project myip_axi_test_led_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myip_axi_test_led:1.0 [get_ips  micro_blaze_AMBA_BUS_myip_axi_test_led_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips micro_blaze_AMBA_BUS_myip_axi_test_led_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd]
export_ip_user_files -of_objects [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd] -directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.ip_user_files/sim_scripts -ip_user_files_dir C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.ip_user_files -ipstatic_source_dir C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/modelsim} {questa=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/questa} {riviera=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/riviera} {activehdl=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
make_wrapper -files [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -force  -file C:/github/amba_bus/soc_AMBA_BUS/micro_blaze_AMBA_BUS_wrapper.xsa
write_hw_platform -fixed -force  -include_bit -file C:/github/amba_bus/soc_AMBA_BUS/micro_blaze_AMBA_BUS_wrapper.xsa
add_files -norecurse C:/github/amba_bus/axi_top.v
update_compile_order -fileset sources_1
