#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55e01f0f7090 .scope module, "pwm_tb" "pwm_tb" 2 4;
 .timescale -9 -12;
P_0x55e01f108570 .param/l "SIM_TIME" 1 2 55, +C4<0000000000000000000000000000000000000000100110001001011010000000>;
P_0x55e01f1085b0 .param/l "SIM_TIME_MS" 1 2 54, +C4<00000000000000000000000000001010>;
v0x55e01f151500_0 .var "clk", 0 0;
v0x55e01f151610_0 .var "dutyCycle", 7 0;
v0x55e01f1516d0_0 .var "enable", 0 0;
v0x55e01f1517f0_0 .net "nOut", 0 0, L_0x55e01f0f7780;  1 drivers
v0x55e01f151890_0 .net "out", 0 0, v0x55e01f1512d0_0;  1 drivers
v0x55e01f151980_0 .var "rst", 0 0;
S_0x55e01f130860 .scope module, "inst_pwm" "pwm" 2 37, 3 3 0, S_0x55e01f0f7090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 8 "dutyCycle"
    .port_info 4 /OUTPUT 1 "out"
    .port_info 5 /OUTPUT 1 "nOut"
P_0x55e01f130a30 .param/l "FREQUENCY" 0 3 4, +C4<00000000000011110100001001000000>;
L_0x55e01f0f7780 .functor NOT 1, v0x55e01f1512d0_0, C4<0>, C4<0>, C4<0>;
v0x55e01f150e20_0 .net "clk", 0 0, v0x55e01f151500_0;  1 drivers
v0x55e01f150ee0_0 .var "counter", 0 7;
v0x55e01f150fa0_0 .net "dividedPulse", 0 0, v0x55e01f150af0_0;  1 drivers
v0x55e01f1510a0_0 .net "dutyCycle", 7 0, v0x55e01f151610_0;  1 drivers
v0x55e01f151140_0 .net "enable", 0 0, v0x55e01f1516d0_0;  1 drivers
v0x55e01f151230_0 .net "nOut", 0 0, L_0x55e01f0f7780;  alias, 1 drivers
v0x55e01f1512d0_0 .var "out", 0 0;
v0x55e01f151390_0 .net "rst", 0 0, v0x55e01f151980_0;  1 drivers
S_0x55e01f130ad0 .scope module, "inst_clockDividerHz" "clk_div_hz" 3 47, 4 3 0, S_0x55e01f130860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "dividedClk"
    .port_info 4 /OUTPUT 1 "dividedPulse"
P_0x55e01f0f7300 .param/l "CLK_FREQ" 1 4 14, C4<00000000101101110001101100000000>;
P_0x55e01f0f7340 .param/l "FREQUENCY" 0 4 4, +C4<00001111010000100100000000000000>;
v0x55e01f11ebf0_0 .var "THRESHOLD", 32 0;
v0x55e01f11ceb0_0 .net "clk", 0 0, v0x55e01f151500_0;  alias, 1 drivers
v0x55e01f150940_0 .var "counter", 31 0;
v0x55e01f150a30_0 .var "dividedClk", 0 0;
v0x55e01f150af0_0 .var "dividedPulse", 0 0;
v0x55e01f150c00_0 .net "enable", 0 0, v0x55e01f1516d0_0;  alias, 1 drivers
v0x55e01f150cc0_0 .net "rst", 0 0, v0x55e01f151980_0;  alias, 1 drivers
E_0x55e01f120740 .event posedge, v0x55e01f11ceb0_0;
    .scope S_0x55e01f130ad0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e01f150a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e01f150af0_0, 0, 1;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x55e01f11ebf0_0, 0, 33;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e01f150940_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x55e01f130ad0;
T_1 ;
    %wait E_0x55e01f120740;
    %load/vec4 v0x55e01f150cc0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55e01f11ebf0_0;
    %subi 1, 0, 33;
    %load/vec4 v0x55e01f150940_0;
    %pad/u 33;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_1.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e01f150940_0, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x55e01f150a30_0;
    %pad/u 2;
    %and;
    %pad/u 1;
    %assign/vec4 v0x55e01f150af0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55e01f150c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55e01f150940_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55e01f150940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e01f150af0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e01f130ad0;
T_2 ;
    %wait E_0x55e01f120740;
    %load/vec4 v0x55e01f150cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e01f150a30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55e01f11ebf0_0;
    %subi 1, 0, 33;
    %load/vec4 v0x55e01f150940_0;
    %pad/u 33;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.2, 5;
    %load/vec4 v0x55e01f150a30_0;
    %inv;
    %assign/vec4 v0x55e01f150a30_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55e01f130860;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e01f150ee0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x55e01f130860;
T_4 ;
    %wait E_0x55e01f120740;
    %load/vec4 v0x55e01f151390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e01f150ee0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55e01f150fa0_0;
    %load/vec4 v0x55e01f151140_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55e01f150ee0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55e01f150ee0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55e01f130860;
T_5 ;
    %wait E_0x55e01f120740;
    %load/vec4 v0x55e01f151390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e01f1512d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55e01f150ee0_0;
    %load/vec4 v0x55e01f1510a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55e01f151140_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e01f1512d0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55e01f1510a0_0;
    %load/vec4 v0x55e01f150ee0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55e01f151140_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e01f1512d0_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55e01f0f7090;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e01f151500_0, 0, 1;
T_6.0 ;
    %delay 42000, 0;
    %load/vec4 v0x55e01f151500_0;
    %inv;
    %store/vec4 v0x55e01f151500_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x55e01f0f7090;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e01f151980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e01f1516d0_0, 0, 1;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x55e01f151610_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e01f151980_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e01f1516d0_0, 0, 1;
    %delay 3000232000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e01f151980_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e01f151980_0, 0, 1;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x55e01f151610_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0x55e01f0f7090;
T_8 ;
    %vpi_call 2 49 "$dumpfile", "pwm_tb.lxt" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55e01f0f7090 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55e01f0f7090;
T_9 ;
    %vpi_call 2 57 "$display", "Simulation Started" {0 0 0};
    %delay 1000000000, 0;
    %vpi_call 2 59 "$display", "10%" {0 0 0};
    %delay 1000000000, 0;
    %vpi_call 2 61 "$display", "20%" {0 0 0};
    %delay 1000000000, 0;
    %vpi_call 2 63 "$display", "30%" {0 0 0};
    %delay 1000000000, 0;
    %vpi_call 2 65 "$display", "40%" {0 0 0};
    %delay 1000000000, 0;
    %vpi_call 2 67 "$display", "50%" {0 0 0};
    %delay 1000000000, 0;
    %vpi_call 2 69 "$display", "60%" {0 0 0};
    %delay 1000000000, 0;
    %vpi_call 2 71 "$display", "70%" {0 0 0};
    %delay 1000000000, 0;
    %vpi_call 2 73 "$display", "80%" {0 0 0};
    %delay 1000000000, 0;
    %vpi_call 2 75 "$display", "90%" {0 0 0};
    %delay 1000000000, 0;
    %vpi_call 2 77 "$display", "Finished" {0 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "sim/pwm_tb.v";
    "./pwm.v";
    "clk_div_hz.v";
