0.6
2018.2
Jun 14 2018
20:41:02
D:/Documents/Courses/Degital Design_KW/Project 1/ff_mux.v,1721518844,verilog,,D:/Documents/Courses/Degital Design_KW/Project 1/project_DSP48A1/project_DSP48A1.srcs/sources_1/imports/Project 1/DSP48A1.v,,ff_mux,,,,,,,,
D:/Documents/Courses/Degital Design_KW/Project 1/project_DSP48A1/project_DSP48A1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Documents/Courses/Degital Design_KW/Project 1/project_DSP48A1/project_DSP48A1.srcs/sources_1/imports/Project 1/DSP48A1.v,1721517210,verilog,,,,DSP48A1,,,,,,,,
