-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity crc24a is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    a_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    a_TVALID : IN STD_LOGIC;
    a_TREADY : OUT STD_LOGIC;
    c_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    c_TVALID : OUT STD_LOGIC;
    c_TREADY : IN STD_LOGIC;
    last_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    last_TVALID : OUT STD_LOGIC;
    last_TREADY : IN STD_LOGIC );
end;


architecture behav of crc24a is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "crc24a_crc24a,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.978000,HLS_SYN_LAT=165,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=171,HLS_SYN_LUT=1805,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal targetBlock_reg_1981 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal and_ln45_fu_1099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln45_reg_1989 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal p_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ce0 : STD_LOGIC;
    signal p_we0 : STD_LOGIC;
    signal p_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_start : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_done : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_idle : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_ready : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_a_TREADY : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_47_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_47_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_46_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_46_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_45_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_45_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_44_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_44_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_43_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_43_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_42_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_42_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_41_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_41_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_40_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_40_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_39_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_39_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_38_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_38_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_37_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_37_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_36_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_36_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_35_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_35_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_34_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_34_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_33_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_33_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_32_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_32_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_31_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_31_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_30_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_30_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_29_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_29_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_28_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_28_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_27_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_27_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_26_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_26_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_25_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_25_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_24_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_24_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_23_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_23_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_22_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_22_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_21_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_21_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_20_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_20_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_19_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_19_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_18_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_18_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_17_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_17_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_16_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_16_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_15_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_15_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_14_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_14_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_13_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_13_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_12_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_12_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_11_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_11_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_10_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_10_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_9_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_9_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_8_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_8_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_7_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_7_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_6_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_6_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_5_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_5_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_4_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_4_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_3_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_3_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_2_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_1_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_1_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_start : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_done : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_idle : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_ready : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_143_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_143_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_142_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_142_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_141_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_141_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_140_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_140_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_139_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_139_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_138_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_138_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_137_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_137_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_136_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_136_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_135_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_135_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_134_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_134_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_133_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_133_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_132_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_132_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_131_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_131_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_130_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_130_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_129_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_129_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_128_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_128_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_127_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_127_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_126_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_126_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_125_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_125_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_124_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_124_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_123_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_123_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_122_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_122_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_121_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_121_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_120_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_120_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_119_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_119_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_118_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_118_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_117_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_117_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_116_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_116_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_115_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_115_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_114_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_114_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_113_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_113_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_112_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_112_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_111_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_111_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_110_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_110_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_109_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_109_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_108_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_108_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_107_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_107_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_106_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_106_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_105_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_105_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_104_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_104_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_103_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_103_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_102_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_102_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_101_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_101_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_100_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_100_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_99_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_99_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_98_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_98_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_97_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_97_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_48_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_48_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_start : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_done : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_idle : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_ready : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_startIdx_out : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_startIdx_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_icmp_ln45_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_icmp_ln45_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_start : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_done : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_idle : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_ready : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_p_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_p_ce0 : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_p_we0 : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_p_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_start : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_done : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_idle : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_ready : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_c_TREADY : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_last_TREADY : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_p_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_p_ce0 : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_c_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_c_TVALID : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_last_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_last_TVALID : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal startIdx_loc_fu_44 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln45_loc_fu_40 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal regslice_both_c_U_apdone_blk : STD_LOGIC;
    signal regslice_both_last_U_apdone_blk : STD_LOGIC;
    signal ap_block_state12 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal regslice_both_a_U_apdone_blk : STD_LOGIC;
    signal a_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal a_TVALID_int_regslice : STD_LOGIC;
    signal a_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_a_U_ack_in : STD_LOGIC;
    signal c_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_c_U_vld_out : STD_LOGIC;
    signal last_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_last_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component crc24a_crc24a_Pipeline_VITIS_LOOP_25_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_TVALID : IN STD_LOGIC;
        a_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        a_TREADY : OUT STD_LOGIC;
        dividend_47_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_47_out_ap_vld : OUT STD_LOGIC;
        dividend_46_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_46_out_ap_vld : OUT STD_LOGIC;
        dividend_45_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_45_out_ap_vld : OUT STD_LOGIC;
        dividend_44_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_44_out_ap_vld : OUT STD_LOGIC;
        dividend_43_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_43_out_ap_vld : OUT STD_LOGIC;
        dividend_42_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_42_out_ap_vld : OUT STD_LOGIC;
        dividend_41_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_41_out_ap_vld : OUT STD_LOGIC;
        dividend_40_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_40_out_ap_vld : OUT STD_LOGIC;
        dividend_39_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_39_out_ap_vld : OUT STD_LOGIC;
        dividend_38_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_38_out_ap_vld : OUT STD_LOGIC;
        dividend_37_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_37_out_ap_vld : OUT STD_LOGIC;
        dividend_36_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_36_out_ap_vld : OUT STD_LOGIC;
        dividend_35_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_35_out_ap_vld : OUT STD_LOGIC;
        dividend_34_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_34_out_ap_vld : OUT STD_LOGIC;
        dividend_33_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_33_out_ap_vld : OUT STD_LOGIC;
        dividend_32_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_32_out_ap_vld : OUT STD_LOGIC;
        dividend_31_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_31_out_ap_vld : OUT STD_LOGIC;
        dividend_30_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_30_out_ap_vld : OUT STD_LOGIC;
        dividend_29_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_29_out_ap_vld : OUT STD_LOGIC;
        dividend_28_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_28_out_ap_vld : OUT STD_LOGIC;
        dividend_27_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_27_out_ap_vld : OUT STD_LOGIC;
        dividend_26_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_26_out_ap_vld : OUT STD_LOGIC;
        dividend_25_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_25_out_ap_vld : OUT STD_LOGIC;
        dividend_24_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_24_out_ap_vld : OUT STD_LOGIC;
        dividend_23_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_23_out_ap_vld : OUT STD_LOGIC;
        dividend_22_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_22_out_ap_vld : OUT STD_LOGIC;
        dividend_21_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_21_out_ap_vld : OUT STD_LOGIC;
        dividend_20_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_20_out_ap_vld : OUT STD_LOGIC;
        dividend_19_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_19_out_ap_vld : OUT STD_LOGIC;
        dividend_18_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_18_out_ap_vld : OUT STD_LOGIC;
        dividend_17_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_17_out_ap_vld : OUT STD_LOGIC;
        dividend_16_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_16_out_ap_vld : OUT STD_LOGIC;
        dividend_15_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_15_out_ap_vld : OUT STD_LOGIC;
        dividend_14_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_14_out_ap_vld : OUT STD_LOGIC;
        dividend_13_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_13_out_ap_vld : OUT STD_LOGIC;
        dividend_12_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_12_out_ap_vld : OUT STD_LOGIC;
        dividend_11_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_11_out_ap_vld : OUT STD_LOGIC;
        dividend_10_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_10_out_ap_vld : OUT STD_LOGIC;
        dividend_9_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_9_out_ap_vld : OUT STD_LOGIC;
        dividend_8_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_8_out_ap_vld : OUT STD_LOGIC;
        dividend_7_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_7_out_ap_vld : OUT STD_LOGIC;
        dividend_6_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_6_out_ap_vld : OUT STD_LOGIC;
        dividend_5_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_5_out_ap_vld : OUT STD_LOGIC;
        dividend_4_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_4_out_ap_vld : OUT STD_LOGIC;
        dividend_3_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_3_out_ap_vld : OUT STD_LOGIC;
        dividend_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_2_out_ap_vld : OUT STD_LOGIC;
        dividend_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_1_out_ap_vld : OUT STD_LOGIC;
        dividend_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_out_ap_vld : OUT STD_LOGIC );
    end component;


    component crc24a_crc24a_Pipeline_VITIS_LOOP_32_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dividend_47_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_46_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_45_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_44_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_43_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_42_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_41_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_40_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_39_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_38_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_37_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_36_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_35_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_34_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_33_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_32_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_31_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_30_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_29_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_28_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_27_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_26_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_25_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_24_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_23_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_22_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_21_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_20_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_19_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_18_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_17_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_16_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_15_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_14_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_13_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_12_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_11_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_10_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_9_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_8_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_7_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_6_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_5_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_4_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_3_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_2_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_1_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_143_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_143_out_ap_vld : OUT STD_LOGIC;
        dividend_142_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_142_out_ap_vld : OUT STD_LOGIC;
        dividend_141_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_141_out_ap_vld : OUT STD_LOGIC;
        dividend_140_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_140_out_ap_vld : OUT STD_LOGIC;
        dividend_139_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_139_out_ap_vld : OUT STD_LOGIC;
        dividend_138_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_138_out_ap_vld : OUT STD_LOGIC;
        dividend_137_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_137_out_ap_vld : OUT STD_LOGIC;
        dividend_136_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_136_out_ap_vld : OUT STD_LOGIC;
        dividend_135_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_135_out_ap_vld : OUT STD_LOGIC;
        dividend_134_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_134_out_ap_vld : OUT STD_LOGIC;
        dividend_133_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_133_out_ap_vld : OUT STD_LOGIC;
        dividend_132_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_132_out_ap_vld : OUT STD_LOGIC;
        dividend_131_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_131_out_ap_vld : OUT STD_LOGIC;
        dividend_130_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_130_out_ap_vld : OUT STD_LOGIC;
        dividend_129_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_129_out_ap_vld : OUT STD_LOGIC;
        dividend_128_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_128_out_ap_vld : OUT STD_LOGIC;
        dividend_127_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_127_out_ap_vld : OUT STD_LOGIC;
        dividend_126_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_126_out_ap_vld : OUT STD_LOGIC;
        dividend_125_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_125_out_ap_vld : OUT STD_LOGIC;
        dividend_124_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_124_out_ap_vld : OUT STD_LOGIC;
        dividend_123_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_123_out_ap_vld : OUT STD_LOGIC;
        dividend_122_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_122_out_ap_vld : OUT STD_LOGIC;
        dividend_121_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_121_out_ap_vld : OUT STD_LOGIC;
        dividend_120_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_120_out_ap_vld : OUT STD_LOGIC;
        dividend_119_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_119_out_ap_vld : OUT STD_LOGIC;
        dividend_118_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_118_out_ap_vld : OUT STD_LOGIC;
        dividend_117_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_117_out_ap_vld : OUT STD_LOGIC;
        dividend_116_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_116_out_ap_vld : OUT STD_LOGIC;
        dividend_115_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_115_out_ap_vld : OUT STD_LOGIC;
        dividend_114_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_114_out_ap_vld : OUT STD_LOGIC;
        dividend_113_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_113_out_ap_vld : OUT STD_LOGIC;
        dividend_112_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_112_out_ap_vld : OUT STD_LOGIC;
        dividend_111_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_111_out_ap_vld : OUT STD_LOGIC;
        dividend_110_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_110_out_ap_vld : OUT STD_LOGIC;
        dividend_109_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_109_out_ap_vld : OUT STD_LOGIC;
        dividend_108_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_108_out_ap_vld : OUT STD_LOGIC;
        dividend_107_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_107_out_ap_vld : OUT STD_LOGIC;
        dividend_106_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_106_out_ap_vld : OUT STD_LOGIC;
        dividend_105_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_105_out_ap_vld : OUT STD_LOGIC;
        dividend_104_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_104_out_ap_vld : OUT STD_LOGIC;
        dividend_103_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_103_out_ap_vld : OUT STD_LOGIC;
        dividend_102_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_102_out_ap_vld : OUT STD_LOGIC;
        dividend_101_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_101_out_ap_vld : OUT STD_LOGIC;
        dividend_100_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_100_out_ap_vld : OUT STD_LOGIC;
        dividend_99_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_99_out_ap_vld : OUT STD_LOGIC;
        dividend_98_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_98_out_ap_vld : OUT STD_LOGIC;
        dividend_97_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_97_out_ap_vld : OUT STD_LOGIC;
        dividend_48_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_48_out_ap_vld : OUT STD_LOGIC );
    end component;


    component crc24a_crc24a_Pipeline_VITIS_LOOP_45_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dividend_48_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_97_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_98_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_99_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_100_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_101_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_102_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_103_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_104_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_105_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_106_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_107_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_108_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_109_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_110_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_111_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_112_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_113_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_114_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_115_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_116_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_117_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_118_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_119_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_120_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_121_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_122_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_123_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_124_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_125_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_126_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_127_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_128_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_129_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_130_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_131_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_132_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_133_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_134_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_135_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_136_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_137_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_138_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_139_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_140_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_141_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_142_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_143_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        startIdx_out : OUT STD_LOGIC_VECTOR (5 downto 0);
        startIdx_out_ap_vld : OUT STD_LOGIC;
        icmp_ln45_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln45_out_ap_vld : OUT STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component crc24a_crc24a_Pipeline_VITIS_LOOP_49_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ce0 : OUT STD_LOGIC;
        p_we0 : OUT STD_LOGIC;
        p_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        dividend_48_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_97_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_98_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_99_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_100_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_101_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_102_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_103_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_104_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_105_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_106_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_107_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_108_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_109_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_110_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_111_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_112_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_113_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_114_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_115_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_116_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_117_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_118_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_119_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        startIdx_reload : IN STD_LOGIC_VECTOR (5 downto 0);
        dividend_120_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_121_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_122_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_123_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_124_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_125_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_126_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_127_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_128_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_129_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_130_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_131_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_132_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_133_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_134_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_135_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_136_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_137_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_138_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_139_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_140_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_141_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_142_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        dividend_143_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln45_lcssa : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component crc24a_crc24a_Pipeline_VITIS_LOOP_60_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_TREADY : IN STD_LOGIC;
        last_TREADY : IN STD_LOGIC;
        p_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ce0 : OUT STD_LOGIC;
        p_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        c_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        c_TVALID : OUT STD_LOGIC;
        last_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        last_TVALID : OUT STD_LOGIC );
    end component;


    component crc24a_p_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component crc24a_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    p_U : component crc24a_p_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_address0,
        ce0 => p_ce0,
        we0 => p_we0,
        d0 => grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_p_d0,
        q0 => p_q0);

    grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436 : component crc24a_crc24a_Pipeline_VITIS_LOOP_25_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_start,
        ap_done => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_done,
        ap_idle => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_idle,
        ap_ready => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_ready,
        a_TVALID => a_TVALID_int_regslice,
        a_TDATA => a_TDATA_int_regslice,
        a_TREADY => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_a_TREADY,
        dividend_47_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_47_out,
        dividend_47_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_47_out_ap_vld,
        dividend_46_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_46_out,
        dividend_46_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_46_out_ap_vld,
        dividend_45_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_45_out,
        dividend_45_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_45_out_ap_vld,
        dividend_44_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_44_out,
        dividend_44_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_44_out_ap_vld,
        dividend_43_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_43_out,
        dividend_43_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_43_out_ap_vld,
        dividend_42_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_42_out,
        dividend_42_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_42_out_ap_vld,
        dividend_41_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_41_out,
        dividend_41_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_41_out_ap_vld,
        dividend_40_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_40_out,
        dividend_40_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_40_out_ap_vld,
        dividend_39_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_39_out,
        dividend_39_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_39_out_ap_vld,
        dividend_38_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_38_out,
        dividend_38_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_38_out_ap_vld,
        dividend_37_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_37_out,
        dividend_37_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_37_out_ap_vld,
        dividend_36_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_36_out,
        dividend_36_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_36_out_ap_vld,
        dividend_35_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_35_out,
        dividend_35_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_35_out_ap_vld,
        dividend_34_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_34_out,
        dividend_34_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_34_out_ap_vld,
        dividend_33_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_33_out,
        dividend_33_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_33_out_ap_vld,
        dividend_32_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_32_out,
        dividend_32_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_32_out_ap_vld,
        dividend_31_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_31_out,
        dividend_31_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_31_out_ap_vld,
        dividend_30_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_30_out,
        dividend_30_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_30_out_ap_vld,
        dividend_29_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_29_out,
        dividend_29_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_29_out_ap_vld,
        dividend_28_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_28_out,
        dividend_28_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_28_out_ap_vld,
        dividend_27_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_27_out,
        dividend_27_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_27_out_ap_vld,
        dividend_26_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_26_out,
        dividend_26_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_26_out_ap_vld,
        dividend_25_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_25_out,
        dividend_25_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_25_out_ap_vld,
        dividend_24_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_24_out,
        dividend_24_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_24_out_ap_vld,
        dividend_23_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_23_out,
        dividend_23_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_23_out_ap_vld,
        dividend_22_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_22_out,
        dividend_22_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_22_out_ap_vld,
        dividend_21_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_21_out,
        dividend_21_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_21_out_ap_vld,
        dividend_20_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_20_out,
        dividend_20_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_20_out_ap_vld,
        dividend_19_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_19_out,
        dividend_19_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_19_out_ap_vld,
        dividend_18_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_18_out,
        dividend_18_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_18_out_ap_vld,
        dividend_17_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_17_out,
        dividend_17_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_17_out_ap_vld,
        dividend_16_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_16_out,
        dividend_16_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_16_out_ap_vld,
        dividend_15_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_15_out,
        dividend_15_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_15_out_ap_vld,
        dividend_14_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_14_out,
        dividend_14_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_14_out_ap_vld,
        dividend_13_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_13_out,
        dividend_13_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_13_out_ap_vld,
        dividend_12_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_12_out,
        dividend_12_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_12_out_ap_vld,
        dividend_11_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_11_out,
        dividend_11_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_11_out_ap_vld,
        dividend_10_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_10_out,
        dividend_10_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_10_out_ap_vld,
        dividend_9_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_9_out,
        dividend_9_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_9_out_ap_vld,
        dividend_8_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_8_out,
        dividend_8_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_8_out_ap_vld,
        dividend_7_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_7_out,
        dividend_7_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_7_out_ap_vld,
        dividend_6_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_6_out,
        dividend_6_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_6_out_ap_vld,
        dividend_5_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_5_out,
        dividend_5_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_5_out_ap_vld,
        dividend_4_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_4_out,
        dividend_4_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_4_out_ap_vld,
        dividend_3_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_3_out,
        dividend_3_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_3_out_ap_vld,
        dividend_2_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_2_out,
        dividend_2_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_2_out_ap_vld,
        dividend_1_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_1_out,
        dividend_1_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_1_out_ap_vld,
        dividend_out => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_out,
        dividend_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_out_ap_vld);

    grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490 : component crc24a_crc24a_Pipeline_VITIS_LOOP_32_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_start,
        ap_done => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_done,
        ap_idle => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_idle,
        ap_ready => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_ready,
        dividend_47_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_47_out,
        dividend_46_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_46_out,
        dividend_45_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_45_out,
        dividend_44_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_44_out,
        dividend_43_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_43_out,
        dividend_42_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_42_out,
        dividend_41_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_41_out,
        dividend_40_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_40_out,
        dividend_39_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_39_out,
        dividend_38_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_38_out,
        dividend_37_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_37_out,
        dividend_36_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_36_out,
        dividend_35_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_35_out,
        dividend_34_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_34_out,
        dividend_33_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_33_out,
        dividend_32_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_32_out,
        dividend_31_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_31_out,
        dividend_30_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_30_out,
        dividend_29_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_29_out,
        dividend_28_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_28_out,
        dividend_27_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_27_out,
        dividend_26_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_26_out,
        dividend_25_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_25_out,
        dividend_24_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_24_out,
        dividend_23_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_23_out,
        dividend_22_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_22_out,
        dividend_21_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_21_out,
        dividend_20_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_20_out,
        dividend_19_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_19_out,
        dividend_18_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_18_out,
        dividend_17_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_17_out,
        dividend_16_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_16_out,
        dividend_15_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_15_out,
        dividend_14_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_14_out,
        dividend_13_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_13_out,
        dividend_12_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_12_out,
        dividend_11_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_11_out,
        dividend_10_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_10_out,
        dividend_9_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_9_out,
        dividend_8_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_8_out,
        dividend_7_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_7_out,
        dividend_6_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_6_out,
        dividend_5_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_5_out,
        dividend_4_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_4_out,
        dividend_3_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_3_out,
        dividend_2_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_2_out,
        dividend_1_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_1_out,
        dividend_reload => grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_dividend_out,
        dividend_143_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_143_out,
        dividend_143_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_143_out_ap_vld,
        dividend_142_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_142_out,
        dividend_142_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_142_out_ap_vld,
        dividend_141_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_141_out,
        dividend_141_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_141_out_ap_vld,
        dividend_140_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_140_out,
        dividend_140_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_140_out_ap_vld,
        dividend_139_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_139_out,
        dividend_139_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_139_out_ap_vld,
        dividend_138_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_138_out,
        dividend_138_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_138_out_ap_vld,
        dividend_137_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_137_out,
        dividend_137_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_137_out_ap_vld,
        dividend_136_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_136_out,
        dividend_136_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_136_out_ap_vld,
        dividend_135_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_135_out,
        dividend_135_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_135_out_ap_vld,
        dividend_134_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_134_out,
        dividend_134_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_134_out_ap_vld,
        dividend_133_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_133_out,
        dividend_133_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_133_out_ap_vld,
        dividend_132_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_132_out,
        dividend_132_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_132_out_ap_vld,
        dividend_131_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_131_out,
        dividend_131_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_131_out_ap_vld,
        dividend_130_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_130_out,
        dividend_130_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_130_out_ap_vld,
        dividend_129_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_129_out,
        dividend_129_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_129_out_ap_vld,
        dividend_128_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_128_out,
        dividend_128_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_128_out_ap_vld,
        dividend_127_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_127_out,
        dividend_127_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_127_out_ap_vld,
        dividend_126_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_126_out,
        dividend_126_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_126_out_ap_vld,
        dividend_125_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_125_out,
        dividend_125_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_125_out_ap_vld,
        dividend_124_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_124_out,
        dividend_124_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_124_out_ap_vld,
        dividend_123_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_123_out,
        dividend_123_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_123_out_ap_vld,
        dividend_122_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_122_out,
        dividend_122_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_122_out_ap_vld,
        dividend_121_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_121_out,
        dividend_121_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_121_out_ap_vld,
        dividend_120_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_120_out,
        dividend_120_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_120_out_ap_vld,
        dividend_119_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_119_out,
        dividend_119_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_119_out_ap_vld,
        dividend_118_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_118_out,
        dividend_118_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_118_out_ap_vld,
        dividend_117_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_117_out,
        dividend_117_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_117_out_ap_vld,
        dividend_116_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_116_out,
        dividend_116_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_116_out_ap_vld,
        dividend_115_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_115_out,
        dividend_115_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_115_out_ap_vld,
        dividend_114_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_114_out,
        dividend_114_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_114_out_ap_vld,
        dividend_113_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_113_out,
        dividend_113_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_113_out_ap_vld,
        dividend_112_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_112_out,
        dividend_112_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_112_out_ap_vld,
        dividend_111_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_111_out,
        dividend_111_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_111_out_ap_vld,
        dividend_110_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_110_out,
        dividend_110_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_110_out_ap_vld,
        dividend_109_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_109_out,
        dividend_109_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_109_out_ap_vld,
        dividend_108_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_108_out,
        dividend_108_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_108_out_ap_vld,
        dividend_107_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_107_out,
        dividend_107_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_107_out_ap_vld,
        dividend_106_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_106_out,
        dividend_106_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_106_out_ap_vld,
        dividend_105_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_105_out,
        dividend_105_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_105_out_ap_vld,
        dividend_104_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_104_out,
        dividend_104_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_104_out_ap_vld,
        dividend_103_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_103_out,
        dividend_103_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_103_out_ap_vld,
        dividend_102_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_102_out,
        dividend_102_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_102_out_ap_vld,
        dividend_101_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_101_out,
        dividend_101_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_101_out_ap_vld,
        dividend_100_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_100_out,
        dividend_100_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_100_out_ap_vld,
        dividend_99_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_99_out,
        dividend_99_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_99_out_ap_vld,
        dividend_98_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_98_out,
        dividend_98_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_98_out_ap_vld,
        dividend_97_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_97_out,
        dividend_97_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_97_out_ap_vld,
        dividend_48_out => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_48_out,
        dividend_48_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_48_out_ap_vld);

    grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590 : component crc24a_crc24a_Pipeline_VITIS_LOOP_45_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_start,
        ap_done => grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_done,
        ap_idle => grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_idle,
        ap_ready => grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_ready,
        dividend_48_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_48_out,
        dividend_97_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_97_out,
        dividend_98_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_98_out,
        dividend_99_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_99_out,
        dividend_100_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_100_out,
        dividend_101_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_101_out,
        dividend_102_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_102_out,
        dividend_103_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_103_out,
        dividend_104_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_104_out,
        dividend_105_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_105_out,
        dividend_106_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_106_out,
        dividend_107_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_107_out,
        dividend_108_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_108_out,
        dividend_109_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_109_out,
        dividend_110_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_110_out,
        dividend_111_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_111_out,
        dividend_112_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_112_out,
        dividend_113_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_113_out,
        dividend_114_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_114_out,
        dividend_115_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_115_out,
        dividend_116_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_116_out,
        dividend_117_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_117_out,
        dividend_118_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_118_out,
        dividend_119_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_119_out,
        dividend_120_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_120_out,
        dividend_121_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_121_out,
        dividend_122_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_122_out,
        dividend_123_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_123_out,
        dividend_124_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_124_out,
        dividend_125_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_125_out,
        dividend_126_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_126_out,
        dividend_127_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_127_out,
        dividend_128_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_128_out,
        dividend_129_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_129_out,
        dividend_130_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_130_out,
        dividend_131_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_131_out,
        dividend_132_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_132_out,
        dividend_133_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_133_out,
        dividend_134_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_134_out,
        dividend_135_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_135_out,
        dividend_136_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_136_out,
        dividend_137_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_137_out,
        dividend_138_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_138_out,
        dividend_139_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_139_out,
        dividend_140_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_140_out,
        dividend_141_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_141_out,
        dividend_142_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_142_out,
        dividend_143_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_143_out,
        startIdx_out => grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_startIdx_out,
        startIdx_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_startIdx_out_ap_vld,
        icmp_ln45_out => grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_icmp_ln45_out,
        icmp_ln45_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_icmp_ln45_out_ap_vld,
        ap_return => grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_return);

    grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644 : component crc24a_crc24a_Pipeline_VITIS_LOOP_49_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_start,
        ap_done => grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_done,
        ap_idle => grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_idle,
        ap_ready => grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_ready,
        p_address0 => grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_p_address0,
        p_ce0 => grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_p_ce0,
        p_we0 => grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_p_we0,
        p_d0 => grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_p_d0,
        dividend_48_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_48_out,
        dividend_97_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_97_out,
        dividend_98_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_98_out,
        dividend_99_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_99_out,
        dividend_100_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_100_out,
        dividend_101_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_101_out,
        dividend_102_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_102_out,
        dividend_103_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_103_out,
        dividend_104_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_104_out,
        dividend_105_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_105_out,
        dividend_106_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_106_out,
        dividend_107_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_107_out,
        dividend_108_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_108_out,
        dividend_109_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_109_out,
        dividend_110_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_110_out,
        dividend_111_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_111_out,
        dividend_112_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_112_out,
        dividend_113_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_113_out,
        dividend_114_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_114_out,
        dividend_115_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_115_out,
        dividend_116_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_116_out,
        dividend_117_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_117_out,
        dividend_118_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_118_out,
        dividend_119_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_119_out,
        startIdx_reload => startIdx_loc_fu_44,
        dividend_120_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_120_out,
        dividend_121_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_121_out,
        dividend_122_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_122_out,
        dividend_123_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_123_out,
        dividend_124_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_124_out,
        dividend_125_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_125_out,
        dividend_126_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_126_out,
        dividend_127_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_127_out,
        dividend_128_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_128_out,
        dividend_129_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_129_out,
        dividend_130_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_130_out,
        dividend_131_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_131_out,
        dividend_132_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_132_out,
        dividend_133_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_133_out,
        dividend_134_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_134_out,
        dividend_135_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_135_out,
        dividend_136_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_136_out,
        dividend_137_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_137_out,
        dividend_138_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_138_out,
        dividend_139_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_139_out,
        dividend_140_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_140_out,
        dividend_141_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_141_out,
        dividend_142_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_142_out,
        dividend_143_reload => grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_dividend_143_out,
        icmp_ln45_lcssa => and_ln45_reg_1989);

    grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699 : component crc24a_crc24a_Pipeline_VITIS_LOOP_60_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_start,
        ap_done => grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_done,
        ap_idle => grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_idle,
        ap_ready => grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_ready,
        c_TREADY => grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_c_TREADY,
        last_TREADY => grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_last_TREADY,
        p_address0 => grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_p_address0,
        p_ce0 => grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_p_ce0,
        p_q0 => p_q0,
        c_TDATA => grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_c_TDATA,
        c_TVALID => grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_c_TVALID,
        last_TDATA => grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_last_TDATA,
        last_TVALID => grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_last_TVALID);

    regslice_both_a_U : component crc24a_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => a_TDATA,
        vld_in => a_TVALID,
        ack_in => regslice_both_a_U_ack_in,
        data_out => a_TDATA_int_regslice,
        vld_out => a_TVALID_int_regslice,
        ack_out => a_TREADY_int_regslice,
        apdone_blk => regslice_both_a_U_apdone_blk);

    regslice_both_c_U : component crc24a_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_c_TDATA,
        vld_in => grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_c_TVALID,
        ack_in => c_TREADY_int_regslice,
        data_out => c_TDATA,
        vld_out => regslice_both_c_U_vld_out,
        ack_out => c_TREADY,
        apdone_blk => regslice_both_c_U_apdone_blk);

    regslice_both_last_U : component crc24a_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_last_TDATA,
        vld_in => grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_last_TVALID,
        ack_in => last_TREADY_int_regslice,
        data_out => last_TDATA,
        vld_out => regslice_both_last_U_vld_out,
        ack_out => last_TREADY,
        apdone_blk => regslice_both_last_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_ready = ap_const_logic_1)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_ready = ap_const_logic_1)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_ready = ap_const_logic_1)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_ready = ap_const_logic_1)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_ready = ap_const_logic_1)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                and_ln45_reg_1989 <= and_ln45_fu_1099_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_icmp_ln45_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                icmp_ln45_loc_fu_40 <= grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_icmp_ln45_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_startIdx_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                startIdx_loc_fu_44 <= grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_startIdx_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                targetBlock_reg_1981 <= grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_return;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state7, grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_done, grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_done, grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_done, grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_done, grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state12, regslice_both_c_U_apdone_blk, regslice_both_last_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if ((not(((regslice_both_last_U_apdone_blk = ap_const_logic_1) or (regslice_both_c_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    a_TREADY <= regslice_both_a_U_ack_in;

    a_TREADY_int_regslice_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_a_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            a_TREADY_int_regslice <= grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_a_TREADY;
        else 
            a_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    and_ln45_fu_1099_p2 <= (targetBlock_reg_1981 and icmp_ln45_loc_fu_40);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_done)
    begin
        if ((grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state12_blk_assign_proc : process(regslice_both_c_U_apdone_blk, regslice_both_last_U_apdone_blk)
    begin
        if (((regslice_both_last_U_apdone_blk = ap_const_logic_1) or (regslice_both_c_U_apdone_blk = ap_const_logic_1))) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_done)
    begin
        if ((grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_done)
    begin
        if ((grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_done)
    begin
        if ((grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_done)
    begin
        if ((grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state12_assign_proc : process(regslice_both_c_U_apdone_blk, regslice_both_last_U_apdone_blk)
    begin
                ap_block_state12 <= ((regslice_both_last_U_apdone_blk = ap_const_logic_1) or (regslice_both_c_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state12, regslice_both_c_U_apdone_blk, regslice_both_last_U_apdone_blk)
    begin
        if ((not(((regslice_both_last_U_apdone_blk = ap_const_logic_1) or (regslice_both_c_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state12, regslice_both_c_U_apdone_blk, regslice_both_last_U_apdone_blk)
    begin
        if ((not(((regslice_both_last_U_apdone_blk = ap_const_logic_1) or (regslice_both_c_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    c_TVALID <= regslice_both_c_U_vld_out;
    grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_start <= grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_start_reg;
    grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_start <= grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_start_reg;
    grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_start <= grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_start_reg;
    grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_start <= grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_start_reg;
    grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_start <= grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_start_reg;
    grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_c_TREADY <= (c_TREADY_int_regslice and ap_CS_fsm_state11);
    grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_last_TREADY <= (last_TREADY_int_regslice and ap_CS_fsm_state11);
    last_TVALID <= regslice_both_last_U_vld_out;

    p_address0_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_p_address0, grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_p_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_address0 <= grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_p_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            p_address0 <= grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_p_address0;
        else 
            p_address0 <= "XXXXX";
        end if; 
    end process;


    p_ce0_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_p_ce0, grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_p_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ce0 <= grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_p_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            p_ce0 <= grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_p_ce0;
        else 
            p_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_we0_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_p_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            p_we0 <= grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_p_we0;
        else 
            p_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
