$date
	Fri Jun 27 12:18:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_cpu $end
$var wire 32 ! rd2 [31:0] $end
$var wire 32 " rd1 [31:0] $end
$var wire 32 # pc [31:0] $end
$var wire 32 $ instr [31:0] $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$scope module imem_inst $end
$var wire 32 ' instr [31:0] $end
$var wire 32 ( addr [31:0] $end
$upscope $end
$scope module pc_inst $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var reg 32 ) pc_out [31:0] $end
$upscope $end
$scope module rf_inst $end
$var wire 1 % clk $end
$var wire 5 * rd [4:0] $end
$var wire 32 + rd1 [31:0] $end
$var wire 32 , rd2 [31:0] $end
$var wire 1 - reg_write $end
$var wire 5 . rs1 [4:0] $end
$var wire 5 / rs2 [4:0] $end
$var wire 1 & rst $end
$var wire 32 0 wd [31:0] $end
$var integer 32 1 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 1
b10111110111011111100101011111110 0
b10 /
b1 .
1-
b0 ,
b0 +
b11 *
b0 )
b0 (
b10010011 '
1&
0%
b10010011 $
b0 #
b0 "
b0 !
$end
#2000
0&
#5000
b100010011 $
b100010011 '
b100 #
b100 (
b100 )
1%
#10000
0%
#15000
b110010011 $
b110010011 '
b1000 #
b1000 (
b1000 )
1%
#20000
0%
#25000
b1000010011 $
b1000010011 '
b1100 #
b1100 (
b1100 )
1%
#30000
0%
#35000
bx $
bx '
b10000 #
b10000 (
b10000 )
1%
#40000
0%
#45000
b10100 #
b10100 (
b10100 )
1%
#50000
0%
#55000
b11000 #
b11000 (
b11000 )
1%
#60000
0%
#65000
b11100 #
b11100 (
b11100 )
1%
#70000
0%
#75000
b100000 #
b100000 (
b100000 )
1%
#80000
0%
#85000
b100100 #
b100100 (
b100100 )
1%
#90000
0%
#95000
b101000 #
b101000 (
b101000 )
1%
#100000
0%
#102000
