<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência ao ficheiro spi.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Referência ao ficheiro spi.h</div></div>
</div><!--header-->
<div class="contents">

<p><a href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h_source.html">Ir para o código fonte deste ficheiro.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ac52dbdf1f2bd4facea3c210e7d8dc65b" id="r_ac52dbdf1f2bd4facea3c210e7d8dc65b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ac52dbdf1f2bd4facea3c210e7d8dc65b">SPI_SSPCPSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:ac52dbdf1f2bd4facea3c210e7d8dc65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6401486e976b941aa989a4efce95c0f" id="r_ae6401486e976b941aa989a4efce95c0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ae6401486e976b941aa989a4efce95c0f">SPI_SSPCPSR_CPSDVSR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae6401486e976b941aa989a4efce95c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acce9d638f96ac6f02adbd21165405493" id="r_acce9d638f96ac6f02adbd21165405493"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#acce9d638f96ac6f02adbd21165405493">SPI_SSPCPSR_CPSDVSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:acce9d638f96ac6f02adbd21165405493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0afc93b32532a40770fa46b20abd269e" id="r_a0afc93b32532a40770fa46b20abd269e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a0afc93b32532a40770fa46b20abd269e">SPI_SSPCPSR_CPSDVSR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0afc93b32532a40770fa46b20abd269e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99260939df6330abca7d247622c31fd2" id="r_a99260939df6330abca7d247622c31fd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a99260939df6330abca7d247622c31fd2">SPI_SSPCPSR_CPSDVSR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a99260939df6330abca7d247622c31fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e475e2159aac7954874a5342addcb4" id="r_a26e475e2159aac7954874a5342addcb4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a26e475e2159aac7954874a5342addcb4">SPI_SSPCPSR_CPSDVSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a26e475e2159aac7954874a5342addcb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e54ae9c45b57edd65e27ec4ddcbd930" id="r_a5e54ae9c45b57edd65e27ec4ddcbd930"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a5e54ae9c45b57edd65e27ec4ddcbd930">SPI_SSPCPSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a5e54ae9c45b57edd65e27ec4ddcbd930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f7db1dfb69f728e68d0f9c145c550a1" id="r_a8f7db1dfb69f728e68d0f9c145c550a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a8f7db1dfb69f728e68d0f9c145c550a1">SPI_SSPCPSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a8f7db1dfb69f728e68d0f9c145c550a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30e3a7dd8bed26bddf6eb09f61aac117" id="r_a30e3a7dd8bed26bddf6eb09f61aac117"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a30e3a7dd8bed26bddf6eb09f61aac117">SPI_SSPCR0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a30e3a7dd8bed26bddf6eb09f61aac117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a156cf1bc1975b3791d6579bb20bf45c0" id="r_a156cf1bc1975b3791d6579bb20bf45c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a156cf1bc1975b3791d6579bb20bf45c0">SPI_SSPCR0_DSS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a156cf1bc1975b3791d6579bb20bf45c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63a0afe962c211b7a309201eb18693f2" id="r_a63a0afe962c211b7a309201eb18693f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a63a0afe962c211b7a309201eb18693f2">SPI_SSPCR0_DSS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a63a0afe962c211b7a309201eb18693f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50e1e67a01a8162371e905e9e1fa2c5b" id="r_a50e1e67a01a8162371e905e9e1fa2c5b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a50e1e67a01a8162371e905e9e1fa2c5b">SPI_SSPCR0_DSS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a50e1e67a01a8162371e905e9e1fa2c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9d014d9023591637204257c780adca" id="r_aba9d014d9023591637204257c780adca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aba9d014d9023591637204257c780adca">SPI_SSPCR0_DSS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aba9d014d9023591637204257c780adca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0dc725b10858c18622a28cb302b77a0" id="r_ad0dc725b10858c18622a28cb302b77a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ad0dc725b10858c18622a28cb302b77a0">SPI_SSPCR0_DSS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad0dc725b10858c18622a28cb302b77a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a066e41da0db8b54c14438c707f5b22a4" id="r_a066e41da0db8b54c14438c707f5b22a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a066e41da0db8b54c14438c707f5b22a4">SPI_SSPCR0_FRF_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a066e41da0db8b54c14438c707f5b22a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba096a6f0c6f947e8d82a9c4f5728ca9" id="r_aba096a6f0c6f947e8d82a9c4f5728ca9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aba096a6f0c6f947e8d82a9c4f5728ca9">SPI_SSPCR0_FRF_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:aba096a6f0c6f947e8d82a9c4f5728ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e737b7768b21a93745d0ca051079dce" id="r_a1e737b7768b21a93745d0ca051079dce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a1e737b7768b21a93745d0ca051079dce">SPI_SSPCR0_FRF_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a1e737b7768b21a93745d0ca051079dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c59baebad772381ee4476246ce5749a" id="r_a3c59baebad772381ee4476246ce5749a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a3c59baebad772381ee4476246ce5749a">SPI_SSPCR0_FRF_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a3c59baebad772381ee4476246ce5749a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0454080fd869fc97f9e73ae889a794fd" id="r_a0454080fd869fc97f9e73ae889a794fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a0454080fd869fc97f9e73ae889a794fd">SPI_SSPCR0_FRF_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0454080fd869fc97f9e73ae889a794fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b26bf8a65aac35ef3a8de4a719389eb" id="r_a1b26bf8a65aac35ef3a8de4a719389eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a1b26bf8a65aac35ef3a8de4a719389eb">SPI_SSPCR0_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="memdesc:a1b26bf8a65aac35ef3a8de4a719389eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyright (c) 2024 Raspberry Pi Ltd.  <br /></td></tr>
<tr class="separator:a1b26bf8a65aac35ef3a8de4a719389eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b407daafbce8105a185bc67a8b7504" id="r_aa4b407daafbce8105a185bc67a8b7504"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aa4b407daafbce8105a185bc67a8b7504">SPI_SSPCR0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aa4b407daafbce8105a185bc67a8b7504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a600939da3ceaea322edb133d2d5d4ccc" id="r_a600939da3ceaea322edb133d2d5d4ccc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a600939da3ceaea322edb133d2d5d4ccc">SPI_SSPCR0_SCR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a600939da3ceaea322edb133d2d5d4ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ad02163d408a46cbf6fbdd4d09234d" id="r_a26ad02163d408a46cbf6fbdd4d09234d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a26ad02163d408a46cbf6fbdd4d09234d">SPI_SSPCR0_SCR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ff00)</td></tr>
<tr class="separator:a26ad02163d408a46cbf6fbdd4d09234d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2aa663a7f213f731434c387f8db57a" id="r_abf2aa663a7f213f731434c387f8db57a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#abf2aa663a7f213f731434c387f8db57a">SPI_SSPCR0_SCR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:abf2aa663a7f213f731434c387f8db57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a094ec9d5fde99719a2eea90a2c70ee0c" id="r_a094ec9d5fde99719a2eea90a2c70ee0c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a094ec9d5fde99719a2eea90a2c70ee0c">SPI_SSPCR0_SCR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a094ec9d5fde99719a2eea90a2c70ee0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d08e2642bdbee12e39877b7c1e906f6" id="r_a6d08e2642bdbee12e39877b7c1e906f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a6d08e2642bdbee12e39877b7c1e906f6">SPI_SSPCR0_SCR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a6d08e2642bdbee12e39877b7c1e906f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a415ec32b96919fa3263dd68c62ad96fa" id="r_a415ec32b96919fa3263dd68c62ad96fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a415ec32b96919fa3263dd68c62ad96fa">SPI_SSPCR0_SPH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a415ec32b96919fa3263dd68c62ad96fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20076fa01387bf1c4afb2786b93ee656" id="r_a20076fa01387bf1c4afb2786b93ee656"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a20076fa01387bf1c4afb2786b93ee656">SPI_SSPCR0_SPH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a20076fa01387bf1c4afb2786b93ee656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fd105372758dc17f991271ca57ba9db" id="r_a7fd105372758dc17f991271ca57ba9db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a7fd105372758dc17f991271ca57ba9db">SPI_SSPCR0_SPH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a7fd105372758dc17f991271ca57ba9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a190b193dda95ab1cedd1202c67a59db6" id="r_a190b193dda95ab1cedd1202c67a59db6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a190b193dda95ab1cedd1202c67a59db6">SPI_SSPCR0_SPH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a190b193dda95ab1cedd1202c67a59db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a728131f1b2dcb9b50888d239c240213b" id="r_a728131f1b2dcb9b50888d239c240213b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a728131f1b2dcb9b50888d239c240213b">SPI_SSPCR0_SPH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a728131f1b2dcb9b50888d239c240213b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8966e87df28544f3d550243a865ef5c" id="r_aa8966e87df28544f3d550243a865ef5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aa8966e87df28544f3d550243a865ef5c">SPI_SSPCR0_SPO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa8966e87df28544f3d550243a865ef5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa080c9529ff56510560a582856d0cb2b" id="r_aa080c9529ff56510560a582856d0cb2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aa080c9529ff56510560a582856d0cb2b">SPI_SSPCR0_SPO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:aa080c9529ff56510560a582856d0cb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68307fd656fa2200d814e3bb5cb29da" id="r_ad68307fd656fa2200d814e3bb5cb29da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ad68307fd656fa2200d814e3bb5cb29da">SPI_SSPCR0_SPO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ad68307fd656fa2200d814e3bb5cb29da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76165d9ac14773550130b61b12c2030d" id="r_a76165d9ac14773550130b61b12c2030d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a76165d9ac14773550130b61b12c2030d">SPI_SSPCR0_SPO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a76165d9ac14773550130b61b12c2030d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c42d2ba7fb6c6793db08649d499c8c0" id="r_a6c42d2ba7fb6c6793db08649d499c8c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a6c42d2ba7fb6c6793db08649d499c8c0">SPI_SSPCR0_SPO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6c42d2ba7fb6c6793db08649d499c8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7248de251b0ea55d0c07dc2920dba3f" id="r_ad7248de251b0ea55d0c07dc2920dba3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ad7248de251b0ea55d0c07dc2920dba3f">SPI_SSPCR1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:ad7248de251b0ea55d0c07dc2920dba3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d3d43518007d8de1c99c20daef1888" id="r_af6d3d43518007d8de1c99c20daef1888"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#af6d3d43518007d8de1c99c20daef1888">SPI_SSPCR1_LBM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af6d3d43518007d8de1c99c20daef1888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab1f7decb826a0f6bdee57e4669b0c05" id="r_aab1f7decb826a0f6bdee57e4669b0c05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aab1f7decb826a0f6bdee57e4669b0c05">SPI_SSPCR1_LBM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aab1f7decb826a0f6bdee57e4669b0c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5664a24dd85e5c1fa32187266235f464" id="r_a5664a24dd85e5c1fa32187266235f464"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a5664a24dd85e5c1fa32187266235f464">SPI_SSPCR1_LBM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5664a24dd85e5c1fa32187266235f464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d9e3d172e0cb7a6abfdf2dd3f30c7ec" id="r_a4d9e3d172e0cb7a6abfdf2dd3f30c7ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a4d9e3d172e0cb7a6abfdf2dd3f30c7ec">SPI_SSPCR1_LBM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4d9e3d172e0cb7a6abfdf2dd3f30c7ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96a2ad4b2413b3cf3e3fd9959b51fcde" id="r_a96a2ad4b2413b3cf3e3fd9959b51fcde"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a96a2ad4b2413b3cf3e3fd9959b51fcde">SPI_SSPCR1_LBM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a96a2ad4b2413b3cf3e3fd9959b51fcde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a947e2f7f0cfc9cca3fa6c042931f12eb" id="r_a947e2f7f0cfc9cca3fa6c042931f12eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a947e2f7f0cfc9cca3fa6c042931f12eb">SPI_SSPCR1_MS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a947e2f7f0cfc9cca3fa6c042931f12eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a482bf09be5ca6734a34bf59f2ad8815f" id="r_a482bf09be5ca6734a34bf59f2ad8815f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a482bf09be5ca6734a34bf59f2ad8815f">SPI_SSPCR1_MS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a482bf09be5ca6734a34bf59f2ad8815f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba2a5d714ca07a69d0d84c6a8d4a9e72" id="r_aba2a5d714ca07a69d0d84c6a8d4a9e72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aba2a5d714ca07a69d0d84c6a8d4a9e72">SPI_SSPCR1_MS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aba2a5d714ca07a69d0d84c6a8d4a9e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dca84d2fbfb06fc2ab4166d1eb9b5b3" id="r_a5dca84d2fbfb06fc2ab4166d1eb9b5b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a5dca84d2fbfb06fc2ab4166d1eb9b5b3">SPI_SSPCR1_MS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a5dca84d2fbfb06fc2ab4166d1eb9b5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f32fa1ae1e59229da509c14b963d3fb" id="r_a3f32fa1ae1e59229da509c14b963d3fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a3f32fa1ae1e59229da509c14b963d3fb">SPI_SSPCR1_MS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3f32fa1ae1e59229da509c14b963d3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b0db50fcf1739e9d4cd5a10cf9fd7a9" id="r_a9b0db50fcf1739e9d4cd5a10cf9fd7a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a9b0db50fcf1739e9d4cd5a10cf9fd7a9">SPI_SSPCR1_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a9b0db50fcf1739e9d4cd5a10cf9fd7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a785d5b5e12f45080b4c9b66076e01049" id="r_a785d5b5e12f45080b4c9b66076e01049"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a785d5b5e12f45080b4c9b66076e01049">SPI_SSPCR1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a785d5b5e12f45080b4c9b66076e01049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8c1745169e340b955c573db1d28fff" id="r_add8c1745169e340b955c573db1d28fff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#add8c1745169e340b955c573db1d28fff">SPI_SSPCR1_SOD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:add8c1745169e340b955c573db1d28fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6901bca7e51c1d4fe0565a8351808141" id="r_a6901bca7e51c1d4fe0565a8351808141"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a6901bca7e51c1d4fe0565a8351808141">SPI_SSPCR1_SOD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a6901bca7e51c1d4fe0565a8351808141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac64bf72373a64bf30022add998d604b8" id="r_ac64bf72373a64bf30022add998d604b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ac64bf72373a64bf30022add998d604b8">SPI_SSPCR1_SOD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ac64bf72373a64bf30022add998d604b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9239179966eb884790fd1bd131346e6" id="r_ab9239179966eb884790fd1bd131346e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ab9239179966eb884790fd1bd131346e6">SPI_SSPCR1_SOD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ab9239179966eb884790fd1bd131346e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6bff93f69a3a993dd0cb0b705798327" id="r_af6bff93f69a3a993dd0cb0b705798327"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#af6bff93f69a3a993dd0cb0b705798327">SPI_SSPCR1_SOD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af6bff93f69a3a993dd0cb0b705798327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd23f6b96ef7e7923b02d8ed95736986" id="r_afd23f6b96ef7e7923b02d8ed95736986"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#afd23f6b96ef7e7923b02d8ed95736986">SPI_SSPCR1_SSE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afd23f6b96ef7e7923b02d8ed95736986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb58675d148f1081c910f91784a272c" id="r_a0eb58675d148f1081c910f91784a272c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a0eb58675d148f1081c910f91784a272c">SPI_SSPCR1_SSE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a0eb58675d148f1081c910f91784a272c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab667bf0402ae83e54d7cc6c4014707c8" id="r_ab667bf0402ae83e54d7cc6c4014707c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ab667bf0402ae83e54d7cc6c4014707c8">SPI_SSPCR1_SSE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ab667bf0402ae83e54d7cc6c4014707c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dacddf1c3c522be161207cf54199a9e" id="r_a8dacddf1c3c522be161207cf54199a9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a8dacddf1c3c522be161207cf54199a9e">SPI_SSPCR1_SSE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a8dacddf1c3c522be161207cf54199a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa394dfec998eb7bc4ef464f746330949" id="r_aa394dfec998eb7bc4ef464f746330949"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aa394dfec998eb7bc4ef464f746330949">SPI_SSPCR1_SSE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa394dfec998eb7bc4ef464f746330949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa98d3f7b4f71a0ac6f83910bd42e91bd" id="r_aa98d3f7b4f71a0ac6f83910bd42e91bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aa98d3f7b4f71a0ac6f83910bd42e91bd">SPI_SSPDMACR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td></tr>
<tr class="separator:aa98d3f7b4f71a0ac6f83910bd42e91bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a662bc0478fbc394be22d41e0a15a89db" id="r_a662bc0478fbc394be22d41e0a15a89db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a662bc0478fbc394be22d41e0a15a89db">SPI_SSPDMACR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000024)</td></tr>
<tr class="separator:a662bc0478fbc394be22d41e0a15a89db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaccb1bec4a5dba36e3f9c6c84f2796fa" id="r_aaccb1bec4a5dba36e3f9c6c84f2796fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aaccb1bec4a5dba36e3f9c6c84f2796fa">SPI_SSPDMACR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aaccb1bec4a5dba36e3f9c6c84f2796fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae95c448d03846cfc601ff41f4002cceb" id="r_ae95c448d03846cfc601ff41f4002cceb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ae95c448d03846cfc601ff41f4002cceb">SPI_SSPDMACR_RXDMAE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae95c448d03846cfc601ff41f4002cceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a06d3e57f4a5fb8f436feb0233e8db5" id="r_a2a06d3e57f4a5fb8f436feb0233e8db5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a2a06d3e57f4a5fb8f436feb0233e8db5">SPI_SSPDMACR_RXDMAE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a2a06d3e57f4a5fb8f436feb0233e8db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a067d3d488c09cee195e4013124459298" id="r_a067d3d488c09cee195e4013124459298"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a067d3d488c09cee195e4013124459298">SPI_SSPDMACR_RXDMAE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a067d3d488c09cee195e4013124459298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8004a6e63bf5d1de27410992d7eefcfb" id="r_a8004a6e63bf5d1de27410992d7eefcfb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a8004a6e63bf5d1de27410992d7eefcfb">SPI_SSPDMACR_RXDMAE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8004a6e63bf5d1de27410992d7eefcfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669cb15cdd967731e947d7118ca99fc2" id="r_a669cb15cdd967731e947d7118ca99fc2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a669cb15cdd967731e947d7118ca99fc2">SPI_SSPDMACR_RXDMAE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a669cb15cdd967731e947d7118ca99fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa90de4eb57965f54ebac1c4b6d5eeb25" id="r_aa90de4eb57965f54ebac1c4b6d5eeb25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aa90de4eb57965f54ebac1c4b6d5eeb25">SPI_SSPDMACR_TXDMAE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa90de4eb57965f54ebac1c4b6d5eeb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1bfd058e552b15b2104b3725b995dac" id="r_ad1bfd058e552b15b2104b3725b995dac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ad1bfd058e552b15b2104b3725b995dac">SPI_SSPDMACR_TXDMAE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ad1bfd058e552b15b2104b3725b995dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d79043af5b21c6d7ed0a92782df0f6" id="r_a65d79043af5b21c6d7ed0a92782df0f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a65d79043af5b21c6d7ed0a92782df0f6">SPI_SSPDMACR_TXDMAE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a65d79043af5b21c6d7ed0a92782df0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7303e477d571a898004b9b7d5d36398" id="r_af7303e477d571a898004b9b7d5d36398"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#af7303e477d571a898004b9b7d5d36398">SPI_SSPDMACR_TXDMAE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:af7303e477d571a898004b9b7d5d36398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2068edde6543687631c8658cc78bed0" id="r_ae2068edde6543687631c8658cc78bed0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ae2068edde6543687631c8658cc78bed0">SPI_SSPDMACR_TXDMAE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae2068edde6543687631c8658cc78bed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d4c78c61bdc3c2419f604add0dfdcce" id="r_a0d4c78c61bdc3c2419f604add0dfdcce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a0d4c78c61bdc3c2419f604add0dfdcce">SPI_SSPDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a0d4c78c61bdc3c2419f604add0dfdcce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71496904aff41d7a2fbb731ec4562df0" id="r_a71496904aff41d7a2fbb731ec4562df0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a71496904aff41d7a2fbb731ec4562df0">SPI_SSPDR_DATA_ACCESS</a>&#160;&#160;&#160;&quot;RWF&quot;</td></tr>
<tr class="separator:a71496904aff41d7a2fbb731ec4562df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9903ad0068dd8acb6bf7ec08fac6ad" id="r_a3b9903ad0068dd8acb6bf7ec08fac6ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a3b9903ad0068dd8acb6bf7ec08fac6ad">SPI_SSPDR_DATA_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a3b9903ad0068dd8acb6bf7ec08fac6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab28f1821338c7f5dc39eff91c8aff3f9" id="r_ab28f1821338c7f5dc39eff91c8aff3f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ab28f1821338c7f5dc39eff91c8aff3f9">SPI_SSPDR_DATA_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab28f1821338c7f5dc39eff91c8aff3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7296a6cb2cd65d6d5f1b535b85aa7a1c" id="r_a7296a6cb2cd65d6d5f1b535b85aa7a1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a7296a6cb2cd65d6d5f1b535b85aa7a1c">SPI_SSPDR_DATA_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a7296a6cb2cd65d6d5f1b535b85aa7a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbad166510b07e270192e10c6f44e445" id="r_acbad166510b07e270192e10c6f44e445"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#acbad166510b07e270192e10c6f44e445">SPI_SSPDR_DATA_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:acbad166510b07e270192e10c6f44e445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff0a3f4eae8ccb24e6327b6365fb515" id="r_a9ff0a3f4eae8ccb24e6327b6365fb515"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a9ff0a3f4eae8ccb24e6327b6365fb515">SPI_SSPDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a9ff0a3f4eae8ccb24e6327b6365fb515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72eec404847c09351552260b93adaf7a" id="r_a72eec404847c09351552260b93adaf7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a72eec404847c09351552260b93adaf7a">SPI_SSPDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a72eec404847c09351552260b93adaf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1ec2d57d13cfda80c11e756cde02da" id="r_afe1ec2d57d13cfda80c11e756cde02da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#afe1ec2d57d13cfda80c11e756cde02da">SPI_SSPICR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td></tr>
<tr class="separator:afe1ec2d57d13cfda80c11e756cde02da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d08a9690da933aeaeb328313a69dca1" id="r_a3d08a9690da933aeaeb328313a69dca1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a3d08a9690da933aeaeb328313a69dca1">SPI_SSPICR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a3d08a9690da933aeaeb328313a69dca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ba304cd303c6a7e71bd6d4643c719d" id="r_ac0ba304cd303c6a7e71bd6d4643c719d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ac0ba304cd303c6a7e71bd6d4643c719d">SPI_SSPICR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ac0ba304cd303c6a7e71bd6d4643c719d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3453a5abbdb926727fb1655e40ea8257" id="r_a3453a5abbdb926727fb1655e40ea8257"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a3453a5abbdb926727fb1655e40ea8257">SPI_SSPICR_RORIC_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a3453a5abbdb926727fb1655e40ea8257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0831535537e998450e07e5a7e0db5894" id="r_a0831535537e998450e07e5a7e0db5894"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a0831535537e998450e07e5a7e0db5894">SPI_SSPICR_RORIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a0831535537e998450e07e5a7e0db5894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b1b4f38629d466a24b28de9d450604" id="r_a63b1b4f38629d466a24b28de9d450604"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a63b1b4f38629d466a24b28de9d450604">SPI_SSPICR_RORIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a63b1b4f38629d466a24b28de9d450604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d67425e2de2e7abb4d8a6eea7d54403" id="r_a4d67425e2de2e7abb4d8a6eea7d54403"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a4d67425e2de2e7abb4d8a6eea7d54403">SPI_SSPICR_RORIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4d67425e2de2e7abb4d8a6eea7d54403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7269074aa3e08aa70ead6f10d7a6b92" id="r_ad7269074aa3e08aa70ead6f10d7a6b92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ad7269074aa3e08aa70ead6f10d7a6b92">SPI_SSPICR_RORIC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad7269074aa3e08aa70ead6f10d7a6b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8eac4688879c63b0c859078d7801b81" id="r_ac8eac4688879c63b0c859078d7801b81"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ac8eac4688879c63b0c859078d7801b81">SPI_SSPICR_RTIC_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:ac8eac4688879c63b0c859078d7801b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a239fb940b106705203db32e3e907922c" id="r_a239fb940b106705203db32e3e907922c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a239fb940b106705203db32e3e907922c">SPI_SSPICR_RTIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a239fb940b106705203db32e3e907922c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada5cfac2f07a3cfc1d2894c4f36f88a4" id="r_ada5cfac2f07a3cfc1d2894c4f36f88a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ada5cfac2f07a3cfc1d2894c4f36f88a4">SPI_SSPICR_RTIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ada5cfac2f07a3cfc1d2894c4f36f88a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ced1aa5aa3e7d7184c54d4e981328ba" id="r_a5ced1aa5aa3e7d7184c54d4e981328ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a5ced1aa5aa3e7d7184c54d4e981328ba">SPI_SSPICR_RTIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a5ced1aa5aa3e7d7184c54d4e981328ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a85da5e3f5da4268eacc25cd7d6084" id="r_a88a85da5e3f5da4268eacc25cd7d6084"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a88a85da5e3f5da4268eacc25cd7d6084">SPI_SSPICR_RTIC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a88a85da5e3f5da4268eacc25cd7d6084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab1f4930e5b08d57f4a0c8bbb13ce95" id="r_a5ab1f4930e5b08d57f4a0c8bbb13ce95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a5ab1f4930e5b08d57f4a0c8bbb13ce95">SPI_SSPIMSC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a5ab1f4930e5b08d57f4a0c8bbb13ce95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af533dcede5742796bfcf822ba4a82adf" id="r_af533dcede5742796bfcf822ba4a82adf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#af533dcede5742796bfcf822ba4a82adf">SPI_SSPIMSC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td></tr>
<tr class="separator:af533dcede5742796bfcf822ba4a82adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e1b732241e05929af852fe91828eb7" id="r_a44e1b732241e05929af852fe91828eb7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a44e1b732241e05929af852fe91828eb7">SPI_SSPIMSC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a44e1b732241e05929af852fe91828eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c396575a8bb86457ec5e2a2ae5187a" id="r_a65c396575a8bb86457ec5e2a2ae5187a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a65c396575a8bb86457ec5e2a2ae5187a">SPI_SSPIMSC_RORIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a65c396575a8bb86457ec5e2a2ae5187a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23faf68aaad7c86a2ad9fa5369d6e77a" id="r_a23faf68aaad7c86a2ad9fa5369d6e77a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a23faf68aaad7c86a2ad9fa5369d6e77a">SPI_SSPIMSC_RORIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a23faf68aaad7c86a2ad9fa5369d6e77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6bfaaf632c38cd45e9a98949cf54d22" id="r_aa6bfaaf632c38cd45e9a98949cf54d22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aa6bfaaf632c38cd45e9a98949cf54d22">SPI_SSPIMSC_RORIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa6bfaaf632c38cd45e9a98949cf54d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14e1d18a73dd807525b7c9d8ab191f36" id="r_a14e1d18a73dd807525b7c9d8ab191f36"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a14e1d18a73dd807525b7c9d8ab191f36">SPI_SSPIMSC_RORIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a14e1d18a73dd807525b7c9d8ab191f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9df0489566ae0a8dc40a0db1d25c1a5" id="r_aa9df0489566ae0a8dc40a0db1d25c1a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aa9df0489566ae0a8dc40a0db1d25c1a5">SPI_SSPIMSC_RORIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa9df0489566ae0a8dc40a0db1d25c1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cc555fff5c59c72f935e8cf171cd5a8" id="r_a4cc555fff5c59c72f935e8cf171cd5a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a4cc555fff5c59c72f935e8cf171cd5a8">SPI_SSPIMSC_RTIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4cc555fff5c59c72f935e8cf171cd5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76308cf6d5ed8f1a38bbca3cc2d9ae40" id="r_a76308cf6d5ed8f1a38bbca3cc2d9ae40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a76308cf6d5ed8f1a38bbca3cc2d9ae40">SPI_SSPIMSC_RTIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a76308cf6d5ed8f1a38bbca3cc2d9ae40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab787d251fd9d2d3299af7433871f0e2b" id="r_ab787d251fd9d2d3299af7433871f0e2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ab787d251fd9d2d3299af7433871f0e2b">SPI_SSPIMSC_RTIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ab787d251fd9d2d3299af7433871f0e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67d2583c1e9edb0f5766a17704f324c" id="r_ac67d2583c1e9edb0f5766a17704f324c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ac67d2583c1e9edb0f5766a17704f324c">SPI_SSPIMSC_RTIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ac67d2583c1e9edb0f5766a17704f324c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ab2d5c5b5312ed75e06100c5d9550c5" id="r_a3ab2d5c5b5312ed75e06100c5d9550c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a3ab2d5c5b5312ed75e06100c5d9550c5">SPI_SSPIMSC_RTIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3ab2d5c5b5312ed75e06100c5d9550c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac84c5996695df1d16e7b88fe40a0afef" id="r_ac84c5996695df1d16e7b88fe40a0afef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ac84c5996695df1d16e7b88fe40a0afef">SPI_SSPIMSC_RXIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac84c5996695df1d16e7b88fe40a0afef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8cf534aa15114ed76936b16d71a49f" id="r_a6d8cf534aa15114ed76936b16d71a49f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a6d8cf534aa15114ed76936b16d71a49f">SPI_SSPIMSC_RXIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a6d8cf534aa15114ed76936b16d71a49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c728de5de6fbf8f714f1c13c2dd3739" id="r_a4c728de5de6fbf8f714f1c13c2dd3739"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a4c728de5de6fbf8f714f1c13c2dd3739">SPI_SSPIMSC_RXIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a4c728de5de6fbf8f714f1c13c2dd3739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d451f738bbb9706f5cbe984eb3f261c" id="r_a8d451f738bbb9706f5cbe984eb3f261c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a8d451f738bbb9706f5cbe984eb3f261c">SPI_SSPIMSC_RXIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a8d451f738bbb9706f5cbe984eb3f261c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a642c917317ecf4de11cc080e76f8d8ee" id="r_a642c917317ecf4de11cc080e76f8d8ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a642c917317ecf4de11cc080e76f8d8ee">SPI_SSPIMSC_RXIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a642c917317ecf4de11cc080e76f8d8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f493c064cdab79f71b2594a4a8cee6c" id="r_a6f493c064cdab79f71b2594a4a8cee6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a6f493c064cdab79f71b2594a4a8cee6c">SPI_SSPIMSC_TXIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6f493c064cdab79f71b2594a4a8cee6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca71bcaa36cbe30830f91ee23aac76b5" id="r_aca71bcaa36cbe30830f91ee23aac76b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aca71bcaa36cbe30830f91ee23aac76b5">SPI_SSPIMSC_TXIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:aca71bcaa36cbe30830f91ee23aac76b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae637a294f70cf346afc29f404b99b3e8" id="r_ae637a294f70cf346afc29f404b99b3e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ae637a294f70cf346afc29f404b99b3e8">SPI_SSPIMSC_TXIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ae637a294f70cf346afc29f404b99b3e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41eac9a5cfcc62754cd3436b7dad4055" id="r_a41eac9a5cfcc62754cd3436b7dad4055"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a41eac9a5cfcc62754cd3436b7dad4055">SPI_SSPIMSC_TXIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a41eac9a5cfcc62754cd3436b7dad4055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b9738fa54bf187f6d0604c510b9758" id="r_aa4b9738fa54bf187f6d0604c510b9758"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aa4b9738fa54bf187f6d0604c510b9758">SPI_SSPIMSC_TXIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa4b9738fa54bf187f6d0604c510b9758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64e2c8a02ddb6a00e5d2a8d3019d24c7" id="r_a64e2c8a02ddb6a00e5d2a8d3019d24c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a64e2c8a02ddb6a00e5d2a8d3019d24c7">SPI_SSPMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a64e2c8a02ddb6a00e5d2a8d3019d24c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea838ee5b783873a3440bd5ce353fbac" id="r_aea838ee5b783873a3440bd5ce353fbac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aea838ee5b783873a3440bd5ce353fbac">SPI_SSPMIS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001c)</td></tr>
<tr class="separator:aea838ee5b783873a3440bd5ce353fbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c4b1be6ee15649bde8d2f6325e0f2fc" id="r_a3c4b1be6ee15649bde8d2f6325e0f2fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a3c4b1be6ee15649bde8d2f6325e0f2fc">SPI_SSPMIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3c4b1be6ee15649bde8d2f6325e0f2fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae19925758831b2a6316be244a2b2aa27" id="r_ae19925758831b2a6316be244a2b2aa27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ae19925758831b2a6316be244a2b2aa27">SPI_SSPMIS_RORMIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae19925758831b2a6316be244a2b2aa27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6dd648eb0936e102de2264317e95a7" id="r_a6a6dd648eb0936e102de2264317e95a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a6a6dd648eb0936e102de2264317e95a7">SPI_SSPMIS_RORMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a6a6dd648eb0936e102de2264317e95a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee925084572841a6a8ec9d0a2f297a79" id="r_aee925084572841a6a8ec9d0a2f297a79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aee925084572841a6a8ec9d0a2f297a79">SPI_SSPMIS_RORMIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aee925084572841a6a8ec9d0a2f297a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf378ac45b804faf7826a65aa85499bd" id="r_aaf378ac45b804faf7826a65aa85499bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aaf378ac45b804faf7826a65aa85499bd">SPI_SSPMIS_RORMIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aaf378ac45b804faf7826a65aa85499bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0fdb413d72046ab086c9ea45eb572a0" id="r_ae0fdb413d72046ab086c9ea45eb572a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ae0fdb413d72046ab086c9ea45eb572a0">SPI_SSPMIS_RORMIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae0fdb413d72046ab086c9ea45eb572a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8fdd7d207dc1286c4d1a79c545d5f2" id="r_a1b8fdd7d207dc1286c4d1a79c545d5f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a1b8fdd7d207dc1286c4d1a79c545d5f2">SPI_SSPMIS_RTMIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1b8fdd7d207dc1286c4d1a79c545d5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53cc9e9745810a386a1edca1e3ac4f8e" id="r_a53cc9e9745810a386a1edca1e3ac4f8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a53cc9e9745810a386a1edca1e3ac4f8e">SPI_SSPMIS_RTMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a53cc9e9745810a386a1edca1e3ac4f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f0336089b96653671a99009419a2ae1" id="r_a8f0336089b96653671a99009419a2ae1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a8f0336089b96653671a99009419a2ae1">SPI_SSPMIS_RTMIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a8f0336089b96653671a99009419a2ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fde01fef125653022e5595d9388a518" id="r_a7fde01fef125653022e5595d9388a518"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a7fde01fef125653022e5595d9388a518">SPI_SSPMIS_RTMIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a7fde01fef125653022e5595d9388a518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09f3fac2729c1eaabb69702e39588667" id="r_a09f3fac2729c1eaabb69702e39588667"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a09f3fac2729c1eaabb69702e39588667">SPI_SSPMIS_RTMIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a09f3fac2729c1eaabb69702e39588667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1efc49b43d80c8f50d24c59e28a66efd" id="r_a1efc49b43d80c8f50d24c59e28a66efd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a1efc49b43d80c8f50d24c59e28a66efd">SPI_SSPMIS_RXMIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1efc49b43d80c8f50d24c59e28a66efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a712c72679c9027a03d53ac3aad3b4ea8" id="r_a712c72679c9027a03d53ac3aad3b4ea8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a712c72679c9027a03d53ac3aad3b4ea8">SPI_SSPMIS_RXMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a712c72679c9027a03d53ac3aad3b4ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4e2762f6c36848897e626af7451550b" id="r_ac4e2762f6c36848897e626af7451550b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ac4e2762f6c36848897e626af7451550b">SPI_SSPMIS_RXMIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ac4e2762f6c36848897e626af7451550b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d63461b23847410eaa6701df2e1e36d" id="r_a8d63461b23847410eaa6701df2e1e36d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a8d63461b23847410eaa6701df2e1e36d">SPI_SSPMIS_RXMIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a8d63461b23847410eaa6701df2e1e36d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a847268ea0bb0b955c0d2061352359e79" id="r_a847268ea0bb0b955c0d2061352359e79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a847268ea0bb0b955c0d2061352359e79">SPI_SSPMIS_RXMIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a847268ea0bb0b955c0d2061352359e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b79abd09dde70c4ad2141cc60c14a9a" id="r_a7b79abd09dde70c4ad2141cc60c14a9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a7b79abd09dde70c4ad2141cc60c14a9a">SPI_SSPMIS_TXMIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a7b79abd09dde70c4ad2141cc60c14a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76169de83e3fd19f63b4048bc22c7bf0" id="r_a76169de83e3fd19f63b4048bc22c7bf0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a76169de83e3fd19f63b4048bc22c7bf0">SPI_SSPMIS_TXMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a76169de83e3fd19f63b4048bc22c7bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae62c0bd174fa7d8810b9df58b59ea7a8" id="r_ae62c0bd174fa7d8810b9df58b59ea7a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ae62c0bd174fa7d8810b9df58b59ea7a8">SPI_SSPMIS_TXMIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ae62c0bd174fa7d8810b9df58b59ea7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0ca89d7ea285e60a7a6ef278cad1dbc" id="r_ab0ca89d7ea285e60a7a6ef278cad1dbc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ab0ca89d7ea285e60a7a6ef278cad1dbc">SPI_SSPMIS_TXMIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ab0ca89d7ea285e60a7a6ef278cad1dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c0b6b1e3a0f6d0ed1978d2cbde75fc" id="r_aa7c0b6b1e3a0f6d0ed1978d2cbde75fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aa7c0b6b1e3a0f6d0ed1978d2cbde75fc">SPI_SSPMIS_TXMIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa7c0b6b1e3a0f6d0ed1978d2cbde75fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eaf71979e79f7312158b51cf5901c01" id="r_a8eaf71979e79f7312158b51cf5901c01"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a8eaf71979e79f7312158b51cf5901c01">SPI_SSPPCELLID0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a8eaf71979e79f7312158b51cf5901c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad809d3b2520992786d40b2636c959182" id="r_ad809d3b2520992786d40b2636c959182"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ad809d3b2520992786d40b2636c959182">SPI_SSPPCELLID0_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:ad809d3b2520992786d40b2636c959182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d628640f2f8d07aab9a4a9cc3e69085" id="r_a8d628640f2f8d07aab9a4a9cc3e69085"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a8d628640f2f8d07aab9a4a9cc3e69085">SPI_SSPPCELLID0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000d)</td></tr>
<tr class="separator:a8d628640f2f8d07aab9a4a9cc3e69085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a831a33dfd37a8a40c4e669f939b83d70" id="r_a831a33dfd37a8a40c4e669f939b83d70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a831a33dfd37a8a40c4e669f939b83d70">SPI_SSPPCELLID0_SSPPCELLID0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a831a33dfd37a8a40c4e669f939b83d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee196ca0085a2eb343c32eeed184be50" id="r_aee196ca0085a2eb343c32eeed184be50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aee196ca0085a2eb343c32eeed184be50">SPI_SSPPCELLID0_SSPPCELLID0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:aee196ca0085a2eb343c32eeed184be50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fcc15692ea104f2360c77baf1343773" id="r_a6fcc15692ea104f2360c77baf1343773"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a6fcc15692ea104f2360c77baf1343773">SPI_SSPPCELLID0_SSPPCELLID0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6fcc15692ea104f2360c77baf1343773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51e1d7f140fa3ee7f508c43eed615b7a" id="r_a51e1d7f140fa3ee7f508c43eed615b7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a51e1d7f140fa3ee7f508c43eed615b7a">SPI_SSPPCELLID0_SSPPCELLID0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a51e1d7f140fa3ee7f508c43eed615b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb3b38618c901a4dc10beff7e8954fab" id="r_afb3b38618c901a4dc10beff7e8954fab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#afb3b38618c901a4dc10beff7e8954fab">SPI_SSPPCELLID0_SSPPCELLID0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0d)</td></tr>
<tr class="separator:afb3b38618c901a4dc10beff7e8954fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80bbb3d6341491335ae5800e319c5bc5" id="r_a80bbb3d6341491335ae5800e319c5bc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a80bbb3d6341491335ae5800e319c5bc5">SPI_SSPPCELLID1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a80bbb3d6341491335ae5800e319c5bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88061fb84819a9661cd3331345217e1c" id="r_a88061fb84819a9661cd3331345217e1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a88061fb84819a9661cd3331345217e1c">SPI_SSPPCELLID1_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff4)</td></tr>
<tr class="separator:a88061fb84819a9661cd3331345217e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84777bf16d7937b6ff40813b72799239" id="r_a84777bf16d7937b6ff40813b72799239"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a84777bf16d7937b6ff40813b72799239">SPI_SSPPCELLID1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td></tr>
<tr class="separator:a84777bf16d7937b6ff40813b72799239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36dbee36387e08688542ab5fd31efe79" id="r_a36dbee36387e08688542ab5fd31efe79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a36dbee36387e08688542ab5fd31efe79">SPI_SSPPCELLID1_SSPPCELLID1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a36dbee36387e08688542ab5fd31efe79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae40e92fe83288a434f3afafbe23f752" id="r_aae40e92fe83288a434f3afafbe23f752"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aae40e92fe83288a434f3afafbe23f752">SPI_SSPPCELLID1_SSPPCELLID1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:aae40e92fe83288a434f3afafbe23f752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0b721a2a55cc3472813462cfba07e2f" id="r_ad0b721a2a55cc3472813462cfba07e2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ad0b721a2a55cc3472813462cfba07e2f">SPI_SSPPCELLID1_SSPPCELLID1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad0b721a2a55cc3472813462cfba07e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebacd8d9c440dd4a81927c9195dca6f" id="r_a7ebacd8d9c440dd4a81927c9195dca6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a7ebacd8d9c440dd4a81927c9195dca6f">SPI_SSPPCELLID1_SSPPCELLID1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a7ebacd8d9c440dd4a81927c9195dca6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dc4182219792d56041588f842250a7c" id="r_a8dc4182219792d56041588f842250a7c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a8dc4182219792d56041588f842250a7c">SPI_SSPPCELLID1_SSPPCELLID1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xf0)</td></tr>
<tr class="separator:a8dc4182219792d56041588f842250a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae56ef2b9660d2ab0c1db18ed87098b73" id="r_ae56ef2b9660d2ab0c1db18ed87098b73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ae56ef2b9660d2ab0c1db18ed87098b73">SPI_SSPPCELLID2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:ae56ef2b9660d2ab0c1db18ed87098b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8180cfe84cd3ce1314eea029c933fc3" id="r_ae8180cfe84cd3ce1314eea029c933fc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ae8180cfe84cd3ce1314eea029c933fc3">SPI_SSPPCELLID2_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff8)</td></tr>
<tr class="separator:ae8180cfe84cd3ce1314eea029c933fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30008458d0ea566ae3d97372fd39dac1" id="r_a30008458d0ea566ae3d97372fd39dac1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a30008458d0ea566ae3d97372fd39dac1">SPI_SSPPCELLID2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000005)</td></tr>
<tr class="separator:a30008458d0ea566ae3d97372fd39dac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bebbc0d8ef6dcfb23ee69a948330b3f" id="r_a8bebbc0d8ef6dcfb23ee69a948330b3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a8bebbc0d8ef6dcfb23ee69a948330b3f">SPI_SSPPCELLID2_SSPPCELLID2_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8bebbc0d8ef6dcfb23ee69a948330b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af177221e31d733ebab13938a7707339d" id="r_af177221e31d733ebab13938a7707339d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#af177221e31d733ebab13938a7707339d">SPI_SSPPCELLID2_SSPPCELLID2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:af177221e31d733ebab13938a7707339d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb09299e9abe771afe10efcf7040f64f" id="r_aeb09299e9abe771afe10efcf7040f64f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aeb09299e9abe771afe10efcf7040f64f">SPI_SSPPCELLID2_SSPPCELLID2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aeb09299e9abe771afe10efcf7040f64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353eca77e47ddf25b16809c8e4f47933" id="r_a353eca77e47ddf25b16809c8e4f47933"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a353eca77e47ddf25b16809c8e4f47933">SPI_SSPPCELLID2_SSPPCELLID2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a353eca77e47ddf25b16809c8e4f47933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c416f3c2e858b3775cd3f1db4b67a0" id="r_af1c416f3c2e858b3775cd3f1db4b67a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#af1c416f3c2e858b3775cd3f1db4b67a0">SPI_SSPPCELLID2_SSPPCELLID2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td></tr>
<tr class="separator:af1c416f3c2e858b3775cd3f1db4b67a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceda1d80ca9533951facb78d5ea57216" id="r_aceda1d80ca9533951facb78d5ea57216"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aceda1d80ca9533951facb78d5ea57216">SPI_SSPPCELLID3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:aceda1d80ca9533951facb78d5ea57216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c0b14bc84489e883fa92568786e28c8" id="r_a6c0b14bc84489e883fa92568786e28c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a6c0b14bc84489e883fa92568786e28c8">SPI_SSPPCELLID3_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ffc)</td></tr>
<tr class="separator:a6c0b14bc84489e883fa92568786e28c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c5b49644f7bd6fd4cd3dc61173b701" id="r_af9c5b49644f7bd6fd4cd3dc61173b701"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#af9c5b49644f7bd6fd4cd3dc61173b701">SPI_SSPPCELLID3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b1)</td></tr>
<tr class="separator:af9c5b49644f7bd6fd4cd3dc61173b701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a290f3ead2298ea4084569755b955bfa1" id="r_a290f3ead2298ea4084569755b955bfa1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a290f3ead2298ea4084569755b955bfa1">SPI_SSPPCELLID3_SSPPCELLID3_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a290f3ead2298ea4084569755b955bfa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ba672ddf0b30625aef09d8b6ee1731" id="r_a71ba672ddf0b30625aef09d8b6ee1731"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a71ba672ddf0b30625aef09d8b6ee1731">SPI_SSPPCELLID3_SSPPCELLID3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a71ba672ddf0b30625aef09d8b6ee1731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1369723ce950a355476a3de83303ea36" id="r_a1369723ce950a355476a3de83303ea36"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a1369723ce950a355476a3de83303ea36">SPI_SSPPCELLID3_SSPPCELLID3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1369723ce950a355476a3de83303ea36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f866d1fc88b7057504a1a14d5460e6f" id="r_a3f866d1fc88b7057504a1a14d5460e6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a3f866d1fc88b7057504a1a14d5460e6f">SPI_SSPPCELLID3_SSPPCELLID3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a3f866d1fc88b7057504a1a14d5460e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adecce77dc5ba556457da7f109501f1f6" id="r_adecce77dc5ba556457da7f109501f1f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#adecce77dc5ba556457da7f109501f1f6">SPI_SSPPCELLID3_SSPPCELLID3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xb1)</td></tr>
<tr class="separator:adecce77dc5ba556457da7f109501f1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826df7244f317d4ecf19b4250270ac3d" id="r_a826df7244f317d4ecf19b4250270ac3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a826df7244f317d4ecf19b4250270ac3d">SPI_SSPPERIPHID0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a826df7244f317d4ecf19b4250270ac3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad31b057b774a7f4325561c6021ce8432" id="r_ad31b057b774a7f4325561c6021ce8432"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ad31b057b774a7f4325561c6021ce8432">SPI_SSPPERIPHID0_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fe0)</td></tr>
<tr class="separator:ad31b057b774a7f4325561c6021ce8432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a665cee404d245f934e5a927d8a489260" id="r_a665cee404d245f934e5a927d8a489260"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a665cee404d245f934e5a927d8a489260">SPI_SSPPERIPHID0_PARTNUMBER0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a665cee404d245f934e5a927d8a489260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e3f0c6de7b978d47286ac2a6caadb4b" id="r_a1e3f0c6de7b978d47286ac2a6caadb4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a1e3f0c6de7b978d47286ac2a6caadb4b">SPI_SSPPERIPHID0_PARTNUMBER0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a1e3f0c6de7b978d47286ac2a6caadb4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6badf16f04cae02b5e428cdd5de7d7b8" id="r_a6badf16f04cae02b5e428cdd5de7d7b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a6badf16f04cae02b5e428cdd5de7d7b8">SPI_SSPPERIPHID0_PARTNUMBER0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6badf16f04cae02b5e428cdd5de7d7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46c5cb629b6fc39e73afbe93e605275c" id="r_a46c5cb629b6fc39e73afbe93e605275c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a46c5cb629b6fc39e73afbe93e605275c">SPI_SSPPERIPHID0_PARTNUMBER0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a46c5cb629b6fc39e73afbe93e605275c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57faa0738f1d3f8b34a90275f92d8dfc" id="r_a57faa0738f1d3f8b34a90275f92d8dfc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a57faa0738f1d3f8b34a90275f92d8dfc">SPI_SSPPERIPHID0_PARTNUMBER0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x22)</td></tr>
<tr class="separator:a57faa0738f1d3f8b34a90275f92d8dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc080367c501450c39c734a24d86294b" id="r_afc080367c501450c39c734a24d86294b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#afc080367c501450c39c734a24d86294b">SPI_SSPPERIPHID0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000022)</td></tr>
<tr class="separator:afc080367c501450c39c734a24d86294b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dc2b2c0693d2cd76cdf32a9376fe68d" id="r_a9dc2b2c0693d2cd76cdf32a9376fe68d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a9dc2b2c0693d2cd76cdf32a9376fe68d">SPI_SSPPERIPHID1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a9dc2b2c0693d2cd76cdf32a9376fe68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d97b2e9d602ab04e9e593394e6819f1" id="r_a2d97b2e9d602ab04e9e593394e6819f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a2d97b2e9d602ab04e9e593394e6819f1">SPI_SSPPERIPHID1_DESIGNER0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a2d97b2e9d602ab04e9e593394e6819f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cda9eca9975250cad4f0fb989a08cc5" id="r_a5cda9eca9975250cad4f0fb989a08cc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a5cda9eca9975250cad4f0fb989a08cc5">SPI_SSPPERIPHID1_DESIGNER0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td></tr>
<tr class="separator:a5cda9eca9975250cad4f0fb989a08cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a628691775a95f5124d687a9dab740d87" id="r_a628691775a95f5124d687a9dab740d87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a628691775a95f5124d687a9dab740d87">SPI_SSPPERIPHID1_DESIGNER0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a628691775a95f5124d687a9dab740d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6bbd07a5b4ec7862681a47e18cd4b52" id="r_ab6bbd07a5b4ec7862681a47e18cd4b52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ab6bbd07a5b4ec7862681a47e18cd4b52">SPI_SSPPERIPHID1_DESIGNER0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ab6bbd07a5b4ec7862681a47e18cd4b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b53e70d961061c7a8213251b75a1979" id="r_a2b53e70d961061c7a8213251b75a1979"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a2b53e70d961061c7a8213251b75a1979">SPI_SSPPERIPHID1_DESIGNER0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a2b53e70d961061c7a8213251b75a1979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfb9390b25bad023c5563e69c3b689eb" id="r_abfb9390b25bad023c5563e69c3b689eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#abfb9390b25bad023c5563e69c3b689eb">SPI_SSPPERIPHID1_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fe4)</td></tr>
<tr class="separator:abfb9390b25bad023c5563e69c3b689eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1604e7e9a7122dc0f0525e97c99a148a" id="r_a1604e7e9a7122dc0f0525e97c99a148a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a1604e7e9a7122dc0f0525e97c99a148a">SPI_SSPPERIPHID1_PARTNUMBER1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1604e7e9a7122dc0f0525e97c99a148a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74376da3ef1ee7960731647058070a00" id="r_a74376da3ef1ee7960731647058070a00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a74376da3ef1ee7960731647058070a00">SPI_SSPPERIPHID1_PARTNUMBER1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a74376da3ef1ee7960731647058070a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a703c298eaa4fb1f6d239041671dfce97" id="r_a703c298eaa4fb1f6d239041671dfce97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a703c298eaa4fb1f6d239041671dfce97">SPI_SSPPERIPHID1_PARTNUMBER1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a703c298eaa4fb1f6d239041671dfce97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f781d14db63a3ddd7076e1496998ef3" id="r_a1f781d14db63a3ddd7076e1496998ef3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a1f781d14db63a3ddd7076e1496998ef3">SPI_SSPPERIPHID1_PARTNUMBER1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a1f781d14db63a3ddd7076e1496998ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa776bf445ed7649250972b3ffacebefe" id="r_aa776bf445ed7649250972b3ffacebefe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aa776bf445ed7649250972b3ffacebefe">SPI_SSPPERIPHID1_PARTNUMBER1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa776bf445ed7649250972b3ffacebefe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0101079bec9704cd39b44ba323ee37d9" id="r_a0101079bec9704cd39b44ba323ee37d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a0101079bec9704cd39b44ba323ee37d9">SPI_SSPPERIPHID1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a0101079bec9704cd39b44ba323ee37d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa89dc898e1e21c58244275d42bab6d8f" id="r_aa89dc898e1e21c58244275d42bab6d8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aa89dc898e1e21c58244275d42bab6d8f">SPI_SSPPERIPHID2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:aa89dc898e1e21c58244275d42bab6d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b7501793618b2685d03f53ffaca795" id="r_a30b7501793618b2685d03f53ffaca795"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a30b7501793618b2685d03f53ffaca795">SPI_SSPPERIPHID2_DESIGNER1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a30b7501793618b2685d03f53ffaca795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab9b894c8531a6233e7902d4defccc3" id="r_afab9b894c8531a6233e7902d4defccc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#afab9b894c8531a6233e7902d4defccc3">SPI_SSPPERIPHID2_DESIGNER1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:afab9b894c8531a6233e7902d4defccc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904ebd39c089bf414bdf05df26a1ecd2" id="r_a904ebd39c089bf414bdf05df26a1ecd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a904ebd39c089bf414bdf05df26a1ecd2">SPI_SSPPERIPHID2_DESIGNER1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a904ebd39c089bf414bdf05df26a1ecd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a3dca07304bab4fad903ac6c85d646" id="r_ac2a3dca07304bab4fad903ac6c85d646"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ac2a3dca07304bab4fad903ac6c85d646">SPI_SSPPERIPHID2_DESIGNER1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ac2a3dca07304bab4fad903ac6c85d646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a279fc811da168653859b03052c14713d" id="r_a279fc811da168653859b03052c14713d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a279fc811da168653859b03052c14713d">SPI_SSPPERIPHID2_DESIGNER1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td></tr>
<tr class="separator:a279fc811da168653859b03052c14713d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3935f97f329128e53c15df4d38e9316" id="r_ae3935f97f329128e53c15df4d38e9316"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ae3935f97f329128e53c15df4d38e9316">SPI_SSPPERIPHID2_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fe8)</td></tr>
<tr class="separator:ae3935f97f329128e53c15df4d38e9316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaba86f58e35d99bf403f38deac1b178" id="r_aaaba86f58e35d99bf403f38deac1b178"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aaaba86f58e35d99bf403f38deac1b178">SPI_SSPPERIPHID2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td></tr>
<tr class="separator:aaaba86f58e35d99bf403f38deac1b178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c1bc8da35d5ffe9120c369e5ae89425" id="r_a9c1bc8da35d5ffe9120c369e5ae89425"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a9c1bc8da35d5ffe9120c369e5ae89425">SPI_SSPPERIPHID2_REVISION_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a9c1bc8da35d5ffe9120c369e5ae89425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea18078f81e3234376172ec17935e829" id="r_aea18078f81e3234376172ec17935e829"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aea18078f81e3234376172ec17935e829">SPI_SSPPERIPHID2_REVISION_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td></tr>
<tr class="separator:aea18078f81e3234376172ec17935e829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc527ec9f6554b87cb999a705aa2b4a" id="r_a3fc527ec9f6554b87cb999a705aa2b4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a3fc527ec9f6554b87cb999a705aa2b4a">SPI_SSPPERIPHID2_REVISION_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a3fc527ec9f6554b87cb999a705aa2b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaed21a09bf297f149b7780e64b4a6019" id="r_aaed21a09bf297f149b7780e64b4a6019"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aaed21a09bf297f149b7780e64b4a6019">SPI_SSPPERIPHID2_REVISION_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aaed21a09bf297f149b7780e64b4a6019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25fffe08bbea75c6abc360354f3cfe9f" id="r_a25fffe08bbea75c6abc360354f3cfe9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a25fffe08bbea75c6abc360354f3cfe9f">SPI_SSPPERIPHID2_REVISION_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a25fffe08bbea75c6abc360354f3cfe9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f33a7b621694d0272271f0ee74d2b5a" id="r_a5f33a7b621694d0272271f0ee74d2b5a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a5f33a7b621694d0272271f0ee74d2b5a">SPI_SSPPERIPHID3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a5f33a7b621694d0272271f0ee74d2b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae839e6f670a2817227f0ed135591295f" id="r_ae839e6f670a2817227f0ed135591295f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ae839e6f670a2817227f0ed135591295f">SPI_SSPPERIPHID3_CONFIGURATION_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae839e6f670a2817227f0ed135591295f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbf607944c12e2b6a02c7917d1d38c33" id="r_abbf607944c12e2b6a02c7917d1d38c33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#abbf607944c12e2b6a02c7917d1d38c33">SPI_SSPPERIPHID3_CONFIGURATION_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:abbf607944c12e2b6a02c7917d1d38c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36dc3b2a4da21a82c24dec959c822264" id="r_a36dc3b2a4da21a82c24dec959c822264"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a36dc3b2a4da21a82c24dec959c822264">SPI_SSPPERIPHID3_CONFIGURATION_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a36dc3b2a4da21a82c24dec959c822264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4c128726f2fa8d9a346577c3e7019dc" id="r_ae4c128726f2fa8d9a346577c3e7019dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ae4c128726f2fa8d9a346577c3e7019dc">SPI_SSPPERIPHID3_CONFIGURATION_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ae4c128726f2fa8d9a346577c3e7019dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1013b9b99c95758a23d6efe3f282a75f" id="r_a1013b9b99c95758a23d6efe3f282a75f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a1013b9b99c95758a23d6efe3f282a75f">SPI_SSPPERIPHID3_CONFIGURATION_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a1013b9b99c95758a23d6efe3f282a75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af82ddbf3852301440e3a6a5e1d752b" id="r_a3af82ddbf3852301440e3a6a5e1d752b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a3af82ddbf3852301440e3a6a5e1d752b">SPI_SSPPERIPHID3_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fec)</td></tr>
<tr class="separator:a3af82ddbf3852301440e3a6a5e1d752b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d8925028be776824e77e3efbfd35c66" id="r_a3d8925028be776824e77e3efbfd35c66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a3d8925028be776824e77e3efbfd35c66">SPI_SSPPERIPHID3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3d8925028be776824e77e3efbfd35c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a23babaccda38a01ac7f0cab5ddeaf" id="r_a30a23babaccda38a01ac7f0cab5ddeaf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a30a23babaccda38a01ac7f0cab5ddeaf">SPI_SSPRIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a30a23babaccda38a01ac7f0cab5ddeaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6c96453c1205c3590c11f6df5d8065" id="r_aed6c96453c1205c3590c11f6df5d8065"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aed6c96453c1205c3590c11f6df5d8065">SPI_SSPRIS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td></tr>
<tr class="separator:aed6c96453c1205c3590c11f6df5d8065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21081358547e2d49a9ac8dca11aa9822" id="r_a21081358547e2d49a9ac8dca11aa9822"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a21081358547e2d49a9ac8dca11aa9822">SPI_SSPRIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a21081358547e2d49a9ac8dca11aa9822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0210a5982c4b8094feb3441f853ffbb8" id="r_a0210a5982c4b8094feb3441f853ffbb8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a0210a5982c4b8094feb3441f853ffbb8">SPI_SSPRIS_RORRIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a0210a5982c4b8094feb3441f853ffbb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f24b5bf2a6a4588b2038252b3403b2" id="r_a97f24b5bf2a6a4588b2038252b3403b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a97f24b5bf2a6a4588b2038252b3403b2">SPI_SSPRIS_RORRIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a97f24b5bf2a6a4588b2038252b3403b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae044c63f6f109f08e5e6abdf74ff56ee" id="r_ae044c63f6f109f08e5e6abdf74ff56ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ae044c63f6f109f08e5e6abdf74ff56ee">SPI_SSPRIS_RORRIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae044c63f6f109f08e5e6abdf74ff56ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63062318486e8746c888e3f55016ccff" id="r_a63062318486e8746c888e3f55016ccff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a63062318486e8746c888e3f55016ccff">SPI_SSPRIS_RORRIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a63062318486e8746c888e3f55016ccff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91053acc19c07fa58c6dd4042a0372cf" id="r_a91053acc19c07fa58c6dd4042a0372cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a91053acc19c07fa58c6dd4042a0372cf">SPI_SSPRIS_RORRIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a91053acc19c07fa58c6dd4042a0372cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac94883e4afc762cb4cf9bfa6ad10b54d" id="r_ac94883e4afc762cb4cf9bfa6ad10b54d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ac94883e4afc762cb4cf9bfa6ad10b54d">SPI_SSPRIS_RTRIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac94883e4afc762cb4cf9bfa6ad10b54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0739a91f3e0512aed2d5af454ea7269" id="r_af0739a91f3e0512aed2d5af454ea7269"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#af0739a91f3e0512aed2d5af454ea7269">SPI_SSPRIS_RTRIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:af0739a91f3e0512aed2d5af454ea7269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f36a5238821fcc4a643ef4491b7511" id="r_a66f36a5238821fcc4a643ef4491b7511"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a66f36a5238821fcc4a643ef4491b7511">SPI_SSPRIS_RTRIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a66f36a5238821fcc4a643ef4491b7511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add24fab04e98f35b9f2d98ce3f94fc20" id="r_add24fab04e98f35b9f2d98ce3f94fc20"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#add24fab04e98f35b9f2d98ce3f94fc20">SPI_SSPRIS_RTRIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:add24fab04e98f35b9f2d98ce3f94fc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae097fc5d107205e16f13197266be8590" id="r_ae097fc5d107205e16f13197266be8590"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ae097fc5d107205e16f13197266be8590">SPI_SSPRIS_RTRIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae097fc5d107205e16f13197266be8590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f631b83ac0fb6290631f4b5278e0cf3" id="r_a6f631b83ac0fb6290631f4b5278e0cf3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a6f631b83ac0fb6290631f4b5278e0cf3">SPI_SSPRIS_RXRIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a6f631b83ac0fb6290631f4b5278e0cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9026209c9868a98092fb83c445ae2e" id="r_aef9026209c9868a98092fb83c445ae2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aef9026209c9868a98092fb83c445ae2e">SPI_SSPRIS_RXRIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aef9026209c9868a98092fb83c445ae2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3942424c1eae47781b154f62b07e926d" id="r_a3942424c1eae47781b154f62b07e926d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a3942424c1eae47781b154f62b07e926d">SPI_SSPRIS_RXRIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a3942424c1eae47781b154f62b07e926d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48768634a33d24d1587c285ddadfe66c" id="r_a48768634a33d24d1587c285ddadfe66c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a48768634a33d24d1587c285ddadfe66c">SPI_SSPRIS_RXRIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a48768634a33d24d1587c285ddadfe66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6ea83adb018399dd3d55605f62a9c86" id="r_ad6ea83adb018399dd3d55605f62a9c86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ad6ea83adb018399dd3d55605f62a9c86">SPI_SSPRIS_RXRIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad6ea83adb018399dd3d55605f62a9c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa417fff9a3f92ed5475acae957056394" id="r_aa417fff9a3f92ed5475acae957056394"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aa417fff9a3f92ed5475acae957056394">SPI_SSPRIS_TXRIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aa417fff9a3f92ed5475acae957056394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6041b1c4b9750b270f8d294c1b81057c" id="r_a6041b1c4b9750b270f8d294c1b81057c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a6041b1c4b9750b270f8d294c1b81057c">SPI_SSPRIS_TXRIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a6041b1c4b9750b270f8d294c1b81057c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c9313ce740cc4801ecfb6c79221fa0" id="r_a29c9313ce740cc4801ecfb6c79221fa0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a29c9313ce740cc4801ecfb6c79221fa0">SPI_SSPRIS_TXRIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a29c9313ce740cc4801ecfb6c79221fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4edf48144c34139653b89be262f987d8" id="r_a4edf48144c34139653b89be262f987d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a4edf48144c34139653b89be262f987d8">SPI_SSPRIS_TXRIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a4edf48144c34139653b89be262f987d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8aef488d0de62f45cd828a932679441" id="r_ae8aef488d0de62f45cd828a932679441"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ae8aef488d0de62f45cd828a932679441">SPI_SSPRIS_TXRIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae8aef488d0de62f45cd828a932679441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e7f0669aeb9a63c0641862154ee1d4" id="r_ac7e7f0669aeb9a63c0641862154ee1d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ac7e7f0669aeb9a63c0641862154ee1d4">SPI_SSPSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:ac7e7f0669aeb9a63c0641862154ee1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4d6d6f0d9cdbe98b04a870bc4de91da" id="r_ac4d6d6f0d9cdbe98b04a870bc4de91da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ac4d6d6f0d9cdbe98b04a870bc4de91da">SPI_SSPSR_BSY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac4d6d6f0d9cdbe98b04a870bc4de91da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa406a918f91842098377db2203eb375c" id="r_aa406a918f91842098377db2203eb375c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aa406a918f91842098377db2203eb375c">SPI_SSPSR_BSY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:aa406a918f91842098377db2203eb375c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e983bf0d2c24db64470cc04ac55623" id="r_a79e983bf0d2c24db64470cc04ac55623"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a79e983bf0d2c24db64470cc04ac55623">SPI_SSPSR_BSY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a79e983bf0d2c24db64470cc04ac55623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2a47fd01b1c7039e868b315738430dc" id="r_ad2a47fd01b1c7039e868b315738430dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ad2a47fd01b1c7039e868b315738430dc">SPI_SSPSR_BSY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ad2a47fd01b1c7039e868b315738430dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98c9611db6cefd9c29c193bc6d25597f" id="r_a98c9611db6cefd9c29c193bc6d25597f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a98c9611db6cefd9c29c193bc6d25597f">SPI_SSPSR_BSY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a98c9611db6cefd9c29c193bc6d25597f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900113b563c4376a1afc28c72af52bf9" id="r_a900113b563c4376a1afc28c72af52bf9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a900113b563c4376a1afc28c72af52bf9">SPI_SSPSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:a900113b563c4376a1afc28c72af52bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a64453158276214d2f5c24b14e87adc" id="r_a2a64453158276214d2f5c24b14e87adc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a2a64453158276214d2f5c24b14e87adc">SPI_SSPSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td></tr>
<tr class="separator:a2a64453158276214d2f5c24b14e87adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9ca27ddacdf8d0530abc3378560ce02" id="r_ab9ca27ddacdf8d0530abc3378560ce02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ab9ca27ddacdf8d0530abc3378560ce02">SPI_SSPSR_RFF_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ab9ca27ddacdf8d0530abc3378560ce02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3b1d83daaae8f346684900a9b09f3e6" id="r_ad3b1d83daaae8f346684900a9b09f3e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ad3b1d83daaae8f346684900a9b09f3e6">SPI_SSPSR_RFF_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:ad3b1d83daaae8f346684900a9b09f3e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf3d569eb016d6ab3d3cf1b52bd78ac0" id="r_abf3d569eb016d6ab3d3cf1b52bd78ac0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#abf3d569eb016d6ab3d3cf1b52bd78ac0">SPI_SSPSR_RFF_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:abf3d569eb016d6ab3d3cf1b52bd78ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de8a51a54d220026c651f447efa6269" id="r_a3de8a51a54d220026c651f447efa6269"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a3de8a51a54d220026c651f447efa6269">SPI_SSPSR_RFF_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a3de8a51a54d220026c651f447efa6269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e534724d0a841ebc58ce2ac433073e" id="r_ae2e534724d0a841ebc58ce2ac433073e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ae2e534724d0a841ebc58ce2ac433073e">SPI_SSPSR_RFF_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae2e534724d0a841ebc58ce2ac433073e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accb9ceba80ef4b15ad4a496d53e58cd5" id="r_accb9ceba80ef4b15ad4a496d53e58cd5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#accb9ceba80ef4b15ad4a496d53e58cd5">SPI_SSPSR_RNE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:accb9ceba80ef4b15ad4a496d53e58cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1ad1c2924e29fbc4d40b03afc0789d3" id="r_ac1ad1c2924e29fbc4d40b03afc0789d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ac1ad1c2924e29fbc4d40b03afc0789d3">SPI_SSPSR_RNE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ac1ad1c2924e29fbc4d40b03afc0789d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad99c7ff49749084c1bd723ead4e3b0f3" id="r_ad99c7ff49749084c1bd723ead4e3b0f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ad99c7ff49749084c1bd723ead4e3b0f3">SPI_SSPSR_RNE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ad99c7ff49749084c1bd723ead4e3b0f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77829bb139c275713eec337f620523c7" id="r_a77829bb139c275713eec337f620523c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a77829bb139c275713eec337f620523c7">SPI_SSPSR_RNE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a77829bb139c275713eec337f620523c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a297fef252333f8a28c2f49497e684405" id="r_a297fef252333f8a28c2f49497e684405"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a297fef252333f8a28c2f49497e684405">SPI_SSPSR_RNE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a297fef252333f8a28c2f49497e684405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84cbc1bcd860191df154d774e6675525" id="r_a84cbc1bcd860191df154d774e6675525"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a84cbc1bcd860191df154d774e6675525">SPI_SSPSR_TFE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a84cbc1bcd860191df154d774e6675525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac36e97cafebe049669a75bc79d5a087c" id="r_ac36e97cafebe049669a75bc79d5a087c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ac36e97cafebe049669a75bc79d5a087c">SPI_SSPSR_TFE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ac36e97cafebe049669a75bc79d5a087c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef0318d2b3e1dc4540f2e3857b66cdd" id="r_a3ef0318d2b3e1dc4540f2e3857b66cdd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a3ef0318d2b3e1dc4540f2e3857b66cdd">SPI_SSPSR_TFE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3ef0318d2b3e1dc4540f2e3857b66cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af44c42e5a5f266025efc6355f1a3e790" id="r_af44c42e5a5f266025efc6355f1a3e790"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#af44c42e5a5f266025efc6355f1a3e790">SPI_SSPSR_TFE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af44c42e5a5f266025efc6355f1a3e790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab12d5bb7eb86dd2a8c5da3defb12bc53" id="r_ab12d5bb7eb86dd2a8c5da3defb12bc53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ab12d5bb7eb86dd2a8c5da3defb12bc53">SPI_SSPSR_TFE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab12d5bb7eb86dd2a8c5da3defb12bc53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab903273d1472a15c6a23f0dfd2a74930" id="r_ab903273d1472a15c6a23f0dfd2a74930"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#ab903273d1472a15c6a23f0dfd2a74930">SPI_SSPSR_TNF_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ab903273d1472a15c6a23f0dfd2a74930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1a13e46178742a442b261810177b74" id="r_a1a1a13e46178742a442b261810177b74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a1a1a13e46178742a442b261810177b74">SPI_SSPSR_TNF_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a1a1a13e46178742a442b261810177b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa90e43a9c8e7c9564a8851309b56c07d" id="r_aa90e43a9c8e7c9564a8851309b56c07d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#aa90e43a9c8e7c9564a8851309b56c07d">SPI_SSPSR_TNF_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aa90e43a9c8e7c9564a8851309b56c07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a388eb72d13a654ba06f70993aee3faf0" id="r_a388eb72d13a654ba06f70993aee3faf0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a388eb72d13a654ba06f70993aee3faf0">SPI_SSPSR_TNF_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a388eb72d13a654ba06f70993aee3faf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60c7b1d274ef1699e79c2e92b9d51cc8" id="r_a60c7b1d274ef1699e79c2e92b9d51cc8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html#a60c7b1d274ef1699e79c2e92b9d51cc8">SPI_SSPSR_TNF_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a60c7b1d274ef1699e79c2e92b9d51cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Documentação das macros</h2>
<a id="ac52dbdf1f2bd4facea3c210e7d8dc65b" name="ac52dbdf1f2bd4facea3c210e7d8dc65b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac52dbdf1f2bd4facea3c210e7d8dc65b">&#9670;&#160;</a></span>SPI_SSPCPSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCPSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6401486e976b941aa989a4efce95c0f" name="ae6401486e976b941aa989a4efce95c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6401486e976b941aa989a4efce95c0f">&#9670;&#160;</a></span>SPI_SSPCPSR_CPSDVSR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCPSR_CPSDVSR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acce9d638f96ac6f02adbd21165405493" name="acce9d638f96ac6f02adbd21165405493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acce9d638f96ac6f02adbd21165405493">&#9670;&#160;</a></span>SPI_SSPCPSR_CPSDVSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCPSR_CPSDVSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0afc93b32532a40770fa46b20abd269e" name="a0afc93b32532a40770fa46b20abd269e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0afc93b32532a40770fa46b20abd269e">&#9670;&#160;</a></span>SPI_SSPCPSR_CPSDVSR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCPSR_CPSDVSR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99260939df6330abca7d247622c31fd2" name="a99260939df6330abca7d247622c31fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99260939df6330abca7d247622c31fd2">&#9670;&#160;</a></span>SPI_SSPCPSR_CPSDVSR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCPSR_CPSDVSR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26e475e2159aac7954874a5342addcb4" name="a26e475e2159aac7954874a5342addcb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e475e2159aac7954874a5342addcb4">&#9670;&#160;</a></span>SPI_SSPCPSR_CPSDVSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCPSR_CPSDVSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e54ae9c45b57edd65e27ec4ddcbd930" name="a5e54ae9c45b57edd65e27ec4ddcbd930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e54ae9c45b57edd65e27ec4ddcbd930">&#9670;&#160;</a></span>SPI_SSPCPSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCPSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f7db1dfb69f728e68d0f9c145c550a1" name="a8f7db1dfb69f728e68d0f9c145c550a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f7db1dfb69f728e68d0f9c145c550a1">&#9670;&#160;</a></span>SPI_SSPCPSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCPSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30e3a7dd8bed26bddf6eb09f61aac117" name="a30e3a7dd8bed26bddf6eb09f61aac117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30e3a7dd8bed26bddf6eb09f61aac117">&#9670;&#160;</a></span>SPI_SSPCR0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a156cf1bc1975b3791d6579bb20bf45c0" name="a156cf1bc1975b3791d6579bb20bf45c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a156cf1bc1975b3791d6579bb20bf45c0">&#9670;&#160;</a></span>SPI_SSPCR0_DSS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_DSS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63a0afe962c211b7a309201eb18693f2" name="a63a0afe962c211b7a309201eb18693f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63a0afe962c211b7a309201eb18693f2">&#9670;&#160;</a></span>SPI_SSPCR0_DSS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_DSS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50e1e67a01a8162371e905e9e1fa2c5b" name="a50e1e67a01a8162371e905e9e1fa2c5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50e1e67a01a8162371e905e9e1fa2c5b">&#9670;&#160;</a></span>SPI_SSPCR0_DSS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_DSS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba9d014d9023591637204257c780adca" name="aba9d014d9023591637204257c780adca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba9d014d9023591637204257c780adca">&#9670;&#160;</a></span>SPI_SSPCR0_DSS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_DSS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0dc725b10858c18622a28cb302b77a0" name="ad0dc725b10858c18622a28cb302b77a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0dc725b10858c18622a28cb302b77a0">&#9670;&#160;</a></span>SPI_SSPCR0_DSS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_DSS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a066e41da0db8b54c14438c707f5b22a4" name="a066e41da0db8b54c14438c707f5b22a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a066e41da0db8b54c14438c707f5b22a4">&#9670;&#160;</a></span>SPI_SSPCR0_FRF_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_FRF_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba096a6f0c6f947e8d82a9c4f5728ca9" name="aba096a6f0c6f947e8d82a9c4f5728ca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba096a6f0c6f947e8d82a9c4f5728ca9">&#9670;&#160;</a></span>SPI_SSPCR0_FRF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_FRF_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e737b7768b21a93745d0ca051079dce" name="a1e737b7768b21a93745d0ca051079dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e737b7768b21a93745d0ca051079dce">&#9670;&#160;</a></span>SPI_SSPCR0_FRF_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_FRF_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c59baebad772381ee4476246ce5749a" name="a3c59baebad772381ee4476246ce5749a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c59baebad772381ee4476246ce5749a">&#9670;&#160;</a></span>SPI_SSPCR0_FRF_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_FRF_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0454080fd869fc97f9e73ae889a794fd" name="a0454080fd869fc97f9e73ae889a794fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0454080fd869fc97f9e73ae889a794fd">&#9670;&#160;</a></span>SPI_SSPCR0_FRF_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_FRF_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b26bf8a65aac35ef3a8de4a719389eb" name="a1b26bf8a65aac35ef3a8de4a719389eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b26bf8a65aac35ef3a8de4a719389eb">&#9670;&#160;</a></span>SPI_SSPCR0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copyright (c) 2024 Raspberry Pi Ltd. </p>
<p>SPDX-License-Identifier: BSD-3-Clause </p>

</div>
</div>
<a id="aa4b407daafbce8105a185bc67a8b7504" name="aa4b407daafbce8105a185bc67a8b7504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b407daafbce8105a185bc67a8b7504">&#9670;&#160;</a></span>SPI_SSPCR0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a600939da3ceaea322edb133d2d5d4ccc" name="a600939da3ceaea322edb133d2d5d4ccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a600939da3ceaea322edb133d2d5d4ccc">&#9670;&#160;</a></span>SPI_SSPCR0_SCR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_SCR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26ad02163d408a46cbf6fbdd4d09234d" name="a26ad02163d408a46cbf6fbdd4d09234d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26ad02163d408a46cbf6fbdd4d09234d">&#9670;&#160;</a></span>SPI_SSPCR0_SCR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_SCR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ff00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf2aa663a7f213f731434c387f8db57a" name="abf2aa663a7f213f731434c387f8db57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf2aa663a7f213f731434c387f8db57a">&#9670;&#160;</a></span>SPI_SSPCR0_SCR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_SCR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a094ec9d5fde99719a2eea90a2c70ee0c" name="a094ec9d5fde99719a2eea90a2c70ee0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a094ec9d5fde99719a2eea90a2c70ee0c">&#9670;&#160;</a></span>SPI_SSPCR0_SCR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_SCR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d08e2642bdbee12e39877b7c1e906f6" name="a6d08e2642bdbee12e39877b7c1e906f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d08e2642bdbee12e39877b7c1e906f6">&#9670;&#160;</a></span>SPI_SSPCR0_SCR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_SCR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a415ec32b96919fa3263dd68c62ad96fa" name="a415ec32b96919fa3263dd68c62ad96fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a415ec32b96919fa3263dd68c62ad96fa">&#9670;&#160;</a></span>SPI_SSPCR0_SPH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_SPH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20076fa01387bf1c4afb2786b93ee656" name="a20076fa01387bf1c4afb2786b93ee656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20076fa01387bf1c4afb2786b93ee656">&#9670;&#160;</a></span>SPI_SSPCR0_SPH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_SPH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fd105372758dc17f991271ca57ba9db" name="a7fd105372758dc17f991271ca57ba9db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fd105372758dc17f991271ca57ba9db">&#9670;&#160;</a></span>SPI_SSPCR0_SPH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_SPH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a190b193dda95ab1cedd1202c67a59db6" name="a190b193dda95ab1cedd1202c67a59db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a190b193dda95ab1cedd1202c67a59db6">&#9670;&#160;</a></span>SPI_SSPCR0_SPH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_SPH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a728131f1b2dcb9b50888d239c240213b" name="a728131f1b2dcb9b50888d239c240213b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a728131f1b2dcb9b50888d239c240213b">&#9670;&#160;</a></span>SPI_SSPCR0_SPH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_SPH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8966e87df28544f3d550243a865ef5c" name="aa8966e87df28544f3d550243a865ef5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8966e87df28544f3d550243a865ef5c">&#9670;&#160;</a></span>SPI_SSPCR0_SPO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_SPO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa080c9529ff56510560a582856d0cb2b" name="aa080c9529ff56510560a582856d0cb2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa080c9529ff56510560a582856d0cb2b">&#9670;&#160;</a></span>SPI_SSPCR0_SPO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_SPO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad68307fd656fa2200d814e3bb5cb29da" name="ad68307fd656fa2200d814e3bb5cb29da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad68307fd656fa2200d814e3bb5cb29da">&#9670;&#160;</a></span>SPI_SSPCR0_SPO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_SPO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76165d9ac14773550130b61b12c2030d" name="a76165d9ac14773550130b61b12c2030d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76165d9ac14773550130b61b12c2030d">&#9670;&#160;</a></span>SPI_SSPCR0_SPO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_SPO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c42d2ba7fb6c6793db08649d499c8c0" name="a6c42d2ba7fb6c6793db08649d499c8c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c42d2ba7fb6c6793db08649d499c8c0">&#9670;&#160;</a></span>SPI_SSPCR0_SPO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR0_SPO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7248de251b0ea55d0c07dc2920dba3f" name="ad7248de251b0ea55d0c07dc2920dba3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7248de251b0ea55d0c07dc2920dba3f">&#9670;&#160;</a></span>SPI_SSPCR1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6d3d43518007d8de1c99c20daef1888" name="af6d3d43518007d8de1c99c20daef1888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6d3d43518007d8de1c99c20daef1888">&#9670;&#160;</a></span>SPI_SSPCR1_LBM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_LBM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab1f7decb826a0f6bdee57e4669b0c05" name="aab1f7decb826a0f6bdee57e4669b0c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab1f7decb826a0f6bdee57e4669b0c05">&#9670;&#160;</a></span>SPI_SSPCR1_LBM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_LBM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5664a24dd85e5c1fa32187266235f464" name="a5664a24dd85e5c1fa32187266235f464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5664a24dd85e5c1fa32187266235f464">&#9670;&#160;</a></span>SPI_SSPCR1_LBM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_LBM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d9e3d172e0cb7a6abfdf2dd3f30c7ec" name="a4d9e3d172e0cb7a6abfdf2dd3f30c7ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d9e3d172e0cb7a6abfdf2dd3f30c7ec">&#9670;&#160;</a></span>SPI_SSPCR1_LBM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_LBM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96a2ad4b2413b3cf3e3fd9959b51fcde" name="a96a2ad4b2413b3cf3e3fd9959b51fcde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96a2ad4b2413b3cf3e3fd9959b51fcde">&#9670;&#160;</a></span>SPI_SSPCR1_LBM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_LBM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a947e2f7f0cfc9cca3fa6c042931f12eb" name="a947e2f7f0cfc9cca3fa6c042931f12eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a947e2f7f0cfc9cca3fa6c042931f12eb">&#9670;&#160;</a></span>SPI_SSPCR1_MS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_MS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a482bf09be5ca6734a34bf59f2ad8815f" name="a482bf09be5ca6734a34bf59f2ad8815f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a482bf09be5ca6734a34bf59f2ad8815f">&#9670;&#160;</a></span>SPI_SSPCR1_MS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_MS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba2a5d714ca07a69d0d84c6a8d4a9e72" name="aba2a5d714ca07a69d0d84c6a8d4a9e72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba2a5d714ca07a69d0d84c6a8d4a9e72">&#9670;&#160;</a></span>SPI_SSPCR1_MS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_MS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5dca84d2fbfb06fc2ab4166d1eb9b5b3" name="a5dca84d2fbfb06fc2ab4166d1eb9b5b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dca84d2fbfb06fc2ab4166d1eb9b5b3">&#9670;&#160;</a></span>SPI_SSPCR1_MS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_MS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f32fa1ae1e59229da509c14b963d3fb" name="a3f32fa1ae1e59229da509c14b963d3fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f32fa1ae1e59229da509c14b963d3fb">&#9670;&#160;</a></span>SPI_SSPCR1_MS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_MS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b0db50fcf1739e9d4cd5a10cf9fd7a9" name="a9b0db50fcf1739e9d4cd5a10cf9fd7a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b0db50fcf1739e9d4cd5a10cf9fd7a9">&#9670;&#160;</a></span>SPI_SSPCR1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a785d5b5e12f45080b4c9b66076e01049" name="a785d5b5e12f45080b4c9b66076e01049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a785d5b5e12f45080b4c9b66076e01049">&#9670;&#160;</a></span>SPI_SSPCR1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add8c1745169e340b955c573db1d28fff" name="add8c1745169e340b955c573db1d28fff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add8c1745169e340b955c573db1d28fff">&#9670;&#160;</a></span>SPI_SSPCR1_SOD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_SOD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6901bca7e51c1d4fe0565a8351808141" name="a6901bca7e51c1d4fe0565a8351808141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6901bca7e51c1d4fe0565a8351808141">&#9670;&#160;</a></span>SPI_SSPCR1_SOD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_SOD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac64bf72373a64bf30022add998d604b8" name="ac64bf72373a64bf30022add998d604b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac64bf72373a64bf30022add998d604b8">&#9670;&#160;</a></span>SPI_SSPCR1_SOD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_SOD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9239179966eb884790fd1bd131346e6" name="ab9239179966eb884790fd1bd131346e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9239179966eb884790fd1bd131346e6">&#9670;&#160;</a></span>SPI_SSPCR1_SOD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_SOD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6bff93f69a3a993dd0cb0b705798327" name="af6bff93f69a3a993dd0cb0b705798327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6bff93f69a3a993dd0cb0b705798327">&#9670;&#160;</a></span>SPI_SSPCR1_SOD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_SOD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd23f6b96ef7e7923b02d8ed95736986" name="afd23f6b96ef7e7923b02d8ed95736986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd23f6b96ef7e7923b02d8ed95736986">&#9670;&#160;</a></span>SPI_SSPCR1_SSE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_SSE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0eb58675d148f1081c910f91784a272c" name="a0eb58675d148f1081c910f91784a272c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eb58675d148f1081c910f91784a272c">&#9670;&#160;</a></span>SPI_SSPCR1_SSE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_SSE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab667bf0402ae83e54d7cc6c4014707c8" name="ab667bf0402ae83e54d7cc6c4014707c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab667bf0402ae83e54d7cc6c4014707c8">&#9670;&#160;</a></span>SPI_SSPCR1_SSE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_SSE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dacddf1c3c522be161207cf54199a9e" name="a8dacddf1c3c522be161207cf54199a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dacddf1c3c522be161207cf54199a9e">&#9670;&#160;</a></span>SPI_SSPCR1_SSE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_SSE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa394dfec998eb7bc4ef464f746330949" name="aa394dfec998eb7bc4ef464f746330949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa394dfec998eb7bc4ef464f746330949">&#9670;&#160;</a></span>SPI_SSPCR1_SSE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPCR1_SSE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa98d3f7b4f71a0ac6f83910bd42e91bd" name="aa98d3f7b4f71a0ac6f83910bd42e91bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa98d3f7b4f71a0ac6f83910bd42e91bd">&#9670;&#160;</a></span>SPI_SSPDMACR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDMACR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a662bc0478fbc394be22d41e0a15a89db" name="a662bc0478fbc394be22d41e0a15a89db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a662bc0478fbc394be22d41e0a15a89db">&#9670;&#160;</a></span>SPI_SSPDMACR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDMACR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000024)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaccb1bec4a5dba36e3f9c6c84f2796fa" name="aaccb1bec4a5dba36e3f9c6c84f2796fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaccb1bec4a5dba36e3f9c6c84f2796fa">&#9670;&#160;</a></span>SPI_SSPDMACR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDMACR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae95c448d03846cfc601ff41f4002cceb" name="ae95c448d03846cfc601ff41f4002cceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae95c448d03846cfc601ff41f4002cceb">&#9670;&#160;</a></span>SPI_SSPDMACR_RXDMAE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDMACR_RXDMAE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a06d3e57f4a5fb8f436feb0233e8db5" name="a2a06d3e57f4a5fb8f436feb0233e8db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a06d3e57f4a5fb8f436feb0233e8db5">&#9670;&#160;</a></span>SPI_SSPDMACR_RXDMAE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDMACR_RXDMAE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a067d3d488c09cee195e4013124459298" name="a067d3d488c09cee195e4013124459298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a067d3d488c09cee195e4013124459298">&#9670;&#160;</a></span>SPI_SSPDMACR_RXDMAE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDMACR_RXDMAE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8004a6e63bf5d1de27410992d7eefcfb" name="a8004a6e63bf5d1de27410992d7eefcfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8004a6e63bf5d1de27410992d7eefcfb">&#9670;&#160;</a></span>SPI_SSPDMACR_RXDMAE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDMACR_RXDMAE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a669cb15cdd967731e947d7118ca99fc2" name="a669cb15cdd967731e947d7118ca99fc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a669cb15cdd967731e947d7118ca99fc2">&#9670;&#160;</a></span>SPI_SSPDMACR_RXDMAE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDMACR_RXDMAE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa90de4eb57965f54ebac1c4b6d5eeb25" name="aa90de4eb57965f54ebac1c4b6d5eeb25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa90de4eb57965f54ebac1c4b6d5eeb25">&#9670;&#160;</a></span>SPI_SSPDMACR_TXDMAE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDMACR_TXDMAE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1bfd058e552b15b2104b3725b995dac" name="ad1bfd058e552b15b2104b3725b995dac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1bfd058e552b15b2104b3725b995dac">&#9670;&#160;</a></span>SPI_SSPDMACR_TXDMAE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDMACR_TXDMAE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65d79043af5b21c6d7ed0a92782df0f6" name="a65d79043af5b21c6d7ed0a92782df0f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65d79043af5b21c6d7ed0a92782df0f6">&#9670;&#160;</a></span>SPI_SSPDMACR_TXDMAE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDMACR_TXDMAE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7303e477d571a898004b9b7d5d36398" name="af7303e477d571a898004b9b7d5d36398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7303e477d571a898004b9b7d5d36398">&#9670;&#160;</a></span>SPI_SSPDMACR_TXDMAE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDMACR_TXDMAE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2068edde6543687631c8658cc78bed0" name="ae2068edde6543687631c8658cc78bed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2068edde6543687631c8658cc78bed0">&#9670;&#160;</a></span>SPI_SSPDMACR_TXDMAE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDMACR_TXDMAE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d4c78c61bdc3c2419f604add0dfdcce" name="a0d4c78c61bdc3c2419f604add0dfdcce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d4c78c61bdc3c2419f604add0dfdcce">&#9670;&#160;</a></span>SPI_SSPDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71496904aff41d7a2fbb731ec4562df0" name="a71496904aff41d7a2fbb731ec4562df0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71496904aff41d7a2fbb731ec4562df0">&#9670;&#160;</a></span>SPI_SSPDR_DATA_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDR_DATA_ACCESS&#160;&#160;&#160;&quot;RWF&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b9903ad0068dd8acb6bf7ec08fac6ad" name="a3b9903ad0068dd8acb6bf7ec08fac6ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b9903ad0068dd8acb6bf7ec08fac6ad">&#9670;&#160;</a></span>SPI_SSPDR_DATA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDR_DATA_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab28f1821338c7f5dc39eff91c8aff3f9" name="ab28f1821338c7f5dc39eff91c8aff3f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab28f1821338c7f5dc39eff91c8aff3f9">&#9670;&#160;</a></span>SPI_SSPDR_DATA_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDR_DATA_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7296a6cb2cd65d6d5f1b535b85aa7a1c" name="a7296a6cb2cd65d6d5f1b535b85aa7a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7296a6cb2cd65d6d5f1b535b85aa7a1c">&#9670;&#160;</a></span>SPI_SSPDR_DATA_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDR_DATA_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbad166510b07e270192e10c6f44e445" name="acbad166510b07e270192e10c6f44e445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbad166510b07e270192e10c6f44e445">&#9670;&#160;</a></span>SPI_SSPDR_DATA_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDR_DATA_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ff0a3f4eae8ccb24e6327b6365fb515" name="a9ff0a3f4eae8ccb24e6327b6365fb515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff0a3f4eae8ccb24e6327b6365fb515">&#9670;&#160;</a></span>SPI_SSPDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72eec404847c09351552260b93adaf7a" name="a72eec404847c09351552260b93adaf7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72eec404847c09351552260b93adaf7a">&#9670;&#160;</a></span>SPI_SSPDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe1ec2d57d13cfda80c11e756cde02da" name="afe1ec2d57d13cfda80c11e756cde02da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe1ec2d57d13cfda80c11e756cde02da">&#9670;&#160;</a></span>SPI_SSPICR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPICR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d08a9690da933aeaeb328313a69dca1" name="a3d08a9690da933aeaeb328313a69dca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d08a9690da933aeaeb328313a69dca1">&#9670;&#160;</a></span>SPI_SSPICR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPICR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0ba304cd303c6a7e71bd6d4643c719d" name="ac0ba304cd303c6a7e71bd6d4643c719d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0ba304cd303c6a7e71bd6d4643c719d">&#9670;&#160;</a></span>SPI_SSPICR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPICR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3453a5abbdb926727fb1655e40ea8257" name="a3453a5abbdb926727fb1655e40ea8257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3453a5abbdb926727fb1655e40ea8257">&#9670;&#160;</a></span>SPI_SSPICR_RORIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPICR_RORIC_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0831535537e998450e07e5a7e0db5894" name="a0831535537e998450e07e5a7e0db5894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0831535537e998450e07e5a7e0db5894">&#9670;&#160;</a></span>SPI_SSPICR_RORIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPICR_RORIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63b1b4f38629d466a24b28de9d450604" name="a63b1b4f38629d466a24b28de9d450604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63b1b4f38629d466a24b28de9d450604">&#9670;&#160;</a></span>SPI_SSPICR_RORIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPICR_RORIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d67425e2de2e7abb4d8a6eea7d54403" name="a4d67425e2de2e7abb4d8a6eea7d54403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d67425e2de2e7abb4d8a6eea7d54403">&#9670;&#160;</a></span>SPI_SSPICR_RORIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPICR_RORIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7269074aa3e08aa70ead6f10d7a6b92" name="ad7269074aa3e08aa70ead6f10d7a6b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7269074aa3e08aa70ead6f10d7a6b92">&#9670;&#160;</a></span>SPI_SSPICR_RORIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPICR_RORIC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8eac4688879c63b0c859078d7801b81" name="ac8eac4688879c63b0c859078d7801b81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8eac4688879c63b0c859078d7801b81">&#9670;&#160;</a></span>SPI_SSPICR_RTIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPICR_RTIC_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a239fb940b106705203db32e3e907922c" name="a239fb940b106705203db32e3e907922c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a239fb940b106705203db32e3e907922c">&#9670;&#160;</a></span>SPI_SSPICR_RTIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPICR_RTIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada5cfac2f07a3cfc1d2894c4f36f88a4" name="ada5cfac2f07a3cfc1d2894c4f36f88a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada5cfac2f07a3cfc1d2894c4f36f88a4">&#9670;&#160;</a></span>SPI_SSPICR_RTIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPICR_RTIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ced1aa5aa3e7d7184c54d4e981328ba" name="a5ced1aa5aa3e7d7184c54d4e981328ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ced1aa5aa3e7d7184c54d4e981328ba">&#9670;&#160;</a></span>SPI_SSPICR_RTIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPICR_RTIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88a85da5e3f5da4268eacc25cd7d6084" name="a88a85da5e3f5da4268eacc25cd7d6084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88a85da5e3f5da4268eacc25cd7d6084">&#9670;&#160;</a></span>SPI_SSPICR_RTIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPICR_RTIC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ab1f4930e5b08d57f4a0c8bbb13ce95" name="a5ab1f4930e5b08d57f4a0c8bbb13ce95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab1f4930e5b08d57f4a0c8bbb13ce95">&#9670;&#160;</a></span>SPI_SSPIMSC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af533dcede5742796bfcf822ba4a82adf" name="af533dcede5742796bfcf822ba4a82adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af533dcede5742796bfcf822ba4a82adf">&#9670;&#160;</a></span>SPI_SSPIMSC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44e1b732241e05929af852fe91828eb7" name="a44e1b732241e05929af852fe91828eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44e1b732241e05929af852fe91828eb7">&#9670;&#160;</a></span>SPI_SSPIMSC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65c396575a8bb86457ec5e2a2ae5187a" name="a65c396575a8bb86457ec5e2a2ae5187a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65c396575a8bb86457ec5e2a2ae5187a">&#9670;&#160;</a></span>SPI_SSPIMSC_RORIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_RORIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23faf68aaad7c86a2ad9fa5369d6e77a" name="a23faf68aaad7c86a2ad9fa5369d6e77a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23faf68aaad7c86a2ad9fa5369d6e77a">&#9670;&#160;</a></span>SPI_SSPIMSC_RORIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_RORIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6bfaaf632c38cd45e9a98949cf54d22" name="aa6bfaaf632c38cd45e9a98949cf54d22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6bfaaf632c38cd45e9a98949cf54d22">&#9670;&#160;</a></span>SPI_SSPIMSC_RORIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_RORIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14e1d18a73dd807525b7c9d8ab191f36" name="a14e1d18a73dd807525b7c9d8ab191f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14e1d18a73dd807525b7c9d8ab191f36">&#9670;&#160;</a></span>SPI_SSPIMSC_RORIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_RORIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9df0489566ae0a8dc40a0db1d25c1a5" name="aa9df0489566ae0a8dc40a0db1d25c1a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9df0489566ae0a8dc40a0db1d25c1a5">&#9670;&#160;</a></span>SPI_SSPIMSC_RORIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_RORIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cc555fff5c59c72f935e8cf171cd5a8" name="a4cc555fff5c59c72f935e8cf171cd5a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cc555fff5c59c72f935e8cf171cd5a8">&#9670;&#160;</a></span>SPI_SSPIMSC_RTIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_RTIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76308cf6d5ed8f1a38bbca3cc2d9ae40" name="a76308cf6d5ed8f1a38bbca3cc2d9ae40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76308cf6d5ed8f1a38bbca3cc2d9ae40">&#9670;&#160;</a></span>SPI_SSPIMSC_RTIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_RTIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab787d251fd9d2d3299af7433871f0e2b" name="ab787d251fd9d2d3299af7433871f0e2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab787d251fd9d2d3299af7433871f0e2b">&#9670;&#160;</a></span>SPI_SSPIMSC_RTIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_RTIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac67d2583c1e9edb0f5766a17704f324c" name="ac67d2583c1e9edb0f5766a17704f324c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac67d2583c1e9edb0f5766a17704f324c">&#9670;&#160;</a></span>SPI_SSPIMSC_RTIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_RTIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ab2d5c5b5312ed75e06100c5d9550c5" name="a3ab2d5c5b5312ed75e06100c5d9550c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ab2d5c5b5312ed75e06100c5d9550c5">&#9670;&#160;</a></span>SPI_SSPIMSC_RTIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_RTIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac84c5996695df1d16e7b88fe40a0afef" name="ac84c5996695df1d16e7b88fe40a0afef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac84c5996695df1d16e7b88fe40a0afef">&#9670;&#160;</a></span>SPI_SSPIMSC_RXIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_RXIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d8cf534aa15114ed76936b16d71a49f" name="a6d8cf534aa15114ed76936b16d71a49f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d8cf534aa15114ed76936b16d71a49f">&#9670;&#160;</a></span>SPI_SSPIMSC_RXIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_RXIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c728de5de6fbf8f714f1c13c2dd3739" name="a4c728de5de6fbf8f714f1c13c2dd3739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c728de5de6fbf8f714f1c13c2dd3739">&#9670;&#160;</a></span>SPI_SSPIMSC_RXIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_RXIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d451f738bbb9706f5cbe984eb3f261c" name="a8d451f738bbb9706f5cbe984eb3f261c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d451f738bbb9706f5cbe984eb3f261c">&#9670;&#160;</a></span>SPI_SSPIMSC_RXIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_RXIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a642c917317ecf4de11cc080e76f8d8ee" name="a642c917317ecf4de11cc080e76f8d8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a642c917317ecf4de11cc080e76f8d8ee">&#9670;&#160;</a></span>SPI_SSPIMSC_RXIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_RXIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f493c064cdab79f71b2594a4a8cee6c" name="a6f493c064cdab79f71b2594a4a8cee6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f493c064cdab79f71b2594a4a8cee6c">&#9670;&#160;</a></span>SPI_SSPIMSC_TXIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_TXIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca71bcaa36cbe30830f91ee23aac76b5" name="aca71bcaa36cbe30830f91ee23aac76b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca71bcaa36cbe30830f91ee23aac76b5">&#9670;&#160;</a></span>SPI_SSPIMSC_TXIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_TXIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae637a294f70cf346afc29f404b99b3e8" name="ae637a294f70cf346afc29f404b99b3e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae637a294f70cf346afc29f404b99b3e8">&#9670;&#160;</a></span>SPI_SSPIMSC_TXIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_TXIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41eac9a5cfcc62754cd3436b7dad4055" name="a41eac9a5cfcc62754cd3436b7dad4055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41eac9a5cfcc62754cd3436b7dad4055">&#9670;&#160;</a></span>SPI_SSPIMSC_TXIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_TXIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4b9738fa54bf187f6d0604c510b9758" name="aa4b9738fa54bf187f6d0604c510b9758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b9738fa54bf187f6d0604c510b9758">&#9670;&#160;</a></span>SPI_SSPIMSC_TXIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPIMSC_TXIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64e2c8a02ddb6a00e5d2a8d3019d24c7" name="a64e2c8a02ddb6a00e5d2a8d3019d24c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64e2c8a02ddb6a00e5d2a8d3019d24c7">&#9670;&#160;</a></span>SPI_SSPMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea838ee5b783873a3440bd5ce353fbac" name="aea838ee5b783873a3440bd5ce353fbac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea838ee5b783873a3440bd5ce353fbac">&#9670;&#160;</a></span>SPI_SSPMIS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c4b1be6ee15649bde8d2f6325e0f2fc" name="a3c4b1be6ee15649bde8d2f6325e0f2fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c4b1be6ee15649bde8d2f6325e0f2fc">&#9670;&#160;</a></span>SPI_SSPMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae19925758831b2a6316be244a2b2aa27" name="ae19925758831b2a6316be244a2b2aa27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae19925758831b2a6316be244a2b2aa27">&#9670;&#160;</a></span>SPI_SSPMIS_RORMIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_RORMIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a6dd648eb0936e102de2264317e95a7" name="a6a6dd648eb0936e102de2264317e95a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a6dd648eb0936e102de2264317e95a7">&#9670;&#160;</a></span>SPI_SSPMIS_RORMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_RORMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee925084572841a6a8ec9d0a2f297a79" name="aee925084572841a6a8ec9d0a2f297a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee925084572841a6a8ec9d0a2f297a79">&#9670;&#160;</a></span>SPI_SSPMIS_RORMIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_RORMIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf378ac45b804faf7826a65aa85499bd" name="aaf378ac45b804faf7826a65aa85499bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf378ac45b804faf7826a65aa85499bd">&#9670;&#160;</a></span>SPI_SSPMIS_RORMIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_RORMIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0fdb413d72046ab086c9ea45eb572a0" name="ae0fdb413d72046ab086c9ea45eb572a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0fdb413d72046ab086c9ea45eb572a0">&#9670;&#160;</a></span>SPI_SSPMIS_RORMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_RORMIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b8fdd7d207dc1286c4d1a79c545d5f2" name="a1b8fdd7d207dc1286c4d1a79c545d5f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b8fdd7d207dc1286c4d1a79c545d5f2">&#9670;&#160;</a></span>SPI_SSPMIS_RTMIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_RTMIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53cc9e9745810a386a1edca1e3ac4f8e" name="a53cc9e9745810a386a1edca1e3ac4f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53cc9e9745810a386a1edca1e3ac4f8e">&#9670;&#160;</a></span>SPI_SSPMIS_RTMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_RTMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f0336089b96653671a99009419a2ae1" name="a8f0336089b96653671a99009419a2ae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f0336089b96653671a99009419a2ae1">&#9670;&#160;</a></span>SPI_SSPMIS_RTMIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_RTMIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fde01fef125653022e5595d9388a518" name="a7fde01fef125653022e5595d9388a518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fde01fef125653022e5595d9388a518">&#9670;&#160;</a></span>SPI_SSPMIS_RTMIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_RTMIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09f3fac2729c1eaabb69702e39588667" name="a09f3fac2729c1eaabb69702e39588667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09f3fac2729c1eaabb69702e39588667">&#9670;&#160;</a></span>SPI_SSPMIS_RTMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_RTMIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1efc49b43d80c8f50d24c59e28a66efd" name="a1efc49b43d80c8f50d24c59e28a66efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1efc49b43d80c8f50d24c59e28a66efd">&#9670;&#160;</a></span>SPI_SSPMIS_RXMIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_RXMIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a712c72679c9027a03d53ac3aad3b4ea8" name="a712c72679c9027a03d53ac3aad3b4ea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a712c72679c9027a03d53ac3aad3b4ea8">&#9670;&#160;</a></span>SPI_SSPMIS_RXMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_RXMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4e2762f6c36848897e626af7451550b" name="ac4e2762f6c36848897e626af7451550b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4e2762f6c36848897e626af7451550b">&#9670;&#160;</a></span>SPI_SSPMIS_RXMIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_RXMIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d63461b23847410eaa6701df2e1e36d" name="a8d63461b23847410eaa6701df2e1e36d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d63461b23847410eaa6701df2e1e36d">&#9670;&#160;</a></span>SPI_SSPMIS_RXMIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_RXMIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a847268ea0bb0b955c0d2061352359e79" name="a847268ea0bb0b955c0d2061352359e79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a847268ea0bb0b955c0d2061352359e79">&#9670;&#160;</a></span>SPI_SSPMIS_RXMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_RXMIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b79abd09dde70c4ad2141cc60c14a9a" name="a7b79abd09dde70c4ad2141cc60c14a9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b79abd09dde70c4ad2141cc60c14a9a">&#9670;&#160;</a></span>SPI_SSPMIS_TXMIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_TXMIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76169de83e3fd19f63b4048bc22c7bf0" name="a76169de83e3fd19f63b4048bc22c7bf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76169de83e3fd19f63b4048bc22c7bf0">&#9670;&#160;</a></span>SPI_SSPMIS_TXMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_TXMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae62c0bd174fa7d8810b9df58b59ea7a8" name="ae62c0bd174fa7d8810b9df58b59ea7a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae62c0bd174fa7d8810b9df58b59ea7a8">&#9670;&#160;</a></span>SPI_SSPMIS_TXMIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_TXMIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0ca89d7ea285e60a7a6ef278cad1dbc" name="ab0ca89d7ea285e60a7a6ef278cad1dbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ca89d7ea285e60a7a6ef278cad1dbc">&#9670;&#160;</a></span>SPI_SSPMIS_TXMIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_TXMIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7c0b6b1e3a0f6d0ed1978d2cbde75fc" name="aa7c0b6b1e3a0f6d0ed1978d2cbde75fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7c0b6b1e3a0f6d0ed1978d2cbde75fc">&#9670;&#160;</a></span>SPI_SSPMIS_TXMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPMIS_TXMIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8eaf71979e79f7312158b51cf5901c01" name="a8eaf71979e79f7312158b51cf5901c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eaf71979e79f7312158b51cf5901c01">&#9670;&#160;</a></span>SPI_SSPPCELLID0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad809d3b2520992786d40b2636c959182" name="ad809d3b2520992786d40b2636c959182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad809d3b2520992786d40b2636c959182">&#9670;&#160;</a></span>SPI_SSPPCELLID0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID0_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d628640f2f8d07aab9a4a9cc3e69085" name="a8d628640f2f8d07aab9a4a9cc3e69085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d628640f2f8d07aab9a4a9cc3e69085">&#9670;&#160;</a></span>SPI_SSPPCELLID0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a831a33dfd37a8a40c4e669f939b83d70" name="a831a33dfd37a8a40c4e669f939b83d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a831a33dfd37a8a40c4e669f939b83d70">&#9670;&#160;</a></span>SPI_SSPPCELLID0_SSPPCELLID0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID0_SSPPCELLID0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee196ca0085a2eb343c32eeed184be50" name="aee196ca0085a2eb343c32eeed184be50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee196ca0085a2eb343c32eeed184be50">&#9670;&#160;</a></span>SPI_SSPPCELLID0_SSPPCELLID0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID0_SSPPCELLID0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fcc15692ea104f2360c77baf1343773" name="a6fcc15692ea104f2360c77baf1343773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fcc15692ea104f2360c77baf1343773">&#9670;&#160;</a></span>SPI_SSPPCELLID0_SSPPCELLID0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID0_SSPPCELLID0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51e1d7f140fa3ee7f508c43eed615b7a" name="a51e1d7f140fa3ee7f508c43eed615b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51e1d7f140fa3ee7f508c43eed615b7a">&#9670;&#160;</a></span>SPI_SSPPCELLID0_SSPPCELLID0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID0_SSPPCELLID0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb3b38618c901a4dc10beff7e8954fab" name="afb3b38618c901a4dc10beff7e8954fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb3b38618c901a4dc10beff7e8954fab">&#9670;&#160;</a></span>SPI_SSPPCELLID0_SSPPCELLID0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID0_SSPPCELLID0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80bbb3d6341491335ae5800e319c5bc5" name="a80bbb3d6341491335ae5800e319c5bc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80bbb3d6341491335ae5800e319c5bc5">&#9670;&#160;</a></span>SPI_SSPPCELLID1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88061fb84819a9661cd3331345217e1c" name="a88061fb84819a9661cd3331345217e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88061fb84819a9661cd3331345217e1c">&#9670;&#160;</a></span>SPI_SSPPCELLID1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID1_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84777bf16d7937b6ff40813b72799239" name="a84777bf16d7937b6ff40813b72799239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84777bf16d7937b6ff40813b72799239">&#9670;&#160;</a></span>SPI_SSPPCELLID1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36dbee36387e08688542ab5fd31efe79" name="a36dbee36387e08688542ab5fd31efe79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36dbee36387e08688542ab5fd31efe79">&#9670;&#160;</a></span>SPI_SSPPCELLID1_SSPPCELLID1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID1_SSPPCELLID1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae40e92fe83288a434f3afafbe23f752" name="aae40e92fe83288a434f3afafbe23f752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae40e92fe83288a434f3afafbe23f752">&#9670;&#160;</a></span>SPI_SSPPCELLID1_SSPPCELLID1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID1_SSPPCELLID1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0b721a2a55cc3472813462cfba07e2f" name="ad0b721a2a55cc3472813462cfba07e2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0b721a2a55cc3472813462cfba07e2f">&#9670;&#160;</a></span>SPI_SSPPCELLID1_SSPPCELLID1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID1_SSPPCELLID1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ebacd8d9c440dd4a81927c9195dca6f" name="a7ebacd8d9c440dd4a81927c9195dca6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ebacd8d9c440dd4a81927c9195dca6f">&#9670;&#160;</a></span>SPI_SSPPCELLID1_SSPPCELLID1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID1_SSPPCELLID1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dc4182219792d56041588f842250a7c" name="a8dc4182219792d56041588f842250a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dc4182219792d56041588f842250a7c">&#9670;&#160;</a></span>SPI_SSPPCELLID1_SSPPCELLID1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID1_SSPPCELLID1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xf0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae56ef2b9660d2ab0c1db18ed87098b73" name="ae56ef2b9660d2ab0c1db18ed87098b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae56ef2b9660d2ab0c1db18ed87098b73">&#9670;&#160;</a></span>SPI_SSPPCELLID2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8180cfe84cd3ce1314eea029c933fc3" name="ae8180cfe84cd3ce1314eea029c933fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8180cfe84cd3ce1314eea029c933fc3">&#9670;&#160;</a></span>SPI_SSPPCELLID2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID2_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30008458d0ea566ae3d97372fd39dac1" name="a30008458d0ea566ae3d97372fd39dac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30008458d0ea566ae3d97372fd39dac1">&#9670;&#160;</a></span>SPI_SSPPCELLID2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000005)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bebbc0d8ef6dcfb23ee69a948330b3f" name="a8bebbc0d8ef6dcfb23ee69a948330b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bebbc0d8ef6dcfb23ee69a948330b3f">&#9670;&#160;</a></span>SPI_SSPPCELLID2_SSPPCELLID2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID2_SSPPCELLID2_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af177221e31d733ebab13938a7707339d" name="af177221e31d733ebab13938a7707339d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af177221e31d733ebab13938a7707339d">&#9670;&#160;</a></span>SPI_SSPPCELLID2_SSPPCELLID2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID2_SSPPCELLID2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb09299e9abe771afe10efcf7040f64f" name="aeb09299e9abe771afe10efcf7040f64f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb09299e9abe771afe10efcf7040f64f">&#9670;&#160;</a></span>SPI_SSPPCELLID2_SSPPCELLID2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID2_SSPPCELLID2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a353eca77e47ddf25b16809c8e4f47933" name="a353eca77e47ddf25b16809c8e4f47933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a353eca77e47ddf25b16809c8e4f47933">&#9670;&#160;</a></span>SPI_SSPPCELLID2_SSPPCELLID2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID2_SSPPCELLID2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1c416f3c2e858b3775cd3f1db4b67a0" name="af1c416f3c2e858b3775cd3f1db4b67a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1c416f3c2e858b3775cd3f1db4b67a0">&#9670;&#160;</a></span>SPI_SSPPCELLID2_SSPPCELLID2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID2_SSPPCELLID2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aceda1d80ca9533951facb78d5ea57216" name="aceda1d80ca9533951facb78d5ea57216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceda1d80ca9533951facb78d5ea57216">&#9670;&#160;</a></span>SPI_SSPPCELLID3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c0b14bc84489e883fa92568786e28c8" name="a6c0b14bc84489e883fa92568786e28c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c0b14bc84489e883fa92568786e28c8">&#9670;&#160;</a></span>SPI_SSPPCELLID3_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID3_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ffc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9c5b49644f7bd6fd4cd3dc61173b701" name="af9c5b49644f7bd6fd4cd3dc61173b701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9c5b49644f7bd6fd4cd3dc61173b701">&#9670;&#160;</a></span>SPI_SSPPCELLID3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a290f3ead2298ea4084569755b955bfa1" name="a290f3ead2298ea4084569755b955bfa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a290f3ead2298ea4084569755b955bfa1">&#9670;&#160;</a></span>SPI_SSPPCELLID3_SSPPCELLID3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID3_SSPPCELLID3_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71ba672ddf0b30625aef09d8b6ee1731" name="a71ba672ddf0b30625aef09d8b6ee1731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71ba672ddf0b30625aef09d8b6ee1731">&#9670;&#160;</a></span>SPI_SSPPCELLID3_SSPPCELLID3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID3_SSPPCELLID3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1369723ce950a355476a3de83303ea36" name="a1369723ce950a355476a3de83303ea36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1369723ce950a355476a3de83303ea36">&#9670;&#160;</a></span>SPI_SSPPCELLID3_SSPPCELLID3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID3_SSPPCELLID3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f866d1fc88b7057504a1a14d5460e6f" name="a3f866d1fc88b7057504a1a14d5460e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f866d1fc88b7057504a1a14d5460e6f">&#9670;&#160;</a></span>SPI_SSPPCELLID3_SSPPCELLID3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID3_SSPPCELLID3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adecce77dc5ba556457da7f109501f1f6" name="adecce77dc5ba556457da7f109501f1f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adecce77dc5ba556457da7f109501f1f6">&#9670;&#160;</a></span>SPI_SSPPCELLID3_SSPPCELLID3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPCELLID3_SSPPCELLID3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xb1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a826df7244f317d4ecf19b4250270ac3d" name="a826df7244f317d4ecf19b4250270ac3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a826df7244f317d4ecf19b4250270ac3d">&#9670;&#160;</a></span>SPI_SSPPERIPHID0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad31b057b774a7f4325561c6021ce8432" name="ad31b057b774a7f4325561c6021ce8432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad31b057b774a7f4325561c6021ce8432">&#9670;&#160;</a></span>SPI_SSPPERIPHID0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID0_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fe0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a665cee404d245f934e5a927d8a489260" name="a665cee404d245f934e5a927d8a489260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665cee404d245f934e5a927d8a489260">&#9670;&#160;</a></span>SPI_SSPPERIPHID0_PARTNUMBER0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID0_PARTNUMBER0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e3f0c6de7b978d47286ac2a6caadb4b" name="a1e3f0c6de7b978d47286ac2a6caadb4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e3f0c6de7b978d47286ac2a6caadb4b">&#9670;&#160;</a></span>SPI_SSPPERIPHID0_PARTNUMBER0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID0_PARTNUMBER0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6badf16f04cae02b5e428cdd5de7d7b8" name="a6badf16f04cae02b5e428cdd5de7d7b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6badf16f04cae02b5e428cdd5de7d7b8">&#9670;&#160;</a></span>SPI_SSPPERIPHID0_PARTNUMBER0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID0_PARTNUMBER0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46c5cb629b6fc39e73afbe93e605275c" name="a46c5cb629b6fc39e73afbe93e605275c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46c5cb629b6fc39e73afbe93e605275c">&#9670;&#160;</a></span>SPI_SSPPERIPHID0_PARTNUMBER0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID0_PARTNUMBER0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57faa0738f1d3f8b34a90275f92d8dfc" name="a57faa0738f1d3f8b34a90275f92d8dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57faa0738f1d3f8b34a90275f92d8dfc">&#9670;&#160;</a></span>SPI_SSPPERIPHID0_PARTNUMBER0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID0_PARTNUMBER0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc080367c501450c39c734a24d86294b" name="afc080367c501450c39c734a24d86294b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc080367c501450c39c734a24d86294b">&#9670;&#160;</a></span>SPI_SSPPERIPHID0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000022)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dc2b2c0693d2cd76cdf32a9376fe68d" name="a9dc2b2c0693d2cd76cdf32a9376fe68d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dc2b2c0693d2cd76cdf32a9376fe68d">&#9670;&#160;</a></span>SPI_SSPPERIPHID1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d97b2e9d602ab04e9e593394e6819f1" name="a2d97b2e9d602ab04e9e593394e6819f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d97b2e9d602ab04e9e593394e6819f1">&#9670;&#160;</a></span>SPI_SSPPERIPHID1_DESIGNER0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID1_DESIGNER0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cda9eca9975250cad4f0fb989a08cc5" name="a5cda9eca9975250cad4f0fb989a08cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cda9eca9975250cad4f0fb989a08cc5">&#9670;&#160;</a></span>SPI_SSPPERIPHID1_DESIGNER0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID1_DESIGNER0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a628691775a95f5124d687a9dab740d87" name="a628691775a95f5124d687a9dab740d87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a628691775a95f5124d687a9dab740d87">&#9670;&#160;</a></span>SPI_SSPPERIPHID1_DESIGNER0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID1_DESIGNER0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6bbd07a5b4ec7862681a47e18cd4b52" name="ab6bbd07a5b4ec7862681a47e18cd4b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6bbd07a5b4ec7862681a47e18cd4b52">&#9670;&#160;</a></span>SPI_SSPPERIPHID1_DESIGNER0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID1_DESIGNER0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b53e70d961061c7a8213251b75a1979" name="a2b53e70d961061c7a8213251b75a1979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b53e70d961061c7a8213251b75a1979">&#9670;&#160;</a></span>SPI_SSPPERIPHID1_DESIGNER0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID1_DESIGNER0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfb9390b25bad023c5563e69c3b689eb" name="abfb9390b25bad023c5563e69c3b689eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfb9390b25bad023c5563e69c3b689eb">&#9670;&#160;</a></span>SPI_SSPPERIPHID1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID1_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fe4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1604e7e9a7122dc0f0525e97c99a148a" name="a1604e7e9a7122dc0f0525e97c99a148a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1604e7e9a7122dc0f0525e97c99a148a">&#9670;&#160;</a></span>SPI_SSPPERIPHID1_PARTNUMBER1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID1_PARTNUMBER1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74376da3ef1ee7960731647058070a00" name="a74376da3ef1ee7960731647058070a00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74376da3ef1ee7960731647058070a00">&#9670;&#160;</a></span>SPI_SSPPERIPHID1_PARTNUMBER1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID1_PARTNUMBER1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a703c298eaa4fb1f6d239041671dfce97" name="a703c298eaa4fb1f6d239041671dfce97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a703c298eaa4fb1f6d239041671dfce97">&#9670;&#160;</a></span>SPI_SSPPERIPHID1_PARTNUMBER1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID1_PARTNUMBER1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f781d14db63a3ddd7076e1496998ef3" name="a1f781d14db63a3ddd7076e1496998ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f781d14db63a3ddd7076e1496998ef3">&#9670;&#160;</a></span>SPI_SSPPERIPHID1_PARTNUMBER1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID1_PARTNUMBER1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa776bf445ed7649250972b3ffacebefe" name="aa776bf445ed7649250972b3ffacebefe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa776bf445ed7649250972b3ffacebefe">&#9670;&#160;</a></span>SPI_SSPPERIPHID1_PARTNUMBER1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID1_PARTNUMBER1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0101079bec9704cd39b44ba323ee37d9" name="a0101079bec9704cd39b44ba323ee37d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0101079bec9704cd39b44ba323ee37d9">&#9670;&#160;</a></span>SPI_SSPPERIPHID1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa89dc898e1e21c58244275d42bab6d8f" name="aa89dc898e1e21c58244275d42bab6d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa89dc898e1e21c58244275d42bab6d8f">&#9670;&#160;</a></span>SPI_SSPPERIPHID2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30b7501793618b2685d03f53ffaca795" name="a30b7501793618b2685d03f53ffaca795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30b7501793618b2685d03f53ffaca795">&#9670;&#160;</a></span>SPI_SSPPERIPHID2_DESIGNER1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID2_DESIGNER1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afab9b894c8531a6233e7902d4defccc3" name="afab9b894c8531a6233e7902d4defccc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afab9b894c8531a6233e7902d4defccc3">&#9670;&#160;</a></span>SPI_SSPPERIPHID2_DESIGNER1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID2_DESIGNER1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a904ebd39c089bf414bdf05df26a1ecd2" name="a904ebd39c089bf414bdf05df26a1ecd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a904ebd39c089bf414bdf05df26a1ecd2">&#9670;&#160;</a></span>SPI_SSPPERIPHID2_DESIGNER1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID2_DESIGNER1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2a3dca07304bab4fad903ac6c85d646" name="ac2a3dca07304bab4fad903ac6c85d646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2a3dca07304bab4fad903ac6c85d646">&#9670;&#160;</a></span>SPI_SSPPERIPHID2_DESIGNER1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID2_DESIGNER1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a279fc811da168653859b03052c14713d" name="a279fc811da168653859b03052c14713d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a279fc811da168653859b03052c14713d">&#9670;&#160;</a></span>SPI_SSPPERIPHID2_DESIGNER1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID2_DESIGNER1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3935f97f329128e53c15df4d38e9316" name="ae3935f97f329128e53c15df4d38e9316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3935f97f329128e53c15df4d38e9316">&#9670;&#160;</a></span>SPI_SSPPERIPHID2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID2_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fe8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaaba86f58e35d99bf403f38deac1b178" name="aaaba86f58e35d99bf403f38deac1b178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaba86f58e35d99bf403f38deac1b178">&#9670;&#160;</a></span>SPI_SSPPERIPHID2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c1bc8da35d5ffe9120c369e5ae89425" name="a9c1bc8da35d5ffe9120c369e5ae89425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c1bc8da35d5ffe9120c369e5ae89425">&#9670;&#160;</a></span>SPI_SSPPERIPHID2_REVISION_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID2_REVISION_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea18078f81e3234376172ec17935e829" name="aea18078f81e3234376172ec17935e829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea18078f81e3234376172ec17935e829">&#9670;&#160;</a></span>SPI_SSPPERIPHID2_REVISION_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID2_REVISION_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fc527ec9f6554b87cb999a705aa2b4a" name="a3fc527ec9f6554b87cb999a705aa2b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc527ec9f6554b87cb999a705aa2b4a">&#9670;&#160;</a></span>SPI_SSPPERIPHID2_REVISION_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID2_REVISION_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaed21a09bf297f149b7780e64b4a6019" name="aaed21a09bf297f149b7780e64b4a6019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaed21a09bf297f149b7780e64b4a6019">&#9670;&#160;</a></span>SPI_SSPPERIPHID2_REVISION_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID2_REVISION_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25fffe08bbea75c6abc360354f3cfe9f" name="a25fffe08bbea75c6abc360354f3cfe9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25fffe08bbea75c6abc360354f3cfe9f">&#9670;&#160;</a></span>SPI_SSPPERIPHID2_REVISION_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID2_REVISION_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f33a7b621694d0272271f0ee74d2b5a" name="a5f33a7b621694d0272271f0ee74d2b5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f33a7b621694d0272271f0ee74d2b5a">&#9670;&#160;</a></span>SPI_SSPPERIPHID3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae839e6f670a2817227f0ed135591295f" name="ae839e6f670a2817227f0ed135591295f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae839e6f670a2817227f0ed135591295f">&#9670;&#160;</a></span>SPI_SSPPERIPHID3_CONFIGURATION_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID3_CONFIGURATION_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbf607944c12e2b6a02c7917d1d38c33" name="abbf607944c12e2b6a02c7917d1d38c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbf607944c12e2b6a02c7917d1d38c33">&#9670;&#160;</a></span>SPI_SSPPERIPHID3_CONFIGURATION_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID3_CONFIGURATION_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36dc3b2a4da21a82c24dec959c822264" name="a36dc3b2a4da21a82c24dec959c822264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36dc3b2a4da21a82c24dec959c822264">&#9670;&#160;</a></span>SPI_SSPPERIPHID3_CONFIGURATION_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID3_CONFIGURATION_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4c128726f2fa8d9a346577c3e7019dc" name="ae4c128726f2fa8d9a346577c3e7019dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4c128726f2fa8d9a346577c3e7019dc">&#9670;&#160;</a></span>SPI_SSPPERIPHID3_CONFIGURATION_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID3_CONFIGURATION_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1013b9b99c95758a23d6efe3f282a75f" name="a1013b9b99c95758a23d6efe3f282a75f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1013b9b99c95758a23d6efe3f282a75f">&#9670;&#160;</a></span>SPI_SSPPERIPHID3_CONFIGURATION_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID3_CONFIGURATION_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3af82ddbf3852301440e3a6a5e1d752b" name="a3af82ddbf3852301440e3a6a5e1d752b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3af82ddbf3852301440e3a6a5e1d752b">&#9670;&#160;</a></span>SPI_SSPPERIPHID3_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID3_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fec)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d8925028be776824e77e3efbfd35c66" name="a3d8925028be776824e77e3efbfd35c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d8925028be776824e77e3efbfd35c66">&#9670;&#160;</a></span>SPI_SSPPERIPHID3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPPERIPHID3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30a23babaccda38a01ac7f0cab5ddeaf" name="a30a23babaccda38a01ac7f0cab5ddeaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30a23babaccda38a01ac7f0cab5ddeaf">&#9670;&#160;</a></span>SPI_SSPRIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed6c96453c1205c3590c11f6df5d8065" name="aed6c96453c1205c3590c11f6df5d8065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed6c96453c1205c3590c11f6df5d8065">&#9670;&#160;</a></span>SPI_SSPRIS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21081358547e2d49a9ac8dca11aa9822" name="a21081358547e2d49a9ac8dca11aa9822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21081358547e2d49a9ac8dca11aa9822">&#9670;&#160;</a></span>SPI_SSPRIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0210a5982c4b8094feb3441f853ffbb8" name="a0210a5982c4b8094feb3441f853ffbb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0210a5982c4b8094feb3441f853ffbb8">&#9670;&#160;</a></span>SPI_SSPRIS_RORRIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_RORRIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97f24b5bf2a6a4588b2038252b3403b2" name="a97f24b5bf2a6a4588b2038252b3403b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97f24b5bf2a6a4588b2038252b3403b2">&#9670;&#160;</a></span>SPI_SSPRIS_RORRIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_RORRIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae044c63f6f109f08e5e6abdf74ff56ee" name="ae044c63f6f109f08e5e6abdf74ff56ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae044c63f6f109f08e5e6abdf74ff56ee">&#9670;&#160;</a></span>SPI_SSPRIS_RORRIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_RORRIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63062318486e8746c888e3f55016ccff" name="a63062318486e8746c888e3f55016ccff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63062318486e8746c888e3f55016ccff">&#9670;&#160;</a></span>SPI_SSPRIS_RORRIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_RORRIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91053acc19c07fa58c6dd4042a0372cf" name="a91053acc19c07fa58c6dd4042a0372cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91053acc19c07fa58c6dd4042a0372cf">&#9670;&#160;</a></span>SPI_SSPRIS_RORRIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_RORRIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac94883e4afc762cb4cf9bfa6ad10b54d" name="ac94883e4afc762cb4cf9bfa6ad10b54d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac94883e4afc762cb4cf9bfa6ad10b54d">&#9670;&#160;</a></span>SPI_SSPRIS_RTRIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_RTRIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0739a91f3e0512aed2d5af454ea7269" name="af0739a91f3e0512aed2d5af454ea7269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0739a91f3e0512aed2d5af454ea7269">&#9670;&#160;</a></span>SPI_SSPRIS_RTRIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_RTRIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66f36a5238821fcc4a643ef4491b7511" name="a66f36a5238821fcc4a643ef4491b7511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f36a5238821fcc4a643ef4491b7511">&#9670;&#160;</a></span>SPI_SSPRIS_RTRIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_RTRIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add24fab04e98f35b9f2d98ce3f94fc20" name="add24fab04e98f35b9f2d98ce3f94fc20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add24fab04e98f35b9f2d98ce3f94fc20">&#9670;&#160;</a></span>SPI_SSPRIS_RTRIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_RTRIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae097fc5d107205e16f13197266be8590" name="ae097fc5d107205e16f13197266be8590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae097fc5d107205e16f13197266be8590">&#9670;&#160;</a></span>SPI_SSPRIS_RTRIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_RTRIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f631b83ac0fb6290631f4b5278e0cf3" name="a6f631b83ac0fb6290631f4b5278e0cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f631b83ac0fb6290631f4b5278e0cf3">&#9670;&#160;</a></span>SPI_SSPRIS_RXRIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_RXRIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef9026209c9868a98092fb83c445ae2e" name="aef9026209c9868a98092fb83c445ae2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef9026209c9868a98092fb83c445ae2e">&#9670;&#160;</a></span>SPI_SSPRIS_RXRIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_RXRIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3942424c1eae47781b154f62b07e926d" name="a3942424c1eae47781b154f62b07e926d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3942424c1eae47781b154f62b07e926d">&#9670;&#160;</a></span>SPI_SSPRIS_RXRIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_RXRIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48768634a33d24d1587c285ddadfe66c" name="a48768634a33d24d1587c285ddadfe66c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48768634a33d24d1587c285ddadfe66c">&#9670;&#160;</a></span>SPI_SSPRIS_RXRIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_RXRIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6ea83adb018399dd3d55605f62a9c86" name="ad6ea83adb018399dd3d55605f62a9c86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6ea83adb018399dd3d55605f62a9c86">&#9670;&#160;</a></span>SPI_SSPRIS_RXRIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_RXRIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa417fff9a3f92ed5475acae957056394" name="aa417fff9a3f92ed5475acae957056394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa417fff9a3f92ed5475acae957056394">&#9670;&#160;</a></span>SPI_SSPRIS_TXRIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_TXRIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6041b1c4b9750b270f8d294c1b81057c" name="a6041b1c4b9750b270f8d294c1b81057c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6041b1c4b9750b270f8d294c1b81057c">&#9670;&#160;</a></span>SPI_SSPRIS_TXRIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_TXRIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29c9313ce740cc4801ecfb6c79221fa0" name="a29c9313ce740cc4801ecfb6c79221fa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29c9313ce740cc4801ecfb6c79221fa0">&#9670;&#160;</a></span>SPI_SSPRIS_TXRIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_TXRIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4edf48144c34139653b89be262f987d8" name="a4edf48144c34139653b89be262f987d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4edf48144c34139653b89be262f987d8">&#9670;&#160;</a></span>SPI_SSPRIS_TXRIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_TXRIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8aef488d0de62f45cd828a932679441" name="ae8aef488d0de62f45cd828a932679441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8aef488d0de62f45cd828a932679441">&#9670;&#160;</a></span>SPI_SSPRIS_TXRIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPRIS_TXRIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7e7f0669aeb9a63c0641862154ee1d4" name="ac7e7f0669aeb9a63c0641862154ee1d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7e7f0669aeb9a63c0641862154ee1d4">&#9670;&#160;</a></span>SPI_SSPSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4d6d6f0d9cdbe98b04a870bc4de91da" name="ac4d6d6f0d9cdbe98b04a870bc4de91da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4d6d6f0d9cdbe98b04a870bc4de91da">&#9670;&#160;</a></span>SPI_SSPSR_BSY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_BSY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa406a918f91842098377db2203eb375c" name="aa406a918f91842098377db2203eb375c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa406a918f91842098377db2203eb375c">&#9670;&#160;</a></span>SPI_SSPSR_BSY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_BSY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79e983bf0d2c24db64470cc04ac55623" name="a79e983bf0d2c24db64470cc04ac55623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79e983bf0d2c24db64470cc04ac55623">&#9670;&#160;</a></span>SPI_SSPSR_BSY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_BSY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2a47fd01b1c7039e868b315738430dc" name="ad2a47fd01b1c7039e868b315738430dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2a47fd01b1c7039e868b315738430dc">&#9670;&#160;</a></span>SPI_SSPSR_BSY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_BSY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98c9611db6cefd9c29c193bc6d25597f" name="a98c9611db6cefd9c29c193bc6d25597f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98c9611db6cefd9c29c193bc6d25597f">&#9670;&#160;</a></span>SPI_SSPSR_BSY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_BSY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a900113b563c4376a1afc28c72af52bf9" name="a900113b563c4376a1afc28c72af52bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a900113b563c4376a1afc28c72af52bf9">&#9670;&#160;</a></span>SPI_SSPSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a64453158276214d2f5c24b14e87adc" name="a2a64453158276214d2f5c24b14e87adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a64453158276214d2f5c24b14e87adc">&#9670;&#160;</a></span>SPI_SSPSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9ca27ddacdf8d0530abc3378560ce02" name="ab9ca27ddacdf8d0530abc3378560ce02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9ca27ddacdf8d0530abc3378560ce02">&#9670;&#160;</a></span>SPI_SSPSR_RFF_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_RFF_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3b1d83daaae8f346684900a9b09f3e6" name="ad3b1d83daaae8f346684900a9b09f3e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3b1d83daaae8f346684900a9b09f3e6">&#9670;&#160;</a></span>SPI_SSPSR_RFF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_RFF_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf3d569eb016d6ab3d3cf1b52bd78ac0" name="abf3d569eb016d6ab3d3cf1b52bd78ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf3d569eb016d6ab3d3cf1b52bd78ac0">&#9670;&#160;</a></span>SPI_SSPSR_RFF_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_RFF_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3de8a51a54d220026c651f447efa6269" name="a3de8a51a54d220026c651f447efa6269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3de8a51a54d220026c651f447efa6269">&#9670;&#160;</a></span>SPI_SSPSR_RFF_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_RFF_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2e534724d0a841ebc58ce2ac433073e" name="ae2e534724d0a841ebc58ce2ac433073e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2e534724d0a841ebc58ce2ac433073e">&#9670;&#160;</a></span>SPI_SSPSR_RFF_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_RFF_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accb9ceba80ef4b15ad4a496d53e58cd5" name="accb9ceba80ef4b15ad4a496d53e58cd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accb9ceba80ef4b15ad4a496d53e58cd5">&#9670;&#160;</a></span>SPI_SSPSR_RNE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_RNE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1ad1c2924e29fbc4d40b03afc0789d3" name="ac1ad1c2924e29fbc4d40b03afc0789d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1ad1c2924e29fbc4d40b03afc0789d3">&#9670;&#160;</a></span>SPI_SSPSR_RNE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_RNE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad99c7ff49749084c1bd723ead4e3b0f3" name="ad99c7ff49749084c1bd723ead4e3b0f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad99c7ff49749084c1bd723ead4e3b0f3">&#9670;&#160;</a></span>SPI_SSPSR_RNE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_RNE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77829bb139c275713eec337f620523c7" name="a77829bb139c275713eec337f620523c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77829bb139c275713eec337f620523c7">&#9670;&#160;</a></span>SPI_SSPSR_RNE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_RNE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a297fef252333f8a28c2f49497e684405" name="a297fef252333f8a28c2f49497e684405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a297fef252333f8a28c2f49497e684405">&#9670;&#160;</a></span>SPI_SSPSR_RNE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_RNE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84cbc1bcd860191df154d774e6675525" name="a84cbc1bcd860191df154d774e6675525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84cbc1bcd860191df154d774e6675525">&#9670;&#160;</a></span>SPI_SSPSR_TFE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_TFE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac36e97cafebe049669a75bc79d5a087c" name="ac36e97cafebe049669a75bc79d5a087c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac36e97cafebe049669a75bc79d5a087c">&#9670;&#160;</a></span>SPI_SSPSR_TFE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_TFE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ef0318d2b3e1dc4540f2e3857b66cdd" name="a3ef0318d2b3e1dc4540f2e3857b66cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef0318d2b3e1dc4540f2e3857b66cdd">&#9670;&#160;</a></span>SPI_SSPSR_TFE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_TFE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af44c42e5a5f266025efc6355f1a3e790" name="af44c42e5a5f266025efc6355f1a3e790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af44c42e5a5f266025efc6355f1a3e790">&#9670;&#160;</a></span>SPI_SSPSR_TFE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_TFE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab12d5bb7eb86dd2a8c5da3defb12bc53" name="ab12d5bb7eb86dd2a8c5da3defb12bc53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab12d5bb7eb86dd2a8c5da3defb12bc53">&#9670;&#160;</a></span>SPI_SSPSR_TFE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_TFE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab903273d1472a15c6a23f0dfd2a74930" name="ab903273d1472a15c6a23f0dfd2a74930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab903273d1472a15c6a23f0dfd2a74930">&#9670;&#160;</a></span>SPI_SSPSR_TNF_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_TNF_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a1a13e46178742a442b261810177b74" name="a1a1a13e46178742a442b261810177b74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a1a13e46178742a442b261810177b74">&#9670;&#160;</a></span>SPI_SSPSR_TNF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_TNF_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa90e43a9c8e7c9564a8851309b56c07d" name="aa90e43a9c8e7c9564a8851309b56c07d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa90e43a9c8e7c9564a8851309b56c07d">&#9670;&#160;</a></span>SPI_SSPSR_TNF_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_TNF_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a388eb72d13a654ba06f70993aee3faf0" name="a388eb72d13a654ba06f70993aee3faf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a388eb72d13a654ba06f70993aee3faf0">&#9670;&#160;</a></span>SPI_SSPSR_TNF_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_TNF_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60c7b1d274ef1699e79c2e92b9d51cc8" name="a60c7b1d274ef1699e79c2e92b9d51cc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60c7b1d274ef1699e79c2e92b9d51cc8">&#9670;&#160;</a></span>SPI_SSPSR_TNF_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SPI_SSPSR_TNF_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2spi_8h.html">spi.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
