

================================================================
== Vitis HLS Report for 'flashattn_Pipeline_Init_Accumulators'
================================================================
* Date:           Fri Apr 11 19:30:23 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        flash_attn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.667 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       34|       34|  0.340 us|  0.340 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Init_Accumulators  |       32|       32|         1|          1|          1|    32|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.66>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%q = alloca i32 1" [flashattn.cpp:58]   --->   Operation 4 'alloca' 'q' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln58 = store i6 0, i6 %q" [flashattn.cpp:58]   --->   Operation 5 'store' 'store_ln58' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_62_3"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%q_1 = load i6 %q" [flashattn.cpp:58]   --->   Operation 7 'load' 'q_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.82ns)   --->   "%icmp_ln58 = icmp_eq  i6 %q_1, i6 32" [flashattn.cpp:58]   --->   Operation 8 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.82ns)   --->   "%add_ln58 = add i6 %q_1, i6 1" [flashattn.cpp:58]   --->   Operation 9 'add' 'add_ln58' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %VITIS_LOOP_62_3.split, void %VITIS_LOOP_78_5.preheader.exitStub" [flashattn.cpp:58]   --->   Operation 10 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i6 %q_1" [flashattn.cpp:58]   --->   Operation 11 'zext' 'zext_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [flashattn.cpp:58]   --->   Operation 12 'specpipeline' 'specpipeline_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [flashattn.cpp:58]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [flashattn.cpp:58]   --->   Operation 14 'specloopname' 'specloopname_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%row_max_addr = getelementptr i32 %row_max, i64 0, i64 %zext_ln58" [flashattn.cpp:60]   --->   Operation 15 'getelementptr' 'row_max_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln60 = store i32 -inf, i5 %row_max_addr" [flashattn.cpp:60]   --->   Operation 16 'store' 'store_ln60' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%exp_sum_addr = getelementptr i32 %exp_sum, i64 0, i64 %zext_ln58" [flashattn.cpp:61]   --->   Operation 17 'getelementptr' 'exp_sum_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln61 = store i32 0, i5 %exp_sum_addr" [flashattn.cpp:61]   --->   Operation 18 'store' 'store_ln61' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_accum_addr = getelementptr i32 %output_accum, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 19 'getelementptr' 'output_accum_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_accum_1_addr = getelementptr i32 %output_accum_1, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 20 'getelementptr' 'output_accum_1_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%output_accum_2_addr = getelementptr i32 %output_accum_2, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 21 'getelementptr' 'output_accum_2_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_accum_3_addr = getelementptr i32 %output_accum_3, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 22 'getelementptr' 'output_accum_3_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_accum_4_addr = getelementptr i32 %output_accum_4, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 23 'getelementptr' 'output_accum_4_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%output_accum_5_addr = getelementptr i32 %output_accum_5, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 24 'getelementptr' 'output_accum_5_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%output_accum_6_addr = getelementptr i32 %output_accum_6, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 25 'getelementptr' 'output_accum_6_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_accum_7_addr = getelementptr i32 %output_accum_7, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 26 'getelementptr' 'output_accum_7_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%output_accum_8_addr = getelementptr i32 %output_accum_8, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 27 'getelementptr' 'output_accum_8_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_accum_9_addr = getelementptr i32 %output_accum_9, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 28 'getelementptr' 'output_accum_9_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%output_accum_10_addr = getelementptr i32 %output_accum_10, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 29 'getelementptr' 'output_accum_10_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_accum_11_addr = getelementptr i32 %output_accum_11, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 30 'getelementptr' 'output_accum_11_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output_accum_12_addr = getelementptr i32 %output_accum_12, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 31 'getelementptr' 'output_accum_12_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_accum_13_addr = getelementptr i32 %output_accum_13, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 32 'getelementptr' 'output_accum_13_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%output_accum_14_addr = getelementptr i32 %output_accum_14, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 33 'getelementptr' 'output_accum_14_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_accum_15_addr = getelementptr i32 %output_accum_15, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 34 'getelementptr' 'output_accum_15_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_accum_16_addr = getelementptr i32 %output_accum_16, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 35 'getelementptr' 'output_accum_16_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%output_accum_17_addr = getelementptr i32 %output_accum_17, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 36 'getelementptr' 'output_accum_17_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_accum_18_addr = getelementptr i32 %output_accum_18, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 37 'getelementptr' 'output_accum_18_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%output_accum_19_addr = getelementptr i32 %output_accum_19, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 38 'getelementptr' 'output_accum_19_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output_accum_20_addr = getelementptr i32 %output_accum_20, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 39 'getelementptr' 'output_accum_20_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%output_accum_21_addr = getelementptr i32 %output_accum_21, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 40 'getelementptr' 'output_accum_21_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%output_accum_22_addr = getelementptr i32 %output_accum_22, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 41 'getelementptr' 'output_accum_22_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_accum_23_addr = getelementptr i32 %output_accum_23, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 42 'getelementptr' 'output_accum_23_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%output_accum_24_addr = getelementptr i32 %output_accum_24, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 43 'getelementptr' 'output_accum_24_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%output_accum_25_addr = getelementptr i32 %output_accum_25, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 44 'getelementptr' 'output_accum_25_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%output_accum_26_addr = getelementptr i32 %output_accum_26, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 45 'getelementptr' 'output_accum_26_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%output_accum_27_addr = getelementptr i32 %output_accum_27, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 46 'getelementptr' 'output_accum_27_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%output_accum_28_addr = getelementptr i32 %output_accum_28, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 47 'getelementptr' 'output_accum_28_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%output_accum_29_addr = getelementptr i32 %output_accum_29, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 48 'getelementptr' 'output_accum_29_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%output_accum_30_addr = getelementptr i32 %output_accum_30, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 49 'getelementptr' 'output_accum_30_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%output_accum_31_addr = getelementptr i32 %output_accum_31, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 50 'getelementptr' 'output_accum_31_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%output_accum_32_addr = getelementptr i32 %output_accum_32, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 51 'getelementptr' 'output_accum_32_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%output_accum_33_addr = getelementptr i32 %output_accum_33, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 52 'getelementptr' 'output_accum_33_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%output_accum_34_addr = getelementptr i32 %output_accum_34, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 53 'getelementptr' 'output_accum_34_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%output_accum_35_addr = getelementptr i32 %output_accum_35, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 54 'getelementptr' 'output_accum_35_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%output_accum_36_addr = getelementptr i32 %output_accum_36, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 55 'getelementptr' 'output_accum_36_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%output_accum_37_addr = getelementptr i32 %output_accum_37, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 56 'getelementptr' 'output_accum_37_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%output_accum_38_addr = getelementptr i32 %output_accum_38, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 57 'getelementptr' 'output_accum_38_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%output_accum_39_addr = getelementptr i32 %output_accum_39, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 58 'getelementptr' 'output_accum_39_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%output_accum_40_addr = getelementptr i32 %output_accum_40, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 59 'getelementptr' 'output_accum_40_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%output_accum_41_addr = getelementptr i32 %output_accum_41, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 60 'getelementptr' 'output_accum_41_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%output_accum_42_addr = getelementptr i32 %output_accum_42, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 61 'getelementptr' 'output_accum_42_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%output_accum_43_addr = getelementptr i32 %output_accum_43, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 62 'getelementptr' 'output_accum_43_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%output_accum_44_addr = getelementptr i32 %output_accum_44, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 63 'getelementptr' 'output_accum_44_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%output_accum_45_addr = getelementptr i32 %output_accum_45, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 64 'getelementptr' 'output_accum_45_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%output_accum_46_addr = getelementptr i32 %output_accum_46, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 65 'getelementptr' 'output_accum_46_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%output_accum_47_addr = getelementptr i32 %output_accum_47, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 66 'getelementptr' 'output_accum_47_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%output_accum_48_addr = getelementptr i32 %output_accum_48, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 67 'getelementptr' 'output_accum_48_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%output_accum_49_addr = getelementptr i32 %output_accum_49, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 68 'getelementptr' 'output_accum_49_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%output_accum_50_addr = getelementptr i32 %output_accum_50, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 69 'getelementptr' 'output_accum_50_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%output_accum_51_addr = getelementptr i32 %output_accum_51, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 70 'getelementptr' 'output_accum_51_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%output_accum_52_addr = getelementptr i32 %output_accum_52, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 71 'getelementptr' 'output_accum_52_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%output_accum_53_addr = getelementptr i32 %output_accum_53, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 72 'getelementptr' 'output_accum_53_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%output_accum_54_addr = getelementptr i32 %output_accum_54, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 73 'getelementptr' 'output_accum_54_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%output_accum_55_addr = getelementptr i32 %output_accum_55, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 74 'getelementptr' 'output_accum_55_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%output_accum_56_addr = getelementptr i32 %output_accum_56, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 75 'getelementptr' 'output_accum_56_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%output_accum_57_addr = getelementptr i32 %output_accum_57, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 76 'getelementptr' 'output_accum_57_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%output_accum_58_addr = getelementptr i32 %output_accum_58, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 77 'getelementptr' 'output_accum_58_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%output_accum_59_addr = getelementptr i32 %output_accum_59, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 78 'getelementptr' 'output_accum_59_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%output_accum_60_addr = getelementptr i32 %output_accum_60, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 79 'getelementptr' 'output_accum_60_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%output_accum_61_addr = getelementptr i32 %output_accum_61, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 80 'getelementptr' 'output_accum_61_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%output_accum_62_addr = getelementptr i32 %output_accum_62, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 81 'getelementptr' 'output_accum_62_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%output_accum_63_addr = getelementptr i32 %output_accum_63, i64 0, i64 %zext_ln58" [flashattn.cpp:64]   --->   Operation 82 'getelementptr' 'output_accum_63_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_addr" [flashattn.cpp:64]   --->   Operation 83 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 84 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_1_addr" [flashattn.cpp:64]   --->   Operation 84 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 85 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_2_addr" [flashattn.cpp:64]   --->   Operation 85 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 86 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_3_addr" [flashattn.cpp:64]   --->   Operation 86 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 87 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_4_addr" [flashattn.cpp:64]   --->   Operation 87 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 88 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_5_addr" [flashattn.cpp:64]   --->   Operation 88 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 89 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_6_addr" [flashattn.cpp:64]   --->   Operation 89 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 90 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_7_addr" [flashattn.cpp:64]   --->   Operation 90 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 91 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_8_addr" [flashattn.cpp:64]   --->   Operation 91 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 92 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_9_addr" [flashattn.cpp:64]   --->   Operation 92 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 93 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_10_addr" [flashattn.cpp:64]   --->   Operation 93 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 94 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_11_addr" [flashattn.cpp:64]   --->   Operation 94 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 95 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_12_addr" [flashattn.cpp:64]   --->   Operation 95 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 96 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_13_addr" [flashattn.cpp:64]   --->   Operation 96 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 97 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_14_addr" [flashattn.cpp:64]   --->   Operation 97 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 98 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_15_addr" [flashattn.cpp:64]   --->   Operation 98 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 99 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_16_addr" [flashattn.cpp:64]   --->   Operation 99 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 100 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_17_addr" [flashattn.cpp:64]   --->   Operation 100 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 101 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_18_addr" [flashattn.cpp:64]   --->   Operation 101 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 102 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_19_addr" [flashattn.cpp:64]   --->   Operation 102 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 103 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_20_addr" [flashattn.cpp:64]   --->   Operation 103 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 104 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_21_addr" [flashattn.cpp:64]   --->   Operation 104 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 105 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_22_addr" [flashattn.cpp:64]   --->   Operation 105 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 106 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_23_addr" [flashattn.cpp:64]   --->   Operation 106 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 107 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_24_addr" [flashattn.cpp:64]   --->   Operation 107 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 108 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_25_addr" [flashattn.cpp:64]   --->   Operation 108 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 109 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_26_addr" [flashattn.cpp:64]   --->   Operation 109 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 110 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_27_addr" [flashattn.cpp:64]   --->   Operation 110 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 111 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_28_addr" [flashattn.cpp:64]   --->   Operation 111 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 112 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_29_addr" [flashattn.cpp:64]   --->   Operation 112 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 113 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_30_addr" [flashattn.cpp:64]   --->   Operation 113 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 114 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_31_addr" [flashattn.cpp:64]   --->   Operation 114 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 115 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_32_addr" [flashattn.cpp:64]   --->   Operation 115 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 116 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_33_addr" [flashattn.cpp:64]   --->   Operation 116 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 117 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_34_addr" [flashattn.cpp:64]   --->   Operation 117 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 118 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_35_addr" [flashattn.cpp:64]   --->   Operation 118 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 119 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_36_addr" [flashattn.cpp:64]   --->   Operation 119 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 120 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_37_addr" [flashattn.cpp:64]   --->   Operation 120 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 121 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_38_addr" [flashattn.cpp:64]   --->   Operation 121 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 122 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_39_addr" [flashattn.cpp:64]   --->   Operation 122 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 123 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_40_addr" [flashattn.cpp:64]   --->   Operation 123 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 124 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_41_addr" [flashattn.cpp:64]   --->   Operation 124 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 125 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_42_addr" [flashattn.cpp:64]   --->   Operation 125 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 126 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_43_addr" [flashattn.cpp:64]   --->   Operation 126 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 127 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_44_addr" [flashattn.cpp:64]   --->   Operation 127 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 128 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_45_addr" [flashattn.cpp:64]   --->   Operation 128 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 129 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_46_addr" [flashattn.cpp:64]   --->   Operation 129 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 130 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_47_addr" [flashattn.cpp:64]   --->   Operation 130 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 131 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_48_addr" [flashattn.cpp:64]   --->   Operation 131 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 132 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_49_addr" [flashattn.cpp:64]   --->   Operation 132 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 133 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_50_addr" [flashattn.cpp:64]   --->   Operation 133 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 134 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_51_addr" [flashattn.cpp:64]   --->   Operation 134 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 135 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_52_addr" [flashattn.cpp:64]   --->   Operation 135 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 136 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_53_addr" [flashattn.cpp:64]   --->   Operation 136 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 137 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_54_addr" [flashattn.cpp:64]   --->   Operation 137 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 138 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_55_addr" [flashattn.cpp:64]   --->   Operation 138 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 139 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_56_addr" [flashattn.cpp:64]   --->   Operation 139 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 140 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_57_addr" [flashattn.cpp:64]   --->   Operation 140 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 141 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_58_addr" [flashattn.cpp:64]   --->   Operation 141 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 142 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_59_addr" [flashattn.cpp:64]   --->   Operation 142 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 143 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_60_addr" [flashattn.cpp:64]   --->   Operation 143 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 144 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_61_addr" [flashattn.cpp:64]   --->   Operation 144 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 145 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_62_addr" [flashattn.cpp:64]   --->   Operation 145 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 146 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i32 0, i5 %output_accum_63_addr" [flashattn.cpp:64]   --->   Operation 146 'store' 'store_ln64' <Predicate = (!icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln58 = store i6 %add_ln58, i6 %q" [flashattn.cpp:58]   --->   Operation 147 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 1.58>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln58 = br void %VITIS_LOOP_62_3" [flashattn.cpp:58]   --->   Operation 148 'br' 'br_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 149 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.667ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln58', flashattn.cpp:58) of constant 0 on local variable 'q', flashattn.cpp:58 [68]  (1.588 ns)
	'load' operation 6 bit ('q', flashattn.cpp:58) on local variable 'q', flashattn.cpp:58 [71]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln58', flashattn.cpp:58) [72]  (1.825 ns)
	'store' operation 0 bit ('store_ln60', flashattn.cpp:60) of constant -inf on array 'row_max' [81]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
