resetting core state to power-on values
clearing memory
reading test_38.asm.bin
19 words loaded at offset 0x0
setting pc to 0x0000
> running 22 cycles
> *** STATE ***
pc=000b
s7=0000 s6=0000 s5=0000 s4=0000 s3=0001 s2=4000 s1=0006 s0=000f 
r7=0000 r6=0000 r5=0000 r4=0000 r3=0000 r2=0000 r1=0000 r0=0000 
epc=0000 epc_s=0000
swiarg=0000 ru_s=0 ll=0 ru=0 gie=1 um=0
ifhdl=0000 dfhdl=0000 swihdl=0000 illhdl=0000 prvhdl=0000
exinthdl[7..0]: 0000 0000 0000 0000 0000 0000 0000 000f 
 ienable[7..0]: 0 0 0 0 0 0 0 1 
ipending[7..0]: 0 0 0 0 0 0 0 0 
    iack[7..0]: 0 0 0 0 0 0 0 0 
  umcpen[7..0]: 0 0 0 0 0 0 0 0 
counter hi=0000 lo=0016
inter regnum=10 regval=4000
inter swiarg=0000 ru_s=0 ll=0 ru=0 gie=1 um=0
inter nextpc=000b
inter instr_stall: false data_stall: false
inter type: BRANCH
*** OUTPUT ***
 data value=0000 addr=0000 read=false req=false
instr value=0000 addr=000b read=true  req=true 
copoc sel=0 op=none

user mode: false
*** INPUT ***
  data value=0000 valid=false fault=false
 instr value=d300 valid=true  fault=false
coproc value=0000
exint_sig[7..0]: 0 0 0 0 0 0 0 0 
ll invalidate=false
*** INSTR MEM ***
delay=0 quiescent=true 
*** DATA MEM ***
delay=0 quiescent=true 
> running 9 cycles
> *** STATE ***
pc=0010
s7=0000 s6=0000 s5=0000 s4=0000 s3=0001 s2=4000 s1=0006 s0=000f 
r7=0000 r6=0000 r5=0000 r4=0000 r3=0000 r2=0000 r1=0000 r0=0000 
epc=000c epc_s=0000
swiarg=0000 ru_s=0 ll=0 ru=0 gie=0 um=0
ifhdl=0000 dfhdl=0000 swihdl=0000 illhdl=0000 prvhdl=0000
exinthdl[7..0]: 0000 0000 0000 0000 0000 0000 0000 000f 
 ienable[7..0]: 0 0 0 0 0 0 0 1 
ipending[7..0]: 0 0 0 0 0 0 0 0 
    iack[7..0]: 0 0 0 0 0 0 0 0 
  umcpen[7..0]: 0 0 0 0 0 0 0 0 
counter hi=0000 lo=001b
inter regnum=10 regval=000c
inter swiarg=0000 ru_s=0 ll=0 ru=0 gie=0 um=0
inter nextpc=0010
inter instr_stall: false data_stall: false
inter type: BRANCH
*** OUTPUT ***
 data value=0000 addr=0000 read=false req=false
instr value=0000 addr=0010 read=true  req=true 
copoc sel=0 op=none

user mode: false
*** INPUT ***
  data value=0000 valid=false fault=false
 instr value=db00 valid=true  fault=false
coproc value=0000
exint_sig[7..0]: 0 0 0 0 0 0 0 0 
ll invalidate=false
*** INSTR MEM ***
delay=0 quiescent=true 
*** DATA MEM ***
delay=0 quiescent=true 
> running 6 cycles
> *** STATE ***
pc=000c
s7=ffff s6=0000 s5=0000 s4=0000 s3=0001 s2=4000 s1=0006 s0=000f 
r7=0000 r6=0000 r5=0000 r4=0000 r3=0000 r2=0000 r1=0000 r0=0000 
epc=0000 epc_s=0000
swiarg=0000 ru_s=0 ll=0 ru=0 gie=1 um=0
ifhdl=0000 dfhdl=0000 swihdl=0000 illhdl=0000 prvhdl=0000
exinthdl[7..0]: 0000 0000 0000 0000 0000 0000 0000 000f 
 ienable[7..0]: 0 0 0 0 0 0 0 1 
ipending[7..0]: 0 0 0 0 0 0 0 0 
    iack[7..0]: 0 0 0 0 0 0 0 0 
  umcpen[7..0]: 0 0 0 0 0 0 0 0 
counter hi=0000 lo=0021
inter regnum=7 regval=ffff
inter swiarg=0000 ru_s=0 ll=0 ru=0 gie=1 um=0
inter nextpc=000c
inter instr_stall: false data_stall: false
inter type: RFI
*** OUTPUT ***
 data value=0000 addr=0000 read=false req=false
instr value=0000 addr=000c read=true  req=true 
copoc sel=0 op=none

user mode: false
*** INPUT ***
  data value=0000 valid=false fault=false
 instr value=e800 valid=true  fault=false
coproc value=0000
exint_sig[7..0]: 0 0 0 0 0 0 0 0 
ll invalidate=false
*** INSTR MEM ***
delay=0 quiescent=true 
*** DATA MEM ***
delay=0 quiescent=true 
> 