#include "layerwise.h"
#include "logging.h"
#include <atomic>
#include <cstdio>
#include <fcntl.h>
#include <nvtx3/nvToolsExt.h>
#include <stdexcept>
#include <sys/eventfd.h>
#include <unistd.h>

namespace flexkv {

// Restores the caller's current CUDA device on scope exit. Transfers
// cudaSetDevice() to each group GPU; without restore the last GPU leaks as
// the thread's current device, breaking later ambient-device launches.
namespace {
struct CurrentDeviceGuard {
  int dev = 0;
  CurrentDeviceGuard() { cudaGetDevice(&dev); }
  ~CurrentDeviceGuard() { cudaSetDevice(dev); }
};
} // namespace

// ===== Event polling notification (#199) =====

void LayerwiseTransferGroup::notify_layer_batch(int start_layer,
                                                int layers_this_batch) {
  if (!enable_eventfd_ || layer_eventfds_.empty())
    return;

  int offset = current_counter_id_ * tp_size_ * num_layers_;
  int *eventfds_base = layer_eventfds_.data() + offset;

  for (int layer = start_layer; layer < start_layer + layers_this_batch;
       ++layer) {
    for (int tp_rank = 0; tp_rank < tp_size_; ++tp_rank) {
      int fd = eventfds_base[tp_rank * num_layers_ + layer];
      if (fd >= 0) {
        uint64_t val = 1;
        ssize_t ret = write(fd, &val, sizeof(val));
        (void)ret;
      }
    }
  }
}

void LayerwiseTransferGroup::event_polling_loop() {
  while (!poll_stop_.load(std::memory_order_acquire)) {
    int next = poll_next_batch_.load(std::memory_order_acquire);
    if (next >= (int)poll_batches_.size()) {
      break;
    }

    PollBatchInfo &batch = poll_batches_[next];
    if (batch.notified) {
      poll_next_batch_.fetch_add(1, std::memory_order_acq_rel);
      continue;
    }

    bool all_done = true;
    for (int g = 0; g < num_gpus_ && all_done; ++g) {
      cudaSetDevice(gpu_device_ids_[g]);
      cudaError_t err = cudaEventQuery(batch.per_gpu_events[g]);
      if (err == cudaErrorNotReady) {
        all_done = false;
      } else if (err != cudaSuccess) {
        all_done = false;
      }
    }

    if (all_done) {
      batch.notified = true;
      notify_layer_batch(batch.start_layer, batch.layers_this_batch);
      poll_next_batch_.fetch_add(1, std::memory_order_acq_rel);
    } else {
      std::this_thread::yield();
    }
  }
}

void LayerwiseTransferGroup::stop_polling_() {
  poll_stop_.store(true, std::memory_order_release);
  if (poll_thread_.joinable()) {
    poll_thread_.join();
  }
  for (auto &batch : poll_batches_) {
    for (int d = 0; d < static_cast<int>(batch.per_gpu_events.size()); ++d) {
      cudaSetDevice(gpu_device_ids_[d]);
      cudaEventDestroy(batch.per_gpu_events[d]);
    }
  }
  poll_batches_.clear();
  poll_next_batch_.store(0, std::memory_order_release);
}

struct LayerCallbackData {
  int start_layer;
  int layers_this_batch;
  // Total number of GPU/member callbacks that must complete before
  // the eventfd for this layer fires. Single-group: num_gpus_.
  // Multi-group: members_this_layer * num_gpus_.
  int expected_count;
  std::atomic<int> *counter;
  // Eventfd info for notification
  bool enable_eventfd;
  int tp_size;
  int num_layers;
  int *layer_eventfds; // Pointer to eventfds array for current counter set
  // NVTX range id for CPU->GPU transfer
  nvtxRangeId_t *current_range_id_ptr; // Pointer to current layer's range ID
  bool is_last_batch;                  // Whether this is the last batch
  char next_range_name[64]; // Name for next layer's range (if not last batch)
  nvtxRangeId_t *next_range_id_ptr; // Pointer to next layer's range ID storage
};

static void CUDART_CB layer_done_host_callback(void *userData) {
  LayerCallbackData *data = static_cast<LayerCallbackData *>(userData);
  int completed = data->counter->fetch_add(1) + 1;
  if (completed == data->expected_count) {
    // Notify via eventfd when all GPUs complete this layer batch
    if (data->enable_eventfd && data->layer_eventfds != nullptr) {
      // Signal each tp_rank's eventfd for completed layers
      for (int layer = data->start_layer;
           layer < data->start_layer + data->layers_this_batch; ++layer) {
        for (int tp_rank = 0; tp_rank < data->tp_size; ++tp_rank) {
          int fd = data->layer_eventfds[tp_rank * data->num_layers + layer];
          if (fd >= 0) {
            // SGLang consumes one semaphore token per layer and transfer.
            uint64_t val = 1;
            ssize_t ret = write(fd, &val, sizeof(val));
          }
        }
      }
    }
    // End current NVTX range when all GPUs complete
    if (data->current_range_id_ptr != nullptr &&
        *data->current_range_id_ptr != 0) {
      nvtxRangeEnd(*data->current_range_id_ptr);
    }
    // Start next layer's NVTX range (so it begins right after current layer
    // ends)
    if (!data->is_last_batch && data->next_range_id_ptr != nullptr) {
      *data->next_range_id_ptr = nvtxRangeStartA(data->next_range_name);
    }
    delete data->counter;
  }
  delete data;
}

void LayerwiseTransferGroup::init_swa_sidecar_(
    bool has_swa, const std::vector<std::vector<torch::Tensor>> &swa_gpu_blocks,
    torch::Tensor swa_cpu_blocks,
    std::map<int, std::vector<std::string>> &swa_ssd_files,
    torch::Tensor swa_gpu_kv_strides_tensor,
    torch::Tensor swa_gpu_block_strides_tensor,
    torch::Tensor swa_gpu_layer_strides_tensor,
    torch::Tensor swa_gpu_chunk_sizes_tensor, int num_layers,
    int iouring_entries, int iouring_flags) {
  has_swa_ = has_swa && !swa_gpu_blocks.empty() && swa_cpu_blocks.defined() &&
             swa_cpu_blocks.numel() > 0;
  if (!has_swa_) {
    return;
  }

  swa_gpu_kv_strides_in_bytes_ = new int64_t[num_gpus_];
  swa_gpu_block_strides_in_bytes_ = new int64_t[num_gpus_];
  swa_gpu_layer_strides_in_bytes_ = new int64_t[num_gpus_];
  swa_gpu_chunk_sizes_in_bytes_ = new int64_t[num_gpus_];
  int64_t *swa_kv = swa_gpu_kv_strides_tensor.data_ptr<int64_t>();
  int64_t *swa_blk = swa_gpu_block_strides_tensor.data_ptr<int64_t>();
  int64_t *swa_lay = swa_gpu_layer_strides_tensor.data_ptr<int64_t>();
  int64_t *swa_chk = swa_gpu_chunk_sizes_tensor.data_ptr<int64_t>();
  for (int i = 0; i < num_gpus_; i++) {
    swa_gpu_kv_strides_in_bytes_[i] = swa_kv[i];
    swa_gpu_block_strides_in_bytes_[i] = swa_blk[i];
    swa_gpu_layer_strides_in_bytes_[i] = swa_lay[i];
    swa_gpu_chunk_sizes_in_bytes_[i] = swa_chk[i];
  }

  swa_num_tensors_per_gpu_ = swa_gpu_blocks[0].size();
  cudaMallocHost((void **)&swa_gpu_blocks_,
                 num_gpus_ * swa_num_tensors_per_gpu_ * sizeof(void *));
  for (int i = 0; i < num_gpus_; ++i) {
    for (int j = 0; j < swa_num_tensors_per_gpu_; ++j) {
      swa_gpu_blocks_[i * swa_num_tensors_per_gpu_ + j] =
          swa_gpu_blocks[i][j].data_ptr();
    }
  }

  if (swa_num_tensors_per_gpu_ == 1) {
    swa_backend_type_ = BackendType::TRTLLM;
  } else if (swa_num_tensors_per_gpu_ == num_layers) {
    swa_backend_type_ = BackendType::VLLM;
  } else if (swa_num_tensors_per_gpu_ == num_layers * 2) {
    swa_backend_type_ = BackendType::SGLANG;
  } else {
    throw std::runtime_error("Unsupported SWA GPU block type: " +
                             std::to_string(swa_num_tensors_per_gpu_));
  }

  swa_gpu_tensor_handlers_.reserve(num_gpus_);
  for (int i = 0; i < num_gpus_; i++) {
    int64_t **swa_ptr = reinterpret_cast<int64_t **>(
        swa_gpu_blocks_ + i * swa_num_tensors_per_gpu_);
    swa_gpu_tensor_handlers_.emplace_back(
        swa_backend_type_, swa_ptr, num_layers,
        swa_gpu_kv_strides_in_bytes_[i], swa_gpu_block_strides_in_bytes_[i],
        swa_gpu_layer_strides_in_bytes_[i]);
  }

  swa_cpu_blocks_ = swa_cpu_blocks.data_ptr();

  swa_enable_ssd_ = !swa_ssd_files.empty();
  if (swa_enable_ssd_) {
    swa_ioctx_ = std::make_unique<SSDIOCTX>(
        swa_ssd_files, swa_ssd_files.size(), iouring_entries, iouring_flags);
  }
}

void LayerwiseTransferGroup::launch_swa_h2d_layer_(
    int start_layer, int layers_this_batch, int num_blocks,
    int64_t *swa_gpu_block_ids, int64_t *swa_cpu_block_ids,
    int64_t swa_h2d_cpu_kv_stride_in_bytes,
    int64_t swa_h2d_cpu_layer_stride_in_bytes,
    int64_t swa_cpu_block_stride_in_bytes, int transfer_cta_num,
    bool use_ce_transfer) {
  if (!has_swa_ || has_swa_multi_group_) {
    return;
  }
  for (int i = 0; i < num_gpus_; ++i) {
    cudaSetDevice(gpu_device_ids_[i]);
    int64_t swa_chunk_size = swa_gpu_chunk_sizes_in_bytes_[i];
    switch (swa_backend_type_) {
    case BackendType::VLLM:
      flexkv::transfer_kv_blocks<BackendType::VLLM>(
          num_blocks, start_layer, layers_this_batch, swa_gpu_block_ids,
          swa_gpu_tensor_handlers_[i],
          /*gpu_startoff=*/0, swa_cpu_block_ids, swa_cpu_blocks_,
          swa_h2d_cpu_kv_stride_in_bytes, swa_h2d_cpu_layer_stride_in_bytes,
          swa_cpu_block_stride_in_bytes, /*cpu_startoff=*/0, swa_chunk_size,
          streams_[i], transfer_cta_num, true, use_ce_transfer,
          /*kv_dim=*/1, swa_gpu_block_strides_in_bytes_[i],
          /*sync=*/false, ce_config_);
      break;
    case BackendType::TRTLLM:
      flexkv::transfer_kv_blocks<BackendType::TRTLLM>(
          num_blocks, start_layer, layers_this_batch, swa_gpu_block_ids,
          swa_gpu_tensor_handlers_[i],
          /*gpu_startoff=*/0, swa_cpu_block_ids, swa_cpu_blocks_,
          swa_h2d_cpu_kv_stride_in_bytes, swa_h2d_cpu_layer_stride_in_bytes,
          swa_cpu_block_stride_in_bytes, /*cpu_startoff=*/0, swa_chunk_size,
          streams_[i], transfer_cta_num, true, use_ce_transfer,
          /*kv_dim=*/1, swa_gpu_block_strides_in_bytes_[i],
          /*sync=*/false, ce_config_);
      break;
    case BackendType::SGLANG:
      flexkv::transfer_kv_blocks<BackendType::SGLANG>(
          num_blocks, start_layer, layers_this_batch, swa_gpu_block_ids,
          swa_gpu_tensor_handlers_[i],
          /*gpu_startoff=*/0, swa_cpu_block_ids, swa_cpu_blocks_,
          swa_h2d_cpu_kv_stride_in_bytes, swa_h2d_cpu_layer_stride_in_bytes,
          swa_cpu_block_stride_in_bytes, /*cpu_startoff=*/0, swa_chunk_size,
          streams_[i], transfer_cta_num, true, use_ce_transfer,
          /*kv_dim=*/1, swa_gpu_block_strides_in_bytes_[i],
          /*sync=*/false, ce_config_);
      break;
    }
  }
}

namespace {

void fill_group_params_from_arrays(
    GroupParams &gp, int num_gpus, int gi,
    const std::vector<std::vector<std::vector<torch::Tensor>>>
        &gpu_blocks_per_group,
    const std::vector<int> &group_num_layers,
    const std::vector<int64_t> &group_cpu_offset_bytes,
    const std::vector<int64_t> &group_ssd_offset_bytes,
    const std::vector<int64_t> &group_cpu_layer_strides,
    const std::vector<int64_t> &group_cpu_kv_strides,
    const std::vector<int64_t> &group_ssd_layer_strides,
    const std::vector<int64_t> &group_ssd_kv_strides,
    const std::vector<int64_t> &group_chunk_sizes,
    const std::vector<int64_t> &group_h2d_cpu_kv_strides,
    const std::vector<int64_t> &group_h2d_cpu_layer_strides,
    const std::vector<int64_t> &group_cpu_block_strides,
    const std::vector<int64_t> &group_cpu_tp_strides,
    const std::vector<int64_t> &group_gpu_kv_strides,
    const std::vector<int64_t> &group_gpu_block_strides,
    const std::vector<int64_t> &group_gpu_layer_strides,
    const std::vector<int64_t> &group_gpu_chunk_sizes,
    const char *ctx_name) {
  gp.num_layers = group_num_layers[gi];
  gp.cpu_offset_bytes = group_cpu_offset_bytes[gi];
  gp.ssd_offset_bytes = group_ssd_offset_bytes[gi];
  gp.cpu_layer_stride = group_cpu_layer_strides[gi];
  gp.cpu_kv_stride = group_cpu_kv_strides[gi];
  gp.ssd_layer_stride = group_ssd_layer_strides[gi];
  gp.ssd_kv_stride = group_ssd_kv_strides[gi];
  gp.chunk_size = group_chunk_sizes[gi];
  gp.h2d_cpu_kv_stride = group_h2d_cpu_kv_strides[gi];
  gp.h2d_cpu_layer_stride = group_h2d_cpu_layer_strides[gi];
  gp.cpu_block_stride = group_cpu_block_strides[gi];
  gp.cpu_tp_stride = group_cpu_tp_strides[gi];

  gp.gpu_kv_strides.resize(num_gpus);
  gp.gpu_block_strides.resize(num_gpus);
  gp.gpu_layer_strides.resize(num_gpus);
  gp.gpu_chunk_sizes.resize(num_gpus);
  for (int d = 0; d < num_gpus; ++d) {
    gp.gpu_kv_strides[d] = group_gpu_kv_strides[gi * num_gpus + d];
    gp.gpu_block_strides[d] = group_gpu_block_strides[gi * num_gpus + d];
    gp.gpu_layer_strides[d] = group_gpu_layer_strides[gi * num_gpus + d];
    gp.gpu_chunk_sizes[d] = group_gpu_chunk_sizes[gi * num_gpus + d];
  }

  if (static_cast<int>(gpu_blocks_per_group[gi].size()) != num_gpus) {
    throw std::runtime_error(std::string(ctx_name) +
                             " gpu_blocks_per_group[" + std::to_string(gi) +
                             "].size() != num_gpus");
  }
  // Retain Tensor objects so CUDA IPC mappings stay valid while this
  // GroupParams is in use (see GroupParams::gpu_tensors).
  gp.gpu_tensors = gpu_blocks_per_group[gi];
  gp.num_tensors_per_gpu =
      static_cast<int>(gp.gpu_tensors[0].size());
  cudaMallocHost((void **)&gp.gpu_blocks_flat,
                 num_gpus * gp.num_tensors_per_gpu * sizeof(void *));
  for (int d = 0; d < num_gpus; ++d) {
    if (static_cast<int>(gp.gpu_tensors[d].size()) !=
        gp.num_tensors_per_gpu) {
      throw std::runtime_error(
          std::string(ctx_name) + " gpu_blocks_per_group[" +
          std::to_string(gi) + "][" + std::to_string(d) +
          "] tensor count mismatch");
    }
    for (int t = 0; t < gp.num_tensors_per_gpu; ++t) {
      gp.gpu_blocks_flat[d * gp.num_tensors_per_gpu + t] =
          gp.gpu_tensors[d][t].data_ptr();
    }
  }

  if (gp.num_tensors_per_gpu == 1) {
    gp.backend_type = BackendType::TRTLLM;
  } else if (gp.num_tensors_per_gpu == gp.num_layers) {
    gp.backend_type = BackendType::VLLM;
  } else if (gp.num_tensors_per_gpu == gp.num_layers * 2) {
    gp.backend_type = BackendType::SGLANG;
  } else {
    throw std::runtime_error(
        std::string(ctx_name) + " group " + std::to_string(gi) +
        " has unsupported tensors_per_gpu=" +
        std::to_string(gp.num_tensors_per_gpu) +
        " for num_layers=" + std::to_string(gp.num_layers));
  }

  gp.gpu_tensor_handlers.reserve(num_gpus);
  for (int d = 0; d < num_gpus; ++d) {
    int64_t **gpu_blocks_ptr = reinterpret_cast<int64_t **>(
        gp.gpu_blocks_flat + d * gp.num_tensors_per_gpu);
    gp.gpu_tensor_handlers.emplace_back(
        gp.backend_type, gpu_blocks_ptr, gp.num_layers, gp.gpu_kv_strides[d],
        gp.gpu_block_strides[d], gp.gpu_layer_strides[d]);
  }
}

} // namespace

void LayerwiseTransferGroup::init_swa_multi_group(
    const std::vector<std::vector<std::vector<torch::Tensor>>>
        &swa_gpu_blocks_per_group,
    torch::Tensor swa_cpu_blocks,
    std::map<int, std::vector<std::string>> swa_ssd_files,
    const std::vector<std::vector<std::pair<int, int>>> &swa_layer_members,
    const std::vector<int> &swa_group_num_layers,
    const std::vector<int64_t> &swa_group_cpu_offset_bytes,
    const std::vector<int64_t> &swa_group_ssd_offset_bytes,
    const std::vector<int64_t> &swa_group_cpu_layer_strides,
    const std::vector<int64_t> &swa_group_cpu_kv_strides,
    const std::vector<int64_t> &swa_group_ssd_layer_strides,
    const std::vector<int64_t> &swa_group_ssd_kv_strides,
    const std::vector<int64_t> &swa_group_chunk_sizes,
    const std::vector<int64_t> &swa_group_h2d_cpu_kv_strides,
    const std::vector<int64_t> &swa_group_h2d_cpu_layer_strides,
    const std::vector<int64_t> &swa_group_cpu_block_strides,
    const std::vector<int64_t> &swa_group_cpu_tp_strides,
    const std::vector<int64_t> &swa_group_gpu_kv_strides,
    const std::vector<int64_t> &swa_group_gpu_block_strides,
    const std::vector<int64_t> &swa_group_gpu_layer_strides,
    const std::vector<int64_t> &swa_group_gpu_chunk_sizes, int iouring_entries,
    int iouring_flags) {
  if (has_swa_) {
    throw std::runtime_error(
        "[LayerwiseTransferGroup] init_swa_multi_group() called but SWA was "
        "already initialized (uniform or multi-group)");
  }
  if (!swa_cpu_blocks.defined() || swa_cpu_blocks.numel() == 0) {
    throw std::runtime_error(
        "[LayerwiseTransferGroup] init_swa_multi_group() requires non-empty "
        "swa_cpu_blocks");
  }
  if (static_cast<int>(swa_layer_members.size()) != num_original_layers_) {
    throw std::runtime_error(
        "[LayerwiseTransferGroup] swa_layer_members length " +
        std::to_string(swa_layer_members.size()) +
        " != num_original_layers " + std::to_string(num_original_layers_));
  }

  int num_groups = static_cast<int>(swa_group_num_layers.size());
  if (static_cast<int>(swa_gpu_blocks_per_group.size()) != num_groups) {
    throw std::runtime_error(
        "[LayerwiseTransferGroup] swa_gpu_blocks_per_group size " +
        std::to_string(swa_gpu_blocks_per_group.size()) +
        " does not match num_groups " + std::to_string(num_groups));
  }

  swa_layer_members_ = swa_layer_members;
  swa_groups_.resize(num_groups);
  for (int gi = 0; gi < num_groups; ++gi) {
    fill_group_params_from_arrays(
        swa_groups_[gi], num_gpus_, gi, swa_gpu_blocks_per_group,
        swa_group_num_layers, swa_group_cpu_offset_bytes,
        swa_group_ssd_offset_bytes, swa_group_cpu_layer_strides,
        swa_group_cpu_kv_strides, swa_group_ssd_layer_strides,
        swa_group_ssd_kv_strides, swa_group_chunk_sizes,
        swa_group_h2d_cpu_kv_strides, swa_group_h2d_cpu_layer_strides,
        swa_group_cpu_block_strides, swa_group_cpu_tp_strides,
        swa_group_gpu_kv_strides, swa_group_gpu_block_strides,
        swa_group_gpu_layer_strides, swa_group_gpu_chunk_sizes,
        "[LayerwiseTransferGroup SWA multi-group]");
  }

  swa_cpu_blocks_ = swa_cpu_blocks.data_ptr();
  has_swa_ = true;
  has_swa_multi_group_ = true;

  swa_enable_ssd_ = !swa_ssd_files.empty();
  if (swa_enable_ssd_) {
    swa_ioctx_ = std::make_unique<SSDIOCTX>(
        swa_ssd_files, swa_ssd_files.size(), iouring_entries, iouring_flags);
  }
}

int LayerwiseTransferGroup::swa_slots_for_orig_(int orig_layer,
                                               bool swa_active) const {
  if (!swa_active) {
    return 0;
  }
  if (has_swa_multi_group_) {
    return static_cast<int>(swa_layer_members_[orig_layer].size());
  }
  return 1;
}

void LayerwiseTransferGroup::launch_swa_mg_h2d_layer_(
    int orig_layer, int num_blocks, int64_t *swa_gpu_block_ids,
    int64_t *swa_cpu_block_ids, int transfer_cta_num,     bool use_ce_transfer,
    int kv_dim, int num_kv_heads,
    const std::string &kv_shared_across_ranks_mode) {
  if (!has_swa_multi_group_) {
    return;
  }
  const auto &members = swa_layer_members_[orig_layer];
  std::string mode = kv_shared_across_ranks_mode;
  for (const auto &member : members) {
    int gi = member.first;
    int local_id = member.second;
    const GroupParams &gp = swa_groups_[gi];
    for (int d = 0; d < num_gpus_; ++d) {
      cudaSetDevice(gpu_device_ids_[d]);
      int64_t cpu_startoff_inside_chunks = d * gp.cpu_tp_stride;
      if (num_kv_heads == 1) {
        cpu_startoff_inside_chunks =
            mode == "all_write" ? d * num_blocks * gp.cpu_block_stride : 0;
      }
      int64_t gpu_startoff_inside_chunks = 0;
      int64_t chunk_size = gp.gpu_chunk_sizes[d];
      void *cpu_ptr_for_group =
          static_cast<char *>(swa_cpu_blocks_) + gp.cpu_offset_bytes;

      switch (gp.backend_type) {
      case BackendType::VLLM:
        flexkv::transfer_kv_blocks<BackendType::VLLM>(
            num_blocks, local_id, 1, swa_gpu_block_ids,
            gp.gpu_tensor_handlers[d], gpu_startoff_inside_chunks,
            swa_cpu_block_ids, cpu_ptr_for_group, gp.h2d_cpu_kv_stride,
            gp.h2d_cpu_layer_stride, gp.cpu_block_stride,
            cpu_startoff_inside_chunks, chunk_size, streams_[d],
            transfer_cta_num, true, use_ce_transfer, kv_dim,
            gp.gpu_block_strides[d], /*sync=*/false, ce_config_);
        break;
      case BackendType::TRTLLM:
        flexkv::transfer_kv_blocks<BackendType::TRTLLM>(
            num_blocks, local_id, 1, swa_gpu_block_ids,
            gp.gpu_tensor_handlers[d], gpu_startoff_inside_chunks,
            swa_cpu_block_ids, cpu_ptr_for_group, gp.h2d_cpu_kv_stride,
            gp.h2d_cpu_layer_stride, gp.cpu_block_stride,
            cpu_startoff_inside_chunks, chunk_size, streams_[d],
            transfer_cta_num, true, use_ce_transfer, kv_dim,
            gp.gpu_block_strides[d], /*sync=*/false, ce_config_);
        break;
      case BackendType::SGLANG:
        flexkv::transfer_kv_blocks<BackendType::SGLANG>(
            num_blocks, local_id, 1, swa_gpu_block_ids,
            gp.gpu_tensor_handlers[d], gpu_startoff_inside_chunks,
            swa_cpu_block_ids, cpu_ptr_for_group, gp.h2d_cpu_kv_stride,
            gp.h2d_cpu_layer_stride, gp.cpu_block_stride,
            cpu_startoff_inside_chunks, chunk_size, streams_[d],
            transfer_cta_num, true, use_ce_transfer, kv_dim,
            gp.gpu_block_strides[d], /*sync=*/false, ce_config_);
        break;
      }
    }
  }
}

LayerwiseTransferGroup::LayerwiseTransferGroup(
    int num_gpus, const std::vector<std::vector<torch::Tensor>> &gpu_blocks,
    torch::Tensor &cpu_blocks, int64_t pp_offset_bytes,
    std::map<int, std::vector<std::string>> &ssd_files, int num_layers,
    torch::Tensor &gpu_kv_strides_tensor,
    torch::Tensor &gpu_block_strides_tensor,
    torch::Tensor &gpu_layer_strides_tensor,
    torch::Tensor &gpu_chunk_sizes_tensor, int iouring_entries,
    int iouring_flags, torch::Tensor &layer_eventfds_tensor, int tp_size,
    bool has_swa,
    const std::vector<std::vector<torch::Tensor>> &swa_gpu_blocks,
    torch::Tensor swa_cpu_blocks,
    std::map<int, std::vector<std::string>> swa_ssd_files,
    torch::Tensor swa_gpu_kv_strides_tensor,
    torch::Tensor swa_gpu_block_strides_tensor,
    torch::Tensor swa_gpu_layer_strides_tensor,
    torch::Tensor swa_gpu_chunk_sizes_tensor,
    bool ssd_io_opt, CETransferConfig ce_config)
    : ce_config_(ce_config), ssd_io_opt_(ssd_io_opt) {

  num_gpus_ = num_gpus;
  num_layers_ = num_layers;
  tp_size_ = tp_size;
  current_counter_id_ = 0;
  has_multi_group_ = false;
  num_original_layers_ = num_layers;

  // Initialize eventfds
  enable_eventfd_ = (layer_eventfds_tensor.numel() > 0);
  if (enable_eventfd_) {
    // layer_eventfds_tensor layout: [num_counters, tp_size, num_layers]
    // Index formula: counter_id * tp_size * num_layers + tp_rank * num_layers +
    // layer
    int total_fds = layer_eventfds_tensor.numel();
    num_counters_ = total_fds / (tp_size * num_layers);

    int32_t *fds_ptr = layer_eventfds_tensor.data_ptr<int32_t>();
    layer_eventfds_.assign(fds_ptr, fds_ptr + total_fds);

    FLEXKV_LOG_INFO(
        "operation=layerwise_init act=complete status=success "
        "mode=layerwise eventfd=true tp_size=%d counters=%d "
        "layers=%d total_fds=%d",
        tp_size_, num_counters_, num_layers_, total_fds);
  } else {
    num_counters_ = 0;
    FLEXKV_LOG_INFO(
        "operation=layerwise_init act=complete status=success "
        "mode=layerwise eventfd=false tp_size=%d layers=%d",
        tp_size_, num_layers_);
  }

  gpu_kv_strides_in_bytes_ = new int64_t[num_gpus];
  gpu_block_strides_in_bytes_ = new int64_t[num_gpus];
  gpu_layer_strides_in_bytes_ = new int64_t[num_gpus];
  gpu_chunk_sizes_in_bytes_ = new int64_t[num_gpus];

  int64_t *kv_strides_ptr = gpu_kv_strides_tensor.data_ptr<int64_t>();
  int64_t *block_strides_ptr = gpu_block_strides_tensor.data_ptr<int64_t>();
  int64_t *layer_strides_ptr = gpu_layer_strides_tensor.data_ptr<int64_t>();
  int64_t *chunk_sizes_ptr = gpu_chunk_sizes_tensor.data_ptr<int64_t>();

  for (int i = 0; i < num_gpus; i++) {
    gpu_kv_strides_in_bytes_[i] = kv_strides_ptr[i];
    gpu_block_strides_in_bytes_[i] = block_strides_ptr[i];
    gpu_chunk_sizes_in_bytes_[i] = chunk_sizes_ptr[i];
    gpu_layer_strides_in_bytes_[i] = layer_strides_ptr[i];
  }

  // resolve the whole gpu tensor pointers
  num_tensors_per_gpu_ = gpu_blocks[0].size();
  cudaMallocHost((void **)&gpu_blocks_,
                 num_gpus_ * num_tensors_per_gpu_ * sizeof(void *));
  for (int i = 0; i < num_gpus_; ++i) {
    for (int j = 0; j < num_tensors_per_gpu_; ++j) {
      gpu_blocks_[i * num_tensors_per_gpu_ + j] = gpu_blocks[i][j].data_ptr();
    }
  }

  if (num_tensors_per_gpu_ == 1) {
    backend_type_ = BackendType::TRTLLM;
  } else if (num_tensors_per_gpu_ == num_layers) {
    backend_type_ = BackendType::VLLM;
  } else if (num_tensors_per_gpu_ == num_layers * 2) {
    backend_type_ = BackendType::SGLANG;
  } else {
    throw std::runtime_error("Unsupported GPU block type: " +
                             std::to_string(num_tensors_per_gpu_));
  }

  // create the gpu tensor handlers, each handler is
  // a pointer to the whole gpu tensor pointers array
  gpu_tensor_handlers_.reserve(num_gpus_);
  for (int i = 0; i < num_gpus_; i++) {
    int64_t **gpu_blocks_ptr =
        reinterpret_cast<int64_t **>(gpu_blocks_ + i * num_tensors_per_gpu_);
    gpu_tensor_handlers_.emplace_back(
        backend_type_, gpu_blocks_ptr, num_layers, gpu_kv_strides_in_bytes_[i],
        gpu_block_strides_in_bytes_[i], gpu_layer_strides_in_bytes_[i]);
  }

  // Anchor the per-node pool at this PP stage's first layer; layerwise
  // batches then address layers 0-based against the anchored view.
  cpu_blocks_ = static_cast<char *>(cpu_blocks.data_ptr()) + pp_offset_bytes;

  // Get GPU device IDs from tensors (like tp_transfer_thread_group.cpp)
  gpu_device_ids_.resize(num_gpus_);
  for (int i = 0; i < num_gpus_; ++i) {
    gpu_device_ids_[i] = gpu_blocks[i][0].device().index();
  }

  // Create CUDA streams for each GPU
  streams_.resize(num_gpus_);
  events_.resize(num_gpus_);

  // Get highest priority (lowest value)
  int leastPriority, greatestPriority;
  cudaDeviceGetStreamPriorityRange(&leastPriority, &greatestPriority);

  // Save/restore device: a leaked current-device causes cross-case segfaults.
  int prev_device_ctor = 0;
  cudaGetDevice(&prev_device_ctor);
  for (int i = 0; i < num_gpus_; i++) {
    cudaSetDevice(gpu_device_ids_[i]);
    cudaStreamCreateWithPriority(&streams_[i], cudaStreamNonBlocking,
                                 greatestPriority);
    cudaEventCreate(&events_[i]);
  }
  cudaSetDevice(prev_device_ctor);

  // Initialize SSD IO context if ssd_files is not empty
  enable_ssd_ = !ssd_files.empty();
  if (enable_ssd_) {
    ioctx_ = std::make_unique<SSDIOCTX>(ssd_files, ssd_files.size(),
                                        iouring_entries, iouring_flags);
  }

  init_swa_sidecar_(has_swa, swa_gpu_blocks, swa_cpu_blocks, swa_ssd_files,
                    swa_gpu_kv_strides_tensor, swa_gpu_block_strides_tensor,
                    swa_gpu_layer_strides_tensor, swa_gpu_chunk_sizes_tensor,
                    num_layers, iouring_entries, iouring_flags);
}

LayerwiseTransferGroup::LayerwiseTransferGroup(
    int num_gpus,
    const std::vector<std::vector<std::vector<torch::Tensor>>>
        &gpu_blocks_per_group,
    torch::Tensor &cpu_blocks,
    std::map<int, std::vector<std::string>> &ssd_files, int num_original_layers,
    const std::vector<std::vector<std::pair<int, int>>> &layer_members,
    const std::vector<int> &group_num_layers,
    const std::vector<int64_t> &group_cpu_offset_bytes,
    const std::vector<int64_t> &group_ssd_offset_bytes,
    const std::vector<int64_t> &group_cpu_layer_strides,
    const std::vector<int64_t> &group_cpu_kv_strides,
    const std::vector<int64_t> &group_ssd_layer_strides,
    const std::vector<int64_t> &group_ssd_kv_strides,
    const std::vector<int64_t> &group_chunk_sizes,
    const std::vector<int64_t> &group_h2d_cpu_kv_strides,
    const std::vector<int64_t> &group_h2d_cpu_layer_strides,
    const std::vector<int64_t> &group_cpu_block_strides,
    const std::vector<int64_t> &group_cpu_tp_strides,
    const std::vector<int64_t> &group_gpu_kv_strides,
    const std::vector<int64_t> &group_gpu_block_strides,
    const std::vector<int64_t> &group_gpu_layer_strides,
    const std::vector<int64_t> &group_gpu_chunk_sizes, int iouring_entries,
    int iouring_flags, torch::Tensor &layer_eventfds_tensor, int tp_size,
    bool has_swa,
    const std::vector<std::vector<torch::Tensor>> &swa_gpu_blocks,
    torch::Tensor swa_cpu_blocks,
    std::map<int, std::vector<std::string>> swa_ssd_files,
    torch::Tensor swa_gpu_kv_strides_tensor,
    torch::Tensor swa_gpu_block_strides_tensor,
    torch::Tensor swa_gpu_layer_strides_tensor,
    torch::Tensor swa_gpu_chunk_sizes_tensor,
    bool ssd_io_opt, CETransferConfig ce_config)
    : ce_config_(ce_config), ssd_io_opt_(ssd_io_opt) {

  num_gpus_ = num_gpus;
  num_layers_ = num_original_layers;
  num_original_layers_ = num_original_layers;
  tp_size_ = tp_size;
  current_counter_id_ = 0;
  has_multi_group_ = true;

  // Legacy single-group GPU members are unused in multi-group mode.
  num_tensors_per_gpu_ = 0;
  gpu_blocks_ = nullptr;
  gpu_kv_strides_in_bytes_ = nullptr;
  gpu_block_strides_in_bytes_ = nullptr;
  gpu_layer_strides_in_bytes_ = nullptr;
  gpu_chunk_sizes_in_bytes_ = nullptr;

  // Initialize eventfds (shape [num_counters, tp_size, num_original_layers]).
  enable_eventfd_ = (layer_eventfds_tensor.numel() > 0);
  if (enable_eventfd_) {
    int total_fds = layer_eventfds_tensor.numel();
    num_counters_ = total_fds / (tp_size * num_original_layers);

    int32_t *fds_ptr = layer_eventfds_tensor.data_ptr<int32_t>();
    layer_eventfds_.assign(fds_ptr, fds_ptr + total_fds);
  } else {
    num_counters_ = 0;
  }

  layer_members_ = layer_members;

  if (static_cast<int>(layer_members_.size()) != num_original_layers_) {
    throw std::runtime_error(
        "[LayerwiseTransferGroup multi-group] layer_members must have length "
        "num_original_layers, got " +
        std::to_string(layer_members_.size()) + " vs expected " +
        std::to_string(num_original_layers_));
  }

  int num_groups = static_cast<int>(group_num_layers.size());
  if (static_cast<int>(gpu_blocks_per_group.size()) != num_groups) {
    throw std::runtime_error(
        "[LayerwiseTransferGroup multi-group] gpu_blocks_per_group size " +
        std::to_string(gpu_blocks_per_group.size()) +
        " does not match num_groups " + std::to_string(num_groups));
  }

  groups_.resize(num_groups);
  for (int gi = 0; gi < num_groups; ++gi) {
    GroupParams &gp = groups_[gi];
    gp.num_layers = group_num_layers[gi];
    gp.cpu_offset_bytes = group_cpu_offset_bytes[gi];
    gp.ssd_offset_bytes = group_ssd_offset_bytes[gi];
    gp.cpu_layer_stride = group_cpu_layer_strides[gi];
    gp.cpu_kv_stride = group_cpu_kv_strides[gi];
    gp.ssd_layer_stride = group_ssd_layer_strides[gi];
    gp.ssd_kv_stride = group_ssd_kv_strides[gi];
    gp.chunk_size = group_chunk_sizes[gi];
    gp.h2d_cpu_kv_stride = group_h2d_cpu_kv_strides[gi];
    gp.h2d_cpu_layer_stride = group_h2d_cpu_layer_strides[gi];
    gp.cpu_block_stride = group_cpu_block_strides[gi];
    gp.cpu_tp_stride = group_cpu_tp_strides[gi];

    gp.gpu_kv_strides.resize(num_gpus);
    gp.gpu_block_strides.resize(num_gpus);
    gp.gpu_layer_strides.resize(num_gpus);
    gp.gpu_chunk_sizes.resize(num_gpus);
    for (int d = 0; d < num_gpus; ++d) {
      gp.gpu_kv_strides[d] = group_gpu_kv_strides[gi * num_gpus + d];
      gp.gpu_block_strides[d] = group_gpu_block_strides[gi * num_gpus + d];
      gp.gpu_layer_strides[d] = group_gpu_layer_strides[gi * num_gpus + d];
      gp.gpu_chunk_sizes[d] = group_gpu_chunk_sizes[gi * num_gpus + d];
    }

    if (static_cast<int>(gpu_blocks_per_group[gi].size()) != num_gpus) {
      throw std::runtime_error(
          "[LayerwiseTransferGroup multi-group] gpu_blocks_per_group[" +
          std::to_string(gi) + "].size() != num_gpus");
    }
    // Retain Tensor objects so CUDA IPC mappings stay valid (C++ only
    // caches data_ptr() in gpu_blocks_flat).
    gp.gpu_tensors = gpu_blocks_per_group[gi];
    gp.num_tensors_per_gpu =
        static_cast<int>(gp.gpu_tensors[0].size());
    cudaMallocHost((void **)&gp.gpu_blocks_flat,
                   num_gpus * gp.num_tensors_per_gpu * sizeof(void *));
    for (int d = 0; d < num_gpus; ++d) {
      if (static_cast<int>(gp.gpu_tensors[d].size()) !=
          gp.num_tensors_per_gpu) {
        throw std::runtime_error(
            "[LayerwiseTransferGroup multi-group] gpu_blocks_per_group[" +
            std::to_string(gi) + "][" + std::to_string(d) +
            "] tensor count mismatch");
      }
      for (int t = 0; t < gp.num_tensors_per_gpu; ++t) {
        gp.gpu_blocks_flat[d * gp.num_tensors_per_gpu + t] =
            gp.gpu_tensors[d][t].data_ptr();
      }
    }

    if (gp.num_tensors_per_gpu == 1) {
      gp.backend_type = BackendType::TRTLLM;
    } else if (gp.num_tensors_per_gpu == gp.num_layers) {
      gp.backend_type = BackendType::VLLM;
    } else if (gp.num_tensors_per_gpu == gp.num_layers * 2) {
      gp.backend_type = BackendType::SGLANG;
    } else {
      throw std::runtime_error(
          "[LayerwiseTransferGroup multi-group] group " + std::to_string(gi) +
          " has unsupported tensors_per_gpu=" +
          std::to_string(gp.num_tensors_per_gpu) +
          " for num_layers=" + std::to_string(gp.num_layers));
    }

    gp.gpu_tensor_handlers.reserve(num_gpus);
    for (int d = 0; d < num_gpus; ++d) {
      int64_t **gpu_blocks_ptr = reinterpret_cast<int64_t **>(
          gp.gpu_blocks_flat + d * gp.num_tensors_per_gpu);
      gp.gpu_tensor_handlers.emplace_back(
          gp.backend_type, gpu_blocks_ptr, gp.num_layers, gp.gpu_kv_strides[d],
          gp.gpu_block_strides[d], gp.gpu_layer_strides[d]);
    }
  }

  cpu_blocks_ = cpu_blocks.data_ptr();

  // GPU device IDs (from group 0 device 0's first tensor).
  gpu_device_ids_.resize(num_gpus_);
  for (int d = 0; d < num_gpus_; ++d) {
    gpu_device_ids_[d] = gpu_blocks_per_group[0][d][0].device().index();
  }

  streams_.resize(num_gpus_);
  events_.resize(num_gpus_);
  int leastPriority, greatestPriority;
  cudaDeviceGetStreamPriorityRange(&leastPriority, &greatestPriority);
  // Save/restore device for the device-keyed CE staging/event caches.
  int prev_device_ctor = 0;
  cudaGetDevice(&prev_device_ctor);
  for (int d = 0; d < num_gpus_; ++d) {
    cudaSetDevice(gpu_device_ids_[d]);
    cudaStreamCreateWithPriority(&streams_[d], cudaStreamNonBlocking,
                                 greatestPriority);
    cudaEventCreate(&events_[d]);
  }
  cudaSetDevice(prev_device_ctor);

  enable_ssd_ = !ssd_files.empty();
  if (enable_ssd_) {
    ioctx_ = std::make_unique<SSDIOCTX>(ssd_files, ssd_files.size(),
                                        iouring_entries, iouring_flags);
  }

  init_swa_sidecar_(has_swa, swa_gpu_blocks, swa_cpu_blocks, swa_ssd_files,
                    swa_gpu_kv_strides_tensor, swa_gpu_block_strides_tensor,
                    swa_gpu_layer_strides_tensor, swa_gpu_chunk_sizes_tensor,
                    num_original_layers, iouring_entries, iouring_flags);
}

LayerwiseTransferGroup::~LayerwiseTransferGroup() {
  int prev_device = 0;
  cudaGetDevice(&prev_device);

  // Stop polling thread if running (only in POLLING mode).
  if (notify_mode_ == NotifyMode::POLLING) {
    poll_stop_.store(true, std::memory_order_release);
    if (poll_thread_.joinable()) {
      poll_thread_.join();
    }
    // Sync streams: async polling path returns without sync.
    for (int i = 0; i < num_gpus_; ++i) {
      cudaSetDevice(gpu_device_ids_[i]);
      cudaStreamSynchronize(streams_[i]);
    }
    // Destroy poll batch events (deferred from layerwise_transfer)
    for (int b = 0; b < (int)poll_batches_.size(); ++b) {
      for (int g = 0; g < num_gpus_; ++g) {
        cudaSetDevice(gpu_device_ids_[g]);
        cudaEventDestroy(poll_batches_[b].per_gpu_events[g]);
      }
    }
  }

  // Save/restore device: a leaked current-device makes the device-keyed
  // ping-pong event cache in ce_transfer.cu hit the wrong GPU → segfault.
  for (int i = 0; i < num_gpus_; i++) {
    cudaSetDevice(gpu_device_ids_[i]);
    cudaStreamDestroy(streams_[i]);
    cudaEventDestroy(events_[i]);
  }
  cudaSetDevice(prev_device);

  if (gpu_blocks_ != nullptr) {
    cudaFreeHost(gpu_blocks_);
  }
  for (auto &gp : groups_) {
    if (gp.gpu_blocks_flat != nullptr) {
      cudaFreeHost(gp.gpu_blocks_flat);
      gp.gpu_blocks_flat = nullptr;
    }
  }
  for (auto &gp : swa_groups_) {
    if (gp.gpu_blocks_flat != nullptr) {
      cudaFreeHost(gp.gpu_blocks_flat);
      gp.gpu_blocks_flat = nullptr;
    }
  }

  gpu_tensor_handlers_.clear();
  delete[] gpu_kv_strides_in_bytes_;
  delete[] gpu_block_strides_in_bytes_;
  delete[] gpu_layer_strides_in_bytes_;
  delete[] gpu_chunk_sizes_in_bytes_;

  // ---- SWA fused pool cleanup ----
  if (swa_gpu_blocks_ != nullptr) {
    cudaFreeHost(swa_gpu_blocks_);
    swa_gpu_blocks_ = nullptr;
  }
  swa_gpu_tensor_handlers_.clear();
  delete[] swa_gpu_kv_strides_in_bytes_;
  delete[] swa_gpu_block_strides_in_bytes_;
  delete[] swa_gpu_layer_strides_in_bytes_;
  delete[] swa_gpu_chunk_sizes_in_bytes_;
}

void LayerwiseTransferGroup::layer_done_callback(
    int start_layer, int layers_this_batch, int expected_count,
    nvtxRangeId_t *current_range_id_ptr, bool is_last_batch,
    const char *next_range_name, nvtxRangeId_t *next_range_id_ptr,
    int callbacks_per_gpu) {
  std::atomic<int> *counter = new std::atomic<int>(0);

  // Get eventfd pointer for current counter set
  int *eventfds_ptr = nullptr;
  if (enable_eventfd_ && num_counters_ > 0) {
    int offset = current_counter_id_ * tp_size_ * num_layers_;
    eventfds_ptr = layer_eventfds_.data() + offset;
  }

  for (int rep = 0; rep < callbacks_per_gpu; ++rep) {
    for (int i = 0; i < num_gpus_; ++i) {
      LayerCallbackData *data = new LayerCallbackData{start_layer,
                                                      layers_this_batch,
                                                      expected_count,
                                                      counter,
                                                      enable_eventfd_,
                                                      tp_size_,
                                                      num_layers_,
                                                      eventfds_ptr,
                                                      current_range_id_ptr,
                                                      is_last_batch,
                                                      {0},
                                                      next_range_id_ptr};
      if (next_range_name != nullptr) {
        snprintf(data->next_range_name, sizeof(data->next_range_name), "%s",
                 next_range_name);
      }
      cudaLaunchHostFunc(streams_[i], layer_done_host_callback, data);
    }
  }
}

void LayerwiseTransferGroup::layerwise_transfer(
    const torch::Tensor &ssd_block_ids, const torch::Tensor &cpu_block_ids_d2h,
    const int64_t ssd_layer_stride_in_bytes,
    const int64_t ssd_kv_stride_in_bytes, const int num_blocks_per_file,
    const int round_robin, const int num_threads_per_device,
    const torch::Tensor &gpu_block_id_tensor,
    const torch::Tensor &cpu_block_id_tensor,
    const int64_t cpu_kv_stride_in_bytes,
    const int64_t cpu_layer_stride_in_bytes,
    const int64_t cpu_block_stride_in_bytes,
    const int64_t cpu_chunk_size_in_bytes,
    const int64_t h2d_cpu_kv_stride_in_bytes,
    const int64_t h2d_cpu_layer_stride_in_bytes,
    const int64_t cpu_tp_stride_in_bytes, const int transfer_cta_num,
    const bool use_ce_transfer, const int num_layers,
    const int layer_granularity, const int kv_dim,
    const int num_kv_heads, const int counter_id,
    const torch::Tensor &swa_h2d_src, const torch::Tensor &swa_h2d_dst,
    const torch::Tensor &swa_disk2h_src, const torch::Tensor &swa_disk2h_dst,
    const int64_t swa_cpu_kv_stride_in_bytes,
    const int64_t swa_cpu_layer_stride_in_bytes,
    const int64_t swa_cpu_block_stride_in_bytes,
    const int64_t swa_cpu_chunk_size_in_bytes,
    const int64_t swa_h2d_cpu_kv_stride_in_bytes,
    const int64_t swa_h2d_cpu_layer_stride_in_bytes,
    const int64_t swa_cpu_tp_stride_in_bytes,
    const int64_t swa_ssd_layer_stride_in_bytes,
    const int64_t swa_ssd_kv_stride_in_bytes,
    const int swa_num_blocks_per_file, const std::string &kv_shared_across_ranks_mode,
    const std::string &notify_mode, const bool enable_trace) {

  CurrentDeviceGuard device_guard;

  if (has_multi_group_) {
    throw std::runtime_error(
        "[LayerwiseTransferGroup] layerwise_transfer() invoked on a "
        "multi-group instance; use layerwise_transfer_multi_group() instead.");
  }

  // Finish and release polling state from the previous transfer before the
  // batch metadata below is replaced.
  stop_polling_();

  // Resolve notification mode from the caller (sourced from
  // GLOBAL_CONFIG_FROM_ENV.layerwise_notify_mode on the Python side).
  notify_mode_ = (notify_mode == "polling") ? NotifyMode::POLLING
                                            : NotifyMode::HOSTFUNC;

  // Set current counter ID for eventfd notification
  current_counter_id_ = counter_id;

  int num_blocks = gpu_block_id_tensor.numel();
  int64_t *gpu_block_ids =
      static_cast<int64_t *>(gpu_block_id_tensor.data_ptr());
  int64_t *cpu_block_ids =
      static_cast<int64_t *>(cpu_block_id_tensor.data_ptr());
  void *cpu_ptr = cpu_blocks_;

  int num_batches = (num_layers + layer_granularity - 1) / layer_granularity;
  const bool log_timing =
      notify_mode_ != NotifyMode::POLLING &&
      logging::IsEnabled(logging::Level::Debug);
  std::vector<cudaEvent_t> timing_events(log_timing ? num_batches + 1 : 0);
  std::vector<int> batch_layers_count(log_timing ? num_batches : 0);

  cudaSetDevice(gpu_device_ids_[0]);
  if (log_timing) {
    for (int i = 0; i <= num_batches; ++i) {
      cudaEventCreate(&timing_events[i]);
    }
  }

  // Prepare poll batches for event-based notification (#199)
  if (notify_mode_ == NotifyMode::POLLING && num_batches > 0) {
    poll_batches_.clear();
    poll_batches_.resize(num_batches);
    for (int b = 0; b < num_batches; ++b) {
      poll_batches_[b].start_layer = b * layer_granularity;
      poll_batches_[b].layers_this_batch =
          std::min(layer_granularity, num_layers - b * layer_granularity);
      poll_batches_[b].per_gpu_events.resize(num_gpus_);
      poll_batches_[b].notified = false;
      for (int g = 0; g < num_gpus_; ++g) {
        cudaSetDevice(gpu_device_ids_[g]);
        cudaEventCreateWithFlags(&poll_batches_[b].per_gpu_events[g],
                                 cudaEventDisableTiming);
      }
    }
  }

  if (log_timing) {
    cudaEventRecord(timing_events[0], streams_[0]);
  }

  // Allocate storage for NVTX range IDs (one per batch)
  std::vector<nvtxRangeId_t> h2d_range_ids(num_batches, 0);
  // Pre-generate all range names with data size info
  std::vector<std::string> h2d_range_names(num_batches);
  for (int b = 0; b < num_batches; ++b) {
    int sl = b * layer_granularity;
    int ltb = std::min(layer_granularity, num_layers - sl);
    // Calculate data size for this batch across all physical KV regions.
    int64_t bytes_this_batch = 0;
    for (int g = 0; g < num_gpus_; ++g) {
      bytes_this_batch +=
          gpu_chunk_sizes_in_bytes_[g] * kv_dim * ltb * num_blocks;
    }
    char name[256];
    snprintf(name, sizeof(name), "CPU->GPU Layer[%d,%d) %.2fMB", sl, sl + ltb,
             bytes_this_batch / (1024.0 * 1024.0));
    h2d_range_names[b] = name;
  }

  // Start the first batch's NVTX range in main thread
  if (num_batches > 0) {
    h2d_range_ids[0] = nvtxRangeStartA(h2d_range_names[0].c_str());
  }

  // Step 0: SSD -> CPU transfer for ALL layers at once (before layerwise loop).
  // This is required because the CPU memory uses TP-divided layout where each
  // rank's data occupies a contiguous region [rank*tp_stride,
  // (rank+1)*tp_stride). Per-layer-batch SSD reads with full strides would land
  // at wrong CPU positions for TP > 1.
  if (enable_ssd_ && ssd_block_ids.numel() > 0) {
    int num_ssd_blocks = ssd_block_ids.numel();
    int64_t ssd_bytes = cpu_chunk_size_in_bytes * kv_dim * num_layers *
                        num_ssd_blocks;
    double ssd_mb = ssd_bytes / (1024.0 * 1024.0);
    char ssd_range_name[128];
    snprintf(ssd_range_name, sizeof(ssd_range_name),
             "SSD->CPU AllLayers[0,%d) %.2fMB", num_layers, ssd_mb);
    nvtxRangePushA(ssd_range_name);

    torch::Tensor all_layer_ids = torch::arange(
        0, num_layers, torch::TensorOptions().dtype(torch::kInt32));
    transfer_kv_blocks_ssd(
        *ioctx_, all_layer_ids, reinterpret_cast<int64_t>(cpu_blocks_),
        ssd_block_ids, cpu_block_ids_d2h, cpu_layer_stride_in_bytes,
        cpu_kv_stride_in_bytes, ssd_layer_stride_in_bytes,
        ssd_kv_stride_in_bytes, cpu_chunk_size_in_bytes,
        cpu_block_stride_in_bytes,
        true, // is_read: SSD -> CPU
        num_blocks_per_file, round_robin, num_threads_per_device,
        kv_dim, /*ssd_io_opt=*/ssd_io_opt_);

    nvtxRangePop();
  }

  // ---- SWA plumbing (fused). Derive h2d pointers + do SWA SSD->CPU once. ----
  const bool swa_active = has_swa_ && (swa_h2d_src.numel() > 0);
  int64_t *swa_gpu_block_ids = nullptr;
  int64_t *swa_cpu_block_ids = nullptr;
  int swa_num_blocks = 0;
  if (swa_active) {
    swa_num_blocks = swa_h2d_dst.numel();
    swa_gpu_block_ids = static_cast<int64_t *>(swa_h2d_dst.data_ptr());
    swa_cpu_block_ids = static_cast<int64_t *>(swa_h2d_src.data_ptr());
  }
  // SWA SSD->CPU one-shot (independent ioctx / strides), mirrors main-KV.
  if (has_swa_ && swa_enable_ssd_ && swa_disk2h_src.numel() > 0) {
    torch::Tensor swa_all_layer_ids = torch::arange(
        0, num_layers, torch::TensorOptions().dtype(torch::kInt32));
    transfer_kv_blocks_ssd(
        *swa_ioctx_, swa_all_layer_ids,
        reinterpret_cast<int64_t>(swa_cpu_blocks_), swa_disk2h_src,
        swa_disk2h_dst, swa_cpu_layer_stride_in_bytes,
        swa_cpu_kv_stride_in_bytes, swa_ssd_layer_stride_in_bytes,
        swa_ssd_kv_stride_in_bytes, swa_cpu_chunk_size_in_bytes,
        swa_cpu_block_stride_in_bytes,
        true, // is_read: SSD -> CPU
        swa_num_blocks_per_file, round_robin, num_threads_per_device,
        /*kv_dim=*/1, /*ssd_io_opt=*/ssd_io_opt_);
  }

  // Validate kv_shared_across_ranks_mode (#192) once before the per-batch loop.
  // The mode only controls where on CPU each rank reads its shared KV from;
  // the default "sharded" matches the legacy behaviour (cpu_startoff = 0).
  std::string mode = kv_shared_across_ranks_mode;
  if (num_kv_heads == 1 && mode != "sharded" && mode != "all_write" &&
      mode != "rank0_only") {
    FLEXKV_LOG_WARNING(
        "operation=layerwise_config act=fallback status=degraded "
        "field=kv_shared_across_ranks_mode value=\"%s\" fallback=sharded",
        mode.c_str());
    mode = "sharded";
  }

  int batch_idx = 0;
  for (int start_layer = 0; start_layer < num_layers;
       start_layer += layer_granularity) {
    int layers_this_batch =
        std::min(layer_granularity, num_layers - start_layer);

    if (log_timing) {
      batch_layers_count[batch_idx] = layers_this_batch;
    }

    // Step 1: CPU -> GPU transfer
    // NVTX range for this batch was already started (by main thread for first
    // batch, or by previous batch's callback for subsequent batches)

    for (int i = 0; i < num_gpus_; ++i) {
      cudaSetDevice(gpu_device_ids_[i]);
      int64_t cpu_startoff_inside_chunks = i * cpu_tp_stride_in_bytes;
      int64_t gpu_startoff_inside_chunks = 0;
      int64_t chunk_size = gpu_chunk_sizes_in_bytes_[i];

      // Apply kv_shared_across_ranks_mode for H2D transfer (inlined logic).
      if (num_kv_heads == 1) {
        if (mode == "sharded") {
          cpu_startoff_inside_chunks = 0;
          gpu_startoff_inside_chunks = 0;
        } else if (mode == "all_write") {
          // Each rank's complete KV occupies num_blocks blocks on CPU.
          // Use cpu_block_stride (not gpu_chunk_size) because BLOCKFIRST's
          // block_stride includes all layers+kv_dims, while LAYERFIRST's
          // block_stride == chunk_size (same result).
          cpu_startoff_inside_chunks =
              i * num_blocks * cpu_block_stride_in_bytes;
          gpu_startoff_inside_chunks = 0;
        } else if (mode == "rank0_only") {
          cpu_startoff_inside_chunks = 0;
          gpu_startoff_inside_chunks = 0;
        }
      }

      switch (backend_type_) {
      case BackendType::VLLM:
        flexkv::transfer_kv_blocks<BackendType::VLLM>(
            num_blocks, start_layer, layers_this_batch, gpu_block_ids,
            gpu_tensor_handlers_[i], gpu_startoff_inside_chunks, cpu_block_ids,
            cpu_ptr, h2d_cpu_kv_stride_in_bytes, h2d_cpu_layer_stride_in_bytes,
            cpu_block_stride_in_bytes, cpu_startoff_inside_chunks, chunk_size,
            streams_[i], transfer_cta_num, /*is_host_to_device=*/true,
            use_ce_transfer, kv_dim, gpu_block_strides_in_bytes_[i],
            /*sync=*/false, ce_config_);
        break;
      case BackendType::TRTLLM:
        flexkv::transfer_kv_blocks<BackendType::TRTLLM>(
            num_blocks, start_layer, layers_this_batch, gpu_block_ids,
            gpu_tensor_handlers_[i], gpu_startoff_inside_chunks, cpu_block_ids,
            cpu_ptr, h2d_cpu_kv_stride_in_bytes, h2d_cpu_layer_stride_in_bytes,
            cpu_block_stride_in_bytes, cpu_startoff_inside_chunks, chunk_size,
            streams_[i], transfer_cta_num, /*is_host_to_device=*/true,
            use_ce_transfer, kv_dim, gpu_block_strides_in_bytes_[i],
            /*sync=*/false, ce_config_);
        break;
      case BackendType::SGLANG:
        flexkv::transfer_kv_blocks<BackendType::SGLANG>(
            num_blocks, start_layer, layers_this_batch, gpu_block_ids,
            gpu_tensor_handlers_[i], gpu_startoff_inside_chunks, cpu_block_ids,
            cpu_ptr, h2d_cpu_kv_stride_in_bytes, h2d_cpu_layer_stride_in_bytes,
            cpu_block_stride_in_bytes, cpu_startoff_inside_chunks, chunk_size,
            streams_[i], transfer_cta_num, /*is_host_to_device=*/true,
            use_ce_transfer, kv_dim, gpu_block_strides_in_bytes_[i],
            /*sync=*/false, ce_config_);
        break;
      }
    }

    if (swa_active) {
      launch_swa_h2d_layer_(start_layer, layers_this_batch, swa_num_blocks,
                            swa_gpu_block_ids, swa_cpu_block_ids,
                            swa_h2d_cpu_kv_stride_in_bytes,
                            swa_h2d_cpu_layer_stride_in_bytes,
                            swa_cpu_block_stride_in_bytes, transfer_cta_num,
                            use_ce_transfer);
    }

    if (log_timing) {
      cudaSetDevice(gpu_device_ids_[0]);
      cudaEventRecord(timing_events[batch_idx + 1], streams_[0]);
    }

    if (notify_mode_ == NotifyMode::POLLING) {
      // Record per-GPU events for the polling thread. Recorded after both the
      // main-KV and (optional) SWA H2D transfers on each stream, so completion
      // of the event implies completion of both for this batch.
      for (int i = 0; i < num_gpus_; ++i) {
        cudaSetDevice(gpu_device_ids_[i]);
        cudaEventRecord(poll_batches_[batch_idx].per_gpu_events[i],
                        streams_[i]);
      }
    } else {
      // NVTX: current range ends in callback, next range starts in callback
      bool is_last_batch = (batch_idx == num_batches - 1);
      const char *next_name =
          is_last_batch ? nullptr : h2d_range_names[batch_idx + 1].c_str();
      nvtxRangeId_t *next_id_ptr =
          is_last_batch ? nullptr : &h2d_range_ids[batch_idx + 1];

      layer_done_callback(start_layer, layers_this_batch, num_gpus_,
                          &h2d_range_ids[batch_idx], is_last_batch, next_name,
                          next_id_ptr);
    }
    batch_idx++;
  }

  // POLLING: start poll thread, return now (no sync — sync would deadlock SGLang
  // waiting on eventfds). Lazy sync in dtor / next call.
  if (notify_mode_ == NotifyMode::POLLING) {
    // Start polling thread -- it writes eventfds as each batch completes.
    poll_stop_.store(false, std::memory_order_release);
    poll_next_batch_.store(0, std::memory_order_release);
    poll_thread_ =
        std::thread(&LayerwiseTransferGroup::event_polling_loop, this);
  } else {
    for (int i = 0; i < num_gpus_; ++i) {
      cudaError_t err = cudaStreamSynchronize(streams_[i]);
      if (err != cudaSuccess) {
        throw std::runtime_error("layerwise_transfer failed on GPU " +
                                 std::to_string(i) + ": " +
                                 cudaGetErrorString(err));
      }
    }
  }

  if (enable_trace && log_timing) {
    cudaSetDevice(gpu_device_ids_[0]);
    for (int i = 0; i < num_batches; ++i) {
      // event-level sync
      cudaEventSynchronize(timing_events[i + 1]);
      float sync_ms = 0.0f;
      cudaEventElapsedTime(&sync_ms, timing_events[i], timing_events[i + 1]);
      int layers_this_batch = batch_layers_count[i];
      int64_t h2d_bytes = 0;
      for (int g = 0; g < num_gpus_; ++g) {
        h2d_bytes += gpu_chunk_sizes_in_bytes_[g] * kv_dim *
                     layers_this_batch * num_blocks;
      }
      double data_mb = h2d_bytes / (1024.0 * 1024.0);
      double bw_mbs = (sync_ms > 0.0f) ? data_mb / (sync_ms / 1000.0) : 0.0;
      int sl = i * layer_granularity;
      FLEXKV_LOG_INFO(
          "[XFER] type=layerwise_h2d layer_range=[%d,%d) blocks=%d "
          "data=%.2fMB sync_ms=%.3f bw=%.0fMB/s",
          sl, sl + layers_this_batch, num_blocks, data_mb, sync_ms, bw_mbs);
    }
  }

  if (log_timing) {
    float total_time_ms = 0.0f;
    int64_t total_bytes = 0;
    for (int i = 0; i < num_batches; ++i) {
      float elapsed_ms = 0.0f;
      cudaEventElapsedTime(&elapsed_ms, timing_events[i],
                           timing_events[i + 1]);
      for (int g = 0; g < num_gpus_; ++g) {
        total_bytes += gpu_chunk_sizes_in_bytes_[g] * kv_dim *
                       batch_layers_count[i] * num_blocks;
      }
      total_time_ms += elapsed_ms;
    }
    const double total_size_gb =
        total_bytes / (1024.0 * 1024.0 * 1024.0);
    const double total_time_s = total_time_ms / 1000.0;
    const double total_bandwidth_gbps =
        total_time_s > 0.0 ? total_size_gb / total_time_s : 0.0;
    FLEXKV_LOG_DEBUG(
        "operation=layerwise_transfer act=complete status=success "
        "direction=H2D blocks=%d mode=layerwise "
        "data_size=%.6fGB transfer_time=%.4fs bandwidth=%.2fGB/s",
        num_blocks, total_size_gb, total_time_s, total_bandwidth_gbps);

    cudaSetDevice(gpu_device_ids_[0]);
    for (int i = 0; i <= num_batches; ++i) {
      cudaEventDestroy(timing_events[i]);
    }
  }
}

void LayerwiseTransferGroup::layerwise_transfer_multi_group(
    const torch::Tensor &ssd_block_ids, const torch::Tensor &cpu_block_ids_d2h,
    const int num_blocks_per_file, const int round_robin,
    const int num_threads_per_device, const torch::Tensor &gpu_block_id_tensor,
    const torch::Tensor &cpu_block_id_tensor, const int transfer_cta_num,
    const bool use_ce_transfer, const int kv_dim,
    const int num_kv_heads, const int counter_id,
    const torch::Tensor &swa_h2d_src, const torch::Tensor &swa_h2d_dst,
    const torch::Tensor &swa_disk2h_src, const torch::Tensor &swa_disk2h_dst,
    const int64_t swa_cpu_kv_stride_in_bytes,
    const int64_t swa_cpu_layer_stride_in_bytes,
    const int64_t swa_cpu_block_stride_in_bytes,
    const int64_t swa_cpu_chunk_size_in_bytes,
    const int64_t swa_h2d_cpu_kv_stride_in_bytes,
    const int64_t swa_h2d_cpu_layer_stride_in_bytes,
    const int64_t swa_cpu_tp_stride_in_bytes,
    const int64_t swa_ssd_layer_stride_in_bytes,
    const int64_t swa_ssd_kv_stride_in_bytes,
    const int swa_num_blocks_per_file, const std::string &kv_shared_across_ranks_mode,
    const std::string &notify_mode, const bool enable_trace) {
  (void)swa_cpu_tp_stride_in_bytes;

  CurrentDeviceGuard device_guard;

  if (!has_multi_group_) {
    throw std::runtime_error(
        "[LayerwiseTransferGroup] layerwise_transfer_multi_group() invoked on "
        "a single-group instance; use layerwise_transfer() instead.");
  }

  current_counter_id_ = counter_id;
  notify_mode_ = notify_mode == "polling" ? NotifyMode::POLLING
                                           : NotifyMode::HOSTFUNC;
  stop_polling_();

  int num_blocks = gpu_block_id_tensor.numel();
  int64_t *gpu_block_ids =
      static_cast<int64_t *>(gpu_block_id_tensor.data_ptr());
  int64_t *cpu_block_ids =
      static_cast<int64_t *>(cpu_block_id_tensor.data_ptr());

  std::string mode = kv_shared_across_ranks_mode;
  if (num_kv_heads == 1 && mode != "sharded" && mode != "all_write" &&
      mode != "rank0_only") {
    FLEXKV_LOG_WARNING(
        "operation=layerwise_config act=fallback status=degraded "
        "field=kv_shared_across_ranks_mode value=\"%s\" fallback=sharded",
        mode.c_str());
    mode = "sharded";
  }

  const bool swa_active = has_swa_ && (swa_h2d_src.numel() > 0);
  int64_t *swa_gpu_block_ids = nullptr;
  int64_t *swa_cpu_block_ids = nullptr;
  int swa_num_blocks = 0;
  if (swa_active) {
    swa_num_blocks = static_cast<int>(swa_h2d_dst.numel());
    swa_gpu_block_ids = static_cast<int64_t *>(swa_h2d_dst.data_ptr());
    swa_cpu_block_ids = static_cast<int64_t *>(swa_h2d_src.data_ptr());
  }

  // Step 0a: main-KV SSD -> CPU (opaque multi-group block).
  if (enable_ssd_ && ssd_block_ids.numel() > 0) {
    const int64_t block_stride = groups_[0].cpu_block_stride;
    char ssd_range_name[128];
    snprintf(ssd_range_name, sizeof(ssd_range_name),
             "SSD->CPU MultiGroup Blocks (%lld blocks, %.2fMB each)",
             static_cast<long long>(ssd_block_ids.numel()),
             block_stride / (1024.0 * 1024.0));
    nvtxRangePushA(ssd_range_name);

    torch::Tensor one_layer_id =
        torch::zeros({1}, torch::TensorOptions().dtype(torch::kInt32));
    transfer_kv_blocks_ssd(
        *ioctx_, one_layer_id, reinterpret_cast<int64_t>(cpu_blocks_),
        ssd_block_ids, cpu_block_ids_d2h,
        /*cpu_layer_stride_in_bytes=*/block_stride,
        /*cpu_kv_stride_in_bytes=*/0,
        /*ssd_layer_stride_in_bytes=*/block_stride,
        /*ssd_kv_stride_in_bytes=*/0,
        /*chunk_size_in_bytes=*/block_stride,
        /*block_stride_in_bytes=*/block_stride,
        /*is_read=*/true, num_blocks_per_file, round_robin,
        num_threads_per_device, kv_dim,
        /*ssd_io_opt=*/ssd_io_opt_);
    nvtxRangePop();
  }

  // Step 0b: SWA SSD -> CPU.
  // Uniform SWA uses per-layer LAYERFIRST I/O; multi-group SWA/state uses an
  // opaque BLOCKFIRST byte-flat block (same as main Step 0a).
  if (has_swa_ && swa_enable_ssd_ && swa_disk2h_src.numel() > 0) {
    if (has_swa_multi_group_) {
      const int64_t swa_block_stride = swa_groups_[0].cpu_block_stride;
      torch::Tensor one_layer_id =
          torch::zeros({1}, torch::TensorOptions().dtype(torch::kInt32));
      transfer_kv_blocks_ssd(
          *swa_ioctx_, one_layer_id,
          reinterpret_cast<int64_t>(swa_cpu_blocks_), swa_disk2h_src,
          swa_disk2h_dst,
          /*cpu_layer_stride_in_bytes=*/swa_block_stride,
          /*cpu_kv_stride_in_bytes=*/0,
          /*ssd_layer_stride_in_bytes=*/swa_block_stride,
          /*ssd_kv_stride_in_bytes=*/0,
          /*chunk_size_in_bytes=*/swa_block_stride,
          /*block_stride_in_bytes=*/swa_block_stride,
          /*is_read=*/true, swa_num_blocks_per_file, round_robin,
          num_threads_per_device, /*kv_dim=*/1,
          /*ssd_io_opt=*/ssd_io_opt_);
    } else {
      torch::Tensor swa_all_layer_ids = torch::arange(
          0, num_original_layers_,
          torch::TensorOptions().dtype(torch::kInt32));
      transfer_kv_blocks_ssd(
          *swa_ioctx_, swa_all_layer_ids,
          reinterpret_cast<int64_t>(swa_cpu_blocks_), swa_disk2h_src,
          swa_disk2h_dst, swa_cpu_layer_stride_in_bytes,
          swa_cpu_kv_stride_in_bytes, swa_ssd_layer_stride_in_bytes,
          swa_ssd_kv_stride_in_bytes, swa_cpu_chunk_size_in_bytes,
          swa_cpu_block_stride_in_bytes, true, swa_num_blocks_per_file,
          round_robin, num_threads_per_device,
          /*kv_dim=*/1, /*ssd_io_opt=*/ssd_io_opt_);
    }
  }

  // Empty-member layers: immediate eventfd only when neither main nor SWA
  // has work for this original layer.
  if (enable_eventfd_ && num_counters_ > 0 && !layer_eventfds_.empty()) {
    int offset = current_counter_id_ * tp_size_ * num_layers_;
    int *eventfds_ptr = layer_eventfds_.data() + offset;
    for (int orig = 0; orig < num_original_layers_; ++orig) {
      const bool has_swa_work =
          swa_slots_for_orig_(orig, swa_active) > 0;
      if (!layer_members_[orig].empty() || has_swa_work) {
        continue;
      }
      for (int tp_rank = 0; tp_rank < tp_size_; ++tp_rank) {
        int fd = eventfds_ptr[tp_rank * num_layers_ + orig];
        if (fd >= 0) {
          uint64_t val = 1;
          ssize_t ret = write(fd, &val, sizeof(val));
          (void)ret;
        }
      }
    }
  }

  std::vector<int> work_origs;
  work_origs.reserve(num_original_layers_);
  for (int orig = 0; orig < num_original_layers_; ++orig) {
    if (!layer_members_[orig].empty() ||
        swa_slots_for_orig_(orig, swa_active) > 0) {
      work_origs.push_back(orig);
    }
  }

  if (notify_mode_ == NotifyMode::POLLING) {
    poll_batches_.resize(work_origs.size());
    for (size_t ai = 0; ai < work_origs.size(); ++ai) {
      poll_batches_[ai].start_layer = work_origs[ai];
      poll_batches_[ai].layers_this_batch = 1;
      poll_batches_[ai].per_gpu_events.resize(num_gpus_);
      for (int d = 0; d < num_gpus_; ++d) {
        cudaSetDevice(gpu_device_ids_[d]);
        cudaEventCreateWithFlags(&poll_batches_[ai].per_gpu_events[d],
                                 cudaEventDisableTiming);
      }
    }
  }

  std::vector<nvtxRangeId_t> h2d_range_ids(num_original_layers_, 0);
  std::vector<std::string> h2d_range_names(num_original_layers_);
  for (int orig : work_origs) {
    char name[192];
    snprintf(name, sizeof(name),
             "CPU->GPU OrigLayer[%d] members=%zu swa=%d", orig,
             layer_members_[orig].size(), swa_active ? 1 : 0);
    h2d_range_names[orig] = name;
  }
  if (!work_origs.empty()) {
    int first = work_origs.front();
    h2d_range_ids[first] = nvtxRangeStartA(h2d_range_names[first].c_str());
  }

  const bool mg_trace = enable_trace &&
                        notify_mode_ != NotifyMode::POLLING &&
                        logging::IsEnabled(logging::Level::Debug) &&
                        !work_origs.empty();
  std::vector<std::vector<cudaEvent_t>> trace_begin_events(
      mg_trace ? work_origs.size() : 0,
      std::vector<cudaEvent_t>(mg_trace ? num_gpus_ : 0));
  std::vector<std::vector<cudaEvent_t>> trace_end_events(
      mg_trace ? work_origs.size() : 0,
      std::vector<cudaEvent_t>(mg_trace ? num_gpus_ : 0));
  std::vector<int64_t> data_bytes_per_orig(work_origs.size(), 0);
  if (mg_trace) {
    for (size_t ai = 0; ai < work_origs.size(); ++ai) {
      for (int d = 0; d < num_gpus_; ++d) {
        cudaSetDevice(gpu_device_ids_[d]);
        cudaEventCreate(&trace_begin_events[ai][d]);
        cudaEventCreate(&trace_end_events[ai][d]);
      }
    }
  }

  for (size_t ai = 0; ai < work_origs.size(); ++ai) {
    int orig = work_origs[ai];
    const auto &members = layer_members_[orig];
    int members_this_layer = static_cast<int>(members.size());

    if (mg_trace) {
      for (int d = 0; d < num_gpus_; ++d) {
        cudaSetDevice(gpu_device_ids_[d]);
        cudaEventRecord(trace_begin_events[ai][d], streams_[d]);
      }
    }

    for (const auto &member : members) {
      int gi = member.first;
      int local_id = member.second;
      const GroupParams &gp = groups_[gi];

      for (int d = 0; d < num_gpus_; ++d) {
        cudaSetDevice(gpu_device_ids_[d]);
        int64_t cpu_startoff_inside_chunks = d * gp.cpu_tp_stride;
        if (num_kv_heads == 1) {
          cpu_startoff_inside_chunks =
              mode == "all_write" ? d * num_blocks * gp.cpu_block_stride : 0;
        }
        int64_t gpu_startoff_inside_chunks = 0;
        int64_t chunk_size = gp.gpu_chunk_sizes[d];
        void *cpu_ptr_for_group =
            static_cast<char *>(cpu_blocks_) + gp.cpu_offset_bytes;

        switch (gp.backend_type) {
        case BackendType::VLLM:
          flexkv::transfer_kv_blocks<BackendType::VLLM>(
              num_blocks, local_id, 1, gpu_block_ids, gp.gpu_tensor_handlers[d],
              gpu_startoff_inside_chunks, cpu_block_ids, cpu_ptr_for_group,
              gp.h2d_cpu_kv_stride, gp.h2d_cpu_layer_stride,
              gp.cpu_block_stride, cpu_startoff_inside_chunks, chunk_size,
              streams_[d], transfer_cta_num, true, use_ce_transfer,
              kv_dim,
              gp.gpu_block_strides[d], /*sync=*/false, ce_config_);
          break;
        case BackendType::TRTLLM:
          flexkv::transfer_kv_blocks<BackendType::TRTLLM>(
              num_blocks, local_id, 1, gpu_block_ids, gp.gpu_tensor_handlers[d],
              gpu_startoff_inside_chunks, cpu_block_ids, cpu_ptr_for_group,
              gp.h2d_cpu_kv_stride, gp.h2d_cpu_layer_stride,
              gp.cpu_block_stride, cpu_startoff_inside_chunks, chunk_size,
              streams_[d], transfer_cta_num, true, use_ce_transfer,
              kv_dim,
              gp.gpu_block_strides[d], /*sync=*/false, ce_config_);
          break;
        case BackendType::SGLANG:
          flexkv::transfer_kv_blocks<BackendType::SGLANG>(
              num_blocks, local_id, 1, gpu_block_ids, gp.gpu_tensor_handlers[d],
              gpu_startoff_inside_chunks, cpu_block_ids, cpu_ptr_for_group,
              gp.h2d_cpu_kv_stride, gp.h2d_cpu_layer_stride,
              gp.cpu_block_stride, cpu_startoff_inside_chunks, chunk_size,
              streams_[d], transfer_cta_num, true, use_ce_transfer,
              kv_dim,
              gp.gpu_block_strides[d], /*sync=*/false, ce_config_);
          break;
        }
      }
    }

    if (mg_trace) {
      for (int d = 0; d < num_gpus_; ++d) {
        cudaSetDevice(gpu_device_ids_[d]);
        cudaEventRecord(trace_end_events[ai][d], streams_[d]);
      }
      int64_t per_orig_bytes = 0;
      for (const auto &m : members) {
        const GroupParams &gp = groups_[m.first];
        for (int d = 0; d < num_gpus_; ++d) {
          per_orig_bytes += gp.gpu_chunk_sizes[d] * kv_dim * num_blocks;
        }
      }
      data_bytes_per_orig[ai] = per_orig_bytes;
    }

    if (swa_active) {
      if (has_swa_multi_group_) {
        launch_swa_mg_h2d_layer_(orig, swa_num_blocks, swa_gpu_block_ids,
                                 swa_cpu_block_ids, transfer_cta_num,
                                 use_ce_transfer, /*kv_dim=*/1,
                                 /*num_kv_heads=*/1, mode);
      } else {
        launch_swa_h2d_layer_(
            orig, 1, swa_num_blocks, swa_gpu_block_ids, swa_cpu_block_ids,
            swa_h2d_cpu_kv_stride_in_bytes, swa_h2d_cpu_layer_stride_in_bytes,
            swa_cpu_block_stride_in_bytes, transfer_cta_num, use_ce_transfer);
      }
    }

    if (notify_mode_ == NotifyMode::POLLING) {
      for (int d = 0; d < num_gpus_; ++d) {
        cudaSetDevice(gpu_device_ids_[d]);
        cudaEventRecord(poll_batches_[ai].per_gpu_events[d], streams_[d]);
      }
    }

    bool is_last_active = (ai + 1 == work_origs.size());
    int next_orig = is_last_active ? -1 : work_origs[ai + 1];
    const char *next_name =
        is_last_active ? nullptr : h2d_range_names[next_orig].c_str();
    nvtxRangeId_t *next_id_ptr =
        is_last_active ? nullptr : &h2d_range_ids[next_orig];

    if (notify_mode_ == NotifyMode::HOSTFUNC) {
      int swa_slots = swa_slots_for_orig_(orig, swa_active);
      int slots_per_gpu = members_this_layer + swa_slots;
      layer_done_callback(/*start_layer=*/orig, /*layers_this_batch=*/1,
                          /*expected_count=*/slots_per_gpu * num_gpus_,
                          &h2d_range_ids[orig], is_last_active, next_name,
                          next_id_ptr,
                          /*callbacks_per_gpu=*/slots_per_gpu);
    }
  }

  if (notify_mode_ == NotifyMode::POLLING && !work_origs.empty()) {
    poll_stop_.store(false, std::memory_order_release);
    poll_next_batch_.store(0, std::memory_order_release);
    poll_thread_ =
        std::thread(&LayerwiseTransferGroup::event_polling_loop, this);
  } else {
    for (int d = 0; d < num_gpus_; ++d) {
      cudaError_t err = cudaStreamSynchronize(streams_[d]);
      if (err != cudaSuccess) {
        throw std::runtime_error(
            "layerwise_transfer_multi_group failed on GPU " +
            std::to_string(d) + ": " + cudaGetErrorString(err));
      }
    }
    if (mg_trace) {
      for (size_t ai = 0; ai < work_origs.size(); ++ai) {
        int orig = work_origs[ai];
        float max_ms = 0.0f;
        for (int d = 0; d < num_gpus_; ++d) {
          cudaEventSynchronize(trace_end_events[ai][d]);
          float ms = 0.0f;
          cudaEventElapsedTime(&ms, trace_begin_events[ai][d],
                               trace_end_events[ai][d]);
          if (ms > max_ms) {
            max_ms = ms;
          }
        }
        double data_mb = data_bytes_per_orig[ai] / (1024.0 * 1024.0);
        double bw_mbs = (max_ms > 0.0f) ? data_mb / (max_ms / 1000.0) : 0.0;
        FLEXKV_LOG_INFO(
            "[XFER] type=layerwise_mg_h2d orig=%d members=%zu gpus=%d "
            "sync_ms=%.3f data=%.2fMB bw=%.0fMB/s",
            orig, layer_members_[orig].size(), num_gpus_, max_ms, data_mb,
            bw_mbs);
      }
    }
  }

  // destroy trace timing events
  if (mg_trace) {
    for (size_t ai = 0; ai < work_origs.size(); ++ai) {
      for (int d = 0; d < num_gpus_; ++d) {
        cudaSetDevice(gpu_device_ids_[d]);
        cudaEventDestroy(trace_begin_events[ai][d]);
        cudaEventDestroy(trace_end_events[ai][d]);
      }
    }
  }
}

} // namespace flexkv
