<profile>

<ReportVersion>
<Version>2024.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>artix7</ProductFamily>
<Part>xc7a35t-cpg236-1</Part>
<TopModelName>conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config12_s</TopModelName>
<TargetClockPeriod>30.00</TargetClockPeriod>
<ClockUncertainty>8.10</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>15.563</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>101</Best-caseLatency>
<Average-caseLatency>476</Average-caseLatency>
<Worst-caseLatency>1251</Worst-caseLatency>
<Best-caseRealTimeLatency>3.030 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>14.280 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>37.530 us</Worst-caseRealTimeLatency>
<Interval-min>101</Interval-min>
<Interval-max>1251</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<ReadInputHeight_ReadInputWidth>
<Slack>21.90</Slack>
<TripCount>25</TripCount>
<Latency>
<range>
<min>100</min>
<max>1250</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>3000</min>
<max>37500</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>50</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
</ReadInputHeight_ReadInputWidth>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>firmware/nnet_utils/nnet_conv2d_stream.h:51~firmware/nnet_utils/nnet_conv2d_stream.h:77</SourceLocation>
<SummaryOfLoopViolations>
<ReadInputHeight_ReadInputWidth>
<Name>ReadInputHeight_ReadInputWidth</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>firmware/nnet_utils/nnet_conv2d_stream.h:51~firmware/nnet_utils/nnet_conv2d_stream.h:77</SourceLocation>
</ReadInputHeight_ReadInputWidth>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<DSP>6</DSP>
<FF>1863</FF>
<LUT>2450</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>100</BRAM_18K>
<DSP>90</DSP>
<FF>41600</FF>
<LUT>20800</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>conv_2d_cl&lt;array&lt;ap_ufixed,5u&gt;,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,6u&gt;,config12&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>conv_2d_cl&lt;array&lt;ap_ufixed,5u&gt;,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,6u&gt;,config12&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>conv_2d_cl&lt;array&lt;ap_ufixed,5u&gt;,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,6u&gt;,config12&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_full_n</name>
<Object>conv_2d_cl&lt;array&lt;ap_ufixed,5u&gt;,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,6u&gt;,config12&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>conv_2d_cl&lt;array&lt;ap_ufixed,5u&gt;,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,6u&gt;,config12&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>conv_2d_cl&lt;array&lt;ap_ufixed,5u&gt;,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,6u&gt;,config12&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>conv_2d_cl&lt;array&lt;ap_ufixed,5u&gt;,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,6u&gt;,config12&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>conv_2d_cl&lt;array&lt;ap_ufixed,5u&gt;,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,6u&gt;,config12&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_out</name>
<Object>conv_2d_cl&lt;array&lt;ap_ufixed,5u&gt;,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,6u&gt;,config12&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_write</name>
<Object>conv_2d_cl&lt;array&lt;ap_ufixed,5u&gt;,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,6u&gt;,config12&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer11_out_dout</name>
<Object>layer11_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>30</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer11_out_empty_n</name>
<Object>layer11_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer11_out_read</name>
<Object>layer11_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer11_out_num_data_valid</name>
<Object>layer11_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer11_out_fifo_cap</name>
<Object>layer11_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer12_out_din</name>
<Object>layer12_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>114</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer12_out_full_n</name>
<Object>layer12_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer12_out_write</name>
<Object>layer12_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer12_out_num_data_valid</name>
<Object>layer12_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer12_out_fifo_cap</name>
<Object>layer12_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
