<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: CRC_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.0.7000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">CRC_T Struct Reference<div class="ingroups"><a class="el" href="group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="crc__reg_8h_source.html">crc_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:acddc853887737be7ee1906a2f389c3df"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_c___t.html#acddc853887737be7ee1906a2f389c3df">CTL</a></td></tr>
<tr class="separator:acddc853887737be7ee1906a2f389c3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec5719c9d85776729f30563e481ffaf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_c___t.html#aaec5719c9d85776729f30563e481ffaf">DAT</a></td></tr>
<tr class="separator:aaec5719c9d85776729f30563e481ffaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0df4ed37d0ffe483e3139314e92a93da"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_c___t.html#a0df4ed37d0ffe483e3139314e92a93da">SEED</a></td></tr>
<tr class="separator:a0df4ed37d0ffe483e3139314e92a93da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7262212788bcc954221be55fcf8d1d01"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_c___t.html#a7262212788bcc954221be55fcf8d1d01">CHECKSUM</a></td></tr>
<tr class="separator:a7262212788bcc954221be55fcf8d1d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup CRC Cyclic Redundancy Check Controller(CRC)
Memory Mapped Structure for CRC Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="crc__reg_8h_source.html#l00026">26</a> of file <a class="el" href="crc__reg_8h_source.html">crc_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a7262212788bcc954221be55fcf8d1d01" name="a7262212788bcc954221be55fcf8d1d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7262212788bcc954221be55fcf8d1d01">&#9670;&nbsp;</a></span>CHECKSUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRC_T::CHECKSUM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] CRC Checksum Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CHECKSUM
</font><br><p> <font size="2">
Offset: 0x0C  CRC Checksum Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CHECKSUM</td><td><div style="word-wrap: break-word;"><b>CRC Checksum Results
</b><br>
This field indicates the CRC checksum result.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crc__reg_8h_source.html#l00189">189</a> of file <a class="el" href="crc__reg_8h_source.html">crc_reg.h</a>.</p>

</div>
</div>
<a id="acddc853887737be7ee1906a2f389c3df" name="acddc853887737be7ee1906a2f389c3df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acddc853887737be7ee1906a2f389c3df">&#9670;&nbsp;</a></span>CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRC_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] CRC Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL
</font><br><p> <font size="2">
Offset: 0x00  CRC Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CRCEN</td><td><div style="word-wrap: break-word;"><b>CRC Channel Enable Bit
</b><br>
0 = No effect.
<br>
1 = CRC operation Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>CHKSINIT</td><td><div style="word-wrap: break-word;"><b>Checksum Initialization
</b><br>
0 = No effect.
<br>
1 = Initial checksum value by auto reload CRC_SEED register value to CRC_CHECKSUM register value.
<br>
Note: This bit will be cleared automatically.
<br>
</div></td></tr><tr><td>
[24]</td><td>DATREV</td><td><div style="word-wrap: break-word;"><b>Write Data Bit Order Reverse
</b><br>
This bit is used to enable the bit order reverse function per byte for write data value in CRC_DAT register.
<br>
0 = Bit order reversed for CRC write data in Disabled.
<br>
1 = Bit order reversed for CRC write data in Enabled (per byte).
<br>
Note: If the write data is 0xAABBCCDD, the bit order reverse for CRC write data in is 0x55DD33BB.
<br>
</div></td></tr><tr><td>
[25]</td><td>CHKSREV</td><td><div style="word-wrap: break-word;"><b>Checksum Bit Order Reverse
</b><br>
This bit is used to enable the bit order reverse function for checksum result in CRC_CHECKSUM register.
<br>
0 = Bit order reverse for CRC checksum Disabled.
<br>
1 = Bit order reverse for CRC checksum Enabled.
<br>
Note: If the checksum result is 0xDD7B0F2E, the bit order reverse for CRC checksum is 0x74F0DEBB.
<br>
</div></td></tr><tr><td>
[26]</td><td>DATFMT</td><td><div style="word-wrap: break-word;"><b>Write Data 1's Complement
</b><br>
This bit is used to enable the 1's complement function for write data value in CRC_DAT register.
<br>
0 = 1's complement for CRC writes data in Disabled.
<br>
1 = 1's complement for CRC writes data in Enabled.
<br>
</div></td></tr><tr><td>
[27]</td><td>CHKSFMT</td><td><div style="word-wrap: break-word;"><b>Checksum 1's Complement
</b><br>
This bit is used to enable the 1's complement function for checksum result in CRC_CHECKSUM register.
<br>
0 = 1's complement for CRC checksum Disabled.
<br>
1 = 1's complement for CRC checksum Enabled.
<br>
</div></td></tr><tr><td>
[29:28]</td><td>DATLEN</td><td><div style="word-wrap: break-word;"><b>CPU Write Data Length
</b><br>
This field indicates the write data length.
<br>
00 = Data length is 8-bit mode.
<br>
01 = Data length is 16-bit mode.
<br>
1x = Data length is 32-bit mode.
<br>
Note: When the write data length is 8-bit mode, the valid data in CRC_DAT register is only DATA[7:0] bits; if the write data length is 16-bit mode, the valid data in CRC_DAT register is only DATA[15:0]
<br>
</div></td></tr><tr><td>
[31:30]</td><td>CRCMODE</td><td><div style="word-wrap: break-word;"><b>CRC Polynomial Mode
</b><br>
This field indicates the CRC operation polynomial mode.
<br>
00 = CRC-CCITT Polynomial mode.
<br>
01 = CRC-8 Polynomial mode.
<br>
10 = CRC-16 Polynomial mode.
<br>
11 = CRC-32 Polynomial mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crc__reg_8h_source.html#l00186">186</a> of file <a class="el" href="crc__reg_8h_source.html">crc_reg.h</a>.</p>

</div>
</div>
<a id="aaec5719c9d85776729f30563e481ffaf" name="aaec5719c9d85776729f30563e481ffaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaec5719c9d85776729f30563e481ffaf">&#9670;&nbsp;</a></span>DAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRC_T::DAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] CRC Write Data Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DAT
</font><br><p> <font size="2">
Offset: 0x04  CRC Write Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DATA</td><td><div style="word-wrap: break-word;"><b>CRC Write Data Bits
</b><br>
User can write data directly by CPU mode or use PDMA function to write data to this field to perform CRC operation.
<br>
Note: When the write data length is 8-bit mode, the valid data in CRC_DAT register is only DATA[7:0] bits; if the write data length is 16-bit mode, the valid data in CRC_DAT register is only DATA[15:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crc__reg_8h_source.html#l00187">187</a> of file <a class="el" href="crc__reg_8h_source.html">crc_reg.h</a>.</p>

</div>
</div>
<a id="a0df4ed37d0ffe483e3139314e92a93da" name="a0df4ed37d0ffe483e3139314e92a93da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0df4ed37d0ffe483e3139314e92a93da">&#9670;&nbsp;</a></span>SEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRC_T::SEED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] CRC Seed Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SEED
</font><br><p> <font size="2">
Offset: 0x08  CRC Seed Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SEED</td><td><div style="word-wrap: break-word;"><b>CRC Seed Value
</b><br>
This field indicates the CRC seed value.
<br>
Note: This field will be reloaded as checksum initial value (CRC_CHECKSUM register) after perform CHKSINIT (CRC_CTL[1]).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crc__reg_8h_source.html#l00188">188</a> of file <a class="el" href="crc__reg_8h_source.html">crc_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Library/Device/Nuvoton/M480/Include/<a class="el" href="crc__reg_8h_source.html">crc_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 18 2025 10:07:26 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
