module PulseTracer (
    input  wire clk,
    input  wire rst,
    input  wire noisy_in,
    output reg  clean_pulse
);
    reg sync_0, sync_1;
    reg prev_in;

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            sync_0 <= 0;
            sync_1 <= 0;
            prev_in <= 0;
            clean_pulse <= 0;
        end else begin
            // Input synchronizer
            sync_0 <= noisy_in;
            sync_1 <= sync_0;

            // Rising edge detection
            prev_in <= sync_1;
            clean_pulse <= (sync_1 && ~prev_in); // single-cycle pulse on rising edge
        end
    end
endmodule
