--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : -0.440 ns
Required Time  : 1.000 ns
Actual Time    : 1.440 ns
From           : DRAM_DQ[6]
To             : Sdram_Control_4Port:u7|mDATAOUT[6]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 8

Type           : Worst-case tco
Slack          : -6.032 ns
Required Time  : 1.000 ns
Actual Time    : 7.032 ns
From           : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]
To             : DRAM_DQ[15]
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 64

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 9.558 ns
From           : UART_RXD
To             : UART_TXD
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.872 ns
From           : SW[8]
To             : I2C_CCD_Config:u8|mI2C_DATA[4]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0'
Slack          : -3.195 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : N/A
From           : Reset_Delay:u2|oRST_0
To             : Sdram_Control_4Port:u7|WR_MASK[0]
From Clock     : CLOCK_50
To Clock       : sdram_pll:u6|altpll:altpll_component|_clk0
Failed Paths   : 81

Type           : Clock Setup: 'CLOCK_50'
Slack          : 5.771 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 118.23 MHz ( period = 8.458 ns )
From           : VGA_Controller:u1|oRequest
To             : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'CCD_PIXCLK'
Slack          : N/A
Required Time  : None
Actual Time    : 103.14 MHz ( period = 9.696 ns )
From           : RAW2RGB:u4|mDVAL
To             : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]
From Clock     : GPIO_1[0]
To Clock       : GPIO_1[0]
Failed Paths   : 0

Type           : Clock Hold: 'CLOCK_50'
Slack          : -2.308 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : I2C_CCD_Config:u8|senosr_exposure[3]
To             : I2C_CCD_Config:u8|mI2C_DATA[3]
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 24

Type           : Clock Hold: 'sdram_pll:u6|altpll:altpll_component|_clk0'
Slack          : 0.445 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : N/A
From           : Sdram_Control_4Port:u7|command:command1|do_rw
To             : Sdram_Control_4Port:u7|command:command1|do_rw
From Clock     : sdram_pll:u6|altpll:altpll_component|_clk0
To Clock       : sdram_pll:u6|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 177

--------------------------------------------------------------------------------------

