{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.919467,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.107798,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.180533,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.140785,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0850337,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.140785,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0,
	"finish__clock__skew__setup": 0.381864,
	"finish__clock__skew__hold": 0.374158,
	"finish__timing__drv__max_slew_limit": 0.238272,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.147757,
	"finish__timing__drv__max_cap": 15,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 59,
	"finish__design__io": 365,
	"finish__design__die__area": 125334,
	"finish__design__core__area": 121937,
	"finish__design__instance__count": 33800,
	"finish__design__instance__area": 70322.4,
	"finish__design__instance__count__stdcell": 33800,
	"finish__design__instance__area__stdcell": 70322.4,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.576712,
	"finish__design__instance__utilization__stdcell": 0.576712
}