

================================================================
== Vivado HLS Report for 'normalizer'
================================================================
* Date:           Tue Aug 14 14:45:41 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        normalizer
* Solution:       normalizer
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      5.24|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   80|   80|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    251|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|    9293|   7702|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    120|
|Register         |        0|      -|    1021|    305|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|   10314|   8378|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|       9|     15|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |normalizer_in_s_axi_U    |normalizer_in_s_axi   |        0|      0|   340|   552|
    |normalizer_m_V_m_axi_U   |normalizer_m_V_m_axi  |        2|      0|   537|   677|
    |normalizer_mux_83bkb_U1  |normalizer_mux_83bkb  |        0|      0|     0|    45|
    |normalizer_udiv_6cud_U2  |normalizer_udiv_6cud  |        0|      0|  8416|  6428|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        2|      0|  9293|  7702|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_345_p2                  |     -    |      0|  0|  39|          32|          32|
    |p_Val2_s_fu_341_p2                  |     -    |      0|  0|  39|          32|          32|
    |ap_block_state75_io                 |    and   |      0|  0|   8|           1|           1|
    |ap_block_state76_io                 |    and   |      0|  0|   8|           1|           1|
    |ap_block_state81_pp0_stage0_iter80  |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1016                   |    and   |      0|  0|   8|           1|           1|
    |tmp_2_1_fu_220_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_2_fu_236_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_3_fu_256_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_4_fu_272_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_5_fu_292_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_fu_308_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_320_p2                       |   icmp   |      0|  0|   9|           3|           3|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   8|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 251|         266|         267|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter2_changed_1_1_reg_154  |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter3_changed_1_2_reg_167  |  15|          3|    2|          6|
    |ap_phi_reg_pp0_iter4_changed_1_3_reg_179  |  15|          3|    2|          6|
    |ap_phi_reg_pp0_iter5_changed_1_4_reg_191  |  15|          3|    3|          9|
    |ap_phi_reg_pp0_iter6_changed_1_5_reg_203  |  15|          3|    3|          9|
    |ap_sig_ioackin_m_V_AWREADY                |   9|          2|    1|          2|
    |ap_sig_ioackin_m_V_WREADY                 |   9|          2|    1|          2|
    |m_V_blk_n_AW                              |   9|          2|    1|          2|
    |m_V_blk_n_B                               |   9|          2|    1|          2|
    |m_V_blk_n_W                               |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 120|         25|   16|         43|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter77                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter78                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter79                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter80                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_changed_1_1_reg_154  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_changed_1_2_reg_167  |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter1_changed_1_3_reg_179  |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter1_changed_1_4_reg_191  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_changed_1_5_reg_203  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter2_changed_1_1_reg_154  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_changed_1_2_reg_167  |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter2_changed_1_3_reg_179  |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter2_changed_1_4_reg_191  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter2_changed_1_5_reg_203  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter3_changed_1_2_reg_167  |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter3_changed_1_3_reg_179  |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter3_changed_1_4_reg_191  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter3_changed_1_5_reg_203  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter4_changed_1_3_reg_179  |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter4_changed_1_4_reg_191  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter4_changed_1_5_reg_203  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter5_changed_1_4_reg_191  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter5_changed_1_5_reg_203  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter6_changed_1_5_reg_203  |   3|   0|    3|          0|
    |ap_reg_ioackin_m_V_AWREADY                |   1|   0|    1|          0|
    |ap_reg_ioackin_m_V_WREADY                 |   1|   0|    1|          0|
    |changed_1_5_reg_203                       |   3|   0|    3|          0|
    |last_0                                    |  32|   0|   32|          0|
    |last_1                                    |  32|   0|   32|          0|
    |last_2                                    |  32|   0|   32|          0|
    |last_3                                    |  32|   0|   32|          0|
    |last_4                                    |  32|   0|   32|          0|
    |last_5                                    |  32|   0|   32|          0|
    |max_high_read_reg_441                     |  32|   0|   32|          0|
    |min_high_read_reg_446                     |  32|   0|   32|          0|
    |p_Val2_1_reg_470                          |  32|   0|   32|          0|
    |p_Val2_s_reg_465                          |  32|   0|   32|          0|
    |regs_in_1_read_reg_388                    |  32|   0|   32|          0|
    |regs_in_2_read_reg_397                    |  32|   0|   32|          0|
    |regs_in_3_read_reg_411                    |  32|   0|   32|          0|
    |regs_in_4_read_reg_420                    |  32|   0|   32|          0|
    |regs_in_load_1_phi_reg_460                |  32|   0|   32|          0|
    |tmp_2_1_reg_393                           |   1|   0|    1|          0|
    |tmp_2_2_reg_402                           |   1|   0|    1|          0|
    |tmp_2_3_reg_416                           |   1|   0|    1|          0|
    |tmp_2_4_reg_428                           |   1|   0|    1|          0|
    |tmp_2_5_reg_437                           |   1|   0|    1|          0|
    |tmp_5_reg_485                             |  16|   0|   16|          0|
    |tmp_reg_456                               |   1|   0|    1|          0|
    |changed_1_5_reg_203                       |  64|  81|    3|          0|
    |regs_in_1_read_reg_388                    |  64|  32|   32|          0|
    |regs_in_2_read_reg_397                    |  64|  32|   32|          0|
    |regs_in_3_read_reg_411                    |  64|  32|   32|          0|
    |regs_in_4_read_reg_420                    |  64|  32|   32|          0|
    |tmp_reg_456                               |  64|  96|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1021| 305|  769|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_in_AWVALID    |  in |    1|    s_axi   |      in      |    scalar    |
|s_axi_in_AWREADY    | out |    1|    s_axi   |      in      |    scalar    |
|s_axi_in_AWADDR     |  in |    7|    s_axi   |      in      |    scalar    |
|s_axi_in_WVALID     |  in |    1|    s_axi   |      in      |    scalar    |
|s_axi_in_WREADY     | out |    1|    s_axi   |      in      |    scalar    |
|s_axi_in_WDATA      |  in |   32|    s_axi   |      in      |    scalar    |
|s_axi_in_WSTRB      |  in |    4|    s_axi   |      in      |    scalar    |
|s_axi_in_ARVALID    |  in |    1|    s_axi   |      in      |    scalar    |
|s_axi_in_ARREADY    | out |    1|    s_axi   |      in      |    scalar    |
|s_axi_in_ARADDR     |  in |    7|    s_axi   |      in      |    scalar    |
|s_axi_in_RVALID     | out |    1|    s_axi   |      in      |    scalar    |
|s_axi_in_RREADY     |  in |    1|    s_axi   |      in      |    scalar    |
|s_axi_in_RDATA      | out |   32|    s_axi   |      in      |    scalar    |
|s_axi_in_RRESP      | out |    2|    s_axi   |      in      |    scalar    |
|s_axi_in_BVALID     | out |    1|    s_axi   |      in      |    scalar    |
|s_axi_in_BREADY     |  in |    1|    s_axi   |      in      |    scalar    |
|s_axi_in_BRESP      | out |    2|    s_axi   |      in      |    scalar    |
|ap_clk              |  in |    1| ap_ctrl_hs |  normalizer  | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |  normalizer  | return value |
|interrupt           | out |    1| ap_ctrl_hs |  normalizer  | return value |
|m_axi_m_V_AWVALID   | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWREADY   |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWADDR    | out |   32|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWID      | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWLEN     | out |    8|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWSIZE    | out |    3|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWBURST   | out |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWLOCK    | out |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWCACHE   | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWPROT    | out |    3|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWQOS     | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWREGION  | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWUSER    | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WVALID    | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WREADY    |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WDATA     | out |   32|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WSTRB     | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WLAST     | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WID       | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WUSER     | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARVALID   | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARREADY   |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARADDR    | out |   32|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARID      | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARLEN     | out |    8|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARSIZE    | out |    3|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARBURST   | out |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARLOCK    | out |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARCACHE   | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARPROT    | out |    3|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARQOS     | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARREGION  | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARUSER    | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RVALID    |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RREADY    | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RDATA     |  in |   32|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RLAST     |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RID       |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RUSER     |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RRESP     |  in |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_BVALID    |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_BREADY    | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_BRESP     |  in |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_BID       |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_BUSER     |  in |    1|    m_axi   |      m_V     |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

