Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Sep 23 09:53:52 2021
| Host         : LAPTOP-CV8EMS98 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            6 |
|      4 |            1 |
|      8 |            9 |
|     10 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              88 |           15 |
| Yes          | No                    | No                     |              32 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------+------------------------+------------------+----------------+
|       Clock Signal      |    Enable Signal   |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------------+--------------------+------------------------+------------------+----------------+
|  a2/mux2_reg[0]/G0      |                    |                        |                1 |              2 |
|  a2/rst_c_reg_i_1_n_0   |                    |                        |                1 |              2 |
|  a2/rst_d_reg_i_2_n_0   |                    |                        |                1 |              2 |
|  a2/mux3_reg_i_1_n_0    |                    | a2/mux2_reg[1]_i_1_n_0 |                1 |              2 |
|  a2/mux3_reg_i_1_n_0    |                    | a2/mux3_reg_i_2_n_0    |                1 |              2 |
|  a2/mux0_reg_i_2_n_0    |                    | a2/mux0_reg_i_3_n_0    |                1 |              2 |
|  a2/mux1_reg[1]_i_2_n_0 |                    |                        |                1 |              4 |
|  a3/new_clk             |                    | rst_IBUF               |                1 |              8 |
|  clk_IBUF_BUFG          | a2/num2[3]_i_1_n_0 |                        |                3 |              8 |
|  clk_IBUF_BUFG          | a2/num3[3]_i_1_n_0 |                        |                2 |              8 |
|  clk_IBUF_BUFG          | a2/num1[3]_i_1_n_0 |                        |                3 |              8 |
|  clk_IBUF_BUFG          | a2/num0[3]_i_1_n_0 |                        |                2 |              8 |
|  clk_IBUF_BUFG          | en22_out           | rst_IBUF               |                1 |              8 |
|  clk_IBUF_BUFG          | en00_out           | rst_IBUF               |                1 |              8 |
|  clk_IBUF_BUFG          | en33_out           | rst_IBUF               |                1 |              8 |
|  clk_IBUF_BUFG          | en11_out           | rst_IBUF               |                1 |              8 |
|  clk_IBUF_BUFG          |                    |                        |                3 |             10 |
|  clk_IBUF_BUFG          |                    | rst_IBUF               |                4 |             18 |
|  clk_IBUF_BUFG          |                    | a3/clear               |                7 |             56 |
+-------------------------+--------------------+------------------------+------------------+----------------+


