Analysis & Synthesis report for Ver2
Thu May 10 15:18:01 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Lab7|DE2_115_SOPC:inst12|ps2_ci:keyboard_ci|state
 12. State Machine - |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|DRsize
 13. State Machine - |Lab7|DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|mSetup_ST
 14. Registers Protected by Synthesis
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 23. Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 24. Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated
 25. Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux
 26. Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 27. Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux
 28. Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 29. Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 30. Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_003
 31. Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_004
 32. Source assignments for DE2_115_SOPC:inst12|altera_reset_controller:rst_controller
 33. Source assignments for DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 34. Source assignments for DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 35. Source assignments for DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0|altsyncram_pt71:auto_generated
 36. Parameter Settings for User Entity Instance: DE2_115_Synthesizer:inst14|I2C_AV_Config:u7
 37. Parameter Settings for User Entity Instance: DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1|altpll:altpll_component
 38. Parameter Settings for User Entity Instance: DE2_115_Synthesizer:inst14|audio_codec:ad1
 39. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo
 40. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo
 41. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|ps2_ci:keyboard_ci
 42. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2
 43. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram
 44. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_customins_master_translator:cpu_custom_instruction_master_translator
 45. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0
 46. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator1
 47. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 48. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 49. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 50. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 51. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator
 52. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator
 53. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator
 54. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 55. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 56. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 57. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 58. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 59. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
 60. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 61. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
 62. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent
 63. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 64. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo
 65. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent
 66. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 67. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo
 68. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_agent
 69. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 70. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo
 71. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode
 72. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode
 73. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode
 74. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode
 75. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_004|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode
 76. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_005|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode
 77. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_006|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode
 78. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
 79. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
 80. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
 81. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 82. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
 83. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 84. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 85. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 86. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 87. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 88. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 89. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 90. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 91. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 92. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
 93. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_reset_controller:rst_controller
 94. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 95. Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 96. Parameter Settings for Inferred Entity Instance: DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0
 97. altpll Parameter Settings by Entity Instance
 98. scfifo Parameter Settings by Entity Instance
 99. altsyncram Parameter Settings by Entity Instance
100. Port Connectivity Checks: "DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
101. Port Connectivity Checks: "DE2_115_SOPC:inst12|altera_reset_controller:rst_controller"
102. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
103. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
104. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
105. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode"
106. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode"
107. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode"
108. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode"
109. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo"
110. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_agent"
111. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo"
112. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent"
113. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo"
114. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent"
115. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
116. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
117. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
118. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
119. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
120. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
121. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator"
122. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator"
123. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator"
124. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
125. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
126. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
127. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
128. Port Connectivity Checks: "DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator1"
129. Port Connectivity Checks: "DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"
130. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect"
131. Port Connectivity Checks: "DE2_115_SOPC:inst12|altera_customins_master_translator:cpu_custom_instruction_master_translator"
132. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2"
133. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart"
134. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu"
135. Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu"
136. Port Connectivity Checks: "DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1"
137. Port Connectivity Checks: "DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0"
138. Post-Synthesis Netlist Statistics for Top Partition
139. Elapsed Time Per Partition
140. Analysis & Synthesis Messages
141. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 10 15:18:00 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; Ver2                                        ;
; Top-level Entity Name              ; Lab7                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 15,481                                      ;
;     Total combinational functions  ; 14,707                                      ;
;     Dedicated logic registers      ; 3,669                                       ;
; Total registers                    ; 3669                                        ;
; Total pins                         ; 62                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,703,360                                   ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Lab7               ; Ver2               ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                                  ; Library      ;
+-------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; v/wave_gen.v                                                                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v                                                                                          ;              ;
; v/I2C_Controller.v                                                                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/I2C_Controller.v                                                                                    ;              ;
; v/I2C_AV_Config.v                                                                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/I2C_AV_Config.v                                                                                     ;              ;
; v/audio_codec.v                                                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/audio_codec.v                                                                                       ;              ;
; v/VGA_Audio_PLL.v                                                                                     ; yes             ; User Wizard-Generated File                            ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/VGA_Audio_PLL.v                                                                                     ;              ;
; v/ps2.v                                                                                               ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/ps2.v                                                                                               ;              ;
; Lab7.bdf                                                                                              ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/Lab7.bdf                                                                                              ;              ;
; DE2_115_SOPC/synthesis/DE2_115_SOPC.v                                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v                                                                 ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v                                           ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v                                         ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv                                          ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v                                    ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v                  ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv                       ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv                           ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_001.sv                     ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux.sv                         ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv                       ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv                           ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_001.sv                     ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux.sv                         ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv                                    ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv                        ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv                        ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv                        ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv                            ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv                                       ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv                                  ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv                                ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect.sv        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect.sv        ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/altera_customins_master_translator.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_customins_master_translator.v                                ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/synth_ci.v                                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v                                                          ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_switches.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_switches.v                                         ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_led.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_led.v                                              ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.hex                                     ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.hex                                     ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v                                       ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/ps2_ci.v                                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/ps2_ci.v                                                            ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v                                            ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v                                                  ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v                                              ; yes             ; Encrypted User Verilog HDL File                       ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v                                              ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_sysclk.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_sysclk.v                           ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_tck.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_tck.v                              ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v                          ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v                                    ; DE2_115_SOPC ;
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v                                   ; DE2_115_SOPC ;
; DE2_115_Synthesizer.v                                                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer.v                                                                                 ;              ;
; altpll.tdf                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                             ;              ;
; aglobal171.inc                                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                                         ;              ;
; stratix_pll.inc                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                        ;              ;
; stratixii_pll.inc                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                      ;              ;
; cycloneii_pll.inc                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                      ;              ;
; db/altpll_dul2.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altpll_dul2.tdf                                                                                    ;              ;
; altsyncram.tdf                                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                         ;              ;
; stratix_ram_block.inc                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                  ;              ;
; lpm_mux.inc                                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                            ;              ;
; lpm_decode.inc                                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                         ;              ;
; a_rdenreg.inc                                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                          ;              ;
; altrom.inc                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                                             ;              ;
; altram.inc                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                                                             ;              ;
; altdpram.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                           ;              ;
; db/altsyncram_cjd1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_cjd1.tdf                                                                                ;              ;
; db/altsyncram_dad1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_dad1.tdf                                                                                ;              ;
; db/altsyncram_97d1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_97d1.tdf                                                                                ;              ;
; db/altsyncram_fic1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_fic1.tdf                                                                                ;              ;
; altera_mult_add.tdf                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                                    ;              ;
; db/altera_mult_add_vkp2.v                                                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altera_mult_add_vkp2.v                                                                             ;              ;
; altera_mult_add_rtl.v                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                                  ;              ;
; db/altsyncram_lic1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_lic1.tdf                                                                                ;              ;
; db/altsyncram_kdf1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_kdf1.tdf                                                                                ;              ;
; db/altsyncram_r3d1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_r3d1.tdf                                                                                ;              ;
; altera_std_synchronizer.v                                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                              ;              ;
; db/altsyncram_ac71.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_ac71.tdf                                                                                ;              ;
; sld_virtual_jtag_basic.v                                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                               ;              ;
; sld_jtag_endpoint_adapter.vhd                                                                         ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                          ;              ;
; sld_jtag_endpoint_adapter_impl.sv                                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                      ;              ;
; scfifo.tdf                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                             ;              ;
; a_regfifo.inc                                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                          ;              ;
; a_dpfifo.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                           ;              ;
; a_i2fifo.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                           ;              ;
; a_fffifo.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                           ;              ;
; a_f2fifo.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                           ;              ;
; db/scfifo_jr21.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/scfifo_jr21.tdf                                                                                    ;              ;
; db/a_dpfifo_l011.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/a_dpfifo_l011.tdf                                                                                  ;              ;
; db/a_fefifo_7cf.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/a_fefifo_7cf.tdf                                                                                   ;              ;
; db/cntr_do7.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/cntr_do7.tdf                                                                                       ;              ;
; db/altsyncram_nio1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_nio1.tdf                                                                                ;              ;
; db/cntr_1ob.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/cntr_1ob.tdf                                                                                       ;              ;
; alt_jtag_atlantic.v                                                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                    ;              ;
; altera_sld_agent_endpoint.vhd                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                          ;              ;
; altera_fabric_endpoint.vhd                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                             ;              ;
; db/altsyncram_4ch1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_4ch1.tdf                                                                                ;              ;
; db/decode_qsa.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/decode_qsa.tdf                                                                                     ;              ;
; db/mux_nob.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/mux_nob.tdf                                                                                        ;              ;
; sld_hub.vhd                                                                                           ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                            ; altera_sld   ;
; db/ip/sld7bb2859b/alt_sld_fab.v                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/ip/sld7bb2859b/alt_sld_fab.v                                                                       ; alt_sld_fab  ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v                                                ; alt_sld_fab  ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; alt_sld_fab  ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; alt_sld_fab  ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; alt_sld_fab  ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                       ;              ;
; sld_rom_sr.vhd                                                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                         ;              ;
; db/altsyncram_pt71.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_pt71.tdf                                                                                ;              ;
; db/Ver2.rom0_I2C_AV_Config_fe53227f.hdl.mif                                                           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/Ver2.rom0_I2C_AV_Config_fe53227f.hdl.mif                                                           ;              ;
; lpm_mult.tdf                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                           ;              ;
; lpm_add_sub.inc                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                        ;              ;
; multcore.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc                                                                                                           ;              ;
; bypassff.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                           ;              ;
; altshift.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                                                                                           ;              ;
; db/mult_jp01.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/mult_jp01.tdf                                                                                      ;              ;
; db/mult_j011.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/mult_j011.tdf                                                                                      ;              ;
+-------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 15,481         ;
;                                             ;                ;
; Total combinational functions               ; 14707          ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 8301           ;
;     -- 3 input functions                    ; 4461           ;
;     -- <=2 input functions                  ; 1945           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 11940          ;
;     -- arithmetic mode                      ; 2767           ;
;                                             ;                ;
; Total registers                             ; 3669           ;
;     -- Dedicated logic registers            ; 3669           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 62             ;
; Total memory bits                           ; 1703360        ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 6              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2539           ;
; Total fan-out                               ; 72494          ;
; Average fan-out                             ; 3.82           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+
; |Lab7                                                                                                                                   ; 14707 (1)           ; 3669 (0)                  ; 1703360     ; 6            ; 0       ; 3         ; 62   ; 0            ; |Lab7                                                                                                                                                                                                                                                                                                                                                                    ; Lab7                                                      ; work         ;
;    |DE2_115_SOPC:inst12|                                                                                                                ; 3209 (0)            ; 2138 (0)                  ; 1702336     ; 6            ; 0       ; 3         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12                                                                                                                                                                                                                                                                                                                                                ; DE2_115_SOPC                                              ; DE2_115_SOPC ;
;       |DE2_115_SOPC_cpu:cpu|                                                                                                            ; 2144 (0)            ; 1658 (0)                  ; 62912       ; 6            ; 0       ; 3         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu                                                                                                                                                                                                                                                                                                                           ; DE2_115_SOPC_cpu                                          ; DE2_115_SOPC ;
;          |DE2_115_SOPC_cpu_cpu:cpu|                                                                                                     ; 2144 (1851)         ; 1658 (1325)               ; 62912       ; 6            ; 0       ; 3         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                  ; DE2_115_SOPC_cpu_cpu                                      ; DE2_115_SOPC ;
;             |DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht|                                                                  ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht                                                                                                                                                                                                                                         ; DE2_115_SOPC_cpu_cpu_bht_module                           ; DE2_115_SOPC ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                                ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                ; altsyncram_97d1                                           ; work         ;
;             |DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data|                                                          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data                                                                                                                                                                                                                                 ; DE2_115_SOPC_cpu_cpu_dc_data_module                       ; DE2_115_SOPC ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                                ; work         ;
;                   |altsyncram_kdf1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                        ; altsyncram_kdf1                                           ; work         ;
;             |DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag|                                                            ; 0 (0)               ; 0 (0)                     ; 704         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag                                                                                                                                                                                                                                   ; DE2_115_SOPC_cpu_cpu_dc_tag_module                        ; DE2_115_SOPC ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 704         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                                ; work         ;
;                   |altsyncram_lic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 704         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lic1:auto_generated                                                                                                                                                                          ; altsyncram_lic1                                           ; work         ;
;             |DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim|                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim                                                                                                                                                                                                                             ; DE2_115_SOPC_cpu_cpu_dc_victim_module                     ; DE2_115_SOPC ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                                ; work         ;
;                   |altsyncram_r3d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                    ; altsyncram_r3d1                                           ; work         ;
;             |DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data|                                                          ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data                                                                                                                                                                                                                                 ; DE2_115_SOPC_cpu_cpu_ic_data_module                       ; DE2_115_SOPC ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                                ; work         ;
;                   |altsyncram_cjd1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                        ; altsyncram_cjd1                                           ; work         ;
;             |DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag|                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag                                                                                                                                                                                                                                   ; DE2_115_SOPC_cpu_cpu_ic_tag_module                        ; DE2_115_SOPC ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                                ; work         ;
;                   |altsyncram_dad1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated                                                                                                                                                                          ; altsyncram_dad1                                           ; work         ;
;             |DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|                                                         ; 0 (0)               ; 64 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell                                                                                                                                                                                                                                ; DE2_115_SOPC_cpu_cpu_mult_cell                            ; DE2_115_SOPC ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                             ; altera_mult_add                                           ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                         ; altera_mult_add_vkp2                                      ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                                       ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                                   ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                                     ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                        ; lpm_mult                                                  ; work         ;
;                               |mult_jp01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                               ; mult_jp01                                                 ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                             ; altera_mult_add                                           ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                         ; altera_mult_add_vkp2                                      ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                                       ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                                   ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                                     ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                        ; lpm_mult                                                  ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                               ; mult_j011                                                 ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                             ; altera_mult_add                                           ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                         ; altera_mult_add_vkp2                                      ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                                       ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                                   ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                                     ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                        ; lpm_mult                                                  ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                               ; mult_j011                                                 ; work         ;
;             |DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|                                                         ; 291 (34)            ; 268 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci                                                                                                                                                                                                                                ; DE2_115_SOPC_cpu_cpu_nios2_oci                            ; DE2_115_SOPC ;
;                |DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|                                  ; 92 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper                                                                                                                                          ; DE2_115_SOPC_cpu_cpu_debug_slave_wrapper                  ; DE2_115_SOPC ;
;                   |DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk|                                 ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk                                                      ; DE2_115_SOPC_cpu_cpu_debug_slave_sysclk                   ; DE2_115_SOPC ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                   ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                   ; work         ;
;                   |DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|                                       ; 82 (82)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck                                                            ; DE2_115_SOPC_cpu_cpu_debug_slave_tck                      ; DE2_115_SOPC ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                   ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                   ; work         ;
;                   |sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy|                                                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy                                                                              ; sld_virtual_jtag_basic                                    ; work         ;
;                |DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|                                        ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg                                                                                                                                                ; DE2_115_SOPC_cpu_cpu_nios2_avalon_reg                     ; DE2_115_SOPC ;
;                |DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break|                                          ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break                                                                                                                                                  ; DE2_115_SOPC_cpu_cpu_nios2_oci_break                      ; DE2_115_SOPC ;
;                |DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug|                                          ; 8 (8)               ; 8 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug                                                                                                                                                  ; DE2_115_SOPC_cpu_cpu_nios2_oci_debug                      ; DE2_115_SOPC ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; altera_std_synchronizer                                   ; work         ;
;                |DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|                                                ; 115 (115)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem                                                                                                                                                        ; DE2_115_SOPC_cpu_cpu_nios2_ocimem                         ; DE2_115_SOPC ;
;                   |DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram|                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram                                                                           ; DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module                 ; DE2_115_SOPC ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                           ; work         ;
;             |DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a|                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a                                                                                                                                                                                                                 ; DE2_115_SOPC_cpu_cpu_register_bank_a_module               ; DE2_115_SOPC ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                                ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                        ; altsyncram_fic1                                           ; work         ;
;             |DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b|                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b                                                                                                                                                                                                                 ; DE2_115_SOPC_cpu_cpu_register_bank_b_module               ; DE2_115_SOPC ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                                ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                        ; altsyncram_fic1                                           ; work         ;
;       |DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect|                          ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect                                                                                                                                                                                                                                         ; DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect ; DE2_115_SOPC ;
;       |DE2_115_SOPC_jtag_uart:jtag_uart|                                                                                                ; 144 (41)            ; 112 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                               ; DE2_115_SOPC_jtag_uart                                    ; DE2_115_SOPC ;
;          |DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|                                                          ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r                                                                                                                                                                                                                                           ; DE2_115_SOPC_jtag_uart_scfifo_r                           ; DE2_115_SOPC ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                              ; scfifo                                                    ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                   ; scfifo_jr21                                               ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                              ; a_dpfifo_l011                                             ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                                              ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                 ; cntr_do7                                                  ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                      ; altsyncram_nio1                                           ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                        ; cntr_1ob                                                  ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                              ; cntr_1ob                                                  ; work         ;
;          |DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|                                                          ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w                                                                                                                                                                                                                                           ; DE2_115_SOPC_jtag_uart_scfifo_w                           ; DE2_115_SOPC ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                              ; scfifo                                                    ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                   ; scfifo_jr21                                               ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                              ; a_dpfifo_l011                                             ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                                              ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                 ; cntr_do7                                                  ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                      ; altsyncram_nio1                                           ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                        ; cntr_1ob                                                  ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                              ; cntr_1ob                                                  ; work         ;
;          |alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|                                                                   ; 52 (52)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                    ; alt_jtag_atlantic                                         ; work         ;
;       |DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|                                                                                ; 354 (0)             ; 150 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                               ; DE2_115_SOPC_mm_interconnect_0                            ; DE2_115_SOPC ;
;          |DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                            ; DE2_115_SOPC_mm_interconnect_0_cmd_demux                  ; DE2_115_SOPC ;
;          |DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                    ; DE2_115_SOPC_mm_interconnect_0_cmd_demux_001              ; DE2_115_SOPC ;
;          |DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                       ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                        ; DE2_115_SOPC_mm_interconnect_0_cmd_mux_001                ; DE2_115_SOPC ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                                  ; DE2_115_SOPC ;
;          |DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                       ; 60 (56)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                        ; DE2_115_SOPC_mm_interconnect_0_cmd_mux_001                ; DE2_115_SOPC ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                                  ; DE2_115_SOPC ;
;          |DE2_115_SOPC_mm_interconnect_0_router:router|                                                                                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router                                                                                                                                                                                                                                                  ; DE2_115_SOPC_mm_interconnect_0_router                     ; DE2_115_SOPC ;
;          |DE2_115_SOPC_mm_interconnect_0_router_001:router_001|                                                                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                          ; DE2_115_SOPC_mm_interconnect_0_router_001                 ; DE2_115_SOPC ;
;          |DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                    ; DE2_115_SOPC_mm_interconnect_0_rsp_demux_001              ; DE2_115_SOPC ;
;          |DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                    ; DE2_115_SOPC_mm_interconnect_0_rsp_demux_001              ; DE2_115_SOPC ;
;          |DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 92 (92)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                ; DE2_115_SOPC_mm_interconnect_0_rsp_mux                    ; DE2_115_SOPC ;
;          |DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                       ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                        ; DE2_115_SOPC_mm_interconnect_0_rsp_mux_001                ; DE2_115_SOPC ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                     ; DE2_115_SOPC ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                     ; DE2_115_SOPC ;
;          |altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|                                                                       ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                     ; DE2_115_SOPC ;
;          |altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                     ; DE2_115_SOPC ;
;          |altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|                                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                     ; DE2_115_SOPC ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                              ; altera_merlin_master_agent                                ; DE2_115_SOPC ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                 ; DE2_115_SOPC ;
;          |altera_merlin_slave_agent:pio_switches_s1_agent|                                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                 ; DE2_115_SOPC ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                            ; DE2_115_SOPC ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator                            ; DE2_115_SOPC ;
;          |altera_merlin_slave_translator:onchip_memory2_s1_translator|                                                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                            ; DE2_115_SOPC ;
;          |altera_merlin_slave_translator:pio_led_s1_translator|                                                                         ; 9 (9)               ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                            ; DE2_115_SOPC ;
;          |altera_merlin_slave_translator:pio_switches_s1_translator|                                                                    ; 5 (5)               ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                            ; DE2_115_SOPC ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 12 (12)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                             ; DE2_115_SOPC ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                             ; DE2_115_SOPC ;
;       |DE2_115_SOPC_onchip_memory2:onchip_memory2|                                                                                      ; 169 (2)             ; 3 (0)                     ; 1638400     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                     ; DE2_115_SOPC_onchip_memory2                               ; DE2_115_SOPC ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 167 (0)             ; 3 (0)                     ; 1638400     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                           ; altsyncram                                                ; work         ;
;             |altsyncram_4ch1:auto_generated|                                                                                            ; 167 (0)             ; 3 (3)                     ; 1638400     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_4ch1                                           ; work         ;
;                |decode_qsa:decode3|                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated|decode_qsa:decode3                                                                                                                                                                                                                         ; decode_qsa                                                ; work         ;
;                |mux_nob:mux2|                                                                                                           ; 160 (160)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated|mux_nob:mux2                                                                                                                                                                                                                               ; mux_nob                                                   ; work         ;
;       |DE2_115_SOPC_pio_led:pio_led|                                                                                                    ; 21 (21)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_pio_led:pio_led                                                                                                                                                                                                                                                                                                                   ; DE2_115_SOPC_pio_led                                      ; DE2_115_SOPC ;
;       |DE2_115_SOPC_pio_switches:pio_switches|                                                                                          ; 18 (18)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_pio_switches:pio_switches                                                                                                                                                                                                                                                                                                         ; DE2_115_SOPC_pio_switches                                 ; DE2_115_SOPC ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                         ; altera_reset_controller                                   ; DE2_115_SOPC ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                                 ; DE2_115_SOPC ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                                 ; DE2_115_SOPC ;
;       |ps2_ci:keyboard_ci|                                                                                                              ; 108 (108)           ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|ps2_ci:keyboard_ci                                                                                                                                                                                                                                                                                                                             ; ps2_ci                                                    ; DE2_115_SOPC ;
;       |synth_ci:synth_ci|                                                                                                               ; 208 (208)           ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_SOPC:inst12|synth_ci:synth_ci                                                                                                                                                                                                                                                                                                                              ; synth_ci                                                  ; DE2_115_SOPC ;
;    |DE2_115_Synthesizer:inst14|                                                                                                         ; 11317 (29)          ; 1413 (0)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14                                                                                                                                                                                                                                                                                                                                         ; DE2_115_Synthesizer                                       ; work         ;
;       |I2C_AV_Config:u7|                                                                                                                ; 90 (41)             ; 60 (30)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|I2C_AV_Config:u7                                                                                                                                                                                                                                                                                                                        ; I2C_AV_Config                                             ; work         ;
;          |I2C_Controller:u0|                                                                                                            ; 49 (49)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0                                                                                                                                                                                                                                                                                                      ; I2C_Controller                                            ; work         ;
;          |altsyncram:Ram0_rtl_0|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                                  ; altsyncram                                                ; work         ;
;             |altsyncram_pt71:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0|altsyncram_pt71:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_pt71                                           ; work         ;
;       |VGA_Audio_PLL:u1|                                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1                                                                                                                                                                                                                                                                                                                        ; VGA_Audio_PLL                                             ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1|altpll:altpll_component                                                                                                                                                                                                                                                                                                ; altpll                                                    ; work         ;
;             |altpll_dul2:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1|altpll:altpll_component|altpll_dul2:auto_generated                                                                                                                                                                                                                                                                     ; altpll_dul2                                               ; work         ;
;       |audio_codec:ad1|                                                                                                                 ; 11198 (3188)        ; 1353 (1353)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1                                                                                                                                                                                                                                                                                                                         ; audio_codec                                               ; work         ;
;          |wave_gen:s0|                                                                                                                  ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s0                                                                                                                                                                                                                                                                                                             ; wave_gen                                                  ; work         ;
;          |wave_gen:s10|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s10                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s11|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s11                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s12|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s12                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s13|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s13                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s14|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s14                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s15|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s15                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s16|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s16                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s17|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s17                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s18|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s18                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s19|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s19                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s1|                                                                                                                  ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s1                                                                                                                                                                                                                                                                                                             ; wave_gen                                                  ; work         ;
;          |wave_gen:s20|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s20                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s21|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s21                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s22|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s22                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s23|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s23                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s24|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s24                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s25|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s25                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s26|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s26                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s27|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s27                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s28|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s28                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s29|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s29                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s2|                                                                                                                  ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s2                                                                                                                                                                                                                                                                                                             ; wave_gen                                                  ; work         ;
;          |wave_gen:s30|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s30                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s31|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s31                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s32|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s32                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s33|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s33                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s34|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s34                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s35|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s35                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s36|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s36                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s37|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s37                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s38|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s38                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s39|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s39                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s3|                                                                                                                  ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s3                                                                                                                                                                                                                                                                                                             ; wave_gen                                                  ; work         ;
;          |wave_gen:s40|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s40                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s41|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s41                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s42|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s42                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s43|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s43                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s44|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s44                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s45|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s45                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s46|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s46                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s47|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s47                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s48|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s48                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s49|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s49                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s4|                                                                                                                  ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s4                                                                                                                                                                                                                                                                                                             ; wave_gen                                                  ; work         ;
;          |wave_gen:s50|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s50                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s51|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s51                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s52|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s52                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s53|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s53                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s54|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s54                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s55|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s55                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s56|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s56                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s57|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s57                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s58|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s58                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s59|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s59                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s5|                                                                                                                  ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s5                                                                                                                                                                                                                                                                                                             ; wave_gen                                                  ; work         ;
;          |wave_gen:s60|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s60                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s61|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s61                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s62|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s62                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s63|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s63                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s64|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s64                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s65|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s65                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s66|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s66                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s67|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s67                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s68|                                                                                                                 ; 92 (92)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s68                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s69|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s69                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s6|                                                                                                                  ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s6                                                                                                                                                                                                                                                                                                             ; wave_gen                                                  ; work         ;
;          |wave_gen:s70|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s70                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s71|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s71                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s72|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s72                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s73|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s73                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s74|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s74                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s75|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s75                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s76|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s76                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s77|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s77                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s78|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s79|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s7|                                                                                                                  ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s7                                                                                                                                                                                                                                                                                                             ; wave_gen                                                  ; work         ;
;          |wave_gen:s80|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s81|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s82|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s83|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s84|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s85|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s86|                                                                                                                 ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s87|                                                                                                                 ; 92 (92)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87                                                                                                                                                                                                                                                                                                            ; wave_gen                                                  ; work         ;
;          |wave_gen:s8|                                                                                                                  ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s8                                                                                                                                                                                                                                                                                                             ; wave_gen                                                  ; work         ;
;          |wave_gen:s9|                                                                                                                  ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s9                                                                                                                                                                                                                                                                                                             ; wave_gen                                                  ; work         ;
;    |ps2:inst|                                                                                                                           ; 31 (31)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|ps2:inst                                                                                                                                                                                                                                                                                                                                                           ; ps2                                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 149 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                                   ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 148 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 148 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                ; alt_sld_fab                                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 148 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                            ; alt_sld_fab_alt_sld_fab                                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 147 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric                         ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 147 (106)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                   ; sld_jtag_hub                                              ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                           ; sld_rom_sr                                                ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                         ; sld_shadow_jsm                                            ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------+
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lic1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 11           ; 64           ; 11           ; 704     ; None                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; None                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                           ; AUTO ; Single Port      ; 51200        ; 32           ; --           ; --           ; 1638400 ; DE2_115_SOPC_onchip_memory2.hex             ;
; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0|altsyncram_pt71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                  ; AUTO ; ROM              ; 64           ; 16           ; --           ; --           ; 1024    ; db/Ver2.rom0_I2C_AV_Config_fe53227f.hdl.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                   ; IP Include File   ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                         ;                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                     ;                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                           ;                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                         ;                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                           ;                   ;
; N/A    ; Qsys                               ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12                                                                                                                                                                                                                                                                                                         ; DE2_115_SOPC.qsys ;
; Altera ; altera_nios2_gen2                  ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu                                                                                                                                                                                                                                                                                    ; DE2_115_SOPC.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu                                                                                                                                                                                                                                                           ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht                                                                                                                                                                                                  ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data                                                                                                                                                                                          ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag                                                                                                                                                                                            ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim                                                                                                                                                                                      ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data                                                                                                                                                                                          ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag                                                                                                                                                                                            ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a                                                                                                                                                                          ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b                                                                                                                                                                          ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci                                                                                                                                                                                         ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg                                                                                                         ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break                                                                                                           ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk                                                                                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug                                                                                                           ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace                                                                                                         ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace|DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode:DE2_115_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode                  ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo                                                                                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_cpu_nios2_oci_im                                                                                                                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace                                                                                                         ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_pib:the_DE2_115_SOPC_cpu_cpu_nios2_oci_pib                                                                                                               ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk                                                                                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem                                                                                                                 ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram                                    ;                   ;
; Altera ; altera_customins_slave_translator  ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0                                                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; altera_customins_slave_translator  ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator1                                                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; altera_customins_xconnect          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect                                                                                                                                                                                                  ; DE2_115_SOPC.qsys ;
; Altera ; altera_customins_master_translator ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|altera_customins_master_translator:cpu_custom_instruction_master_translator                                                                                                                                                                                                                             ; DE2_115_SOPC.qsys ;
; Altera ; altera_irq_mapper                  ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                      ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                        ; DE2_115_SOPC.qsys ;
; Altera ; altera_mm_interconnect             ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                        ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_st_adapter           ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                     ; DE2_115_SOPC.qsys ;
; Altera ; error_adapter                      ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                    ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_st_adapter           ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; error_adapter                      ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_st_adapter           ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; error_adapter                      ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_st_adapter           ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; error_adapter                      ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_st_adapter           ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; error_adapter                      ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                     ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                             ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                         ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                     ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                     ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_master_agent         ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                       ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                  ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_master_translator    ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                             ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                    ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                               ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                          ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_master_agent         ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                                ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                           ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_master_translator    ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                      ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                            ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                       ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                  ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                      ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                            ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent                                                                                                                                                                                                             ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo                                                                                                                                                                                                        ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                                                                   ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_agent                                                                                                                                                                                                        ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo                                                                                                                                                                                                   ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator                                                                                                                                                                                              ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_router               ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router                                                                                                                                                                                                           ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_router               ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                   ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_router               ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                   ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_router               ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                   ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_router               ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_004                                                                                                                                                                                                   ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_router               ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                   ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_router               ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_006                                                                                                                                                                                                   ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                     ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                             ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                             ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                         ; DE2_115_SOPC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                 ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                              ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_pio                  ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_pio_led:pio_led                                                                                                                                                                                                                                                                            ; DE2_115_SOPC.qsys ;
; Altera ; altera_avalon_pio                  ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_pio_switches:pio_switches                                                                                                                                                                                                                                                                  ; DE2_115_SOPC.qsys ;
; Altera ; altera_reset_controller            ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_SOPC:inst12|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                  ; DE2_115_SOPC.qsys ;
; Altera ; ALTPLL                             ; 17.1    ; N/A          ; N/A          ; |Lab7|DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1                                                                                                                                                                                                                                                                                 ; v/VGA_Audio_PLL.v ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |Lab7|DE2_115_SOPC:inst12|ps2_ci:keyboard_ci|state  ;
+---------------+---------------+------------+-----------+------------+
; Name          ; state.INVALID ; state.SEND ; state.NEW ; state.ZERO ;
+---------------+---------------+------------+-----------+------------+
; state.ZERO    ; 0             ; 0          ; 0         ; 0          ;
; state.NEW     ; 0             ; 0          ; 1         ; 1          ;
; state.SEND    ; 0             ; 1          ; 0         ; 1          ;
; state.INVALID ; 1             ; 0          ; 0         ; 1          ;
+---------------+---------------+------------+-----------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                      ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |Lab7|DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|mSetup_ST ;
+----------------+----------------+----------------+--------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001           ;
+----------------+----------------+----------------+--------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                        ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                        ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                        ;
+----------------+----------------+----------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                               ;
+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------+
; Latch Name                                                         ; Latch Enable Signal                                                 ; Free of Timing Hazards ;
+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------+
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[9] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[9] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[8] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[8] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[7] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[7] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[6] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[6] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[5] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[5] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[4] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[4] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[3] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[3] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[2] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[2] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[1] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[1] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[0] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[0] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[9] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[9] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[8] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[8] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[7] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[7] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[6] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[6] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[5] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[5] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[4] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[4] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[3] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[3] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[2] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[2] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[1] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[1] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[0] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[0] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[9] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[9] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[8] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[8] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[7] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[7] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[6] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[6] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[5] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[5] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[4] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[4] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[3] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[3] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[2] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[2] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[1] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[1] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[0] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[0] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[9] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[9] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[8] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[8] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[7] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[7] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[6] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[6] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[5] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[5] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[4] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[4] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[3] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[3] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[2] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[2] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[1] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[1] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[0] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[0] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[9] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[9] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[8] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[8] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[7] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[7] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[6] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[6] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[5] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[5] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[4] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[4] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[3] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[3] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[2] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[2] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[1] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[1] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[0] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[0] ; DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15] ; yes                    ;
; Number of user-specified and inferred latches = 1408               ;                                                                     ;                        ;
+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[18..31]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_chipselect_pre                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|av_chipselect_pre                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_pio_switches:pio_switches|readdata[18..31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_iw_corrupt                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_exc_crst                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_exc_crst_active                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[1..31]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[20..31]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_ctrl_st_ex                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_cpu_nios2_oci_im|trc_wrap                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk|dbrk_goto1          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk|dbrk_goto0          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk|xbrk_break          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[0,2]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[0][79]                                                                                                ; Lost fanout                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[0][78]                                                                                                ; Lost fanout                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[0][77]                                                                                                ; Lost fanout                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][79]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][78]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][77]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                    ; Lost fanout                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                    ; Lost fanout                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                    ; Lost fanout                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[18..31]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[1][79]                                                                                                ; Lost fanout                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[1][78]                                                                                                ; Lost fanout                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[1][77]                                                                                                ; Lost fanout                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][79]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][78]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][77]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                    ; Lost fanout                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                    ; Lost fanout                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                    ; Lost fanout                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|mI2C_DATA[16,17,19,23]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_mul_s1[16]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[1]  ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[2]  ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[2]  ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[3]  ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[3]  ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[4]  ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[4]  ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[5]  ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[6]  ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[7]  ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[8]  ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[9]  ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[10] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[10] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[11] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[11] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[12] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[12] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[13] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[13] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[14] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[14] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[15] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[15] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[16] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[16] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[17] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[17] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[18] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[18] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[19] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[19] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[20] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[20] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[21] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[21] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[22] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[22] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[23] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[23] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[24] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[24] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[25] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[25] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[26] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[26] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[27] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[27] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[28] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[28] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[29] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[29] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[30] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[30] ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[31] ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_channel[1]                                                                                   ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[1]                                                                                   ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[1][64]                                                                                                ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[1][97]                                                                                                ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[1][62]                                                                                                ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[1][63]                                                                                                ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[1][56]                                                                                                ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[1][63]                                                                                                ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][64]                                                                                                     ; Merged with DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][97]                                                                                                     ;
; Total Number of Removed Registers = 482                                                                                                                                                                                             ;                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                             ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                  ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                            ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                 ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                         ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                 ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                         ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                         ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                         ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                         ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                         ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                         ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                         ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                         ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                         ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                         ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                                         ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                                         ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                                         ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                     ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_badaddr_reg_baddr[19]                                                                                                                                                                                                                          ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                   ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                   ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                     ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                                        ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break|trigbrktype                                                                                      ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_pio_switches:pio_switches|readdata[22]                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[22]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_pio_switches:pio_switches|readdata[31]                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[31]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_pio_switches:pio_switches|readdata[20]                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[20]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_pio_switches:pio_switches|readdata[19]                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[19]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_pio_switches:pio_switches|readdata[18]                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[18]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_pio_switches:pio_switches|readdata[21]                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[21]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|W_cdsr_reg_status[1]                                                                                                                                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                    ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_pio_switches:pio_switches|readdata[30]                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[30]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_pio_switches:pio_switches|readdata[29]                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[29]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break|trigger_state                                                                                    ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_pio_switches:pio_switches|readdata[28]                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[28]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                     ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                     ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                             ; Lost Fanouts              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                               ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                             ; Lost Fanouts              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                               ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                             ; Lost Fanouts              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                               ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                  ; Lost Fanouts              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                  ; Lost Fanouts              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_pio_switches:pio_switches|readdata[27]                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[27]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                 ; Lost Fanouts              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                   ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                 ; Lost Fanouts              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                   ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                 ; Lost Fanouts              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                   ;
; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|mI2C_DATA[23]                                                                                                                                                                                                                                                        ; Stuck at GND              ; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0|SD[23]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|mI2C_DATA[19]                                                                                                                                                                                                                                                        ; Stuck at GND              ; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0|SD[19]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|mI2C_DATA[17]                                                                                                                                                                                                                                                        ; Stuck at GND              ; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0|SD[17]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|mI2C_DATA[16]                                                                                                                                                                                                                                                        ; Stuck at GND              ; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0|SD[16]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_pio_switches:pio_switches|readdata[26]                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[26]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_pio_switches:pio_switches|readdata[25]                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[25]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                  ; Lost Fanouts              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_pio_switches:pio_switches|readdata[24]                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[24]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_pio_switches:pio_switches|readdata[23]                                                                                                                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|av_readdata_pre[23]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                 ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                  ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                             ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                ; Stuck at VCC              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                ; Stuck at VCC              ; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|DRsize.101 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3669  ;
; Number of registers using Synchronous Clear  ; 1434  ;
; Number of registers using Synchronous Load   ; 211   ;
; Number of registers using Asynchronous Clear ; 3114  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1536  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                                     ; 18      ;
; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                                                                     ; 17      ;
; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                                     ; 20      ;
; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                                     ; 17      ;
; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                                                                     ; 13      ;
; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                                     ; 11      ;
; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0|SCLK                                                                                                                                                                                                                                                              ; 3       ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                ; 32      ;
; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0|END                                                                                                                                                                                                                                                               ; 5       ;
; DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                  ; 1       ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                             ; 4       ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                        ; 11      ;
; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0|SDO                                                                                                                                                                                                                                                               ; 4       ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                  ; 13      ;
; DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                               ; 1       ;
; DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                               ; 4       ;
; DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                  ; 2       ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                    ; 2       ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                    ; 2       ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                      ; 3       ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                              ; 2       ;
; DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                               ; 1       ;
; DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                  ; 1       ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                            ; 3       ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                           ; 1       ;
; DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                               ; 1       ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_pipe_flush_waddr[16]                                                                                                                                                                                                                                        ; 1       ;
; DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                         ; 1       ;
; DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 1       ;
; DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 1       ;
; DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 33                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                 ;
+--------------------------------------------------------------+--------------------------------------------------------+------+
; Register Name                                                ; Megafunction                                           ; Type ;
+--------------------------------------------------------------+--------------------------------------------------------+------+
; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|mI2C_DATA[0..15] ; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|Ram0_rtl_0 ; RAM  ;
+--------------------------------------------------------------+--------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|d_address_line_field[1]                                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_st_data[26]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|readdata[3]                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator|wait_latency_counter[0]                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_slow_inst_result[13]                                                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_slow_inst_result[16]                                                                                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|d_writedata[19]                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                    ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|MonDReg[15]                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|MonDReg[3]                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break|break_readreg[24]                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_slow_inst_result[2]                                                                                                                                                                                                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_inst_result[28]                                                                                                                                                                                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_inst_result[14]                                                                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_inst_result[2]                                                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|sr[2]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck|sr[20] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|MonAReg[8]                                                                                         ;
; 5:1                ; 18 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_pipe_flush_waddr[3]                                                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |Lab7|DE2_115_SOPC:inst12|ps2_ci:keyboard_ci|shift[0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Lab7|DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                   ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                   ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |Lab7|DE2_115_SOPC:inst12|ps2_ci:keyboard_ci|shift                                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|E_logic_result[25]                                                                                                                                                                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|dc_data_rd_port_addr[0]                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|dc_data_wr_port_data[21]                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|dc_data_wr_port_data[12]                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|dc_data_wr_port_data[6]                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|dc_data_wr_port_data[29]                                                                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|D_src2_reg[20]                                                                                                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_wr_data_unfiltered[13]                                                                                                                                                                                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_wr_data_unfiltered[28]                                                                                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|A_wr_data_unfiltered[7]                                                                                                                                                                                                                      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Lab7|DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|F_ic_tag_rd_addr_nxt[5]                                                                                                                                                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |Lab7|DE2_115_SOPC:inst12|ps2_ci:keyboard_ci|Selector35                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------------+
; Assignment        ; Value ; From ; To                                             ;
+-------------------+-------+------+------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]         ;
+-------------------+-------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0|altsyncram_pt71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Synthesizer:inst14|I2C_AV_Config:u7 ;
+----------------+----------+--------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                         ;
+----------------+----------+--------------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                               ;
; I2C_Freq       ; 20000    ; Signed Integer                                               ;
; LUT_SIZE       ; 50       ; Signed Integer                                               ;
; SET_LIN_L      ; 0        ; Signed Integer                                               ;
; SET_LIN_R      ; 1        ; Signed Integer                                               ;
; SET_HEAD_L     ; 2        ; Signed Integer                                               ;
; SET_HEAD_R     ; 3        ; Signed Integer                                               ;
; A_PATH_CTRL    ; 4        ; Signed Integer                                               ;
; D_PATH_CTRL    ; 5        ; Signed Integer                                               ;
; POWER_ON       ; 6        ; Signed Integer                                               ;
; SET_FORMAT     ; 7        ; Signed Integer                                               ;
; SAMPLE_CTRL    ; 8        ; Signed Integer                                               ;
; SET_ACTIVE     ; 9        ; Signed Integer                                               ;
; SET_VIDEO      ; 10       ; Signed Integer                                               ;
+----------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                         ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                      ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                                               ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                                               ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                                               ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                                               ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                      ;
; M                             ; 0                 ; Untyped                                                      ;
; N                             ; 1                 ; Untyped                                                      ;
; M2                            ; 1                 ; Untyped                                                      ;
; N2                            ; 1                 ; Untyped                                                      ;
; SS                            ; 1                 ; Untyped                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                      ;
; C6_LOW                        ; 0                 ; Untyped                                                      ;
; C7_LOW                        ; 0                 ; Untyped                                                      ;
; C8_LOW                        ; 0                 ; Untyped                                                      ;
; C9_LOW                        ; 0                 ; Untyped                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                      ;
; C6_PH                         ; 0                 ; Untyped                                                      ;
; C7_PH                         ; 0                 ; Untyped                                                      ;
; C8_PH                         ; 0                 ; Untyped                                                      ;
; C9_PH                         ; 0                 ; Untyped                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                      ;
; M_PH                          ; 0                 ; Untyped                                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; CBXI_PARAMETER                ; altpll_dul2       ; Untyped                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                      ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Synthesizer:inst14|audio_codec:ad1 ;
+-----------------+----------+------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                       ;
+-----------------+----------+------------------------------------------------------------+
; REF_CLK         ; 18432000 ; Signed Integer                                             ;
; SAMPLE_RATE     ; 48000    ; Signed Integer                                             ;
; DATA_WIDTH      ; 16       ; Signed Integer                                             ;
; CHANNEL_NUM     ; 2        ; Signed Integer                                             ;
; SIN_SAMPLE_DATA ; 48       ; Signed Integer                                             ;
; NUM_NOTES       ; 88       ; Signed Integer                                             ;
+-----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                      ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                   ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                      ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                   ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|ps2_ci:keyboard_ci ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; ZERO           ; 0000  ; Unsigned Binary                                            ;
; NEW            ; 0001  ; Unsigned Binary                                            ;
; SEND           ; 0010  ; Unsigned Binary                                            ;
; INVALID        ; 0011  ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2 ;
+----------------+---------------------------------+----------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                     ;
+----------------+---------------------------------+----------------------------------------------------------+
; INIT_FILE      ; DE2_115_SOPC_onchip_memory2.hex ; String                                                   ;
+----------------+---------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                           ;
+------------------------------------+---------------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                        ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 16                              ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 51200                           ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                        ;
; WIDTH_B                            ; 1                               ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                       ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                        ;
; INIT_FILE                          ; DE2_115_SOPC_onchip_memory2.hex ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 51200                           ; Signed Integer                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_4ch1                 ; Untyped                                                        ;
+------------------------------------+---------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_customins_master_translator:cpu_custom_instruction_master_translator ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                         ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SHARED_COMB_AND_MULTI ; 0     ; Signed Integer                                                                                               ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 8     ; Signed Integer                                                                                                                ;
; USE_DONE         ; 1     ; Signed Integer                                                                                                                ;
; NUM_FIXED_CYCLES ; 0     ; Signed Integer                                                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator1 ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 2     ; Signed Integer                                                                                                                ;
; USE_DONE         ; 1     ; Signed Integer                                                                                                                ;
; NUM_FIXED_CYCLES ; 0     ; Signed Integer                                                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                        ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_004|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_005|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_006|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                      ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                             ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                             ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                             ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                             ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                             ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                             ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                             ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                             ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0 ;
+------------------------------------+---------------------------------------------+---------------------------------+
; Parameter Name                     ; Value                                       ; Type                            ;
+------------------------------------+---------------------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                         ;
; OPERATION_MODE                     ; ROM                                         ; Untyped                         ;
; WIDTH_A                            ; 16                                          ; Untyped                         ;
; WIDTHAD_A                          ; 6                                           ; Untyped                         ;
; NUMWORDS_A                         ; 64                                          ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                         ;
; WIDTH_B                            ; 1                                           ; Untyped                         ;
; WIDTHAD_B                          ; 1                                           ; Untyped                         ;
; NUMWORDS_B                         ; 1                                           ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                         ;
; BYTE_SIZE                          ; 8                                           ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                         ;
; INIT_FILE                          ; db/Ver2.rom0_I2C_AV_Config_fe53227f.hdl.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_pt71                             ; Untyped                         ;
+------------------------------------+---------------------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                        ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; Value                                                               ;
+-------------------------------+---------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                   ;
; Entity Instance               ; DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
+-------------------------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                     ;
; Entity Instance            ; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
; Entity Instance            ; DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                        ;
; Entity Instance                           ; DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                       ;
;     -- NUMWORDS_A                         ; 51200                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 16                                                                                       ;
;     -- NUMWORDS_A                         ; 64                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                            ;
+----------------+-------+----------+----------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                       ;
+----------------+-------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switches_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switches_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                      ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switches_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator1" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                       ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; ci_master_result    ; Input  ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_datab     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_readra    ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_readrb    ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_writerc   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_a         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_b         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_c         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_ipending  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_estatus   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_reset_req ; Output ; Info     ; Explicitly unconnected                                                                        ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                       ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; ci_master_dataa     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_datab     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_n         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_readra    ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_readrb    ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_writerc   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_a         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_b         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_c         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_ipending  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_estatus   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_reset_req ; Output ; Info     ; Explicitly unconnected                                                                        ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                         ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; ci_slave_ipending ; Input ; Info     ; Explicitly unconnected                                                                                          ;
; ci_slave_estatus  ; Input ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|altera_customins_master_translator:cpu_custom_instruction_master_translator" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+
; ci_slave_result         ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_result   ; Input  ; Info     ; Explicitly unconnected                                                        ;
; ci_slave_dataa          ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_datab          ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_n              ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_readra         ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_readrb         ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_writerc        ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_a              ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_b              ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_c              ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_ipending       ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_estatus        ; Input  ; Info     ; Stuck at GND                                                                  ;
; comb_ci_master_dataa    ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_datab    ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_n        ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_readra   ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_readrb   ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_writerc  ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_a        ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_b        ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_c        ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_ipending ; Output ; Info     ; Explicitly unconnected                                                        ;
; comb_ci_master_estatus  ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart"                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu"                                                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                  ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; A_ci_multi_estatus  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; A_ci_multi_ipending ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; A_ci_multi_status   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu" ;
+---------------------+--------+----------+----------------------------+
; Port                ; Type   ; Severity ; Details                    ;
+---------------------+--------+----------+----------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected     ;
+---------------------+--------+----------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1"                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c0   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0"                                                                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 116                         ;
; cycloneiii_ff         ; 3584                        ;
;     CLR               ; 395                         ;
;     CLR SCLR          ; 1370                        ;
;     CLR SLD           ; 26                          ;
;     ENA               ; 177                         ;
;     ENA CLR           ; 1133                        ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA CLR SCLR SLD  ; 46                          ;
;     ENA CLR SLD       ; 106                         ;
;     ENA SLD           ; 12                          ;
;     SLD               ; 10                          ;
;     plain             ; 303                         ;
; cycloneiii_io_obuf    ; 3                           ;
; cycloneiii_lcell_comb ; 14559                       ;
;     arith             ; 2759                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 1356                        ;
;         3 data inputs ; 1402                        ;
;     normal            ; 11800                       ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 124                         ;
;         2 data inputs ; 416                         ;
;         3 data inputs ; 3023                        ;
;         4 data inputs ; 8232                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 477                         ;
;                       ;                             ;
; Max LUT depth         ; 50.50                       ;
; Average LUT depth     ; 9.44                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu May 10 15:14:59 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Ver2
Warning (12473): User specified to use only one processors but 4 processors were detected which could be used to decrease run time.
Warning (10229): Verilog HDL Expression warning at wave_gen.v(45): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 45
Warning (10229): Verilog HDL Expression warning at wave_gen.v(46): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 46
Warning (10229): Verilog HDL Expression warning at wave_gen.v(47): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 47
Warning (10229): Verilog HDL Expression warning at wave_gen.v(48): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 48
Warning (10229): Verilog HDL Expression warning at wave_gen.v(49): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 49
Warning (10229): Verilog HDL Expression warning at wave_gen.v(50): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 50
Warning (10229): Verilog HDL Expression warning at wave_gen.v(51): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 51
Warning (10229): Verilog HDL Expression warning at wave_gen.v(52): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 52
Warning (10229): Verilog HDL Expression warning at wave_gen.v(53): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 53
Warning (10229): Verilog HDL Expression warning at wave_gen.v(54): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 54
Warning (10229): Verilog HDL Expression warning at wave_gen.v(55): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 55
Warning (10229): Verilog HDL Expression warning at wave_gen.v(56): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 56
Warning (10229): Verilog HDL Expression warning at wave_gen.v(57): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 57
Warning (10229): Verilog HDL Expression warning at wave_gen.v(58): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 58
Warning (10229): Verilog HDL Expression warning at wave_gen.v(59): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 59
Warning (10229): Verilog HDL Expression warning at wave_gen.v(60): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 60
Warning (10229): Verilog HDL Expression warning at wave_gen.v(61): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 61
Warning (10229): Verilog HDL Expression warning at wave_gen.v(62): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 62
Warning (10229): Verilog HDL Expression warning at wave_gen.v(63): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 63
Warning (10229): Verilog HDL Expression warning at wave_gen.v(64): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 64
Warning (10229): Verilog HDL Expression warning at wave_gen.v(65): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 65
Warning (10229): Verilog HDL Expression warning at wave_gen.v(66): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 66
Warning (10229): Verilog HDL Expression warning at wave_gen.v(67): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 67
Warning (10229): Verilog HDL Expression warning at wave_gen.v(68): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 68
Warning (10229): Verilog HDL Expression warning at wave_gen.v(69): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 69
Warning (10229): Verilog HDL Expression warning at wave_gen.v(70): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 70
Warning (10229): Verilog HDL Expression warning at wave_gen.v(71): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 71
Warning (10229): Verilog HDL Expression warning at wave_gen.v(72): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 72
Warning (10229): Verilog HDL Expression warning at wave_gen.v(73): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 73
Warning (10229): Verilog HDL Expression warning at wave_gen.v(74): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 74
Warning (10229): Verilog HDL Expression warning at wave_gen.v(75): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 75
Warning (10229): Verilog HDL Expression warning at wave_gen.v(82): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 82
Warning (10229): Verilog HDL Expression warning at wave_gen.v(83): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 83
Warning (10229): Verilog HDL Expression warning at wave_gen.v(84): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 84
Warning (10229): Verilog HDL Expression warning at wave_gen.v(85): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 85
Warning (10229): Verilog HDL Expression warning at wave_gen.v(86): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 86
Warning (10229): Verilog HDL Expression warning at wave_gen.v(87): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 87
Warning (10229): Verilog HDL Expression warning at wave_gen.v(88): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 88
Warning (10229): Verilog HDL Expression warning at wave_gen.v(89): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 89
Warning (10229): Verilog HDL Expression warning at wave_gen.v(90): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 90
Warning (10229): Verilog HDL Expression warning at wave_gen.v(91): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 91
Warning (10229): Verilog HDL Expression warning at wave_gen.v(92): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 92
Warning (10229): Verilog HDL Expression warning at wave_gen.v(93): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 93
Warning (10229): Verilog HDL Expression warning at wave_gen.v(94): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 94
Warning (10229): Verilog HDL Expression warning at wave_gen.v(95): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 95
Warning (10229): Verilog HDL Expression warning at wave_gen.v(96): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 96
Warning (10229): Verilog HDL Expression warning at wave_gen.v(97): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 97
Warning (10229): Verilog HDL Expression warning at wave_gen.v(98): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 98
Warning (10229): Verilog HDL Expression warning at wave_gen.v(99): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 99
Warning (10229): Verilog HDL Expression warning at wave_gen.v(100): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 100
Warning (10229): Verilog HDL Expression warning at wave_gen.v(101): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 101
Warning (10229): Verilog HDL Expression warning at wave_gen.v(102): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 102
Warning (10229): Verilog HDL Expression warning at wave_gen.v(103): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 103
Warning (10229): Verilog HDL Expression warning at wave_gen.v(104): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 104
Warning (10229): Verilog HDL Expression warning at wave_gen.v(105): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 105
Warning (10229): Verilog HDL Expression warning at wave_gen.v(106): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 106
Warning (10229): Verilog HDL Expression warning at wave_gen.v(107): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 107
Warning (10229): Verilog HDL Expression warning at wave_gen.v(108): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 108
Warning (10229): Verilog HDL Expression warning at wave_gen.v(109): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 109
Warning (10229): Verilog HDL Expression warning at wave_gen.v(110): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 110
Warning (10229): Verilog HDL Expression warning at wave_gen.v(111): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 111
Warning (10229): Verilog HDL Expression warning at wave_gen.v(112): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 112
Warning (10229): Verilog HDL Expression warning at wave_gen.v(113): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 113
Info (12021): Found 1 design units, including 1 entities, in source file v/wave_gen.v
    Info (12023): Found entity 1: wave_gen File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_codec.v
    Info (12023): Found entity 1: audio_codec File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/audio_codec.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clocks/synthesis/clocks.v
    Info (12023): Found entity 1: clocks File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/clocks/synthesis/clocks.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/ps2.v
    Info (12023): Found entity 1: ps2 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/ps2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab7.bdf
    Info (12023): Found entity 1: Lab7
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/de2_115_sopc.v
    Info (12023): Found entity 1: DE2_115_SOPC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_irq_mapper.sv
    Info (12023): Found entity 1: DE2_115_SOPC_irq_mapper File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0.v
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux_001 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux_001 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_mux_001 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_mux File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux_001 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_003_default_decode File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_003 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_002_default_decode File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_002 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_001_default_decode File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_001 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_default_decode File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_custom_instruction_master_multi_xconnect.sv
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_customins_master_translator.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/synth_ci.v
    Info (12023): Found entity 1: synth_ci File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_pio_switches.v
    Info (12023): Found entity 1: DE2_115_SOPC_pio_switches File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_switches.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_pio_led.v
    Info (12023): Found entity 1: DE2_115_SOPC_pio_led File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_onchip_memory2.v
    Info (12023): Found entity 1: DE2_115_SOPC_onchip_memory2 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/ps2_ci.v
    Info (12023): Found entity 1: ps2_ci File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/ps2_ci.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_jtag_uart.v
    Info (12023): Found entity 1: DE2_115_SOPC_jtag_uart_sim_scfifo_w File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 21
    Info (12023): Found entity 2: DE2_115_SOPC_jtag_uart_scfifo_w File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 78
    Info (12023): Found entity 3: DE2_115_SOPC_jtag_uart_sim_scfifo_r File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 164
    Info (12023): Found entity 4: DE2_115_SOPC_jtag_uart_scfifo_r File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 243
    Info (12023): Found entity 5: DE2_115_SOPC_jtag_uart File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_ic_data_module File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: DE2_115_SOPC_cpu_cpu_ic_tag_module File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: DE2_115_SOPC_cpu_cpu_bht_module File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: DE2_115_SOPC_cpu_cpu_register_bank_a_module File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: DE2_115_SOPC_cpu_cpu_register_bank_b_module File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: DE2_115_SOPC_cpu_cpu_dc_tag_module File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: DE2_115_SOPC_cpu_cpu_dc_data_module File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: DE2_115_SOPC_cpu_cpu_dc_victim_module File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: DE2_115_SOPC_cpu_cpu_nios2_oci_debug File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: DE2_115_SOPC_cpu_cpu_nios2_oci_break File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: DE2_115_SOPC_cpu_cpu_nios2_oci_itrace File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: DE2_115_SOPC_cpu_cpu_nios2_oci_pib File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: DE2_115_SOPC_cpu_cpu_nios2_oci_im File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: DE2_115_SOPC_cpu_cpu_nios2_performance_monitors File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: DE2_115_SOPC_cpu_cpu_nios2_avalon_reg File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: DE2_115_SOPC_cpu_cpu_nios2_ocimem File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: DE2_115_SOPC_cpu_cpu_nios2_oci File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: DE2_115_SOPC_cpu_cpu File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_sysclk File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_tck File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_wrapper File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_mult_cell File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_test_bench File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_synthesizer.v
    Info (12023): Found entity 1: DE2_115_Synthesizer File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 1
Info (12127): Elaborating entity "Lab7" for the top level hierarchy
Warning (275043): Pin "LEDG[7..0]" is missing source
Info (12128): Elaborating entity "DE2_115_Synthesizer" for hierarchy "DE2_115_Synthesizer:inst14"
Warning (10230): Verilog HDL assignment warning at DE2_115_Synthesizer.v(129): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 129
Warning (10665): Bidirectional port "AUD_DACLRCK" at DE2_115_Synthesizer.v(26) has a one-way connection to bidirectional port "AUD_ADCLRCK" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 26
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "DE2_115_Synthesizer:inst14|I2C_AV_Config:u7" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 109
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(58): truncated value with size 32 to match size of target (16) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/I2C_AV_Config.v Line: 58
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(111): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/I2C_AV_Config.v Line: 111
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|I2C_Controller:u0" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/I2C_AV_Config.v Line: 74
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/I2C_Controller.v Line: 90
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 122
Info (12128): Elaborating entity "altpll" for hierarchy "DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1|altpll:altpll_component" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1|altpll:altpll_component" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1|altpll:altpll_component" with the following parameter: File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "15"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "14"
    Info (12134): Parameter "clk2_phase_shift" = "-9921"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dul2.tdf
    Info (12023): Found entity 1: altpll_dul2 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altpll_dul2.tdf Line: 25
Info (12128): Elaborating entity "altpll_dul2" for hierarchy "DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1|altpll:altpll_component|altpll_dul2:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "audio_codec" for hierarchy "DE2_115_Synthesizer:inst14|audio_codec:ad1" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer.v Line: 147
Warning (10230): Verilog HDL assignment warning at audio_codec.v(56): truncated value with size 32 to match size of target (4) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/audio_codec.v Line: 56
Warning (10230): Verilog HDL assignment warning at audio_codec.v(83): truncated value with size 32 to match size of target (9) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/audio_codec.v Line: 83
Warning (10230): Verilog HDL assignment warning at audio_codec.v(91): truncated value with size 32 to match size of target (8) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/audio_codec.v Line: 91
Warning (10230): Verilog HDL assignment warning at audio_codec.v(99): truncated value with size 32 to match size of target (7) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/audio_codec.v Line: 99
Warning (10230): Verilog HDL assignment warning at audio_codec.v(114): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/audio_codec.v Line: 114
Warning (10230): Verilog HDL assignment warning at audio_codec.v(129): truncated value with size 32 to match size of target (4) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/audio_codec.v Line: 129
Warning (10230): Verilog HDL assignment warning at audio_codec.v(134): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/audio_codec.v Line: 134
Info (12128): Elaborating entity "wave_gen" for hierarchy "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s0" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/audio_codec.v Line: 165
Warning (10235): Verilog HDL Always Construct warning at wave_gen.v(9): variable "effects" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 9
Warning (10235): Verilog HDL Always Construct warning at wave_gen.v(79): variable "effects" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
Warning (10240): Verilog HDL Always Construct warning at wave_gen.v(8): inferring latch(es) for variable "music_o", which holds its previous value in one or more paths through the always construct File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 8
Info (10041): Inferred latch for "music_o[0]" at wave_gen.v(79) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
Info (10041): Inferred latch for "music_o[1]" at wave_gen.v(79) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
Info (10041): Inferred latch for "music_o[2]" at wave_gen.v(79) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
Info (10041): Inferred latch for "music_o[3]" at wave_gen.v(79) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
Info (10041): Inferred latch for "music_o[4]" at wave_gen.v(79) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
Info (10041): Inferred latch for "music_o[5]" at wave_gen.v(79) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
Info (10041): Inferred latch for "music_o[6]" at wave_gen.v(79) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
Info (10041): Inferred latch for "music_o[7]" at wave_gen.v(79) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
Info (10041): Inferred latch for "music_o[8]" at wave_gen.v(79) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
Info (10041): Inferred latch for "music_o[9]" at wave_gen.v(79) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
Info (10041): Inferred latch for "music_o[10]" at wave_gen.v(79) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
Info (10041): Inferred latch for "music_o[11]" at wave_gen.v(79) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
Info (10041): Inferred latch for "music_o[12]" at wave_gen.v(79) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
Info (10041): Inferred latch for "music_o[13]" at wave_gen.v(79) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
Info (10041): Inferred latch for "music_o[14]" at wave_gen.v(79) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
Info (10041): Inferred latch for "music_o[15]" at wave_gen.v(79) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
Info (12128): Elaborating entity "DE2_115_SOPC" for hierarchy "DE2_115_SOPC:inst12"
Info (12128): Elaborating entity "DE2_115_SOPC_cpu" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 190
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v Line: 99
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_test_bench" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_test_bench:the_DE2_115_SOPC_cpu_cpu_test_bench" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 6040
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_ic_data_module" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 7054
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 61
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_cjd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_ic_tag_module" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 7120
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 129
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf
    Info (12023): Found entity 1: altsyncram_dad1 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_dad1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dad1" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_bht_module" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 7318
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 198
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf
    Info (12023): Found entity 1: altsyncram_97d1 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_97d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_97d1" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_register_bank_a_module" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 8277
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 264
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_fic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_register_bank_b_module" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 8295
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_mult_cell" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 8880
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v
    Info (12023): Found entity 1: altera_mult_add_vkp2 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altera_mult_add_vkp2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_vkp2" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altera_mult_add_vkp2.v Line: 116
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altera_mult_add_vkp2.v Line: 116
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altera_mult_add_vkp2.v Line: 116
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_dc_tag_module" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 9302
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 396
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "11"
    Info (12134): Parameter "width_b" = "11"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf
    Info (12023): Found entity 1: altsyncram_lic1 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_lic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lic1" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lic1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_dc_data_module" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 9368
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 465
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info (12023): Found entity 1: altsyncram_kdf1 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_kdf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kdf1" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_dc_victim_module" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 9480
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 534
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_r3d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 10288
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_debug" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 632
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 632
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 632
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_break" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3128
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3151
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3178
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_itrace" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3216
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3231
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace|DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode:DE2_115_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1752
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_fifo" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3246
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2065
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2074
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2083
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_pib" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_pib:the_DE2_115_SOPC_cpu_cpu_nios2_oci_pib" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3251
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_oci_im" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_cpu_nios2_oci_im" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3265
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_avalon_reg" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3284
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_nios2_ocimem" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3304
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2675
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2675
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2675
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_debug_slave_wrapper" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3406
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_debug_slave_tck" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_cpu_debug_slave_sysclk" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy" with the following parameter: File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DE2_115_SOPC_jtag_uart" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 203
Info (12128): Elaborating entity "DE2_115_SOPC_jtag_uart_scfifo_w" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "DE2_115_SOPC_jtag_uart_scfifo_r" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "ps2_ci" for hierarchy "DE2_115_SOPC:inst12|ps2_ci:keyboard_ci" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 214
Info (12128): Elaborating entity "DE2_115_SOPC_onchip_memory2" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 228
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v Line: 69
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v Line: 69
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "DE2_115_SOPC_onchip_memory2.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "51200"
    Info (12134): Parameter "numwords_a" = "51200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ch1.tdf
    Info (12023): Found entity 1: altsyncram_4ch1 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_4ch1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_4ch1" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_qsa.tdf
    Info (12023): Found entity 1: decode_qsa File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/decode_qsa.tdf Line: 22
Info (12128): Elaborating entity "decode_qsa" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated|decode_qsa:decode3" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_4ch1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nob.tdf
    Info (12023): Found entity 1: mux_nob File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/mux_nob.tdf Line: 22
Info (12128): Elaborating entity "mux_nob" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_4ch1:auto_generated|mux_nob:mux2" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_4ch1.tdf Line: 44
Info (12128): Elaborating entity "DE2_115_SOPC_pio_led" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_pio_led:pio_led" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 239
Info (12128): Elaborating entity "DE2_115_SOPC_pio_switches" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_pio_switches:pio_switches" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 247
Info (12128): Elaborating entity "synth_ci" for hierarchy "DE2_115_SOPC:inst12|synth_ci:synth_ci" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 259
Info (12128): Elaborating entity "altera_customins_master_translator" for hierarchy "DE2_115_SOPC:inst12|altera_customins_master_translator:cpu_custom_instruction_master_translator" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 320
Info (12128): Elaborating entity "DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 377
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 420
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv Line: 126
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv Line: 132
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv Line: 135
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "DE2_115_SOPC:inst12|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator1" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 463
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv Line: 126
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv Line: 132
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv Line: 135
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 511
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 505
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 565
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 629
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 693
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 757
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 821
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 966
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1047
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1131
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1172
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1688
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_default_decode" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router:router|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv Line: 188
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_001" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1704
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_001_default_decode" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_001:router_001|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_002" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1720
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_002_default_decode" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_002:router_002|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_003" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1736
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_router_003_default_decode" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_router_003:router_003|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1834
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_cmd_demux" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1925
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_cmd_demux_001" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1948
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_cmd_mux" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1965
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_cmd_mux_001" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 1988
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_rsp_demux" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 2062
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_rsp_demux_001" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 2085
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_rsp_mux" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 2183
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_rsp_mux_001" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 2206
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 2235
Info (12128): Elaborating entity "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "DE2_115_SOPC_irq_mapper" for hierarchy "DE2_115_SOPC:inst12|DE2_115_SOPC_irq_mapper:irq_mapper" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 518
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE2_115_SOPC:inst12|altera_reset_controller:rst_controller" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 581
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE2_115_SOPC:inst12|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "ps2" for hierarchy "ps2:inst"
Warning (10230): Verilog HDL assignment warning at ps2.v(31): truncated value with size 32 to match size of target (16) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/ps2.v Line: 31
Warning (10230): Verilog HDL assignment warning at ps2.v(56): truncated value with size 32 to match size of target (4) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/ps2.v Line: 56
Warning (12020): Port "jdo" on the entity instantiation of "the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.05.10.15:15:39 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/ip/sld7bb2859b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Ver2.rom0_I2C_AV_Config_fe53227f.hdl.mif
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "DE2_115_Synthesizer:inst14|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Ver2.rom0_I2C_AV_Config_fe53227f.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pt71.tdf
    Info (12023): Found entity 1: altsyncram_pt71 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altsyncram_pt71.tdf Line: 27
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/Ver2.rom0_I2C_AV_Config_fe53227f.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/Ver2.rom0_I2C_AV_Config_fe53227f.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/mult_jp01.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "DE2_115_SOPC:inst12|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/mult_j011.tdf Line: 28
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver
    Warning (13040): bidirectional pin "PS2_DAT" has no driver
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s77|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s77|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s77|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s77|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s76|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s76|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s76|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s76|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s75|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s75|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s75|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s75|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s74|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s74|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s74|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s74|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s73|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s73|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s73|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s73|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s72|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s72|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s72|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s72|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s71|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s71|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s71|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s71|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s70|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s70|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s70|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s70|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s69|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s69|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s69|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s69|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s68|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s68|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s68|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s68|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s67|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s67|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s67|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s67|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s66|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s66|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s66|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s66|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s65|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s65|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s65|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s65|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s64|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s64|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s64|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s64|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s63|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s63|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s63|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s63|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s62|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s62|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s62|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s62|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s61|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s61|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s61|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s61|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s60|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s60|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s60|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s60|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s59|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s59|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s59|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s59|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s58|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s58|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s58|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s58|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s57|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s57|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s57|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s57|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s56|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s56|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s56|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s56|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s55|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s55|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s55|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s55|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s54|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s54|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s54|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s54|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s53|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s53|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s53|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s53|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s52|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s52|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s52|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s52|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s51|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s51|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s51|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s51|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s50|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s50|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s50|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s50|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s49|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s49|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s49|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s49|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s48|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s48|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s48|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s48|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s47|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s47|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s47|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s47|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s46|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s46|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s46|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s46|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s45|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s45|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s45|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s45|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s44|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s44|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s44|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s44|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s43|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s43|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s43|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s43|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s42|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s42|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s42|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s42|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s41|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s41|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s41|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s41|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s40|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s40|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s40|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s40|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s39|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s39|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s39|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s39|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s38|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s38|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s38|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s38|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s37|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s37|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s37|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s37|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s36|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s36|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s36|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s36|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s35|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s35|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s35|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s35|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s34|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s34|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s34|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s34|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s33|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s33|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s33|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s33|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s32|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s32|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s32|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s32|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s31|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s31|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s31|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s31|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s30|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s30|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s30|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s30|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s29|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s29|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s29|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s29|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s28|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s28|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s28|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s28|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s27|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s27|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s27|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s27|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s26|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s26|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s26|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s26|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s25|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s25|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s25|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s25|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s24|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s24|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s24|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s24|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s23|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s23|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s23|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s23|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s22|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s22|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s22|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s22|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s21|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s21|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s21|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s21|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s20|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s20|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s20|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s20|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s19|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s19|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s19|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s19|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s18|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s18|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s18|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s18|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s17|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s17|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s17|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s17|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s16|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s16|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s16|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s16|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s15|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s15|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s15|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s15|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s14|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s14|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s14|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s14|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s13|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s13|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s13|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s13|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s12|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s12|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s12|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s12|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s11|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s11|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s11|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s11|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s10|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s10|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s10|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s10|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s9|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s9|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s9|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s9|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s8|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s8|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s8|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s8|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s7|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s7|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s7|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s7|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s6|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s6|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s6|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s6|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s5|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s5|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s5|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s5|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s4|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s4|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s4|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s4|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s3|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s3|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s3|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s3|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s2|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s2|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s2|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s2|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s1|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s1|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s1|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s1|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s0|music_o[15]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s0|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Info (13026): Duplicate LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s0|music_o[14]" merged with LATCH primitive "DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s0|music_o[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s77|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s76|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s77|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s76|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s77|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s76|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s77|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s76|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s77|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s76|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s77|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s76|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s77|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s76|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s77|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s76|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s77|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s76|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s77|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s76|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s75|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s74|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s75|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s74|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s75|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s74|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s75|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s74|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s75|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s74|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s75|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s74|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s75|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s74|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s75|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s74|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s75|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s74|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s75|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s74|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s73|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s72|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s73|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s72|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s73|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s72|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s73|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s72|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s73|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s72|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s73|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s72|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s73|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s72|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s73|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s72|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s73|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s72|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s73|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s72|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s71|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s70|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s71|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s70|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s71|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s70|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s71|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s70|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s71|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s70|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s71|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s70|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s71|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s70|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s71|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s70|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s71|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s70|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s71|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s70|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s69|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s68|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s69|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s68|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s69|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s68|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s69|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s68|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s69|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s68|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s69|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s68|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s69|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s68|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s69|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s68|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s69|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s68|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s69|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s68|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s67|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s66|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s67|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s66|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s67|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s66|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s67|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s66|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s67|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s66|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s67|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s66|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s67|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s66|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s67|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s66|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s67|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s66|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s67|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s66|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s65|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s64|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s65|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s64|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s65|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s64|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s65|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s64|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s65|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s64|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s65|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s64|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s65|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s64|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s65|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s64|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s65|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s64|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s65|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s64|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s63|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s62|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s63|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s62|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s63|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s62|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s63|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s62|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s63|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s62|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s63|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s62|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s63|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s62|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s63|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s62|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s63|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s62|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s63|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s62|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s61|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s60|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s61|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s60|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s61|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s60|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s61|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s60|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s61|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s60|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s61|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s60|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s61|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s60|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s61|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s60|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s61|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s60|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s61|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s60|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s59|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s58|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s59|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s58|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s59|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s58|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s59|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s58|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s59|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s58|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s59|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s58|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s59|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s58|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s59|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s58|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s59|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s58|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s59|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s58|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s57|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s56|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s57|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s56|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s57|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s56|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s57|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s56|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s57|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s56|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s57|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s56|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s57|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s56|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s57|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s56|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s57|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s56|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s57|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s56|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s55|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s54|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s55|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s54|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s55|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s54|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s55|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s54|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s55|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s54|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s55|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s54|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s55|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s54|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s55|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s54|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s55|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s54|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s55|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s54|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s53|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s52|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s53|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s52|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s53|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s52|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s53|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s52|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s53|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s52|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s53|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s52|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s53|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s52|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s53|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s52|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s53|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s52|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s53|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s52|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s51|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s50|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s51|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s50|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s51|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s50|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s51|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s50|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s51|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s50|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s51|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s50|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s51|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s50|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s51|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s50|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s51|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s50|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s51|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s50|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s49|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s48|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s49|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s48|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s49|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s48|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s49|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s48|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s49|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s48|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s49|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s48|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s49|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s48|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s49|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s48|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s49|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s48|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s49|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s48|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s47|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s46|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s47|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s46|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s47|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s46|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s47|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s46|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s47|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s46|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s47|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s46|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s47|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s46|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s47|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s46|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s47|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s46|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s47|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s46|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s45|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s44|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s45|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s44|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s45|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s44|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s45|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s44|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s45|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s44|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s45|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s44|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s45|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s44|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s45|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s44|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s45|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s44|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s45|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s44|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s43|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s42|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s43|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s42|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s43|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s42|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s43|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s42|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s43|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s42|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s43|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s42|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s43|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s42|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s43|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s42|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s43|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s42|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s43|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s42|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s41|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s40|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s41|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s40|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s41|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s40|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s41|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s40|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s41|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s40|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s41|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s40|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s41|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s40|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s41|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s40|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s41|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s40|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s41|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s40|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s39|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s38|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s39|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s38|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s39|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s38|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s39|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s38|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s39|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s38|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s39|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s38|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s39|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s38|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s39|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s38|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s39|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s38|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s39|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s38|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s37|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s36|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s37|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s36|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s37|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s36|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s37|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s36|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s37|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s36|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s37|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s36|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s37|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s36|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s37|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s36|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s37|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s36|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s37|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s36|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s35|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s34|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s35|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s34|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s35|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s34|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s35|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s34|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s35|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s34|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s35|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s34|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s35|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s34|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s35|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s34|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s35|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s34|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s35|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s34|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s33|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s32|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s33|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s32|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s33|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s32|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s33|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s32|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s33|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s32|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s33|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s32|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s33|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s32|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s33|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s32|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s33|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s32|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s33|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s32|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s31|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s30|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s31|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s30|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s31|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s30|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s31|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s30|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s31|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s30|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s31|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s30|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s31|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s30|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s31|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s30|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s31|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s30|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s31|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s30|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s29|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s28|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s29|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s28|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s29|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s28|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s29|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s28|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s29|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s28|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s29|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s28|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s29|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s28|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s29|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s28|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s29|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s28|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s29|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s28|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s27|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s26|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s27|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s26|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s27|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s26|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s27|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s26|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s27|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s26|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s27|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s26|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s27|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s26|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s27|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s26|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s27|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s26|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s27|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s26|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s25|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s24|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s25|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s24|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s25|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s24|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s25|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s24|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s25|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s24|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s25|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s24|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s25|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s24|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s25|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s24|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s25|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s24|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s25|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s24|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s23|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s22|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s23|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s22|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s23|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s22|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s23|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s22|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s23|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s22|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s23|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s22|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s23|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s22|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s23|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s22|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s23|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s22|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s23|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s22|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s21|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s20|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s21|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s20|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s21|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s20|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s21|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s20|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s21|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s20|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s21|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s20|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s21|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s20|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s21|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s20|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s21|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s20|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s21|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s20|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s19|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s18|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s19|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s18|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s19|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s18|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s19|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s18|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s19|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s18|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s19|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s18|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s19|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s18|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s19|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s18|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s19|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s18|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s19|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s18|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s17|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s16|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s17|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s16|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s17|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s16|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s17|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s16|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s17|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s16|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s17|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s16|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s17|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s16|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s17|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s16|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s17|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s16|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s17|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s16|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s15|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s14|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s15|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s14|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s15|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s14|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s15|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s14|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s15|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s14|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s15|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s14|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s15|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s14|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s15|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s14|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s15|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s14|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s15|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s14|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s13|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s12|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s13|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s12|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s13|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s12|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s13|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s12|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s13|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s12|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s13|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s12|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s13|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s12|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s13|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s12|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s13|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s12|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s13|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s12|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s11|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s10|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s11|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s10|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s11|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s10|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s11|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s10|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s11|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s10|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s11|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s10|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s11|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s10|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s11|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s10|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s11|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s10|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s11|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s10|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s9|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s8|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s9|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s8|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s9|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s8|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s9|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s8|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s9|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s8|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s9|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s8|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s9|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s8|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s9|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s8|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s9|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s8|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s9|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s8|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s7|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s6|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s7|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s6|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s7|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s6|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s7|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s6|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s7|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s6|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s7|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s6|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s7|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s6|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s7|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s6|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s7|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s6|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s7|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s6|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s5|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s4|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s5|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s4|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s5|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s4|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s5|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s4|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s5|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s4|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s5|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s4|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s5|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s4|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s5|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s4|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s5|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s4|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s5|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s4|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s3|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s2|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s3|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s2|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s3|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s2|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s3|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s2|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s3|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s2|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s3|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s2|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s3|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s2|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s3|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s2|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s3|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s2|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s3|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s2|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s1|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s0|music_o[9] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s1|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s0|music_o[8] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s1|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s0|music_o[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s1|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s0|music_o[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s1|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s0|music_o[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s1|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s0|music_o[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s1|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s0|music_o[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s1|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s0|music_o[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s1|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s0|music_o[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s1|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s0|music_o[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s87|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s86|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s85|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s84|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s83|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s82|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s81|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s80|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s79|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s78|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s77|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s76|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s77|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s76|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s77|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s76|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s77|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s76|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s75|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s74|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s75|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s74|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s75|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s74|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s75|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s74|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s73|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s72|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s73|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s72|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s73|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s72|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s73|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s72|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s71|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s70|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s71|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s70|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s71|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s70|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s71|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s70|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s69|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s68|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s69|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s68|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s69|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s68|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s69|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s68|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s67|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s66|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s67|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s66|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s67|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s66|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s67|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s66|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s65|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s64|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s65|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s64|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s65|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s64|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s65|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s64|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s63|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s62|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s63|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s62|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s63|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s62|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s63|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s62|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s61|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s60|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s61|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s60|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s61|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s60|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s61|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s60|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s59|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s58|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s59|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s58|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s59|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s58|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s59|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s58|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s57|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s56|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s57|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s56|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s57|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s56|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s57|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s56|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s55|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s54|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s55|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s54|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s55|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s54|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s55|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s54|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s53|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s52|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s53|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s52|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s53|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s52|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s53|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s52|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s51|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s50|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s51|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s50|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s51|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s50|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s51|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s50|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s49|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s48|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s49|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s48|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s49|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s48|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s49|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s48|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s47|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s46|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s47|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s46|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s47|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s46|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s47|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s46|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s45|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s44|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s45|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s44|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s45|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s44|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s45|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s44|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s43|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s42|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s43|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s42|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s43|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s42|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s43|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s42|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s41|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s40|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s41|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s40|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s41|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s40|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s41|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s40|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s39|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s38|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s39|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s38|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s39|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s38|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s39|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s38|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s37|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s36|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s37|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s36|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s37|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s36|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s37|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s36|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s35|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s34|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s35|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s34|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s35|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s34|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s35|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s34|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s33|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s32|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s33|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s32|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s33|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s32|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s33|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s32|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s31|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s30|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s31|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s30|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s31|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s30|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s31|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s30|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s29|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s28|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s29|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s28|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s29|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s28|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s29|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s28|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s27|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s26|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s27|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s26|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s27|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s26|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s27|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s26|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s25|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s24|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s25|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s24|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s25|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s24|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s25|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s24|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s23|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s22|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s23|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s22|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s23|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s22|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s23|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s22|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s21|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s20|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s21|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s20|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s21|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s20|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s21|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s20|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s19|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s18|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s19|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s18|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s19|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s18|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s19|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s18|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s17|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s16|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s17|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s16|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s17|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s16|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s17|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s16|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s15|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s14|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s15|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s14|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s15|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s14|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s15|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s14|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s13|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s12|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s13|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s12|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s13|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s12|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s13|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s12|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s11|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s10|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s11|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s10|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s11|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s10|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s11|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s10|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s9|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s8|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s9|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s8|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s9|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s8|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s9|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s8|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s7|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s6|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s7|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s6|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s7|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s6|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s7|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s6|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s5|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s4|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s5|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s4|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s5|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s4|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s5|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s4|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s3|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s2|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s3|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s2|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s3|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s2|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s3|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s2|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s1|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s0|music_o[13] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s1|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s0|music_o[12] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s1|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s0|music_o[11] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s1|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Warning (13012): Latch DE2_115_Synthesizer:inst14|audio_codec:ad1|wave_gen:s0|music_o[10] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/wave_gen.v Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_SOPC:inst12|synth_ci:synth_ci|cur_effects[3] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_SOPC/synthesis/submodules/synth_ci.v Line: 26
Info (13000): Registers with preset signals will power-up high File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/I2C_Controller.v Line: 72
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "TD_RESET_N" is stuck at VCC
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 37 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 22 assignments for entity "clocks" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/Ver2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1|altpll:altpll_component|altpll_dul2:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altpll_dul2.tdf Line: 28
Warning (15899): PLL "DE2_115_Synthesizer:inst14|VGA_Audio_PLL:u1|altpll:altpll_component|altpll_dul2:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/db/altpll_dul2.tdf Line: 28
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[1]"
Info (21057): Implemented 16287 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 34 output pins
    Info (21060): Implemented 3 bidirectional pins
    Info (21061): Implemented 15736 logic cells
    Info (21064): Implemented 477 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2580 warnings
    Info: Peak virtual memory: 919 megabytes
    Info: Processing ended: Thu May 10 15:18:01 2018
    Info: Elapsed time: 00:03:02
    Info: Total CPU time (on all processors): 00:03:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/Ver2.map.smsg.


