@W: MT529 :"e:\embedded\projects\pocp\lab06\src\ram.vhd":30:8:30:11|Found inferred clock RAM|CLK which controls 2 sequential elements including sram[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
