ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"SCB_1_SPI.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SCB_1_SpiPostEnable,"ax",%progbits
  18              		.align	2
  19              		.global	SCB_1_SpiPostEnable
  20              		.code	16
  21              		.thumb_func
  22              		.type	SCB_1_SpiPostEnable, %function
  23              	SCB_1_SpiPostEnable:
  24              	.LFB1:
  25              		.file 1 ".\\Generated_Source\\PSoC4\\SCB_1_SPI.c"
   1:.\Generated_Source\PSoC4/SCB_1_SPI.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC4/SCB_1_SPI.c **** * File Name: SCB_1_SPI.c
   3:.\Generated_Source\PSoC4/SCB_1_SPI.c **** * Version 3.0
   4:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *
   5:.\Generated_Source\PSoC4/SCB_1_SPI.c **** * Description:
   6:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *  This file provides the source code to the API for the SCB Component in
   7:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *  SPI mode.
   8:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *
   9:.\Generated_Source\PSoC4/SCB_1_SPI.c **** * Note:
  10:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *
  11:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *******************************************************************************
  12:.\Generated_Source\PSoC4/SCB_1_SPI.c **** * Copyright 2013-2015, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC4/SCB_1_SPI.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC4/SCB_1_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC4/SCB_1_SPI.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
  18:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #include "SCB_1_PVT.h"
  19:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #include "SCB_1_SPI_UART_PVT.h"
  20:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
  21:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #if(SCB_1_SCB_MODE_UNCONFIG_CONST_CFG)
  22:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
  23:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     /***************************************
  24:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *  Configuration Structure Initialization
  25:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     ***************************************/
  26:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
  27:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     const SCB_1_SPI_INIT_STRUCT SCB_1_configSpi =
  28:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     {
  29:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SPI_MODE,
  30:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SPI_SUB_MODE,
  31:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SPI_CLOCK_MODE,
  32:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SPI_OVS_FACTOR,
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 2


  33:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SPI_MEDIAN_FILTER_ENABLE,
  34:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SPI_LATE_MISO_SAMPLE_ENABLE,
  35:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SPI_WAKE_ENABLE,
  36:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SPI_RX_DATA_BITS_NUM,
  37:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SPI_TX_DATA_BITS_NUM,
  38:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SPI_BITS_ORDER,
  39:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SPI_TRANSFER_SEPARATION,
  40:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         0u,
  41:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         NULL,
  42:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         0u,
  43:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         NULL,
  44:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         (uint32) SCB_1_SCB_IRQ_INTERNAL,
  45:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SPI_INTR_RX_MASK,
  46:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SPI_RX_TRIGGER_LEVEL,
  47:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SPI_INTR_TX_MASK,
  48:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SPI_TX_TRIGGER_LEVEL,
  49:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         (uint8) SCB_1_SPI_BYTE_MODE_ENABLE,
  50:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         (uint8) SCB_1_SPI_FREE_RUN_SCLK_ENABLE,
  51:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         (uint8) SCB_1_SPI_SS_POLARITY
  52:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     };
  53:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
  54:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
  55:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     /*******************************************************************************
  56:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     * Function Name: SCB_1_SpiInit
  57:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     ********************************************************************************
  58:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *
  59:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     * Summary:
  60:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *  Configures the SCB for the SPI operation.
  61:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *
  62:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     * Parameters:
  63:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *  config:  Pointer to a structure that contains the following ordered list of
  64:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *           fields. These fields match the selections available in the
  65:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *           customizer.
  66:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *
  67:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     * Return:
  68:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *  None
  69:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *
  70:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *******************************************************************************/
  71:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     void SCB_1_SpiInit(const SCB_1_SPI_INIT_STRUCT *config)
  72:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     {
  73:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         if(NULL == config)
  74:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         {
  75:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
  76:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         }
  77:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         else
  78:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         {
  79:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             /* Configure pins */
  80:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_SetPins(SCB_1_SCB_MODE_SPI, config->mode, SCB_1_DUMMY_PARAM);
  81:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
  82:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             /* Store internal configuration */
  83:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_scbMode       = (uint8) SCB_1_SCB_MODE_SPI;
  84:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_scbEnableWake = (uint8) config->enableWake;
  85:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_scbEnableIntr = (uint8) config->enableInterrupt;
  86:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
  87:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             /* Set RX direction internal variables */
  88:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_rxBuffer      =         config->rxBuffer;
  89:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_rxDataBits    = (uint8) config->rxDataBits;
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 3


  90:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_rxBufferSize  = (uint8) config->rxBufferSize;
  91:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
  92:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             /* Set TX direction internal variables */
  93:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_txBuffer      =         config->txBuffer;
  94:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_txDataBits    = (uint8) config->txDataBits;
  95:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_txBufferSize  = (uint8) config->txBufferSize;
  96:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
  97:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             /* Configure SPI interface */
  98:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_CTRL_REG     = SCB_1_GET_CTRL_OVS(config->oversample)           |
  99:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                             SCB_1_GET_CTRL_BYTE_MODE(config->enableByteMode) |
 100:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                             SCB_1_GET_CTRL_EC_AM_MODE(config->enableWake)    |
 101:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                             SCB_1_CTRL_SPI;
 102:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 103:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_SPI_CTRL_REG = SCB_1_GET_SPI_CTRL_CONTINUOUS    (config->transferSeperation)  |
 104:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                             SCB_1_GET_SPI_CTRL_SELECT_PRECEDE(config->submode &
 105:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                                                           SCB_1_SPI_MODE_TI_PRECEDE
 106:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                             SCB_1_GET_SPI_CTRL_SCLK_MODE     (config->sclkMode)    
 107:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                             SCB_1_GET_SPI_CTRL_LATE_MISO_SAMPLE(config->enableLateS
 108:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                             SCB_1_GET_SPI_CTRL_SCLK_CONTINUOUS(config->enableFreeRu
 109:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                             SCB_1_GET_SPI_CTRL_SSEL_POLARITY (config->polaritySs)  
 110:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                             SCB_1_GET_SPI_CTRL_SUB_MODE      (config->submode)     
 111:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                             SCB_1_GET_SPI_CTRL_MASTER_MODE   (config->mode);
 112:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 113:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             /* Configure RX direction */
 114:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_RX_CTRL_REG     =  SCB_1_GET_RX_CTRL_DATA_WIDTH(config->rxDataBits)         |
 115:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                                 SCB_1_GET_RX_CTRL_BIT_ORDER (config->bitOrder)     
 116:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                                 SCB_1_GET_RX_CTRL_MEDIAN    (config->enableMedianFi
 117:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                                 SCB_1_SPI_RX_CTRL;
 118:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 119:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_RX_FIFO_CTRL_REG = SCB_1_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLevel);
 120:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 121:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             /* Configure TX direction */
 122:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_TX_CTRL_REG      = SCB_1_GET_TX_CTRL_DATA_WIDTH(config->txDataBits) |
 123:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                                 SCB_1_GET_TX_CTRL_BIT_ORDER (config->bitOrder)   |
 124:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                                 SCB_1_SPI_TX_CTRL;
 125:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 126:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_TX_FIFO_CTRL_REG = SCB_1_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLevel);
 127:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 128:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             /* Configure interrupt with SPI handler but do not enable it */
 129:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             CyIntDisable    (SCB_1_ISR_NUMBER);
 130:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             CyIntSetPriority(SCB_1_ISR_NUMBER, SCB_1_ISR_PRIORITY);
 131:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             (void) CyIntSetVector(SCB_1_ISR_NUMBER, &SCB_1_SPI_UART_ISR);
 132:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 133:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             /* Configure interrupt sources */
 134:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_INTR_I2C_EC_MASK_REG = SCB_1_NO_INTR_SOURCES;
 135:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_INTR_SPI_EC_MASK_REG = SCB_1_NO_INTR_SOURCES;
 136:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_INTR_SLAVE_MASK_REG  = SCB_1_GET_SPI_INTR_SLAVE_MASK(config->rxInterruptMask);
 137:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_INTR_MASTER_MASK_REG = SCB_1_GET_SPI_INTR_MASTER_MASK(config->txInterruptMask);
 138:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_INTR_RX_MASK_REG     = SCB_1_GET_SPI_INTR_RX_MASK(config->rxInterruptMask);
 139:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_INTR_TX_MASK_REG     = SCB_1_GET_SPI_INTR_TX_MASK(config->txInterruptMask);
 140:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 141:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             /* Set active SS0 */
 142:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_SpiSetActiveSlaveSelect(SCB_1_SPI_SLAVE_SELECT0);
 143:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 144:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             /* Clear RX buffer indexes */
 145:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_rxBufferHead     = 0u;
 146:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_rxBufferTail     = 0u;
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 4


 147:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_rxBufferOverflow = 0u;
 148:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 149:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             /* Clear TX buffer indexes */
 150:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_txBufferHead = 0u;
 151:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             SCB_1_txBufferTail = 0u;
 152:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         }
 153:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     }
 154:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 155:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #else
 156:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 157:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     /*******************************************************************************
 158:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     * Function Name: SCB_1_SpiInit
 159:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     ********************************************************************************
 160:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *
 161:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     * Summary:
 162:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *  Configures the SCB for the SPI operation.
 163:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *
 164:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     * Parameters:
 165:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *  None
 166:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *
 167:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     * Return:
 168:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *  None
 169:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *
 170:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *******************************************************************************/
 171:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     void SCB_1_SpiInit(void)
 172:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     {
 173:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Configure SPI interface */
 174:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_CTRL_REG     = SCB_1_SPI_DEFAULT_CTRL;
 175:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SPI_CTRL_REG = SCB_1_SPI_DEFAULT_SPI_CTRL;
 176:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 177:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Configure TX and RX direction */
 178:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_RX_CTRL_REG      = SCB_1_SPI_DEFAULT_RX_CTRL;
 179:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_RX_FIFO_CTRL_REG = SCB_1_SPI_DEFAULT_RX_FIFO_CTRL;
 180:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 181:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Configure TX and RX direction */
 182:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_TX_CTRL_REG      = SCB_1_SPI_DEFAULT_TX_CTRL;
 183:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_TX_FIFO_CTRL_REG = SCB_1_SPI_DEFAULT_TX_FIFO_CTRL;
 184:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 185:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Configure interrupt with SPI handler but do not enable it */
 186:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #if(SCB_1_SCB_IRQ_INTERNAL)
 187:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             CyIntDisable    (SCB_1_ISR_NUMBER);
 188:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             CyIntSetPriority(SCB_1_ISR_NUMBER, SCB_1_ISR_PRIORITY);
 189:.\Generated_Source\PSoC4/SCB_1_SPI.c ****             (void) CyIntSetVector(SCB_1_ISR_NUMBER, &SCB_1_SPI_UART_ISR);
 190:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #endif /* (SCB_1_SCB_IRQ_INTERNAL) */
 191:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 192:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Configure interrupt sources */
 193:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_INTR_I2C_EC_MASK_REG = SCB_1_SPI_DEFAULT_INTR_I2C_EC_MASK;
 194:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_INTR_SPI_EC_MASK_REG = SCB_1_SPI_DEFAULT_INTR_SPI_EC_MASK;
 195:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_INTR_SLAVE_MASK_REG  = SCB_1_SPI_DEFAULT_INTR_SLAVE_MASK;
 196:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_INTR_MASTER_MASK_REG = SCB_1_SPI_DEFAULT_INTR_MASTER_MASK;
 197:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_INTR_RX_MASK_REG     = SCB_1_SPI_DEFAULT_INTR_RX_MASK;
 198:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_INTR_TX_MASK_REG     = SCB_1_SPI_DEFAULT_INTR_TX_MASK;
 199:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 200:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Set active SS0 for master */
 201:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #if (SCB_1_SPI_MASTER_CONST)
 202:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SpiSetActiveSlaveSelect(SCB_1_SPI_SLAVE_SELECT0);
 203:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #endif /* (SCB_1_SPI_MASTER_CONST) */
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 5


 204:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 205:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #if(SCB_1_INTERNAL_RX_SW_BUFFER_CONST)
 206:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_rxBufferHead     = 0u;
 207:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_rxBufferTail     = 0u;
 208:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_rxBufferOverflow = 0u;
 209:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #endif /* (SCB_1_INTERNAL_RX_SW_BUFFER_CONST) */
 210:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 211:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #if(SCB_1_INTERNAL_TX_SW_BUFFER_CONST)
 212:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_txBufferHead = 0u;
 213:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_txBufferTail = 0u;
 214:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #endif /* (SCB_1_INTERNAL_TX_SW_BUFFER_CONST) */
 215:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     }
 216:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #endif /* (SCB_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 217:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 218:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 219:.\Generated_Source\PSoC4/SCB_1_SPI.c **** /*******************************************************************************
 220:.\Generated_Source\PSoC4/SCB_1_SPI.c **** * Function Name: SCB_1_SpiPostEnable
 221:.\Generated_Source\PSoC4/SCB_1_SPI.c **** ********************************************************************************
 222:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *
 223:.\Generated_Source\PSoC4/SCB_1_SPI.c **** * Summary:
 224:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *  Restores HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) 
 225:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *  to be controlled by the SCB SPI.
 226:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *
 227:.\Generated_Source\PSoC4/SCB_1_SPI.c **** * Parameters:
 228:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *  None
 229:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *
 230:.\Generated_Source\PSoC4/SCB_1_SPI.c **** * Return:
 231:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *  None
 232:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *
 233:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *******************************************************************************/
 234:.\Generated_Source\PSoC4/SCB_1_SPI.c **** void SCB_1_SpiPostEnable(void)
 235:.\Generated_Source\PSoC4/SCB_1_SPI.c **** {
  26              		.loc 1 235 0
  27              		.cfi_startproc
 236:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #if(SCB_1_SCB_MODE_UNCONFIG_CONST_CFG)
 237:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 238:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     if (SCB_1_CHECK_SPI_MASTER)
 239:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     {
 240:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #if (SCB_1_SCLK_PIN)
 241:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 242:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SET_HSIOM_SEL(SCB_1_SCLK_HSIOM_REG, SCB_1_SCLK_HSIOM_MASK,
 243:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                        SCB_1_SCLK_HSIOM_POS, SCB_1_HSIOM_SPI_SEL);
 244:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #endif /* (SCB_1_SCLK_PIN) */
 245:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 246:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #if (SCB_1_SS0_PIN)
 247:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 248:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SET_HSIOM_SEL(SCB_1_SS0_HSIOM_REG, SCB_1_SS0_HSIOM_MASK,
 249:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                        SCB_1_SS0_HSIOM_POS, SCB_1_HSIOM_SPI_SEL);
 250:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #endif /* (SCB_1_SS0_PIN) */
 251:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 252:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #if (SCB_1_SS1_PIN)
 253:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 254:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SET_HSIOM_SEL(SCB_1_SS1_HSIOM_REG, SCB_1_SS1_HSIOM_MASK,
 255:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                        SCB_1_SS1_HSIOM_POS, SCB_1_HSIOM_SPI_SEL);
 256:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #endif /* (SCB_1_SS1_PIN) */
 257:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 258:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #if (SCB_1_SS2_PIN)
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 6


 259:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 260:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SET_HSIOM_SEL(SCB_1_SS2_HSIOM_REG, SCB_1_SS2_HSIOM_MASK,
 261:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                        SCB_1_SS2_HSIOM_POS, SCB_1_HSIOM_SPI_SEL);
 262:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #endif /* (SCB_1_SS2_PIN) */
 263:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 264:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #if (SCB_1_SS3_PIN)
 265:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 266:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SET_HSIOM_SEL(SCB_1_SS3_HSIOM_REG, SCB_1_SS3_HSIOM_MASK,
 267:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                        SCB_1_SS3_HSIOM_POS, SCB_1_HSIOM_SPI_SEL);
 268:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #endif /* (SCB_1_SS3_PIN) */
 269:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     }
 270:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 271:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #else
 272:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 273:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #if (SCB_1_SPI_MASTER_SCLK_PIN)
 274:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     /* Set SCB SPI to drive output pin */
 275:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     SCB_1_SET_HSIOM_SEL(SCB_1_SCLK_M_HSIOM_REG, SCB_1_SCLK_M_HSIOM_MASK,
  28              		.loc 1 275 0
  29 0000 084B     		ldr	r3, .L2
  30 0002 1A68     		ldr	r2, [r3]
  31 0004 F021     		mov	r1, #240
  32 0006 0901     		lsl	r1, r1, #4
  33 0008 0A43     		orr	r2, r1
  34 000a 1A60     		str	r2, [r3]
 276:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                    SCB_1_SCLK_M_HSIOM_POS, SCB_1_HSIOM_SPI_SEL);
 277:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #endif /* (SCB_1_MISO_SDA_TX_PIN_PIN) */
 278:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 279:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #if (SCB_1_SPI_MASTER_SS0_PIN)
 280:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     /* Set SCB SPI to drive output pin */
 281:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     SCB_1_SET_HSIOM_SEL(SCB_1_SS0_M_HSIOM_REG, SCB_1_SS0_M_HSIOM_MASK,
  35              		.loc 1 281 0
  36 000c 1A68     		ldr	r2, [r3]
  37 000e F021     		mov	r1, #240
  38 0010 0902     		lsl	r1, r1, #8
  39 0012 0A43     		orr	r2, r1
  40 0014 1A60     		str	r2, [r3]
 282:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                    SCB_1_SS0_M_HSIOM_POS, SCB_1_HSIOM_SPI_SEL);
 283:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #endif /* (SCB_1_SPI_MASTER_SS0_PIN) */
 284:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 285:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #if (SCB_1_SPI_MASTER_SS1_PIN)
 286:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     /* Set SCB SPI to drive output pin */
 287:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     SCB_1_SET_HSIOM_SEL(SCB_1_SS1_M_HSIOM_REG, SCB_1_SS1_M_HSIOM_MASK,
  41              		.loc 1 287 0
  42 0016 044A     		ldr	r2, .L2+4
  43 0018 1168     		ldr	r1, [r2]
  44 001a 0F23     		mov	r3, #15
  45 001c 0B43     		orr	r3, r1
  46 001e 1360     		str	r3, [r2]
 288:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                    SCB_1_SS1_M_HSIOM_POS, SCB_1_HSIOM_SPI_SEL);
 289:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #endif /* (SCB_1_SPI_MASTER_SS1_PIN) */
 290:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 291:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #if (SCB_1_SPI_MASTER_SS2_PIN)
 292:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     /* Set SCB SPI to drive output pin */
 293:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     SCB_1_SET_HSIOM_SEL(SCB_1_SS2_M_HSIOM_REG, SCB_1_SS2_M_HSIOM_MASK,
 294:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                    SCB_1_SS2_M_HSIOM_POS, SCB_1_HSIOM_SPI_SEL);
 295:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #endif /* (SCB_1_SPI_MASTER_SS2_PIN) */
 296:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 7


 297:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #if (SCB_1_SPI_MASTER_SS3_PIN)
 298:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     /* Set SCB SPI to drive output pin */
 299:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     SCB_1_SET_HSIOM_SEL(SCB_1_SS3_M_HSIOM_REG, SCB_1_SS3_M_HSIOM_MASK,
 300:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                    SCB_1_SS3_M_HSIOM_POS, SCB_1_HSIOM_SPI_SEL);
 301:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #endif /* (SCB_1_SPI_MASTER_SS3_PIN) */
 302:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 303:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #endif /* (SCB_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 304:.\Generated_Source\PSoC4/SCB_1_SPI.c **** }
  47              		.loc 1 304 0
  48              		@ sp needed
  49 0020 7047     		bx	lr
  50              	.L3:
  51 0022 C046     		.align	2
  52              	.L2:
  53 0024 10000140 		.word	1073807376
  54 0028 00000140 		.word	1073807360
  55              		.cfi_endproc
  56              	.LFE1:
  57              		.size	SCB_1_SpiPostEnable, .-SCB_1_SpiPostEnable
  58              		.section	.text.SCB_1_SpiStop,"ax",%progbits
  59              		.align	2
  60              		.global	SCB_1_SpiStop
  61              		.code	16
  62              		.thumb_func
  63              		.type	SCB_1_SpiStop, %function
  64              	SCB_1_SpiStop:
  65              	.LFB2:
 305:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 306:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 307:.\Generated_Source\PSoC4/SCB_1_SPI.c **** /*******************************************************************************
 308:.\Generated_Source\PSoC4/SCB_1_SPI.c **** * Function Name: SCB_1_SpiStop
 309:.\Generated_Source\PSoC4/SCB_1_SPI.c **** ********************************************************************************
 310:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *
 311:.\Generated_Source\PSoC4/SCB_1_SPI.c **** * Summary:
 312:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *  Changes the HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) to
 313:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *  keep them inactive after the block is disabled. The output pins are
 314:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *  controlled by the GPIO data register.
 315:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *
 316:.\Generated_Source\PSoC4/SCB_1_SPI.c **** * Parameters:
 317:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *  None
 318:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *
 319:.\Generated_Source\PSoC4/SCB_1_SPI.c **** * Return:
 320:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *  None
 321:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *
 322:.\Generated_Source\PSoC4/SCB_1_SPI.c **** *******************************************************************************/
 323:.\Generated_Source\PSoC4/SCB_1_SPI.c **** void SCB_1_SpiStop(void)
 324:.\Generated_Source\PSoC4/SCB_1_SPI.c **** {
  66              		.loc 1 324 0
  67              		.cfi_startproc
  68 0000 10B5     		push	{r4, lr}
  69              		.cfi_def_cfa_offset 8
  70              		.cfi_offset 4, -8
  71              		.cfi_offset 14, -4
 325:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #if(SCB_1_SCB_MODE_UNCONFIG_CONST_CFG)
 326:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 327:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     if (SCB_1_CHECK_SPI_MASTER)
 328:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     {
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 8


 329:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #if (SCB_1_SCLK_PIN)
 330:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Set output pin state after block is disabled */
 331:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_spi_sclk_Write(SCB_1_GET_SPI_SCLK_INACTIVE);
 332:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 333:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Set GPIO to drive output pin */
 334:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SET_HSIOM_SEL(SCB_1_SCLK_HSIOM_REG, SCB_1_SCLK_HSIOM_MASK,
 335:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                        SCB_1_SCLK_HSIOM_POS, SCB_1_HSIOM_GPIO_SEL);
 336:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #endif /* (SCB_1_MISO_SDA_TX_PIN_PIN) */
 337:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 338:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #if (SCB_1_SS0_PIN)
 339:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Set output pin state after block is disabled */
 340:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_spi_ss0_Write(SCB_1_GET_SPI_SS0_INACTIVE);
 341:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 342:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Set GPIO to drive output pin */
 343:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SET_HSIOM_SEL(SCB_1_SS0_HSIOM_REG, SCB_1_SS0_HSIOM_MASK,
 344:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                        SCB_1_SS0_HSIOM_POS, SCB_1_HSIOM_GPIO_SEL);
 345:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #endif /* (SCB_1_SS0_PIN) */
 346:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 347:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #if (SCB_1_SS1_PIN)
 348:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Set output pin state after block is disabled */
 349:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_spi_ss1_Write(SCB_1_GET_SPI_SS1_INACTIVE);
 350:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 351:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Set GPIO to drive output pin */
 352:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SET_HSIOM_SEL(SCB_1_SS1_HSIOM_REG, SCB_1_SS1_HSIOM_MASK,
 353:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                        SCB_1_SS1_HSIOM_POS, SCB_1_HSIOM_GPIO_SEL);
 354:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #endif /* (SCB_1_SS1_PIN) */
 355:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 356:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #if (SCB_1_SS2_PIN)
 357:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Set output pin state after block is disabled */
 358:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_spi_ss2_Write(SCB_1_GET_SPI_SS2_INACTIVE);
 359:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 360:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Set GPIO to drive output pin */
 361:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SET_HSIOM_SEL(SCB_1_SS2_HSIOM_REG, SCB_1_SS2_HSIOM_MASK,
 362:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                        SCB_1_SS2_HSIOM_POS, SCB_1_HSIOM_GPIO_SEL);
 363:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #endif /* (SCB_1_SS2_PIN) */
 364:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 365:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #if (SCB_1_SS3_PIN)
 366:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Set output pin state after block is disabled */
 367:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_spi_ss3_Write(SCB_1_GET_SPI_SS3_INACTIVE);
 368:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 369:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Set GPIO to drive output pin */
 370:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SET_HSIOM_SEL(SCB_1_SS3_HSIOM_REG, SCB_1_SS3_HSIOM_MASK,
 371:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                        SCB_1_SS3_HSIOM_POS, SCB_1_HSIOM_GPIO_SEL);
 372:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #endif /* (SCB_1_SS3_PIN) */
 373:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     }
 374:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 375:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #else
 376:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 377:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #if (SCB_1_SPI_MASTER_SCLK_PIN)
 378:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     /* Set output pin state after block is disabled */
 379:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     SCB_1_sclk_m_Write(SCB_1_GET_SPI_SCLK_INACTIVE);
  72              		.loc 1 379 0
  73 0002 0D4B     		ldr	r3, .L5
  74 0004 1868     		ldr	r0, [r3]
  75 0006 0007     		lsl	r0, r0, #28
  76 0008 C00F     		lsr	r0, r0, #31
  77 000a FFF7FEFF 		bl	SCB_1_sclk_m_Write
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 9


  78              	.LVL0:
 380:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 381:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     /* Set GPIO to drive output pin */
 382:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     SCB_1_SET_HSIOM_SEL(SCB_1_SCLK_M_HSIOM_REG, SCB_1_SCLK_M_HSIOM_MASK,
  79              		.loc 1 382 0
  80 000e 0B4C     		ldr	r4, .L5+4
  81 0010 2268     		ldr	r2, [r4]
  82 0012 0B4B     		ldr	r3, .L5+8
  83 0014 1340     		and	r3, r2
  84 0016 2360     		str	r3, [r4]
 383:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                    SCB_1_SCLK_M_HSIOM_POS, SCB_1_HSIOM_GPIO_SEL);
 384:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #endif /* (SCB_1_MISO_SDA_TX_PIN_PIN) */
 385:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 386:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #if (SCB_1_SPI_MASTER_SS0_PIN)
 387:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     /* Set output pin state after block is disabled */
 388:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     SCB_1_ss0_m_Write(SCB_1_GET_SPI_SS0_INACTIVE);
  85              		.loc 1 388 0
  86 0018 0120     		mov	r0, #1
  87 001a FFF7FEFF 		bl	SCB_1_ss0_m_Write
  88              	.LVL1:
 389:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 390:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     /* Set GPIO to drive output pin */
 391:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     SCB_1_SET_HSIOM_SEL(SCB_1_SS0_M_HSIOM_REG, SCB_1_SS0_M_HSIOM_MASK,
  89              		.loc 1 391 0
  90 001e 2268     		ldr	r2, [r4]
  91 0020 084B     		ldr	r3, .L5+12
  92 0022 1340     		and	r3, r2
  93 0024 2360     		str	r3, [r4]
 392:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                    SCB_1_SS0_M_HSIOM_POS, SCB_1_HSIOM_GPIO_SEL);
 393:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #endif /* (SCB_1_SPI_MASTER_SS0_PIN) */
 394:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 395:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #if (SCB_1_SPI_MASTER_SS1_PIN)
 396:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     /* Set output pin state after block is disabled */
 397:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     SCB_1_ss1_m_Write(SCB_1_GET_SPI_SS1_INACTIVE);
  94              		.loc 1 397 0
  95 0026 0120     		mov	r0, #1
  96 0028 FFF7FEFF 		bl	SCB_1_ss1_m_Write
  97              	.LVL2:
 398:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 399:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     /* Set GPIO to drive output pin */
 400:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     SCB_1_SET_HSIOM_SEL(SCB_1_SS1_M_HSIOM_REG, SCB_1_SS1_M_HSIOM_MASK,
  98              		.loc 1 400 0
  99 002c 064A     		ldr	r2, .L5+16
 100 002e 1368     		ldr	r3, [r2]
 101 0030 0F21     		mov	r1, #15
 102 0032 8B43     		bic	r3, r1
 103 0034 1360     		str	r3, [r2]
 401:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                    SCB_1_SS1_M_HSIOM_POS, SCB_1_HSIOM_GPIO_SEL);
 402:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #endif /* (SCB_1_SPI_MASTER_SS1_PIN) */
 403:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 404:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #if (SCB_1_SPI_MASTER_SS2_PIN)
 405:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     /* Set output pin state after block is disabled */
 406:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     SCB_1_ss2_m_Write(SCB_1_GET_SPI_SS2_INACTIVE);
 407:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 408:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     /* Set GPIO to drive output pin */
 409:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     SCB_1_SET_HSIOM_SEL(SCB_1_SS2_M_HSIOM_REG, SCB_1_SS2_M_HSIOM_MASK,
 410:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                    SCB_1_SS2_M_HSIOM_POS, SCB_1_HSIOM_GPIO_SEL);
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 10


 411:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #endif /* (SCB_1_SPI_MASTER_SS2_PIN) */
 412:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 413:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #if (SCB_1_SPI_MASTER_SS3_PIN)
 414:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     /* Set output pin state after block is disabled */
 415:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     SCB_1_ss3_m_Write(SCB_1_GET_SPI_SS3_INACTIVE);
 416:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 417:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     /* Set GPIO to drive output pin */
 418:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     SCB_1_SET_HSIOM_SEL(SCB_1_SS3_M_HSIOM_REG, SCB_1_SS3_M_HSIOM_MASK,
 419:.\Generated_Source\PSoC4/SCB_1_SPI.c ****                                    SCB_1_SS3_M_HSIOM_POS, SCB_1_HSIOM_GPIO_SEL);
 420:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #endif /* (SCB_1_SPI_MASTER_SS3_PIN) */
 421:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 422:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #endif /* (SCB_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 423:.\Generated_Source\PSoC4/SCB_1_SPI.c **** }
 104              		.loc 1 423 0
 105              		@ sp needed
 106 0036 10BD     		pop	{r4, pc}
 107              	.L6:
 108              		.align	2
 109              	.L5:
 110 0038 20000640 		.word	1074135072
 111 003c 10000140 		.word	1073807376
 112 0040 FFF0FFFF 		.word	-3841
 113 0044 FF0FFFFF 		.word	-61441
 114 0048 00000140 		.word	1073807360
 115              		.cfi_endproc
 116              	.LFE2:
 117              		.size	SCB_1_SpiStop, .-SCB_1_SpiStop
 118              		.section	.text.SCB_1_SpiSetActiveSlaveSelect,"ax",%progbits
 119              		.align	2
 120              		.global	SCB_1_SpiSetActiveSlaveSelect
 121              		.code	16
 122              		.thumb_func
 123              		.type	SCB_1_SpiSetActiveSlaveSelect, %function
 124              	SCB_1_SpiSetActiveSlaveSelect:
 125              	.LFB3:
 424:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 425:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 426:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #if (SCB_1_SPI_MASTER_CONST)
 427:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     /*******************************************************************************
 428:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     * Function Name: SCB_1_SetActiveSlaveSelect
 429:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     ********************************************************************************
 430:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *
 431:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     * Summary:
 432:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *  Selects one of the four slave select lines to be active during the transfer.
 433:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *  After initialization the active slave select line is 0.
 434:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *  The component should be in one of the following states to change the active
 435:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *  slave select signal source correctly:
 436:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *   - The component is disabled
 437:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *   - The component has completed transfer (TX FIFO is empty and the
 438:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *     SCB_INTR_MASTER_SPI_DONE status is set)
 439:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *  This function does not check that these conditions are met.
 440:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *  This function is only applicable to SPI Master mode of operation.
 441:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *
 442:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     * Parameters:
 443:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *  slaveSelect: slave select line which will be active while the following
 444:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *               transfer.
 445:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *   SCB_1_SPI_SLAVE_SELECT0 - Slave select 0
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 11


 446:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *   SCB_1_SPI_SLAVE_SELECT1 - Slave select 1
 447:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *   SCB_1_SPI_SLAVE_SELECT2 - Slave select 2
 448:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *   SCB_1_SPI_SLAVE_SELECT3 - Slave select 3
 449:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *
 450:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     * Return:
 451:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *  None
 452:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *
 453:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     *******************************************************************************/
 454:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     void SCB_1_SpiSetActiveSlaveSelect(uint32 slaveSelect)
 455:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     {
 126              		.loc 1 455 0
 127              		.cfi_startproc
 128              	.LVL3:
 456:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         uint32 spiCtrl;
 457:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 458:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         spiCtrl = SCB_1_SPI_CTRL_REG;
 129              		.loc 1 458 0
 130 0000 0549     		ldr	r1, .L8
 131 0002 0A68     		ldr	r2, [r1]
 132              	.LVL4:
 459:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 460:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         spiCtrl &= (uint32) ~SCB_1_SPI_CTRL_SLAVE_SELECT_MASK;
 133              		.loc 1 460 0
 134 0004 054B     		ldr	r3, .L8+4
 135 0006 1340     		and	r3, r2
 136              	.LVL5:
 461:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         spiCtrl |= (uint32)  SCB_1_GET_SPI_CTRL_SS(slaveSelect);
 137              		.loc 1 461 0
 138 0008 8006     		lsl	r0, r0, #26
 139              	.LVL6:
 140 000a C022     		mov	r2, #192
 141 000c 1205     		lsl	r2, r2, #20
 142 000e 1040     		and	r0, r2
 143 0010 1843     		orr	r0, r3
 144              	.LVL7:
 462:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 463:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SPI_CTRL_REG = spiCtrl;
 145              		.loc 1 463 0
 146 0012 0860     		str	r0, [r1]
 464:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     }
 147              		.loc 1 464 0
 148              		@ sp needed
 149 0014 7047     		bx	lr
 150              	.L9:
 151 0016 C046     		.align	2
 152              	.L8:
 153 0018 20000640 		.word	1074135072
 154 001c FFFFFFF3 		.word	-201326593
 155              		.cfi_endproc
 156              	.LFE3:
 157              		.size	SCB_1_SpiSetActiveSlaveSelect, .-SCB_1_SpiSetActiveSlaveSelect
 158              		.section	.text.SCB_1_SpiInit,"ax",%progbits
 159              		.align	2
 160              		.global	SCB_1_SpiInit
 161              		.code	16
 162              		.thumb_func
 163              		.type	SCB_1_SpiInit, %function
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 12


 164              	SCB_1_SpiInit:
 165              	.LFB0:
 172:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         /* Configure SPI interface */
 166              		.loc 1 172 0
 167              		.cfi_startproc
 168 0000 08B5     		push	{r3, lr}
 169              		.cfi_def_cfa_offset 8
 170              		.cfi_offset 3, -8
 171              		.cfi_offset 14, -4
 174:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_SPI_CTRL_REG = SCB_1_SPI_DEFAULT_SPI_CTRL;
 172              		.loc 1 174 0
 173 0002 104A     		ldr	r2, .L11
 174 0004 104B     		ldr	r3, .L11+4
 175 0006 1A60     		str	r2, [r3]
 175:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 176              		.loc 1 175 0
 177 0008 104A     		ldr	r2, .L11+8
 178 000a 114B     		ldr	r3, .L11+12
 179 000c 1A60     		str	r2, [r3]
 178:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_RX_FIFO_CTRL_REG = SCB_1_SPI_DEFAULT_RX_FIFO_CTRL;
 180              		.loc 1 178 0
 181 000e 114B     		ldr	r3, .L11+16
 182 0010 114A     		ldr	r2, .L11+20
 183 0012 1360     		str	r3, [r2]
 179:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 184              		.loc 1 179 0
 185 0014 0721     		mov	r1, #7
 186 0016 114A     		ldr	r2, .L11+24
 187 0018 1160     		str	r1, [r2]
 182:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_TX_FIFO_CTRL_REG = SCB_1_SPI_DEFAULT_TX_FIFO_CTRL;
 188              		.loc 1 182 0
 189 001a 114A     		ldr	r2, .L11+28
 190 001c 1360     		str	r3, [r2]
 183:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 191              		.loc 1 183 0
 192 001e 0023     		mov	r3, #0
 193 0020 104A     		ldr	r2, .L11+32
 194 0022 1360     		str	r3, [r2]
 193:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_INTR_SPI_EC_MASK_REG = SCB_1_SPI_DEFAULT_INTR_SPI_EC_MASK;
 195              		.loc 1 193 0
 196 0024 104A     		ldr	r2, .L11+36
 197 0026 1360     		str	r3, [r2]
 194:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_INTR_SLAVE_MASK_REG  = SCB_1_SPI_DEFAULT_INTR_SLAVE_MASK;
 198              		.loc 1 194 0
 199 0028 104A     		ldr	r2, .L11+40
 200 002a 1360     		str	r3, [r2]
 195:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_INTR_MASTER_MASK_REG = SCB_1_SPI_DEFAULT_INTR_MASTER_MASK;
 201              		.loc 1 195 0
 202 002c 104A     		ldr	r2, .L11+44
 203 002e 1360     		str	r3, [r2]
 196:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_INTR_RX_MASK_REG     = SCB_1_SPI_DEFAULT_INTR_RX_MASK;
 204              		.loc 1 196 0
 205 0030 104A     		ldr	r2, .L11+48
 206 0032 1360     		str	r3, [r2]
 197:.\Generated_Source\PSoC4/SCB_1_SPI.c ****         SCB_1_INTR_TX_MASK_REG     = SCB_1_SPI_DEFAULT_INTR_TX_MASK;
 207              		.loc 1 197 0
 208 0034 104A     		ldr	r2, .L11+52
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 13


 209 0036 1360     		str	r3, [r2]
 198:.\Generated_Source\PSoC4/SCB_1_SPI.c **** 
 210              		.loc 1 198 0
 211 0038 104A     		ldr	r2, .L11+56
 212 003a 1360     		str	r3, [r2]
 202:.\Generated_Source\PSoC4/SCB_1_SPI.c ****     #endif /* (SCB_1_SPI_MASTER_CONST) */
 213              		.loc 1 202 0
 214 003c 0020     		mov	r0, #0
 215 003e FFF7FEFF 		bl	SCB_1_SpiSetActiveSlaveSelect
 216              	.LVL8:
 215:.\Generated_Source\PSoC4/SCB_1_SPI.c **** #endif /* (SCB_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 217              		.loc 1 215 0
 218              		@ sp needed
 219 0042 08BD     		pop	{r3, pc}
 220              	.L12:
 221              		.align	2
 222              	.L11:
 223 0044 0F000001 		.word	16777231
 224 0048 00000640 		.word	1074135040
 225 004c 01000080 		.word	-2147483647
 226 0050 20000640 		.word	1074135072
 227 0054 07010080 		.word	-2147483385
 228 0058 00030640 		.word	1074135808
 229 005c 04030640 		.word	1074135812
 230 0060 00020640 		.word	1074135552
 231 0064 04020640 		.word	1074135556
 232 0068 880E0640 		.word	1074138760
 233 006c C80E0640 		.word	1074138824
 234 0070 480F0640 		.word	1074138952
 235 0074 080F0640 		.word	1074138888
 236 0078 C80F0640 		.word	1074139080
 237 007c 880F0640 		.word	1074139016
 238              		.cfi_endproc
 239              	.LFE0:
 240              		.size	SCB_1_SpiInit, .-SCB_1_SpiInit
 241              		.text
 242              	.Letext0:
 243              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 244              		.file 3 ".\\Generated_Source\\PSoC4\\SCB_1_sclk_m.h"
 245              		.file 4 ".\\Generated_Source\\PSoC4\\SCB_1_ss0_m.h"
 246              		.file 5 ".\\Generated_Source\\PSoC4\\SCB_1_ss1_m.h"
 247              		.section	.debug_info,"",%progbits
 248              	.Ldebug_info0:
 249 0000 89010000 		.4byte	0x189
 250 0004 0400     		.2byte	0x4
 251 0006 00000000 		.4byte	.Ldebug_abbrev0
 252 000a 04       		.byte	0x4
 253 000b 01       		.uleb128 0x1
 254 000c 7D010000 		.4byte	.LASF21
 255 0010 01       		.byte	0x1
 256 0011 5C000000 		.4byte	.LASF22
 257 0015 55010000 		.4byte	.LASF23
 258 0019 00000000 		.4byte	.Ldebug_ranges0+0
 259 001d 00000000 		.4byte	0
 260 0021 00000000 		.4byte	.Ldebug_line0
 261 0025 02       		.uleb128 0x2
 262 0026 01       		.byte	0x1
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 14


 263 0027 06       		.byte	0x6
 264 0028 35010000 		.4byte	.LASF0
 265 002c 02       		.uleb128 0x2
 266 002d 01       		.byte	0x1
 267 002e 08       		.byte	0x8
 268 002f DB000000 		.4byte	.LASF1
 269 0033 02       		.uleb128 0x2
 270 0034 02       		.byte	0x2
 271 0035 05       		.byte	0x5
 272 0036 13020000 		.4byte	.LASF2
 273 003a 02       		.uleb128 0x2
 274 003b 02       		.byte	0x2
 275 003c 07       		.byte	0x7
 276 003d 22010000 		.4byte	.LASF3
 277 0041 02       		.uleb128 0x2
 278 0042 04       		.byte	0x4
 279 0043 05       		.byte	0x5
 280 0044 EE000000 		.4byte	.LASF4
 281 0048 02       		.uleb128 0x2
 282 0049 04       		.byte	0x4
 283 004a 07       		.byte	0x7
 284 004b 87000000 		.4byte	.LASF5
 285 004f 02       		.uleb128 0x2
 286 0050 08       		.byte	0x8
 287 0051 05       		.byte	0x5
 288 0052 00000000 		.4byte	.LASF6
 289 0056 02       		.uleb128 0x2
 290 0057 08       		.byte	0x8
 291 0058 07       		.byte	0x7
 292 0059 AB000000 		.4byte	.LASF7
 293 005d 03       		.uleb128 0x3
 294 005e 04       		.byte	0x4
 295 005f 05       		.byte	0x5
 296 0060 696E7400 		.ascii	"int\000"
 297 0064 02       		.uleb128 0x2
 298 0065 04       		.byte	0x4
 299 0066 07       		.byte	0x7
 300 0067 15000000 		.4byte	.LASF8
 301 006b 04       		.uleb128 0x4
 302 006c 81000000 		.4byte	.LASF9
 303 0070 02       		.byte	0x2
 304 0071 C2       		.byte	0xc2
 305 0072 2C000000 		.4byte	0x2c
 306 0076 04       		.uleb128 0x4
 307 0077 0E000000 		.4byte	.LASF10
 308 007b 02       		.byte	0x2
 309 007c C4       		.byte	0xc4
 310 007d 48000000 		.4byte	0x48
 311 0081 02       		.uleb128 0x2
 312 0082 04       		.byte	0x4
 313 0083 04       		.byte	0x4
 314 0084 C2000000 		.4byte	.LASF11
 315 0088 02       		.uleb128 0x2
 316 0089 08       		.byte	0x8
 317 008a 04       		.byte	0x4
 318 008b F7000000 		.4byte	.LASF12
 319 008f 02       		.uleb128 0x2
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 15


 320 0090 01       		.byte	0x1
 321 0091 08       		.byte	0x8
 322 0092 E9000000 		.4byte	.LASF13
 323 0096 05       		.uleb128 0x5
 324 0097 1C010000 		.4byte	.LASF14
 325 009b 02       		.byte	0x2
 326 009c 6E01     		.2byte	0x16e
 327 009e A2000000 		.4byte	0xa2
 328 00a2 06       		.uleb128 0x6
 329 00a3 76000000 		.4byte	0x76
 330 00a7 02       		.uleb128 0x2
 331 00a8 04       		.byte	0x4
 332 00a9 07       		.byte	0x7
 333 00aa 1D020000 		.4byte	.LASF15
 334 00ae 07       		.uleb128 0x7
 335 00af 41010000 		.4byte	.LASF24
 336 00b3 01       		.byte	0x1
 337 00b4 EA       		.byte	0xea
 338 00b5 00000000 		.4byte	.LFB1
 339 00b9 2C000000 		.4byte	.LFE1-.LFB1
 340 00bd 01       		.uleb128 0x1
 341 00be 9C       		.byte	0x9c
 342 00bf 08       		.uleb128 0x8
 343 00c0 4E000000 		.4byte	.LASF16
 344 00c4 01       		.byte	0x1
 345 00c5 4301     		.2byte	0x143
 346 00c7 00000000 		.4byte	.LFB2
 347 00cb 4C000000 		.4byte	.LFE2-.LFB2
 348 00cf 01       		.uleb128 0x1
 349 00d0 9C       		.byte	0x9c
 350 00d1 01010000 		.4byte	0x101
 351 00d5 09       		.uleb128 0x9
 352 00d6 0E000000 		.4byte	.LVL0
 353 00da 5D010000 		.4byte	0x15d
 354 00de 0A       		.uleb128 0xa
 355 00df 1E000000 		.4byte	.LVL1
 356 00e3 6E010000 		.4byte	0x16e
 357 00e7 F1000000 		.4byte	0xf1
 358 00eb 0B       		.uleb128 0xb
 359 00ec 01       		.uleb128 0x1
 360 00ed 50       		.byte	0x50
 361 00ee 01       		.uleb128 0x1
 362 00ef 31       		.byte	0x31
 363 00f0 00       		.byte	0
 364 00f1 0C       		.uleb128 0xc
 365 00f2 2C000000 		.4byte	.LVL2
 366 00f6 7F010000 		.4byte	0x17f
 367 00fa 0B       		.uleb128 0xb
 368 00fb 01       		.uleb128 0x1
 369 00fc 50       		.byte	0x50
 370 00fd 01       		.uleb128 0x1
 371 00fe 31       		.byte	0x31
 372 00ff 00       		.byte	0
 373 0100 00       		.byte	0
 374 0101 08       		.uleb128 0x8
 375 0102 FE000000 		.4byte	.LASF17
 376 0106 01       		.byte	0x1
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 16


 377 0107 C601     		.2byte	0x1c6
 378 0109 00000000 		.4byte	.LFB3
 379 010d 20000000 		.4byte	.LFE3-.LFB3
 380 0111 01       		.uleb128 0x1
 381 0112 9C       		.byte	0x9c
 382 0113 38010000 		.4byte	0x138
 383 0117 0D       		.uleb128 0xd
 384 0118 42000000 		.4byte	.LASF25
 385 011c 01       		.byte	0x1
 386 011d C601     		.2byte	0x1c6
 387 011f 76000000 		.4byte	0x76
 388 0123 00000000 		.4byte	.LLST0
 389 0127 0E       		.uleb128 0xe
 390 0128 0B020000 		.4byte	.LASF26
 391 012c 01       		.byte	0x1
 392 012d C801     		.2byte	0x1c8
 393 012f 76000000 		.4byte	0x76
 394 0133 21000000 		.4byte	.LLST1
 395 0137 00       		.byte	0
 396 0138 0F       		.uleb128 0xf
 397 0139 22000000 		.4byte	.LASF18
 398 013d 01       		.byte	0x1
 399 013e AB       		.byte	0xab
 400 013f 00000000 		.4byte	.LFB0
 401 0143 80000000 		.4byte	.LFE0-.LFB0
 402 0147 01       		.uleb128 0x1
 403 0148 9C       		.byte	0x9c
 404 0149 5D010000 		.4byte	0x15d
 405 014d 0C       		.uleb128 0xc
 406 014e 42000000 		.4byte	.LVL8
 407 0152 01010000 		.4byte	0x101
 408 0156 0B       		.uleb128 0xb
 409 0157 01       		.uleb128 0x1
 410 0158 50       		.byte	0x50
 411 0159 01       		.uleb128 0x1
 412 015a 30       		.byte	0x30
 413 015b 00       		.byte	0
 414 015c 00       		.byte	0
 415 015d 10       		.uleb128 0x10
 416 015e C8000000 		.4byte	.LASF19
 417 0162 03       		.byte	0x3
 418 0163 1D       		.byte	0x1d
 419 0164 6E010000 		.4byte	0x16e
 420 0168 11       		.uleb128 0x11
 421 0169 6B000000 		.4byte	0x6b
 422 016d 00       		.byte	0
 423 016e 10       		.uleb128 0x10
 424 016f 99000000 		.4byte	.LASF20
 425 0173 04       		.byte	0x4
 426 0174 1D       		.byte	0x1d
 427 0175 7F010000 		.4byte	0x17f
 428 0179 11       		.uleb128 0x11
 429 017a 6B000000 		.4byte	0x6b
 430 017e 00       		.byte	0
 431 017f 12       		.uleb128 0x12
 432 0180 30000000 		.4byte	.LASF27
 433 0184 05       		.byte	0x5
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 17


 434 0185 1D       		.byte	0x1d
 435 0186 11       		.uleb128 0x11
 436 0187 6B000000 		.4byte	0x6b
 437 018b 00       		.byte	0
 438 018c 00       		.byte	0
 439              		.section	.debug_abbrev,"",%progbits
 440              	.Ldebug_abbrev0:
 441 0000 01       		.uleb128 0x1
 442 0001 11       		.uleb128 0x11
 443 0002 01       		.byte	0x1
 444 0003 25       		.uleb128 0x25
 445 0004 0E       		.uleb128 0xe
 446 0005 13       		.uleb128 0x13
 447 0006 0B       		.uleb128 0xb
 448 0007 03       		.uleb128 0x3
 449 0008 0E       		.uleb128 0xe
 450 0009 1B       		.uleb128 0x1b
 451 000a 0E       		.uleb128 0xe
 452 000b 55       		.uleb128 0x55
 453 000c 17       		.uleb128 0x17
 454 000d 11       		.uleb128 0x11
 455 000e 01       		.uleb128 0x1
 456 000f 10       		.uleb128 0x10
 457 0010 17       		.uleb128 0x17
 458 0011 00       		.byte	0
 459 0012 00       		.byte	0
 460 0013 02       		.uleb128 0x2
 461 0014 24       		.uleb128 0x24
 462 0015 00       		.byte	0
 463 0016 0B       		.uleb128 0xb
 464 0017 0B       		.uleb128 0xb
 465 0018 3E       		.uleb128 0x3e
 466 0019 0B       		.uleb128 0xb
 467 001a 03       		.uleb128 0x3
 468 001b 0E       		.uleb128 0xe
 469 001c 00       		.byte	0
 470 001d 00       		.byte	0
 471 001e 03       		.uleb128 0x3
 472 001f 24       		.uleb128 0x24
 473 0020 00       		.byte	0
 474 0021 0B       		.uleb128 0xb
 475 0022 0B       		.uleb128 0xb
 476 0023 3E       		.uleb128 0x3e
 477 0024 0B       		.uleb128 0xb
 478 0025 03       		.uleb128 0x3
 479 0026 08       		.uleb128 0x8
 480 0027 00       		.byte	0
 481 0028 00       		.byte	0
 482 0029 04       		.uleb128 0x4
 483 002a 16       		.uleb128 0x16
 484 002b 00       		.byte	0
 485 002c 03       		.uleb128 0x3
 486 002d 0E       		.uleb128 0xe
 487 002e 3A       		.uleb128 0x3a
 488 002f 0B       		.uleb128 0xb
 489 0030 3B       		.uleb128 0x3b
 490 0031 0B       		.uleb128 0xb
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 18


 491 0032 49       		.uleb128 0x49
 492 0033 13       		.uleb128 0x13
 493 0034 00       		.byte	0
 494 0035 00       		.byte	0
 495 0036 05       		.uleb128 0x5
 496 0037 16       		.uleb128 0x16
 497 0038 00       		.byte	0
 498 0039 03       		.uleb128 0x3
 499 003a 0E       		.uleb128 0xe
 500 003b 3A       		.uleb128 0x3a
 501 003c 0B       		.uleb128 0xb
 502 003d 3B       		.uleb128 0x3b
 503 003e 05       		.uleb128 0x5
 504 003f 49       		.uleb128 0x49
 505 0040 13       		.uleb128 0x13
 506 0041 00       		.byte	0
 507 0042 00       		.byte	0
 508 0043 06       		.uleb128 0x6
 509 0044 35       		.uleb128 0x35
 510 0045 00       		.byte	0
 511 0046 49       		.uleb128 0x49
 512 0047 13       		.uleb128 0x13
 513 0048 00       		.byte	0
 514 0049 00       		.byte	0
 515 004a 07       		.uleb128 0x7
 516 004b 2E       		.uleb128 0x2e
 517 004c 00       		.byte	0
 518 004d 3F       		.uleb128 0x3f
 519 004e 19       		.uleb128 0x19
 520 004f 03       		.uleb128 0x3
 521 0050 0E       		.uleb128 0xe
 522 0051 3A       		.uleb128 0x3a
 523 0052 0B       		.uleb128 0xb
 524 0053 3B       		.uleb128 0x3b
 525 0054 0B       		.uleb128 0xb
 526 0055 27       		.uleb128 0x27
 527 0056 19       		.uleb128 0x19
 528 0057 11       		.uleb128 0x11
 529 0058 01       		.uleb128 0x1
 530 0059 12       		.uleb128 0x12
 531 005a 06       		.uleb128 0x6
 532 005b 40       		.uleb128 0x40
 533 005c 18       		.uleb128 0x18
 534 005d 9742     		.uleb128 0x2117
 535 005f 19       		.uleb128 0x19
 536 0060 00       		.byte	0
 537 0061 00       		.byte	0
 538 0062 08       		.uleb128 0x8
 539 0063 2E       		.uleb128 0x2e
 540 0064 01       		.byte	0x1
 541 0065 3F       		.uleb128 0x3f
 542 0066 19       		.uleb128 0x19
 543 0067 03       		.uleb128 0x3
 544 0068 0E       		.uleb128 0xe
 545 0069 3A       		.uleb128 0x3a
 546 006a 0B       		.uleb128 0xb
 547 006b 3B       		.uleb128 0x3b
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 19


 548 006c 05       		.uleb128 0x5
 549 006d 27       		.uleb128 0x27
 550 006e 19       		.uleb128 0x19
 551 006f 11       		.uleb128 0x11
 552 0070 01       		.uleb128 0x1
 553 0071 12       		.uleb128 0x12
 554 0072 06       		.uleb128 0x6
 555 0073 40       		.uleb128 0x40
 556 0074 18       		.uleb128 0x18
 557 0075 9742     		.uleb128 0x2117
 558 0077 19       		.uleb128 0x19
 559 0078 01       		.uleb128 0x1
 560 0079 13       		.uleb128 0x13
 561 007a 00       		.byte	0
 562 007b 00       		.byte	0
 563 007c 09       		.uleb128 0x9
 564 007d 898201   		.uleb128 0x4109
 565 0080 00       		.byte	0
 566 0081 11       		.uleb128 0x11
 567 0082 01       		.uleb128 0x1
 568 0083 31       		.uleb128 0x31
 569 0084 13       		.uleb128 0x13
 570 0085 00       		.byte	0
 571 0086 00       		.byte	0
 572 0087 0A       		.uleb128 0xa
 573 0088 898201   		.uleb128 0x4109
 574 008b 01       		.byte	0x1
 575 008c 11       		.uleb128 0x11
 576 008d 01       		.uleb128 0x1
 577 008e 31       		.uleb128 0x31
 578 008f 13       		.uleb128 0x13
 579 0090 01       		.uleb128 0x1
 580 0091 13       		.uleb128 0x13
 581 0092 00       		.byte	0
 582 0093 00       		.byte	0
 583 0094 0B       		.uleb128 0xb
 584 0095 8A8201   		.uleb128 0x410a
 585 0098 00       		.byte	0
 586 0099 02       		.uleb128 0x2
 587 009a 18       		.uleb128 0x18
 588 009b 9142     		.uleb128 0x2111
 589 009d 18       		.uleb128 0x18
 590 009e 00       		.byte	0
 591 009f 00       		.byte	0
 592 00a0 0C       		.uleb128 0xc
 593 00a1 898201   		.uleb128 0x4109
 594 00a4 01       		.byte	0x1
 595 00a5 11       		.uleb128 0x11
 596 00a6 01       		.uleb128 0x1
 597 00a7 31       		.uleb128 0x31
 598 00a8 13       		.uleb128 0x13
 599 00a9 00       		.byte	0
 600 00aa 00       		.byte	0
 601 00ab 0D       		.uleb128 0xd
 602 00ac 05       		.uleb128 0x5
 603 00ad 00       		.byte	0
 604 00ae 03       		.uleb128 0x3
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 20


 605 00af 0E       		.uleb128 0xe
 606 00b0 3A       		.uleb128 0x3a
 607 00b1 0B       		.uleb128 0xb
 608 00b2 3B       		.uleb128 0x3b
 609 00b3 05       		.uleb128 0x5
 610 00b4 49       		.uleb128 0x49
 611 00b5 13       		.uleb128 0x13
 612 00b6 02       		.uleb128 0x2
 613 00b7 17       		.uleb128 0x17
 614 00b8 00       		.byte	0
 615 00b9 00       		.byte	0
 616 00ba 0E       		.uleb128 0xe
 617 00bb 34       		.uleb128 0x34
 618 00bc 00       		.byte	0
 619 00bd 03       		.uleb128 0x3
 620 00be 0E       		.uleb128 0xe
 621 00bf 3A       		.uleb128 0x3a
 622 00c0 0B       		.uleb128 0xb
 623 00c1 3B       		.uleb128 0x3b
 624 00c2 05       		.uleb128 0x5
 625 00c3 49       		.uleb128 0x49
 626 00c4 13       		.uleb128 0x13
 627 00c5 02       		.uleb128 0x2
 628 00c6 17       		.uleb128 0x17
 629 00c7 00       		.byte	0
 630 00c8 00       		.byte	0
 631 00c9 0F       		.uleb128 0xf
 632 00ca 2E       		.uleb128 0x2e
 633 00cb 01       		.byte	0x1
 634 00cc 3F       		.uleb128 0x3f
 635 00cd 19       		.uleb128 0x19
 636 00ce 03       		.uleb128 0x3
 637 00cf 0E       		.uleb128 0xe
 638 00d0 3A       		.uleb128 0x3a
 639 00d1 0B       		.uleb128 0xb
 640 00d2 3B       		.uleb128 0x3b
 641 00d3 0B       		.uleb128 0xb
 642 00d4 27       		.uleb128 0x27
 643 00d5 19       		.uleb128 0x19
 644 00d6 11       		.uleb128 0x11
 645 00d7 01       		.uleb128 0x1
 646 00d8 12       		.uleb128 0x12
 647 00d9 06       		.uleb128 0x6
 648 00da 40       		.uleb128 0x40
 649 00db 18       		.uleb128 0x18
 650 00dc 9742     		.uleb128 0x2117
 651 00de 19       		.uleb128 0x19
 652 00df 01       		.uleb128 0x1
 653 00e0 13       		.uleb128 0x13
 654 00e1 00       		.byte	0
 655 00e2 00       		.byte	0
 656 00e3 10       		.uleb128 0x10
 657 00e4 2E       		.uleb128 0x2e
 658 00e5 01       		.byte	0x1
 659 00e6 3F       		.uleb128 0x3f
 660 00e7 19       		.uleb128 0x19
 661 00e8 03       		.uleb128 0x3
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 21


 662 00e9 0E       		.uleb128 0xe
 663 00ea 3A       		.uleb128 0x3a
 664 00eb 0B       		.uleb128 0xb
 665 00ec 3B       		.uleb128 0x3b
 666 00ed 0B       		.uleb128 0xb
 667 00ee 27       		.uleb128 0x27
 668 00ef 19       		.uleb128 0x19
 669 00f0 3C       		.uleb128 0x3c
 670 00f1 19       		.uleb128 0x19
 671 00f2 01       		.uleb128 0x1
 672 00f3 13       		.uleb128 0x13
 673 00f4 00       		.byte	0
 674 00f5 00       		.byte	0
 675 00f6 11       		.uleb128 0x11
 676 00f7 05       		.uleb128 0x5
 677 00f8 00       		.byte	0
 678 00f9 49       		.uleb128 0x49
 679 00fa 13       		.uleb128 0x13
 680 00fb 00       		.byte	0
 681 00fc 00       		.byte	0
 682 00fd 12       		.uleb128 0x12
 683 00fe 2E       		.uleb128 0x2e
 684 00ff 01       		.byte	0x1
 685 0100 3F       		.uleb128 0x3f
 686 0101 19       		.uleb128 0x19
 687 0102 03       		.uleb128 0x3
 688 0103 0E       		.uleb128 0xe
 689 0104 3A       		.uleb128 0x3a
 690 0105 0B       		.uleb128 0xb
 691 0106 3B       		.uleb128 0x3b
 692 0107 0B       		.uleb128 0xb
 693 0108 27       		.uleb128 0x27
 694 0109 19       		.uleb128 0x19
 695 010a 3C       		.uleb128 0x3c
 696 010b 19       		.uleb128 0x19
 697 010c 00       		.byte	0
 698 010d 00       		.byte	0
 699 010e 00       		.byte	0
 700              		.section	.debug_loc,"",%progbits
 701              	.Ldebug_loc0:
 702              	.LLST0:
 703 0000 00000000 		.4byte	.LVL3
 704 0004 0A000000 		.4byte	.LVL6
 705 0008 0100     		.2byte	0x1
 706 000a 50       		.byte	0x50
 707 000b 0A000000 		.4byte	.LVL6
 708 000f 20000000 		.4byte	.LFE3
 709 0013 0400     		.2byte	0x4
 710 0015 F3       		.byte	0xf3
 711 0016 01       		.uleb128 0x1
 712 0017 50       		.byte	0x50
 713 0018 9F       		.byte	0x9f
 714 0019 00000000 		.4byte	0
 715 001d 00000000 		.4byte	0
 716              	.LLST1:
 717 0021 04000000 		.4byte	.LVL4
 718 0025 08000000 		.4byte	.LVL5
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 22


 719 0029 0100     		.2byte	0x1
 720 002b 52       		.byte	0x52
 721 002c 08000000 		.4byte	.LVL5
 722 0030 12000000 		.4byte	.LVL7
 723 0034 0100     		.2byte	0x1
 724 0036 53       		.byte	0x53
 725 0037 12000000 		.4byte	.LVL7
 726 003b 20000000 		.4byte	.LFE3
 727 003f 0100     		.2byte	0x1
 728 0041 50       		.byte	0x50
 729 0042 00000000 		.4byte	0
 730 0046 00000000 		.4byte	0
 731              		.section	.debug_aranges,"",%progbits
 732 0000 34000000 		.4byte	0x34
 733 0004 0200     		.2byte	0x2
 734 0006 00000000 		.4byte	.Ldebug_info0
 735 000a 04       		.byte	0x4
 736 000b 00       		.byte	0
 737 000c 0000     		.2byte	0
 738 000e 0000     		.2byte	0
 739 0010 00000000 		.4byte	.LFB1
 740 0014 2C000000 		.4byte	.LFE1-.LFB1
 741 0018 00000000 		.4byte	.LFB2
 742 001c 4C000000 		.4byte	.LFE2-.LFB2
 743 0020 00000000 		.4byte	.LFB3
 744 0024 20000000 		.4byte	.LFE3-.LFB3
 745 0028 00000000 		.4byte	.LFB0
 746 002c 80000000 		.4byte	.LFE0-.LFB0
 747 0030 00000000 		.4byte	0
 748 0034 00000000 		.4byte	0
 749              		.section	.debug_ranges,"",%progbits
 750              	.Ldebug_ranges0:
 751 0000 00000000 		.4byte	.LFB1
 752 0004 2C000000 		.4byte	.LFE1
 753 0008 00000000 		.4byte	.LFB2
 754 000c 4C000000 		.4byte	.LFE2
 755 0010 00000000 		.4byte	.LFB3
 756 0014 20000000 		.4byte	.LFE3
 757 0018 00000000 		.4byte	.LFB0
 758 001c 80000000 		.4byte	.LFE0
 759 0020 00000000 		.4byte	0
 760 0024 00000000 		.4byte	0
 761              		.section	.debug_line,"",%progbits
 762              	.Ldebug_line0:
 763 0000 03010000 		.section	.debug_str,"MS",%progbits,1
 763      02009300 
 763      00000201 
 763      FB0E0D00 
 763      01010101 
 764              	.LASF6:
 765 0000 6C6F6E67 		.ascii	"long long int\000"
 765      206C6F6E 
 765      6720696E 
 765      7400
 766              	.LASF10:
 767 000e 75696E74 		.ascii	"uint32\000"
 767      333200
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 23


 768              	.LASF8:
 769 0015 756E7369 		.ascii	"unsigned int\000"
 769      676E6564 
 769      20696E74 
 769      00
 770              	.LASF18:
 771 0022 5343425F 		.ascii	"SCB_1_SpiInit\000"
 771      315F5370 
 771      69496E69 
 771      7400
 772              	.LASF27:
 773 0030 5343425F 		.ascii	"SCB_1_ss1_m_Write\000"
 773      315F7373 
 773      315F6D5F 
 773      57726974 
 773      6500
 774              	.LASF25:
 775 0042 736C6176 		.ascii	"slaveSelect\000"
 775      6553656C 
 775      65637400 
 776              	.LASF16:
 777 004e 5343425F 		.ascii	"SCB_1_SpiStop\000"
 777      315F5370 
 777      6953746F 
 777      7000
 778              	.LASF22:
 779 005c 2E5C4765 		.ascii	".\\Generated_Source\\PSoC4\\SCB_1_SPI.c\000"
 779      6E657261 
 779      7465645F 
 779      536F7572 
 779      63655C50 
 780              	.LASF9:
 781 0081 75696E74 		.ascii	"uint8\000"
 781      3800
 782              	.LASF5:
 783 0087 6C6F6E67 		.ascii	"long unsigned int\000"
 783      20756E73 
 783      69676E65 
 783      6420696E 
 783      7400
 784              	.LASF20:
 785 0099 5343425F 		.ascii	"SCB_1_ss0_m_Write\000"
 785      315F7373 
 785      305F6D5F 
 785      57726974 
 785      6500
 786              	.LASF7:
 787 00ab 6C6F6E67 		.ascii	"long long unsigned int\000"
 787      206C6F6E 
 787      6720756E 
 787      7369676E 
 787      65642069 
 788              	.LASF11:
 789 00c2 666C6F61 		.ascii	"float\000"
 789      7400
 790              	.LASF19:
 791 00c8 5343425F 		.ascii	"SCB_1_sclk_m_Write\000"
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 24


 791      315F7363 
 791      6C6B5F6D 
 791      5F577269 
 791      746500
 792              	.LASF1:
 793 00db 756E7369 		.ascii	"unsigned char\000"
 793      676E6564 
 793      20636861 
 793      7200
 794              	.LASF13:
 795 00e9 63686172 		.ascii	"char\000"
 795      00
 796              	.LASF4:
 797 00ee 6C6F6E67 		.ascii	"long int\000"
 797      20696E74 
 797      00
 798              	.LASF12:
 799 00f7 646F7562 		.ascii	"double\000"
 799      6C6500
 800              	.LASF17:
 801 00fe 5343425F 		.ascii	"SCB_1_SpiSetActiveSlaveSelect\000"
 801      315F5370 
 801      69536574 
 801      41637469 
 801      7665536C 
 802              	.LASF14:
 803 011c 72656733 		.ascii	"reg32\000"
 803      3200
 804              	.LASF3:
 805 0122 73686F72 		.ascii	"short unsigned int\000"
 805      7420756E 
 805      7369676E 
 805      65642069 
 805      6E7400
 806              	.LASF0:
 807 0135 7369676E 		.ascii	"signed char\000"
 807      65642063 
 807      68617200 
 808              	.LASF24:
 809 0141 5343425F 		.ascii	"SCB_1_SpiPostEnable\000"
 809      315F5370 
 809      69506F73 
 809      74456E61 
 809      626C6500 
 810              	.LASF23:
 811 0155 433A5C45 		.ascii	"C:\\EAGLE\\My\\Thermometr\\Thermometr.cydsn\000"
 811      41474C45 
 811      5C4D795C 
 811      54686572 
 811      6D6F6D65 
 812              	.LASF21:
 813 017d 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 813      4320342E 
 813      392E3320 
 813      32303135 
 813      30333033 
 814 01b0 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m0 -mthumb -g -O"
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\ccDIv7eo.s 			page 25


 814      20726576 
 814      6973696F 
 814      6E203232 
 814      31323230 
 815 01e3 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 815      66756E63 
 815      74696F6E 
 815      2D736563 
 815      74696F6E 
 816              	.LASF26:
 817 020b 73706943 		.ascii	"spiCtrl\000"
 817      74726C00 
 818              	.LASF2:
 819 0213 73686F72 		.ascii	"short int\000"
 819      7420696E 
 819      7400
 820              	.LASF15:
 821 021d 73697A65 		.ascii	"sizetype\000"
 821      74797065 
 821      00
 822              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
