============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  02:58:46 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (183 ps) Setup Check with Pin out_q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=     888                  
      Launch Clock:-       0                  
         Data Path:-     705                  
             Slack:=     183                  

#-------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  state_reg[2]/CK                        -       -      R     (arrival)        56    -     0     0       0    (-,-) 
  state_reg[2]/Q                         -       CK->Q  F     DFFRHQX1LVT       7  9.6    42    53      53    (-,-) 
  g1461__6260/Y                          -       AN->Y  F     NAND2BX1LVT       2  3.4    33    28      81    (-,-) 
  g1423__2398/Y                          -       B->Y   R     NOR2X1LVT         3  5.8    58    38     119    (-,-) 
  sub_103_37_Y_add_102_37_g1582/Y        -       A->Y   F     INVX1LVT         15 21.6   101    62     182    (-,-) 
  sub_103_37_Y_add_102_37_g1572__4733/Y  -       B->Y   F     XNOR2X1LVT        1  2.7    15    34     215    (-,-) 
  sub_103_37_Y_add_102_37_g1563__2802/CO -       B->CO  F     ADDFX1LVT         1  2.4    15    33     248    (-,-) 
  sub_103_37_Y_add_102_37_g1562__1617/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     280    (-,-) 
  sub_103_37_Y_add_102_37_g1561__3680/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     311    (-,-) 
  sub_103_37_Y_add_102_37_g1560__6783/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     343    (-,-) 
  sub_103_37_Y_add_102_37_g1559__5526/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     375    (-,-) 
  sub_103_37_Y_add_102_37_g1558__8428/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     406    (-,-) 
  sub_103_37_Y_add_102_37_g1557__4319/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     438    (-,-) 
  sub_103_37_Y_add_102_37_g1556__6260/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     469    (-,-) 
  sub_103_37_Y_add_102_37_g1555__5107/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     501    (-,-) 
  sub_103_37_Y_add_102_37_g1554__2398/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     533    (-,-) 
  sub_103_37_Y_add_102_37_g1553__5477/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     564    (-,-) 
  sub_103_37_Y_add_102_37_g1552__6417/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     596    (-,-) 
  sub_103_37_Y_add_102_37_g1551__7410/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     627    (-,-) 
  sub_103_37_Y_add_102_37_g1550__1666/CO -       CI->CO F     ADDFX1LVT         1  2.2    14    31     658    (-,-) 
  sub_103_37_Y_add_102_37_g1549__2346/Y  -       B->Y   R     XNOR2X1LVT        1  1.9    12    26     684    (-,-) 
  g3103__5122/Y                          -       A1N->Y R     OAI2BB1X1LVT      1  2.1    22    20     705    (-,-) 
  out_q_reg[15]/D                        <<<     -      R     DFFRHQX1LVT       1    -     -     0     705    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

