// Seed: 1677552186
module module_0 (
    input  tri0  id_0,
    output wand  id_1,
    output wand  id_2,
    input  wire  id_3,
    output uwire id_4,
    output wand  id_5
);
  assign id_5 = 1;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    input tri id_2,
    input uwire id_3,
    input wor id_4,
    input wor id_5,
    input tri id_6,
    output uwire id_7,
    output wand id_8,
    input wire id_9,
    input tri1 id_10,
    output logic id_11,
    input tri0 id_12,
    input wire id_13
    , id_35,
    input tri id_14,
    input tri0 id_15,
    output tri id_16,
    output tri0 id_17,
    input wor id_18,
    output tri1 id_19,
    output supply1 id_20,
    input uwire id_21,
    input wor id_22,
    input wor id_23,
    output wand id_24,
    output supply1 id_25,
    output wor id_26,
    input supply1 id_27,
    input tri0 id_28,
    input wor id_29,
    input tri0 id_30,
    output wire id_31,
    output wire id_32,
    output wire id_33
);
  always begin : LABEL_0
    id_11 = 1;
  end
  module_0 modCall_1 (
      id_4,
      id_16,
      id_32,
      id_4,
      id_24,
      id_24
  );
  assign modCall_1.id_3 = 0;
endmodule
