--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf k7.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1793 paths analyzed, 477 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.485ns.
--------------------------------------------------------------------------------

Paths for end point m7/M2/buffer_55 (SLICE_X1Y40.A1), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m7/M2/shift_count_1 (FF)
  Destination:          m7/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.545ns (Levels of Logic = 3)
  Clock Path Skew:      0.095ns (1.480 - 1.385)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m7/M2/shift_count_1 to m7/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y53.DQ       Tcko                  0.269   m7/M2/shift_count<1>
                                                       m7/M2/shift_count_1
    SLICE_X0Y52.B1       net (fanout=5)        0.595   m7/M2/shift_count<1>
    SLICE_X0Y52.B        Tilo                  0.053   m7/M2/_n0075_inv_bdd3
                                                       m7/M2/_n0075_inv31
    SLICE_X0Y52.C6       net (fanout=1)        0.133   m7/M2/_n0075_inv_bdd3
    SLICE_X0Y52.CMUX     Tilo                  0.296   m7/M2/_n0075_inv_bdd3
                                                       m7/M2/_n0103_inv12_G
                                                       m7/M2/_n0103_inv12
    SLICE_X1Y40.A1       net (fanout=64)       1.181   m7/M2/_n0103_inv
    SLICE_X1Y40.CLK      Tas                   0.018   m7/M2/buffer<56>
                                                       m7/M2/buffer_55_rstpot
                                                       m7/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      2.545ns (0.636ns logic, 1.909ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m7/M2/shift_count_4 (FF)
  Destination:          m7/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.538ns (Levels of Logic = 3)
  Clock Path Skew:      0.095ns (1.480 - 1.385)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m7/M2/shift_count_4 to m7/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y53.BQ       Tcko                  0.269   m7/M2/shift_count<1>
                                                       m7/M2/shift_count_4
    SLICE_X0Y52.B2       net (fanout=5)        0.588   m7/M2/shift_count<4>
    SLICE_X0Y52.B        Tilo                  0.053   m7/M2/_n0075_inv_bdd3
                                                       m7/M2/_n0075_inv31
    SLICE_X0Y52.C6       net (fanout=1)        0.133   m7/M2/_n0075_inv_bdd3
    SLICE_X0Y52.CMUX     Tilo                  0.296   m7/M2/_n0075_inv_bdd3
                                                       m7/M2/_n0103_inv12_G
                                                       m7/M2/_n0103_inv12
    SLICE_X1Y40.A1       net (fanout=64)       1.181   m7/M2/_n0103_inv
    SLICE_X1Y40.CLK      Tas                   0.018   m7/M2/buffer<56>
                                                       m7/M2/buffer_55_rstpot
                                                       m7/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      2.538ns (0.636ns logic, 1.902ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m7/M2/shift_count_0 (FF)
  Destination:          m7/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.443ns (Levels of Logic = 3)
  Clock Path Skew:      0.095ns (1.480 - 1.385)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m7/M2/shift_count_0 to m7/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y53.AQ       Tcko                  0.269   m7/M2/shift_count<1>
                                                       m7/M2/shift_count_0
    SLICE_X0Y52.B3       net (fanout=6)        0.493   m7/M2/shift_count<0>
    SLICE_X0Y52.B        Tilo                  0.053   m7/M2/_n0075_inv_bdd3
                                                       m7/M2/_n0075_inv31
    SLICE_X0Y52.C6       net (fanout=1)        0.133   m7/M2/_n0075_inv_bdd3
    SLICE_X0Y52.CMUX     Tilo                  0.296   m7/M2/_n0075_inv_bdd3
                                                       m7/M2/_n0103_inv12_G
                                                       m7/M2/_n0103_inv12
    SLICE_X1Y40.A1       net (fanout=64)       1.181   m7/M2/_n0103_inv
    SLICE_X1Y40.CLK      Tas                   0.018   m7/M2/buffer<56>
                                                       m7/M2/buffer_55_rstpot
                                                       m7/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      2.443ns (0.636ns logic, 1.807ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point m7/M2/buffer_54 (SLICE_X0Y40.C2), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m7/M2/shift_count_1 (FF)
  Destination:          m7/M2/buffer_54 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.538ns (Levels of Logic = 3)
  Clock Path Skew:      0.095ns (1.480 - 1.385)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m7/M2/shift_count_1 to m7/M2/buffer_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y53.DQ       Tcko                  0.269   m7/M2/shift_count<1>
                                                       m7/M2/shift_count_1
    SLICE_X0Y52.B1       net (fanout=5)        0.595   m7/M2/shift_count<1>
    SLICE_X0Y52.B        Tilo                  0.053   m7/M2/_n0075_inv_bdd3
                                                       m7/M2/_n0075_inv31
    SLICE_X0Y52.C6       net (fanout=1)        0.133   m7/M2/_n0075_inv_bdd3
    SLICE_X0Y52.CMUX     Tilo                  0.296   m7/M2/_n0075_inv_bdd3
                                                       m7/M2/_n0103_inv12_G
                                                       m7/M2/_n0103_inv12
    SLICE_X0Y40.C2       net (fanout=64)       1.174   m7/M2/_n0103_inv
    SLICE_X0Y40.CLK      Tas                   0.018   m7/M2/buffer<54>
                                                       m7/M2/buffer_54_rstpot
                                                       m7/M2/buffer_54
    -------------------------------------------------  ---------------------------
    Total                                      2.538ns (0.636ns logic, 1.902ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m7/M2/shift_count_4 (FF)
  Destination:          m7/M2/buffer_54 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.531ns (Levels of Logic = 3)
  Clock Path Skew:      0.095ns (1.480 - 1.385)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m7/M2/shift_count_4 to m7/M2/buffer_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y53.BQ       Tcko                  0.269   m7/M2/shift_count<1>
                                                       m7/M2/shift_count_4
    SLICE_X0Y52.B2       net (fanout=5)        0.588   m7/M2/shift_count<4>
    SLICE_X0Y52.B        Tilo                  0.053   m7/M2/_n0075_inv_bdd3
                                                       m7/M2/_n0075_inv31
    SLICE_X0Y52.C6       net (fanout=1)        0.133   m7/M2/_n0075_inv_bdd3
    SLICE_X0Y52.CMUX     Tilo                  0.296   m7/M2/_n0075_inv_bdd3
                                                       m7/M2/_n0103_inv12_G
                                                       m7/M2/_n0103_inv12
    SLICE_X0Y40.C2       net (fanout=64)       1.174   m7/M2/_n0103_inv
    SLICE_X0Y40.CLK      Tas                   0.018   m7/M2/buffer<54>
                                                       m7/M2/buffer_54_rstpot
                                                       m7/M2/buffer_54
    -------------------------------------------------  ---------------------------
    Total                                      2.531ns (0.636ns logic, 1.895ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m7/M2/shift_count_0 (FF)
  Destination:          m7/M2/buffer_54 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.436ns (Levels of Logic = 3)
  Clock Path Skew:      0.095ns (1.480 - 1.385)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m7/M2/shift_count_0 to m7/M2/buffer_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y53.AQ       Tcko                  0.269   m7/M2/shift_count<1>
                                                       m7/M2/shift_count_0
    SLICE_X0Y52.B3       net (fanout=6)        0.493   m7/M2/shift_count<0>
    SLICE_X0Y52.B        Tilo                  0.053   m7/M2/_n0075_inv_bdd3
                                                       m7/M2/_n0075_inv31
    SLICE_X0Y52.C6       net (fanout=1)        0.133   m7/M2/_n0075_inv_bdd3
    SLICE_X0Y52.CMUX     Tilo                  0.296   m7/M2/_n0075_inv_bdd3
                                                       m7/M2/_n0103_inv12_G
                                                       m7/M2/_n0103_inv12
    SLICE_X0Y40.C2       net (fanout=64)       1.174   m7/M2/_n0103_inv
    SLICE_X0Y40.CLK      Tas                   0.018   m7/M2/buffer<54>
                                                       m7/M2/buffer_54_rstpot
                                                       m7/M2/buffer_54
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (0.636ns logic, 1.800ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point m7/M2/buffer_4 (SLICE_X0Y63.D1), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m7/M2/shift_count_1 (FF)
  Destination:          m7/M2/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.398ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.132 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m7/M2/shift_count_1 to m7/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y53.DQ       Tcko                  0.269   m7/M2/shift_count<1>
                                                       m7/M2/shift_count_1
    SLICE_X0Y52.B1       net (fanout=5)        0.595   m7/M2/shift_count<1>
    SLICE_X0Y52.B        Tilo                  0.053   m7/M2/_n0075_inv_bdd3
                                                       m7/M2/_n0075_inv31
    SLICE_X0Y52.C6       net (fanout=1)        0.133   m7/M2/_n0075_inv_bdd3
    SLICE_X0Y52.CMUX     Tilo                  0.296   m7/M2/_n0075_inv_bdd3
                                                       m7/M2/_n0103_inv12_G
                                                       m7/M2/_n0103_inv12
    SLICE_X0Y63.D1       net (fanout=64)       1.034   m7/M2/_n0103_inv
    SLICE_X0Y63.CLK      Tas                   0.018   m7/M2/buffer<4>
                                                       m7/M2/buffer_4_rstpot
                                                       m7/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      2.398ns (0.636ns logic, 1.762ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m7/M2/shift_count_4 (FF)
  Destination:          m7/M2/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.391ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.132 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m7/M2/shift_count_4 to m7/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y53.BQ       Tcko                  0.269   m7/M2/shift_count<1>
                                                       m7/M2/shift_count_4
    SLICE_X0Y52.B2       net (fanout=5)        0.588   m7/M2/shift_count<4>
    SLICE_X0Y52.B        Tilo                  0.053   m7/M2/_n0075_inv_bdd3
                                                       m7/M2/_n0075_inv31
    SLICE_X0Y52.C6       net (fanout=1)        0.133   m7/M2/_n0075_inv_bdd3
    SLICE_X0Y52.CMUX     Tilo                  0.296   m7/M2/_n0075_inv_bdd3
                                                       m7/M2/_n0103_inv12_G
                                                       m7/M2/_n0103_inv12
    SLICE_X0Y63.D1       net (fanout=64)       1.034   m7/M2/_n0103_inv
    SLICE_X0Y63.CLK      Tas                   0.018   m7/M2/buffer<4>
                                                       m7/M2/buffer_4_rstpot
                                                       m7/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      2.391ns (0.636ns logic, 1.755ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m7/M2/shift_count_0 (FF)
  Destination:          m7/M2/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.296ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.132 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m7/M2/shift_count_0 to m7/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y53.AQ       Tcko                  0.269   m7/M2/shift_count<1>
                                                       m7/M2/shift_count_0
    SLICE_X0Y52.B3       net (fanout=6)        0.493   m7/M2/shift_count<0>
    SLICE_X0Y52.B        Tilo                  0.053   m7/M2/_n0075_inv_bdd3
                                                       m7/M2/_n0075_inv31
    SLICE_X0Y52.C6       net (fanout=1)        0.133   m7/M2/_n0075_inv_bdd3
    SLICE_X0Y52.CMUX     Tilo                  0.296   m7/M2/_n0075_inv_bdd3
                                                       m7/M2/_n0103_inv12_G
                                                       m7/M2/_n0103_inv12
    SLICE_X0Y63.D1       net (fanout=64)       1.034   m7/M2/_n0103_inv
    SLICE_X0Y63.CLK      Tas                   0.018   m7/M2/buffer<4>
                                                       m7/M2/buffer_4_rstpot
                                                       m7/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (0.636ns logic, 1.660ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point m7/M2/buffer_23 (SLICE_X2Y49.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m7/M2/state_FSM_FFd2 (FF)
  Destination:          m7/M2/buffer_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.818 - 0.554)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m7/M2/state_FSM_FFd2 to m7/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.CQ       Tcko                  0.100   m7/M2/state_FSM_FFd2
                                                       m7/M2/state_FSM_FFd2
    SLICE_X2Y49.B6       net (fanout=74)       0.272   m7/M2/state_FSM_FFd2
    SLICE_X2Y49.CLK      Tah         (-Th)     0.059   m7/M2/buffer<24>
                                                       m7/M2/buffer_23_rstpot
                                                       m7/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.041ns logic, 0.272ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point m7/M2/buffer_22 (SLICE_X2Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m7/M2/state_FSM_FFd2 (FF)
  Destination:          m7/M2/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.818 - 0.554)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m7/M2/state_FSM_FFd2 to m7/M2/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.CQ       Tcko                  0.100   m7/M2/state_FSM_FFd2
                                                       m7/M2/state_FSM_FFd2
    SLICE_X2Y49.A6       net (fanout=74)       0.273   m7/M2/state_FSM_FFd2
    SLICE_X2Y49.CLK      Tah         (-Th)     0.059   m7/M2/buffer<24>
                                                       m7/M2/buffer_22_rstpot
                                                       m7/M2/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.041ns logic, 0.273ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point m7/M2/buffer_33 (SLICE_X2Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m7/M2/state_FSM_FFd1 (FF)
  Destination:          m7/M2/buffer_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.349ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.818 - 0.554)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m7/M2/state_FSM_FFd1 to m7/M2/buffer_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.AQ       Tcko                  0.100   m7/M2/state_FSM_FFd2
                                                       m7/M2/state_FSM_FFd1
    SLICE_X2Y48.A6       net (fanout=73)       0.308   m7/M2/state_FSM_FFd1
    SLICE_X2Y48.CLK      Tah         (-Th)     0.059   m7/M2/buffer<34>
                                                       m7/M2/buffer_33_rstpot
                                                       m7/M2/buffer_33
    -------------------------------------------------  ---------------------------
    Total                                      0.349ns (0.041ns logic, 0.308ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.400ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: m7/M2/state_FSM_FFd2/CLK
  Logical resource: m7/M2/EN/CK
  Location pin: SLICE_X1Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.250ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.750ns (1333.333MHz) (Tcp)
  Physical resource: m7/M2/state_FSM_FFd2/CLK
  Logical resource: m7/M2/EN/CK
  Location pin: SLICE_X1Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.485|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1793 paths, 0 nets, and 521 connections

Design statistics:
   Minimum period:   2.485ns{1}   (Maximum frequency: 402.414MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 15 19:18:36 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5102 MB



