<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: -6 (means success: 0)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/sdw_array.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_array.v</a>
time_elapsed: 0.004s
ram usage: 9680 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/ivtest/ivltests/sdw_array.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_array.v</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Warning::PARSE_ARGS Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: sdw_array.v
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/ivtest/ivltests/sdw_array.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_array.v</a> to parse list
Warning::PARSE_TO_AST sdw_array.v::28 error in parsing: (syntax error, unexpected &#39;[&#39;, expecting &#39;;&#39; or &#39;,&#39;)
reg		mem_1 [1:0];	// Define 2 locations, each 1 bit in depth
Warning::PARSE_TO_AST sdw_array.v::42 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting vSYMBOL_ID or &#39;{&#39;)
        #5 ;
Warning::PARSE_TO_AST sdw_array.v::60 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
    work1 = mem_1[1];
Warning::PARSE_TO_AST sdw_array.v::66 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
    work16 = mem_2 [0];
Warning::PARSE_TO_AST sdw_array.v::72 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
    work16 = mem_2 [1];
Warning::PARSE_TO_AST sdw_array.v::78 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
    work16 = mem_2 [2];
Warning::PARSE_TO_AST sdw_array.v::84 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
    work16 = mem_2 [3];
Warning::PARSE_TO_AST sdw_array.v::91 error in parsing: (syntax error, unexpected &#39;#&#39;)
    #5 ;
Warning::PARSE_TO_AST sdw_array.v::98 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
    work16 = mem_2 [3];
Warning::PARSE_TO_AST sdw_array.v::107 error in parsing: (syntax error, unexpected vEND)
  end
Error::PARSE_TO_AST Parser found (10) errors in your syntax, exiting
Assertion failed()@[/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1589474561519/work/ODIN_II/SRC/odin_error.cpp]verify_delayed_error::27 

</pre>
</body>