Classic Timing Analyzer report for PQP
Sat May 18 01:37:30 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                             ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 31.071 ns                        ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[29]                ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 23.70 MHz ( period = 42.194 ns ) ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[15]      ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:MemDataReg|Saida[22] ; MuxALUSrcB:MuxALUSrcB|out[22] ; clock      ; clock    ; 848          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                  ;                               ;            ;          ; 848          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 23.70 MHz ( period = 42.194 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 13.152 ns               ;
; N/A                                     ; 23.70 MHz ( period = 42.192 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 13.152 ns               ;
; N/A                                     ; 23.71 MHz ( period = 42.174 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 13.143 ns               ;
; N/A                                     ; 23.72 MHz ( period = 42.158 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 13.137 ns               ;
; N/A                                     ; 23.72 MHz ( period = 42.158 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 13.137 ns               ;
; N/A                                     ; 23.78 MHz ( period = 42.048 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 13.087 ns               ;
; N/A                                     ; 23.85 MHz ( period = 41.922 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 13.038 ns               ;
; N/A                                     ; 23.86 MHz ( period = 41.908 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 14.018 ns               ;
; N/A                                     ; 23.86 MHz ( period = 41.906 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 14.018 ns               ;
; N/A                                     ; 23.87 MHz ( period = 41.888 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 13.012 ns               ;
; N/A                                     ; 23.87 MHz ( period = 41.888 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 14.009 ns               ;
; N/A                                     ; 23.87 MHz ( period = 41.888 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 13.012 ns               ;
; N/A                                     ; 23.88 MHz ( period = 41.872 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 14.003 ns               ;
; N/A                                     ; 23.88 MHz ( period = 41.872 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 14.003 ns               ;
; N/A                                     ; 23.91 MHz ( period = 41.818 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 13.890 ns               ;
; N/A                                     ; 23.91 MHz ( period = 41.816 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 13.890 ns               ;
; N/A                                     ; 23.92 MHz ( period = 41.798 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 13.881 ns               ;
; N/A                                     ; 23.93 MHz ( period = 41.792 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 12.945 ns               ;
; N/A                                     ; 23.93 MHz ( period = 41.790 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 12.945 ns               ;
; N/A                                     ; 23.93 MHz ( period = 41.782 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 13.875 ns               ;
; N/A                                     ; 23.93 MHz ( period = 41.782 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 13.875 ns               ;
; N/A                                     ; 23.94 MHz ( period = 41.778 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 12.946 ns               ;
; N/A                                     ; 23.94 MHz ( period = 41.772 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 12.936 ns               ;
; N/A                                     ; 23.94 MHz ( period = 41.764 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 12.941 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.762 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 13.953 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.756 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 12.930 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.756 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 12.930 ns               ;
; N/A                                     ; 23.96 MHz ( period = 41.742 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 12.914 ns               ;
; N/A                                     ; 23.96 MHz ( period = 41.740 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 12.914 ns               ;
; N/A                                     ; 23.97 MHz ( period = 41.722 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 12.905 ns               ;
; N/A                                     ; 23.98 MHz ( period = 41.708 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 12.915 ns               ;
; N/A                                     ; 23.98 MHz ( period = 41.706 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 12.899 ns               ;
; N/A                                     ; 23.98 MHz ( period = 41.706 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 12.899 ns               ;
; N/A                                     ; 24.00 MHz ( period = 41.672 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 13.825 ns               ;
; N/A                                     ; 24.01 MHz ( period = 41.646 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 12.880 ns               ;
; N/A                                     ; 24.02 MHz ( period = 41.636 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 13.904 ns               ;
; N/A                                     ; 24.04 MHz ( period = 41.604 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 12.844 ns               ;
; N/A                                     ; 24.04 MHz ( period = 41.602 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 13.878 ns               ;
; N/A                                     ; 24.04 MHz ( period = 41.602 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 13.878 ns               ;
; N/A                                     ; 24.04 MHz ( period = 41.602 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 12.844 ns               ;
; N/A                                     ; 24.04 MHz ( period = 41.596 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 12.849 ns               ;
; N/A                                     ; 24.05 MHz ( period = 41.584 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 12.835 ns               ;
; N/A                                     ; 24.06 MHz ( period = 41.568 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 12.829 ns               ;
; N/A                                     ; 24.06 MHz ( period = 41.568 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 12.829 ns               ;
; N/A                                     ; 24.06 MHz ( period = 41.556 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 13.974 ns               ;
; N/A                                     ; 24.07 MHz ( period = 41.554 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 13.974 ns               ;
; N/A                                     ; 24.07 MHz ( period = 41.546 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 13.776 ns               ;
; N/A                                     ; 24.08 MHz ( period = 41.536 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 13.965 ns               ;
; N/A                                     ; 24.08 MHz ( period = 41.520 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 12.831 ns               ;
; N/A                                     ; 24.08 MHz ( period = 41.520 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 13.959 ns               ;
; N/A                                     ; 24.08 MHz ( period = 41.520 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 13.959 ns               ;
; N/A                                     ; 24.09 MHz ( period = 41.514 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 12.828 ns               ;
; N/A                                     ; 24.09 MHz ( period = 41.512 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 13.750 ns               ;
; N/A                                     ; 24.09 MHz ( period = 41.512 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 13.750 ns               ;
; N/A                                     ; 24.10 MHz ( period = 41.492 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 13.812 ns               ;
; N/A                                     ; 24.10 MHz ( period = 41.486 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 12.805 ns               ;
; N/A                                     ; 24.10 MHz ( period = 41.486 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 12.805 ns               ;
; N/A                                     ; 24.11 MHz ( period = 41.478 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 13.807 ns               ;
; N/A                                     ; 24.11 MHz ( period = 41.470 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 24.12 MHz ( period = 41.458 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 12.779 ns               ;
; N/A                                     ; 24.13 MHz ( period = 41.448 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 12.803 ns               ;
; N/A                                     ; 24.13 MHz ( period = 41.436 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 12.774 ns               ;
; N/A                                     ; 24.13 MHz ( period = 41.436 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 12.774 ns               ;
; N/A                                     ; 24.14 MHz ( period = 41.422 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 13.781 ns               ;
; N/A                                     ; 24.14 MHz ( period = 41.420 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 12.783 ns               ;
; N/A                                     ; 24.15 MHz ( period = 41.410 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 13.909 ns               ;
; N/A                                     ; 24.15 MHz ( period = 41.402 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 12.715 ns               ;
; N/A                                     ; 24.15 MHz ( period = 41.402 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 13.684 ns               ;
; N/A                                     ; 24.15 MHz ( period = 41.400 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 12.715 ns               ;
; N/A                                     ; 24.16 MHz ( period = 41.388 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 13.679 ns               ;
; N/A                                     ; 24.17 MHz ( period = 41.382 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 12.706 ns               ;
; N/A                                     ; 24.17 MHz ( period = 41.378 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 12.763 ns               ;
; N/A                                     ; 24.17 MHz ( period = 41.376 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 12.739 ns               ;
; N/A                                     ; 24.17 MHz ( period = 41.366 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 12.700 ns               ;
; N/A                                     ; 24.17 MHz ( period = 41.366 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 12.700 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.362 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 12.734 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.352 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 12.746 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.350 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 12.751 ns               ;
; N/A                                     ; 24.19 MHz ( period = 41.332 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 12.730 ns               ;
; N/A                                     ; 24.19 MHz ( period = 41.332 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 13.653 ns               ;
; N/A                                     ; 24.20 MHz ( period = 41.330 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 12.746 ns               ;
; N/A                                     ; 24.20 MHz ( period = 41.326 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 12.708 ns               ;
; N/A                                     ; 24.21 MHz ( period = 41.312 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 12.703 ns               ;
; N/A                                     ; 24.21 MHz ( period = 41.306 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 12.708 ns               ;
; N/A                                     ; 24.21 MHz ( period = 41.298 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 12.704 ns               ;
; N/A                                     ; 24.21 MHz ( period = 41.298 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 12.704 ns               ;
; N/A                                     ; 24.22 MHz ( period = 41.296 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 12.722 ns               ;
; N/A                                     ; 24.22 MHz ( period = 41.284 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 13.860 ns               ;
; N/A                                     ; 24.23 MHz ( period = 41.276 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 12.715 ns               ;
; N/A                                     ; 24.23 MHz ( period = 41.264 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 12.714 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.256 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 12.677 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.256 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 12.650 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.250 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 13.834 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.250 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 13.834 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.246 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 12.702 ns               ;
; N/A                                     ; 24.26 MHz ( period = 41.228 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 13.694 ns               ;
; N/A                                     ; 24.27 MHz ( period = 41.208 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 12.665 ns               ;
; N/A                                     ; 24.27 MHz ( period = 41.204 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 12.679 ns               ;
; N/A                                     ; 24.27 MHz ( period = 41.200 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 12.682 ns               ;
; N/A                                     ; 24.27 MHz ( period = 41.200 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 12.661 ns               ;
; N/A                                     ; 24.28 MHz ( period = 41.188 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 12.638 ns               ;
; N/A                                     ; 24.29 MHz ( period = 41.174 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 12.633 ns               ;
; N/A                                     ; 24.29 MHz ( period = 41.162 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 13.669 ns               ;
; N/A                                     ; 24.29 MHz ( period = 41.162 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 12.665 ns               ;
; N/A                                     ; 24.31 MHz ( period = 41.140 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 13.768 ns               ;
; N/A                                     ; 24.31 MHz ( period = 41.138 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 13.566 ns               ;
; N/A                                     ; 24.31 MHz ( period = 41.134 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 13.649 ns               ;
; N/A                                     ; 24.31 MHz ( period = 41.130 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 12.601 ns               ;
; N/A                                     ; 24.32 MHz ( period = 41.126 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 13.763 ns               ;
; N/A                                     ; 24.32 MHz ( period = 41.118 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 12.607 ns               ;
; N/A                                     ; 24.32 MHz ( period = 41.112 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 12.621 ns               ;
; N/A                                     ; 24.33 MHz ( period = 41.096 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 12.575 ns               ;
; N/A                                     ; 24.33 MHz ( period = 41.096 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 12.575 ns               ;
; N/A                                     ; 24.34 MHz ( period = 41.092 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 13.629 ns               ;
; N/A                                     ; 24.34 MHz ( period = 41.082 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 12.630 ns               ;
; N/A                                     ; 24.34 MHz ( period = 41.082 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 12.630 ns               ;
; N/A                                     ; 24.35 MHz ( period = 41.072 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 13.541 ns               ;
; N/A                                     ; 24.35 MHz ( period = 41.070 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 13.737 ns               ;
; N/A                                     ; 24.35 MHz ( period = 41.066 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 13.612 ns               ;
; N/A                                     ; 24.35 MHz ( period = 41.064 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 13.617 ns               ;
; N/A                                     ; 24.35 MHz ( period = 41.062 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 12.590 ns               ;
; N/A                                     ; 24.36 MHz ( period = 41.046 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 12.596 ns               ;
; N/A                                     ; 24.36 MHz ( period = 41.044 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 13.521 ns               ;
; N/A                                     ; 24.36 MHz ( period = 41.044 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 13.612 ns               ;
; N/A                                     ; 24.38 MHz ( period = 41.018 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 12.576 ns               ;
; N/A                                     ; 24.38 MHz ( period = 41.010 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 13.588 ns               ;
; N/A                                     ; 24.39 MHz ( period = 41.002 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 13.501 ns               ;
; N/A                                     ; 24.39 MHz ( period = 40.996 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 12.565 ns               ;
; N/A                                     ; 24.40 MHz ( period = 40.990 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 13.581 ns               ;
; N/A                                     ; 24.40 MHz ( period = 40.986 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 12.509 ns               ;
; N/A                                     ; 24.40 MHz ( period = 40.978 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 13.580 ns               ;
; N/A                                     ; 24.40 MHz ( period = 40.976 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 12.556 ns               ;
; N/A                                     ; 24.40 MHz ( period = 40.976 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 13.484 ns               ;
; N/A                                     ; 24.41 MHz ( period = 40.974 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 13.489 ns               ;
; N/A                                     ; 24.41 MHz ( period = 40.972 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 12.504 ns               ;
; N/A                                     ; 24.41 MHz ( period = 40.968 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 12.545 ns               ;
; N/A                                     ; 24.41 MHz ( period = 40.960 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 13.568 ns               ;
; N/A                                     ; 24.42 MHz ( period = 40.954 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 13.484 ns               ;
; N/A                                     ; 24.42 MHz ( period = 40.950 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 12.539 ns               ;
; N/A                                     ; 24.42 MHz ( period = 40.948 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 12.544 ns               ;
; N/A                                     ; 24.43 MHz ( period = 40.928 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 12.539 ns               ;
; N/A                                     ; 24.43 MHz ( period = 40.926 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 12.525 ns               ;
; N/A                                     ; 24.44 MHz ( period = 40.924 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 12.520 ns               ;
; N/A                                     ; 24.44 MHz ( period = 40.922 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 13.531 ns               ;
; N/A                                     ; 24.44 MHz ( period = 40.920 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 13.460 ns               ;
; N/A                                     ; 24.44 MHz ( period = 40.918 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 13.545 ns               ;
; N/A                                     ; 24.44 MHz ( period = 40.916 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 12.478 ns               ;
; N/A                                     ; 24.44 MHz ( period = 40.914 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 13.548 ns               ;
; N/A                                     ; 24.44 MHz ( period = 40.914 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 13.527 ns               ;
; N/A                                     ; 24.45 MHz ( period = 40.900 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 13.453 ns               ;
; N/A                                     ; 24.45 MHz ( period = 40.900 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 12.508 ns               ;
; N/A                                     ; 24.45 MHz ( period = 40.898 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 12.513 ns               ;
; N/A                                     ; 24.45 MHz ( period = 40.894 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 12.515 ns               ;
; N/A                                     ; 24.46 MHz ( period = 40.888 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 13.452 ns               ;
; N/A                                     ; 24.46 MHz ( period = 40.878 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 12.508 ns               ;
; N/A                                     ; 24.46 MHz ( period = 40.876 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 13.531 ns               ;
; N/A                                     ; 24.46 MHz ( period = 40.876 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 13.650 ns               ;
; N/A                                     ; 24.47 MHz ( period = 40.874 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 12.508 ns               ;
; N/A                                     ; 24.47 MHz ( period = 40.870 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 13.440 ns               ;
; N/A                                     ; 24.47 MHz ( period = 40.862 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 12.507 ns               ;
; N/A                                     ; 24.48 MHz ( period = 40.858 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 12.495 ns               ;
; N/A                                     ; 24.48 MHz ( period = 40.844 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 12.484 ns               ;
; N/A                                     ; 24.48 MHz ( period = 40.844 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 12.495 ns               ;
; N/A                                     ; 24.49 MHz ( period = 40.832 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 13.403 ns               ;
; N/A                                     ; 24.49 MHz ( period = 40.830 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 12.475 ns               ;
; N/A                                     ; 24.49 MHz ( period = 40.828 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 13.417 ns               ;
; N/A                                     ; 24.50 MHz ( period = 40.824 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 13.420 ns               ;
; N/A                                     ; 24.50 MHz ( period = 40.824 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 12.477 ns               ;
; N/A                                     ; 24.50 MHz ( period = 40.824 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 13.399 ns               ;
; N/A                                     ; 24.50 MHz ( period = 40.812 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 12.476 ns               ;
; N/A                                     ; 24.50 MHz ( period = 40.810 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 13.625 ns               ;
; N/A                                     ; 24.51 MHz ( period = 40.806 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 12.458 ns               ;
; N/A                                     ; 24.51 MHz ( period = 40.802 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 12.472 ns               ;
; N/A                                     ; 24.51 MHz ( period = 40.798 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 12.475 ns               ;
; N/A                                     ; 24.51 MHz ( period = 40.798 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 12.454 ns               ;
; N/A                                     ; 24.51 MHz ( period = 40.796 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 13.496 ns               ;
; N/A                                     ; 24.51 MHz ( period = 40.796 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 13.496 ns               ;
; N/A                                     ; 24.51 MHz ( period = 40.794 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 12.464 ns               ;
; N/A                                     ; 24.52 MHz ( period = 40.788 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 12.455 ns               ;
; N/A                                     ; 24.52 MHz ( period = 40.786 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 13.403 ns               ;
; N/A                                     ; 24.52 MHz ( period = 40.782 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 13.605 ns               ;
; N/A                                     ; 24.53 MHz ( period = 40.762 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 12.438 ns               ;
; N/A                                     ; 24.53 MHz ( period = 40.760 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 12.458 ns               ;
; N/A                                     ; 24.53 MHz ( period = 40.760 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 12.443 ns               ;
; N/A                                     ; 24.54 MHz ( period = 40.756 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 12.427 ns               ;
; N/A                                     ; 24.54 MHz ( period = 40.752 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 12.441 ns               ;
; N/A                                     ; 24.54 MHz ( period = 40.748 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 12.444 ns               ;
; N/A                                     ; 24.54 MHz ( period = 40.748 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 12.423 ns               ;
; N/A                                     ; 24.55 MHz ( period = 40.740 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 13.585 ns               ;
; N/A                                     ; 24.55 MHz ( period = 40.740 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 12.438 ns               ;
; N/A                                     ; 24.56 MHz ( period = 40.722 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 12.391 ns               ;
; N/A                                     ; 24.56 MHz ( period = 40.714 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 13.568 ns               ;
; N/A                                     ; 24.56 MHz ( period = 40.712 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 13.573 ns               ;
; N/A                                     ; 24.56 MHz ( period = 40.710 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 12.427 ns               ;
; N/A                                     ; 24.57 MHz ( period = 40.706 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 12.414 ns               ;
; N/A                                     ; 24.57 MHz ( period = 40.706 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 13.368 ns               ;
; N/A                                     ; 24.57 MHz ( period = 40.706 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 13.368 ns               ;
; N/A                                     ; 24.57 MHz ( period = 40.692 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 13.568 ns               ;
; N/A                                     ; 24.58 MHz ( period = 40.686 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 12.407 ns               ;
; N/A                                     ; 24.58 MHz ( period = 40.680 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 12.423 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[22]                    ; MuxALUSrcB:MuxALUSrcB|out[22]                         ; clock      ; clock    ; None                       ; None                       ; 0.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]                             ; MuxALUSrcB:MuxALUSrcB|out[18]                         ; clock      ; clock    ; None                       ; None                       ; 0.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; MuxALUSrcB:MuxALUSrcB|out[25]                         ; clock      ; clock    ; None                       ; None                       ; 0.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; MuxALUSrcB:MuxALUSrcB|out[24]                         ; clock      ; clock    ; None                       ; None                       ; 0.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; MuxALUSrcB:MuxALUSrcB|out[19]                         ; clock      ; clock    ; None                       ; None                       ; 0.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; MuxALUSrcB:MuxALUSrcB|out[28]                         ; clock      ; clock    ; None                       ; None                       ; 1.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; MuxALUSrcB:MuxALUSrcB|out[26]                         ; clock      ; clock    ; None                       ; None                       ; 1.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; MuxALUSrcB:MuxALUSrcB|out[23]                         ; clock      ; clock    ; None                       ; None                       ; 1.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[1]                     ; MuxALUSrcB:MuxALUSrcB|out[1]                          ; clock      ; clock    ; None                       ; None                       ; 1.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[25]                    ; MuxALUSrcB:MuxALUSrcB|out[25]                         ; clock      ; clock    ; None                       ; None                       ; 1.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[7]          ; MuxALUSrcB:MuxALUSrcB|out[7]                          ; clock      ; clock    ; None                       ; None                       ; 1.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[1]                              ; MuxALUSrcB:MuxALUSrcB|out[1]                          ; clock      ; clock    ; None                       ; None                       ; 1.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[23]                    ; MuxALUSrcB:MuxALUSrcB|out[23]                         ; clock      ; clock    ; None                       ; None                       ; 1.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                             ; MuxALUSrcB:MuxALUSrcB|out[22]                         ; clock      ; clock    ; None                       ; None                       ; 1.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[26]                    ; MuxALUSrcB:MuxALUSrcB|out[26]                         ; clock      ; clock    ; None                       ; None                       ; 1.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[31]                    ; MuxALUSrcB:MuxALUSrcB|out[31]                         ; clock      ; clock    ; None                       ; None                       ; 1.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[13]         ; MuxALUSrcB:MuxALUSrcB|out[13]                         ; clock      ; clock    ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[24]                    ; MuxALUSrcB:MuxALUSrcB|out[24]                         ; clock      ; clock    ; None                       ; None                       ; 1.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]                              ; MuxALUSrcB:MuxALUSrcB|out[2]                          ; clock      ; clock    ; None                       ; None                       ; 1.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[7]          ; MuxALUSrcB:MuxALUSrcB|out[9]                          ; clock      ; clock    ; None                       ; None                       ; 1.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[9]          ; MuxALUSrcB:MuxALUSrcB|out[9]                          ; clock      ; clock    ; None                       ; None                       ; 1.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                             ; MuxALUSrcB:MuxALUSrcB|out[21]                         ; clock      ; clock    ; None                       ; None                       ; 1.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[18]                    ; MuxALUSrcB:MuxALUSrcB|out[18]                         ; clock      ; clock    ; None                       ; None                       ; 1.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; MuxALUSrcB:MuxALUSrcB|out[31]                         ; clock      ; clock    ; None                       ; None                       ; 1.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[19]                    ; MuxALUSrcB:MuxALUSrcB|out[19]                         ; clock      ; clock    ; None                       ; None                       ; 1.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[2]                     ; MuxALUSrcB:MuxALUSrcB|out[2]                          ; clock      ; clock    ; None                       ; None                       ; 1.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[6]                     ; MuxALUSrcB:MuxALUSrcB|out[6]                          ; clock      ; clock    ; None                       ; None                       ; 1.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[21]                    ; MuxALUSrcB:MuxALUSrcB|out[21]                         ; clock      ; clock    ; None                       ; None                       ; 1.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[28]                    ; MuxALUSrcB:MuxALUSrcB|out[28]                         ; clock      ; clock    ; None                       ; None                       ; 1.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[6]          ; MuxALUSrcB:MuxALUSrcB|out[6]                          ; clock      ; clock    ; None                       ; None                       ; 1.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[11]         ; MuxALUSrcB:MuxALUSrcB|out[13]                         ; clock      ; clock    ; None                       ; None                       ; 1.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[7]                     ; MuxALUSrcB:MuxALUSrcB|out[7]                          ; clock      ; clock    ; None                       ; None                       ; 1.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[11]         ; MuxALUSrcB:MuxALUSrcB|out[11]                         ; clock      ; clock    ; None                       ; None                       ; 1.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srl                   ; ControlUnit:ControlUnit|nextstate.SrlOp_5084          ; clock      ; clock    ; None                       ; None                       ; 0.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlOp                 ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_5045    ; clock      ; clock    ; None                       ; None                       ; 0.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[10]         ; MuxALUSrcB:MuxALUSrcB|out[12]                         ; clock      ; clock    ; None                       ; None                       ; 1.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInPC_5722      ; clock      ; clock    ; None                       ; None                       ; 0.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]                             ; MuxALUSrcB:MuxALUSrcB|out[17]                         ; clock      ; clock    ; None                       ; None                       ; 1.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LGet2_4179          ; clock      ; clock    ; None                       ; None                       ; 1.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[9]                     ; MuxALUSrcB:MuxALUSrcB|out[9]                          ; clock      ; clock    ; None                       ; None                       ; 1.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[12]         ; MuxALUSrcB:MuxALUSrcB|out[14]                         ; clock      ; clock    ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[2]                     ; LoadBox:LoadBox|out[2]                                ; clock      ; clock    ; None                       ; None                       ; 0.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[8]          ; MuxALUSrcB:MuxALUSrcB|out[8]                          ; clock      ; clock    ; None                       ; None                       ; 1.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravOp                ; ControlUnit:ControlUnit|nextstate.SravWriteReg_5164   ; clock      ; clock    ; None                       ; None                       ; 0.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp                 ; ControlUnit:ControlUnit|nextstate.SraWriteReg_5361    ; clock      ; clock    ; None                       ; None                       ; 0.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[6]          ; MuxALUSrcB:MuxALUSrcB|out[8]                          ; clock      ; clock    ; None                       ; None                       ; 1.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Mult_4101           ; clock      ; clock    ; None                       ; None                       ; 1.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead           ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_5884   ; clock      ; clock    ; None                       ; None                       ; 0.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; MuxALUSrcB:MuxALUSrcB|out[27]                         ; clock      ; clock    ; None                       ; None                       ; 1.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData             ; ControlUnit:ControlUnit|nextstate.StoreData2_3820     ; clock      ; clock    ; None                       ; None                       ; 0.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WaitMemRead_6159    ; clock      ; clock    ; None                       ; None                       ; 0.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bgt                   ; ControlUnit:ControlUnit|nextstate.BgtCompare_4692     ; clock      ; clock    ; None                       ; None                       ; 0.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[11]                    ; MuxALUSrcB:MuxALUSrcB|out[11]                         ; clock      ; clock    ; None                       ; None                       ; 2.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[14]         ; MuxALUSrcB:MuxALUSrcB|out[14]                         ; clock      ; clock    ; None                       ; None                       ; 2.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Store                 ; ControlUnit:ControlUnit|nextstate.StoreGet_4021       ; clock      ; clock    ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lw                    ; ControlUnit:ControlUnit|nextstate.LGet_4536           ; clock      ; clock    ; None                       ; None                       ; 1.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet2                 ; ControlUnit:ControlUnit|nextstate.LGet3_4140          ; clock      ; clock    ; None                       ; None                       ; 1.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[17]                    ; MuxALUSrcB:MuxALUSrcB|out[17]                         ; clock      ; clock    ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Inc                   ; ControlUnit:ControlUnit|nextstate.IncWait_3703        ; clock      ; clock    ; None                       ; None                       ; 1.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srav                  ; ControlUnit:ControlUnit|nextstate.SravOp_5203         ; clock      ; clock    ; None                       ; None                       ; 1.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[12]         ; MuxALUSrcB:MuxALUSrcB|out[12]                         ; clock      ; clock    ; None                       ; None                       ; 2.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.IncOp                 ; ControlUnit:ControlUnit|nextstate.IncWrite_3586       ; clock      ; clock    ; None                       ; None                       ; 0.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.IncGetData            ; ControlUnit:ControlUnit|nextstate.IncOp_3625          ; clock      ; clock    ; None                       ; None                       ; 1.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; MuxALUSrcA:MuxALUSrcA|out[31]                         ; clock      ; clock    ; None                       ; None                       ; 0.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[8]                     ; MuxALUSrcB:MuxALUSrcB|out[8]                          ; clock      ; clock    ; None                       ; None                       ; 2.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; MuxALUSrcA:MuxALUSrcA|out[29]                         ; clock      ; clock    ; None                       ; None                       ; 0.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.IncWait               ; ControlUnit:ControlUnit|nextstate.IncGetData_3664     ; clock      ; clock    ; None                       ; None                       ; 1.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addiu                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5923 ; clock      ; clock    ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Beq                   ; ControlUnit:ControlUnit|nextstate.BeqCompare_4848     ; clock      ; clock    ; None                       ; None                       ; 1.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll                   ; ControlUnit:ControlUnit|nextstate.SllOp_5283          ; clock      ; clock    ; None                       ; None                       ; 1.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                             ; MuxALUSrcA:MuxALUSrcA|out[0]                          ; clock      ; clock    ; None                       ; None                       ; 1.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp                 ; ControlUnit:ControlUnit|nextstate.SllWriteReg_5560    ; clock      ; clock    ; None                       ; None                       ; 1.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[8]                             ; MuxALUSrcA:MuxALUSrcA|out[8]                          ; clock      ; clock    ; None                       ; None                       ; 1.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[12]                    ; MuxALUSrcB:MuxALUSrcB|out[12]                         ; clock      ; clock    ; None                       ; None                       ; 2.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]                             ; MuxALUSrcB:MuxALUSrcB|out[16]                         ; clock      ; clock    ; None                       ; None                       ; 2.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[27]                    ; MuxALUSrcB:MuxALUSrcB|out[27]                         ; clock      ; clock    ; None                       ; None                       ; 2.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[12]                             ; MuxALUSrcB:MuxALUSrcB|out[12]                         ; clock      ; clock    ; None                       ; None                       ; 2.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[8]          ; MuxALUSrcB:MuxALUSrcB|out[10]                         ; clock      ; clock    ; None                       ; None                       ; 2.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[10]         ; MuxALUSrcB:MuxALUSrcB|out[10]                         ; clock      ; clock    ; None                       ; None                       ; 2.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra                   ; ControlUnit:ControlUnit|nextstate.SraOp_5400          ; clock      ; clock    ; None                       ; None                       ; 1.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; MuxALUSrcA:MuxALUSrcA|out[27]                         ; clock      ; clock    ; None                       ; None                       ; 1.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[15]         ; MuxALUSrcB:MuxALUSrcB|out[17]                         ; clock      ; clock    ; None                       ; None                       ; 2.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; MuxALUSrcA:MuxALUSrcA|out[24]                         ; clock      ; clock    ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp                ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_5480   ; clock      ; clock    ; None                       ; None                       ; 1.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[29]                    ; MuxALUSrcB:MuxALUSrcB|out[29]                         ; clock      ; clock    ; None                       ; None                       ; 2.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]                              ; MuxALUSrcB:MuxALUSrcB|out[9]                          ; clock      ; clock    ; None                       ; None                       ; 2.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[0]                     ; MuxALUSrcB:MuxALUSrcB|out[0]                          ; clock      ; clock    ; None                       ; None                       ; 2.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[13]         ; MuxALUSrcB:MuxALUSrcB|out[15]                         ; clock      ; clock    ; None                       ; None                       ; 2.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxALUSrcA:MuxALUSrcA|out[31]                         ; clock      ; clock    ; None                       ; None                       ; 1.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; MuxALUSrcA:MuxALUSrcA|out[23]                         ; clock      ; clock    ; None                       ; None                       ; 1.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[30]                    ; MuxALUSrcB:MuxALUSrcB|out[30]                         ; clock      ; clock    ; None                       ; None                       ; 2.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[14]         ; MuxALUSrcB:MuxALUSrcB|out[16]                         ; clock      ; clock    ; None                       ; None                       ; 2.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; MuxALUSrcA:MuxALUSrcA|out[30]                         ; clock      ; clock    ; None                       ; None                       ; 1.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Slt_5006            ; clock      ; clock    ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_6040     ; clock      ; clock    ; None                       ; None                       ; 1.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv                  ; ControlUnit:ControlUnit|nextstate.SllvOp_5322         ; clock      ; clock    ; None                       ; None                       ; 1.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[10]                    ; MuxALUSrcB:MuxALUSrcB|out[10]                         ; clock      ; clock    ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[31]                    ; LoadBox:LoadBox|out[31]                               ; clock      ; clock    ; None                       ; None                       ; 1.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[13]                    ; MuxALUSrcB:MuxALUSrcB|out[13]                         ; clock      ; clock    ; None                       ; None                       ; 2.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[10]                            ; MuxALUSrcA:MuxALUSrcA|out[10]                         ; clock      ; clock    ; None                       ; None                       ; 1.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                             ; MuxALUSrcA:MuxALUSrcA|out[4]                          ; clock      ; clock    ; None                       ; None                       ; 1.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[16]                    ; MuxALUSrcB:MuxALUSrcB|out[16]                         ; clock      ; clock    ; None                       ; None                       ; 2.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; MuxALUSrcA:MuxALUSrcA|out[2]                          ; clock      ; clock    ; None                       ; None                       ; 1.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                             ; MuxALUSrcB:MuxALUSrcB|out[20]                         ; clock      ; clock    ; None                       ; None                       ; 2.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[15]         ; MuxALUSrcB:MuxALUSrcB|out[15]                         ; clock      ; clock    ; None                       ; None                       ; 2.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; MuxALUSrcA:MuxALUSrcA|out[21]                         ; clock      ; clock    ; None                       ; None                       ; 1.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[3]                     ; LoadBox:LoadBox|out[3]                                ; clock      ; clock    ; None                       ; None                       ; 1.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[27]                    ; LoadBox:LoadBox|out[27]                               ; clock      ; clock    ; None                       ; None                       ; 1.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; MuxALUSrcA:MuxALUSrcA|out[20]                         ; clock      ; clock    ; None                       ; None                       ; 1.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[5]                     ; MuxALUSrcB:MuxALUSrcB|out[5]                          ; clock      ; clock    ; None                       ; None                       ; 2.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; MuxALUSrcB:MuxALUSrcB|out[30]                         ; clock      ; clock    ; None                       ; None                       ; 2.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset                 ; ControlUnit:ControlUnit|nextstate.Start_6198          ; clock      ; clock    ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]                              ; MuxALUSrcB:MuxALUSrcB|out[7]                          ; clock      ; clock    ; None                       ; None                       ; 2.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Bne_4809            ; clock      ; clock    ; None                       ; None                       ; 1.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[11]                             ; MuxALUSrcB:MuxALUSrcB|out[11]                         ; clock      ; clock    ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[9]          ; MuxALUSrcB:MuxALUSrcB|out[11]                         ; clock      ; clock    ; None                       ; None                       ; 2.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sllv_5521           ; clock      ; clock    ; None                       ; None                       ; 1.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[3]                     ; MuxALUSrcB:MuxALUSrcB|out[3]                          ; clock      ; clock    ; None                       ; None                       ; 2.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srav_5244           ; clock      ; clock    ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5923 ; clock      ; clock    ; None                       ; None                       ; 2.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; MuxALUSrcA:MuxALUSrcA|out[15]                         ; clock      ; clock    ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[28]                    ; LoadBox:LoadBox|out[28]                               ; clock      ; clock    ; None                       ; None                       ; 1.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sra_5441            ; clock      ; clock    ; None                       ; None                       ; 1.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Break_5763          ; clock      ; clock    ; None                       ; None                       ; 1.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Mfhi                  ; ControlUnit:ControlUnit|nextstate.Wait_6001           ; clock      ; clock    ; None                       ; None                       ; 1.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; MuxALUSrcA:MuxALUSrcA|out[28]                         ; clock      ; clock    ; None                       ; None                       ; 1.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bne                   ; ControlUnit:ControlUnit|nextstate.BneCompare_4770     ; clock      ; clock    ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.Lui2_4335           ; clock      ; clock    ; None                       ; None                       ; 2.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2          ; ControlUnit:ControlUnit|nextstate.Decode_6120         ; clock      ; clock    ; None                       ; None                       ; 2.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; MuxALUSrcA:MuxALUSrcA|out[26]                         ; clock      ; clock    ; None                       ; None                       ; 1.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[5]                     ; LoadBox:LoadBox|out[5]                                ; clock      ; clock    ; None                       ; None                       ; 2.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[6]                     ; LoadBox:LoadBox|out[6]                                ; clock      ; clock    ; None                       ; None                       ; 2.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreGet              ; ControlUnit:ControlUnit|nextstate.StoreData_3982      ; clock      ; clock    ; None                       ; None                       ; 2.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[16]                            ; MuxALUSrcA:MuxALUSrcA|out[16]                         ; clock      ; clock    ; None                       ; None                       ; 1.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]                             ; MuxALUSrcB:MuxALUSrcB|out[10]                         ; clock      ; clock    ; None                       ; None                       ; 3.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait                  ; ControlUnit:ControlUnit|nextstate.Start_6198          ; clock      ; clock    ; None                       ; None                       ; 1.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; MuxALUSrcB:MuxALUSrcB|out[29]                         ; clock      ; clock    ; None                       ; None                       ; 3.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[11]                             ; MuxALUSrcA:MuxALUSrcA|out[11]                         ; clock      ; clock    ; None                       ; None                       ; 1.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[5]                              ; MuxALUSrcB:MuxALUSrcB|out[5]                          ; clock      ; clock    ; None                       ; None                       ; 3.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[18]                            ; MuxALUSrcA:MuxALUSrcA|out[18]                         ; clock      ; clock    ; None                       ; None                       ; 1.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Add_6081            ; clock      ; clock    ; None                       ; None                       ; 1.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]                              ; MuxALUSrcA:MuxALUSrcA|out[8]                          ; clock      ; clock    ; None                       ; None                       ; 1.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; MuxALUSrcA:MuxALUSrcA|out[25]                         ; clock      ; clock    ; None                       ; None                       ; 1.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; MuxALUSrcB:MuxALUSrcB|out[4]                          ; clock      ; clock    ; None                       ; None                       ; 3.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; MuxALUSrcA:MuxALUSrcA|out[21]                         ; clock      ; clock    ; None                       ; None                       ; 1.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[6]                              ; MuxALUSrcB:MuxALUSrcB|out[6]                          ; clock      ; clock    ; None                       ; None                       ; 3.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; MuxALUSrcB:MuxALUSrcB|out[7]                          ; clock      ; clock    ; None                       ; None                       ; 3.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[8]                              ; MuxALUSrcB:MuxALUSrcB|out[8]                          ; clock      ; clock    ; None                       ; None                       ; 3.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; MuxALUSrcB:MuxALUSrcB|out[0]                          ; clock      ; clock    ; None                       ; None                       ; 3.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srav_5244           ; clock      ; clock    ; None                       ; None                       ; 1.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Break_5763          ; clock      ; clock    ; None                       ; None                       ; 1.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; MuxALUSrcA:MuxALUSrcA|out[11]                         ; clock      ; clock    ; None                       ; None                       ; 2.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[3]                             ; MuxALUSrcA:MuxALUSrcA|out[3]                          ; clock      ; clock    ; None                       ; None                       ; 2.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]                              ; MuxALUSrcA:MuxALUSrcA|out[7]                          ; clock      ; clock    ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[20]                    ; MuxALUSrcB:MuxALUSrcB|out[20]                         ; clock      ; clock    ; None                       ; None                       ; 3.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[31]                    ; MuxALUSrcA:MuxALUSrcA|out[31]                         ; clock      ; clock    ; None                       ; None                       ; 2.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Mflo                  ; ControlUnit:ControlUnit|nextstate.Wait_6001           ; clock      ; clock    ; None                       ; None                       ; 2.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[8]                     ; LoadBox:LoadBox|out[8]                                ; clock      ; clock    ; None                       ; None                       ; 2.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; MuxALUSrcA:MuxALUSrcA|out[5]                          ; clock      ; clock    ; None                       ; None                       ; 2.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; MuxALUSrcA:MuxALUSrcA|out[19]                         ; clock      ; clock    ; None                       ; None                       ; 2.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[16]                    ; LoadBox:LoadBox|out[16]                               ; clock      ; clock    ; None                       ; None                       ; 2.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]                              ; MuxALUSrcB:MuxALUSrcB|out[0]                          ; clock      ; clock    ; None                       ; None                       ; 3.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[6]                             ; MuxALUSrcA:MuxALUSrcA|out[6]                          ; clock      ; clock    ; None                       ; None                       ; 2.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_6040     ; clock      ; clock    ; None                       ; None                       ; 2.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jal                   ; ControlUnit:ControlUnit|nextstate.WriteJal_4218       ; clock      ; clock    ; None                       ; None                       ; 1.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[8]                     ; MuxALUSrcA:MuxALUSrcA|out[8]                          ; clock      ; clock    ; None                       ; None                       ; 2.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[1]                     ; MuxALUSrcA:MuxALUSrcA|out[1]                          ; clock      ; clock    ; None                       ; None                       ; 2.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sllv_5521           ; clock      ; clock    ; None                       ; None                       ; 1.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[14]                    ; LoadBox:LoadBox|out[14]                               ; clock      ; clock    ; None                       ; None                       ; 2.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[10]                    ; MuxALUSrcA:MuxALUSrcA|out[10]                         ; clock      ; clock    ; None                       ; None                       ; 2.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sra_5441            ; clock      ; clock    ; None                       ; None                       ; 1.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[29]                    ; LoadBox:LoadBox|out[29]                               ; clock      ; clock    ; None                       ; None                       ; 2.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Mult                  ; ControlUnit:ControlUnit|nextstate.Wait_6001           ; clock      ; clock    ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Srav_5244           ; clock      ; clock    ; None                       ; None                       ; 1.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[24]                    ; LoadBox:LoadBox|out[24]                               ; clock      ; clock    ; None                       ; None                       ; 2.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Mult                  ; ControlUnit:ControlUnit|nextstate.Mult_4101           ; clock      ; clock    ; None                       ; None                       ; 2.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[21]                    ; LoadBox:LoadBox|out[21]                               ; clock      ; clock    ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[1]                     ; LoadBox:LoadBox|out[1]                                ; clock      ; clock    ; None                       ; None                       ; 2.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; MuxALUSrcA:MuxALUSrcA|out[22]                         ; clock      ; clock    ; None                       ; None                       ; 2.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Jal_4257            ; clock      ; clock    ; None                       ; None                       ; 2.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Break_5763          ; clock      ; clock    ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sllv_5521           ; clock      ; clock    ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[20]                    ; LoadBox:LoadBox|out[20]                               ; clock      ; clock    ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sub_5804            ; clock      ; clock    ; None                       ; None                       ; 2.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sub_5804            ; clock      ; clock    ; None                       ; None                       ; 2.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[13]                    ; LoadBox:LoadBox|out[13]                               ; clock      ; clock    ; None                       ; None                       ; 2.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                              ; MuxALUSrcA:MuxALUSrcA|out[9]                          ; clock      ; clock    ; None                       ; None                       ; 2.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Mult_4101           ; clock      ; clock    ; None                       ; None                       ; 2.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Slt_5006            ; clock      ; clock    ; None                       ; None                       ; 2.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteJal              ; ControlUnit:ControlUnit|nextstate.Jump_4296           ; clock      ; clock    ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srl_5125            ; clock      ; clock    ; None                       ; None                       ; 2.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jr                    ; ControlUnit:ControlUnit|nextstate.Wait_6001           ; clock      ; clock    ; None                       ; None                       ; 2.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[24]                    ; MuxALUSrcA:MuxALUSrcA|out[24]                         ; clock      ; clock    ; None                       ; None                       ; 2.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Jal_4257            ; clock      ; clock    ; None                       ; None                       ; 2.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Addiu_4926          ; clock      ; clock    ; None                       ; None                       ; 2.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Add_6081            ; clock      ; clock    ; None                       ; None                       ; 2.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[13]                             ; MuxALUSrcB:MuxALUSrcB|out[13]                         ; clock      ; clock    ; None                       ; None                       ; 3.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[1]                             ; MuxALUSrcA:MuxALUSrcA|out[1]                          ; clock      ; clock    ; None                       ; None                       ; 2.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[30]                    ; LoadBox:LoadBox|out[30]                               ; clock      ; clock    ; None                       ; None                       ; 2.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.OverflowExc_4965    ; clock      ; clock    ; None                       ; None                       ; 2.538 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To             ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+----------------+------------+
; N/A                                     ; None                                                ; 31.071 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 30.426 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 30.271 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 30.079 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 30.062 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 29.798 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 29.776 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 29.626 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 29.485 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 29.457 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 29.434 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 29.339 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[14] ; clock      ;
; N/A                                     ; None                                                ; 29.316 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 29.262 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 29.153 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 29.070 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 28.986 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 28.976 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 28.840 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 28.789 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 28.784 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 28.677 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 28.657 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 28.562 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 28.557 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 28.539 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[14] ; clock      ;
; N/A                                     ; None                                                ; 28.516 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 28.503 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 28.476 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 28.465 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 28.416 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 28.347 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[14] ; clock      ;
; N/A                                     ; None                                                ; 28.324 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 28.307 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 28.190 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 28.186 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 28.184 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 28.137 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 28.109 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 28.066 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[14] ; clock      ;
; N/A                                     ; None                                                ; 28.043 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 28.032 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 28.017 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 27.994 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 27.953 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 27.917 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 27.879 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 27.871 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 27.836 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 27.810 ns  ; ControlUnit:ControlUnit|ALUOp[0] ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 27.765 ns  ; ControlUnit:ControlUnit|ALUOp[2] ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 27.757 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 27.754 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[16] ; clock      ;
; N/A                                     ; None                                                ; 27.753 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[14] ; clock      ;
; N/A                                     ; None                                                ; 27.752 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 27.730 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 27.727 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 27.713 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 27.705 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[18] ; clock      ;
; N/A                                     ; None                                                ; 27.668 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 27.658 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 27.634 ns  ; ControlUnit:ControlUnit|ALUOp[1] ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 27.616 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 27.567 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 27.565 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 27.557 ns  ; MuxALUSrcA:MuxALUSrcA|out[4]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 27.553 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 27.515 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[19] ; clock      ;
; N/A                                     ; None                                                ; 27.507 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 27.464 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 27.424 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 27.400 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 27.382 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 27.337 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 27.315 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 27.308 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 27.284 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 27.267 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 27.234 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 27.224 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 27.217 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 27.191 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 27.165 ns  ; ControlUnit:ControlUnit|ALUOp[0] ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 27.145 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 27.143 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 27.120 ns  ; ControlUnit:ControlUnit|ALUOp[2] ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 27.107 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 27.100 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 27.082 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 27.063 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 27.034 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 27.025 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 27.013 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 26.989 ns  ; ControlUnit:ControlUnit|ALUOp[1] ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 26.971 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 26.954 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[16] ; clock      ;
; N/A                                     ; None                                                ; 26.948 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 26.945 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[14] ; clock      ;
; N/A                                     ; None                                                ; 26.944 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.922 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 26.922 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 26.912 ns  ; MuxALUSrcA:MuxALUSrcA|out[4]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 26.905 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[18] ; clock      ;
; N/A                                     ; None                                                ; 26.870 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.864 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 26.830 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 26.830 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[14] ; clock      ;
; N/A                                     ; None                                                ; 26.827 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.814 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 26.807 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 26.801 ns  ; ControlUnit:ControlUnit|ALUOp[0] ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.762 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[16] ; clock      ;
; N/A                                     ; None                                                ; 26.756 ns  ; ControlUnit:ControlUnit|ALUOp[2] ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.744 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 26.743 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.721 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 26.718 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.715 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[19] ; clock      ;
; N/A                                     ; None                                                ; 26.713 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[18] ; clock      ;
; N/A                                     ; None                                                ; 26.674 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 26.658 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 26.649 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.625 ns  ; ControlUnit:ControlUnit|ALUOp[1] ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.592 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 26.584 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 26.558 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.551 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 26.548 ns  ; MuxALUSrcA:MuxALUSrcA|out[4]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.545 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 26.541 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 26.523 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[19] ; clock      ;
; N/A                                     ; None                                                ; 26.515 ns  ; ControlUnit:ControlUnit|ALUOp[0] ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 26.495 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 26.481 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[16] ; clock      ;
; N/A                                     ; None                                                ; 26.477 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 26.470 ns  ; ControlUnit:ControlUnit|ALUOp[2] ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 26.457 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 26.445 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[15] ; clock      ;
; N/A                                     ; None                                                ; 26.432 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 26.432 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[18] ; clock      ;
; N/A                                     ; None                                                ; 26.431 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 26.424 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 26.410 ns  ; MuxALUSrcA:MuxALUSrcA|out[7]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 26.397 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[13] ; clock      ;
; N/A                                     ; None                                                ; 26.377 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[14] ; clock      ;
; N/A                                     ; None                                                ; 26.363 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 26.354 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 26.339 ns  ; ControlUnit:ControlUnit|ALUOp[1] ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 26.339 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 26.272 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 26.265 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 26.262 ns  ; MuxALUSrcA:MuxALUSrcA|out[4]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 26.242 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[19] ; clock      ;
; N/A                                     ; None                                                ; 26.232 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 26.222 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 26.221 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[14] ; clock      ;
; N/A                                     ; None                                                ; 26.198 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 26.196 ns  ; ControlUnit:ControlUnit|ALUOp[0] ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 26.191 ns  ; MuxALUSrcB:MuxALUSrcB|out[12]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 26.168 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[16] ; clock      ;
; N/A                                     ; None                                                ; 26.163 ns  ; MuxALUSrcB:MuxALUSrcB|out[15]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 26.163 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 26.151 ns  ; ControlUnit:ControlUnit|ALUOp[2] ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 26.147 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[14] ; clock      ;
; N/A                                     ; None                                                ; 26.138 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 26.124 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 26.119 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[18] ; clock      ;
; N/A                                     ; None                                                ; 26.113 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 26.104 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[14] ; clock      ;
; N/A                                     ; None                                                ; 26.088 ns  ; MuxALUSrcB:MuxALUSrcB|out[14]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 26.081 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 26.078 ns  ; ControlUnit:ControlUnit|ALUOp[0] ; MuxIordOut[14] ; clock      ;
; N/A                                     ; None                                                ; 26.076 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 26.055 ns  ; ControlUnit:ControlUnit|ALUOp[0] ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 26.048 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 26.044 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 26.033 ns  ; ControlUnit:ControlUnit|ALUOp[2] ; MuxIordOut[14] ; clock      ;
; N/A                                     ; None                                                ; 26.029 ns  ; MuxALUSrcB:MuxALUSrcB|out[13]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 26.029 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[11] ; clock      ;
; N/A                                     ; None                                                ; 26.024 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 26.022 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 26.020 ns  ; ControlUnit:ControlUnit|ALUOp[1] ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 26.020 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[14] ; clock      ;
; N/A                                     ; None                                                ; 26.010 ns  ; ControlUnit:ControlUnit|ALUOp[2] ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 25.997 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 25.995 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[14] ; clock      ;
; N/A                                     ; None                                                ; 25.972 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 25.970 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[10] ; clock      ;
; N/A                                     ; None                                                ; 25.953 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 25.951 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 25.943 ns  ; MuxALUSrcA:MuxALUSrcA|out[4]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 25.929 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[19] ; clock      ;
; N/A                                     ; None                                                ; 25.926 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[14] ; clock      ;
; N/A                                     ; None                                                ; 25.913 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 25.907 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 25.903 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 25.902 ns  ; ControlUnit:ControlUnit|ALUOp[1] ; MuxIordOut[14] ; clock      ;
; N/A                                     ; None                                                ; 25.900 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 25.879 ns  ; ControlUnit:ControlUnit|ALUOp[1] ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 25.874 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[17] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;                ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+----------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 18 01:37:29 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|MuxWriteMemControl" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSave_3943" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.IncWrite_3586" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSaveb_3902" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSaveh_3861" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.OverflowExc_4965" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUOp[2]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUOp[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUOp[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Inc_3742" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.IncWait_3703" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreGet_4021" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet_4536" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[2]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[3]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[4]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[4]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[6]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[6]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.IncOp_3625" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_5722" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5923" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_6040" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_6001" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jal_4257" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_5962" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_6081" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jump_4296" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_6198" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_5642" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_5683" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_5884" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[7]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[7]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreData2_3820" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcA[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcA[2]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcA[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcB[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcB[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcB[2]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addiu_4926" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Store_4060" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui_4374" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lw_4575" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_5845" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_5763" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_5804" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srav_5244" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_5322" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravOp_5203" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_5521" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_6120" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_5480" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravWriteReg_5164" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_5601" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srl_5125" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_5441" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BgtCompare_4692" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BleCompare_4614" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BneCompare_4770" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BeqCompare_4848" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[30]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[31]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.IncGetData_3664" is a latch
    Warning: Node "ControlUnit:ControlUnit|MemDataReg" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Ble_4653" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Beq_4887" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bne_4809" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bgt_4731" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slti_3781" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slt_5006" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[31]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[29]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[28]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_6159" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreData_3982" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet3_4140" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteJal_4218" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[29]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[28]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[27]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[26]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[22]" is a latch
    Warning: Node "LoadBox:LoadBox|out[1]" is a latch
    Warning: Node "LoadBox:LoadBox|out[2]" is a latch
    Warning: Node "LoadBox:LoadBox|out[3]" is a latch
    Warning: Node "LoadBox:LoadBox|out[4]" is a latch
    Warning: Node "LoadBox:LoadBox|out[5]" is a latch
    Warning: Node "LoadBox:LoadBox|out[6]" is a latch
    Warning: Node "LoadBox:LoadBox|out[7]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[2]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[4]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[5]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[3]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mult_4101" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mflo_3506" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mfhi_3547" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[16]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[16]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[20]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[22]" is a latch
    Warning: Node "LoadBox:LoadBox|out[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[26]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[24]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[25]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[23]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[21]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet2_4179" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui2_4335" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveb_4415" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSave_4497" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveh_4456" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_5361" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_5560" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlWriteReg_5045" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[15]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[14]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[19]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[15]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[14]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[12]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[13]" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_5400" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_5283" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlOp_5084" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[12]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[13]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[10]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[10]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[8]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[9]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[9]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[8]" is a latch
    Warning: Node "LoadBox:LoadBox|out[16]" is a latch
    Warning: Node "LoadBox:LoadBox|out[17]" is a latch
    Warning: Node "LoadBox:LoadBox|out[18]" is a latch
    Warning: Node "LoadBox:LoadBox|out[19]" is a latch
    Warning: Node "LoadBox:LoadBox|out[20]" is a latch
    Warning: Node "LoadBox:LoadBox|out[21]" is a latch
    Warning: Node "LoadBox:LoadBox|out[22]" is a latch
    Warning: Node "LoadBox:LoadBox|out[23]" is a latch
    Warning: Node "LoadBox:LoadBox|out[30]" is a latch
    Warning: Node "LoadBox:LoadBox|out[31]" is a latch
    Warning: Node "LoadBox:LoadBox|out[29]" is a latch
    Warning: Node "LoadBox:LoadBox|out[28]" is a latch
    Warning: Node "LoadBox:LoadBox|out[24]" is a latch
    Warning: Node "LoadBox:LoadBox|out[25]" is a latch
    Warning: Node "LoadBox:LoadBox|out[26]" is a latch
    Warning: Node "LoadBox:LoadBox|out[27]" is a latch
    Warning: Node "LoadBox:LoadBox|out[15]" is a latch
    Warning: Node "LoadBox:LoadBox|out[14]" is a latch
    Warning: Node "LoadBox:LoadBox|out[12]" is a latch
    Warning: Node "LoadBox:LoadBox|out[13]" is a latch
    Warning: Node "LoadBox:LoadBox|out[8]" is a latch
    Warning: Node "LoadBox:LoadBox|out[9]" is a latch
    Warning: Node "LoadBox:LoadBox|out[10]" is a latch
    Warning: Node "LoadBox:LoadBox|out[11]" is a latch
Warning: Found combinational loop of 2 nodes
    Warning: Node "ControlUnit:ControlUnit|contador[0]~0"
    Warning: Node "ControlUnit:ControlUnit|Selector47~0"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 73 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ControlUnit:ControlUnit|IsControl[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|IsControl[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[3]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[5]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[4]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[2]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcB[2]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcB[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcA[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcA[2]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcA[1]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~5" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector78~6" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector13~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector13~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector13~2" as buffer
    Info: Detected gated clock "LoadBox:LoadBox|Mux24~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector47~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr46" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Mult" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal19~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteJal" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector78~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr10~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|always1~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr7~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~4" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector78~2" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.LGet3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector78~4" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal17~0" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected gated clock "MuxALUSrcA:MuxALUSrcA|Mux32~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector151~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.BneCompare~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector134~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.BneCompare~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr8~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector13~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector53~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector78~5" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector78~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector78~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector134~1" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.StoreData2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~1" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jump" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jal" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Wait" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteInReg" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteInRegAddi" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteInPC" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.IncOp" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr53" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.OverflowExc" as buffer
Info: Clock "clock" has Internal fmax of 23.7 MHz between source register "MuxALUSrcA:MuxALUSrcA|out[0]" and destination register "Registrador:PC|Saida[15]" (period= 42.194 ns)
    Info: + Longest register to register delay is 13.152 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y14_N18; Fanout = 5; REG Node = 'MuxALUSrcA:MuxALUSrcA|out[0]'
        Info: 2: + IC(0.326 ns) + CELL(0.302 ns) = 0.628 ns; Loc. = LCCOMB_X21_Y14_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[0]~0'
        Info: 3: + IC(0.331 ns) + CELL(0.302 ns) = 1.261 ns; Loc. = LCCOMB_X21_Y14_N22; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[4]~32'
        Info: 4: + IC(0.415 ns) + CELL(0.206 ns) = 1.882 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~6'
        Info: 5: + IC(0.872 ns) + CELL(0.306 ns) = 3.060 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[5]~8'
        Info: 6: + IC(0.290 ns) + CELL(0.071 ns) = 3.421 ns; Loc. = LCCOMB_X22_Y13_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[7]~9'
        Info: 7: + IC(0.773 ns) + CELL(0.071 ns) = 4.265 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~10'
        Info: 8: + IC(0.308 ns) + CELL(0.071 ns) = 4.644 ns; Loc. = LCCOMB_X18_Y13_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~11'
        Info: 9: + IC(0.300 ns) + CELL(0.071 ns) = 5.015 ns; Loc. = LCCOMB_X18_Y13_N24; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[13]~12'
        Info: 10: + IC(0.747 ns) + CELL(0.071 ns) = 5.833 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[15]~13'
        Info: 11: + IC(0.431 ns) + CELL(0.071 ns) = 6.335 ns; Loc. = LCCOMB_X17_Y12_N20; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~11'
        Info: 12: + IC(0.766 ns) + CELL(0.071 ns) = 7.172 ns; Loc. = LCCOMB_X18_Y10_N10; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~4'
        Info: 13: + IC(0.267 ns) + CELL(0.071 ns) = 7.510 ns; Loc. = LCCOMB_X18_Y10_N14; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~5'
        Info: 14: + IC(0.408 ns) + CELL(0.071 ns) = 7.989 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~6'
        Info: 15: + IC(1.148 ns) + CELL(0.071 ns) = 9.208 ns; Loc. = LCCOMB_X21_Y12_N26; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~14'
        Info: 16: + IC(0.270 ns) + CELL(0.071 ns) = 9.549 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~7'
        Info: 17: + IC(0.284 ns) + CELL(0.206 ns) = 10.039 ns; Loc. = LCCOMB_X21_Y12_N0; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~8'
        Info: 18: + IC(0.402 ns) + CELL(0.071 ns) = 10.512 ns; Loc. = LCCOMB_X22_Y12_N10; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector81~0'
        Info: 19: + IC(0.279 ns) + CELL(0.071 ns) = 10.862 ns; Loc. = LCCOMB_X22_Y12_N12; Fanout = 32; COMB Node = 'ControlUnit:ControlUnit|Selector81~1'
        Info: 20: + IC(1.290 ns) + CELL(1.000 ns) = 13.152 ns; Loc. = LCFF_X17_Y10_N17; Fanout = 3; REG Node = 'Registrador:PC|Saida[15]'
        Info: Total cell delay = 3.245 ns ( 24.67 % )
        Info: Total interconnect delay = 9.907 ns ( 75.33 % )
    Info: - Smallest clock skew is -7.824 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.286 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 26; CLK Node = 'clock'
            Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1457; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.872 ns) + CELL(0.828 ns) = 3.286 ns; Loc. = LCFF_X17_Y10_N17; Fanout = 3; REG Node = 'Registrador:PC|Saida[15]'
            Info: Total cell delay = 1.955 ns ( 59.49 % )
            Info: Total interconnect delay = 1.331 ns ( 40.51 % )
        Info: - Longest clock path from clock "clock" to source register is 11.110 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 26; CLK Node = 'clock'
            Info: 2: + IC(1.520 ns) + CELL(0.955 ns) = 3.602 ns; Loc. = LCFF_X6_Y11_N27; Fanout = 23; REG Node = 'Instr_Reg:InstructionRegister|Instr31_26[2]'
            Info: 3: + IC(0.422 ns) + CELL(0.490 ns) = 4.514 ns; Loc. = LCCOMB_X6_Y11_N10; Fanout = 7; COMB Node = 'ControlUnit:ControlUnit|Equal17~0'
            Info: 4: + IC(1.172 ns) + CELL(0.302 ns) = 5.988 ns; Loc. = LCCOMB_X9_Y15_N4; Fanout = 5; COMB Node = 'ControlUnit:ControlUnit|Selector151~0'
            Info: 5: + IC(0.307 ns) + CELL(0.071 ns) = 6.366 ns; Loc. = LCCOMB_X9_Y15_N18; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|ALUSrcA[0]'
            Info: 6: + IC(0.788 ns) + CELL(0.306 ns) = 7.460 ns; Loc. = LCCOMB_X14_Y15_N12; Fanout = 1; COMB Node = 'MuxALUSrcA:MuxALUSrcA|Mux32~0'
            Info: 7: + IC(2.376 ns) + CELL(0.000 ns) = 9.836 ns; Loc. = CLKCTRL_G14; Fanout = 32; COMB Node = 'MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl'
            Info: 8: + IC(1.203 ns) + CELL(0.071 ns) = 11.110 ns; Loc. = LCCOMB_X21_Y14_N18; Fanout = 5; REG Node = 'MuxALUSrcA:MuxALUSrcA|out[0]'
            Info: Total cell delay = 3.322 ns ( 29.90 % )
            Info: Total interconnect delay = 7.788 ns ( 70.10 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.121 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:MemDataReg|Saida[22]" and destination pin or register "MuxALUSrcB:MuxALUSrcB|out[22]" for clock "clock" (Hold time is 7.96 ns)
    Info: + Largest clock skew is 9.040 ns
        Info: + Longest clock path from clock "clock" to destination register is 12.323 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 26; CLK Node = 'clock'
            Info: 2: + IC(1.520 ns) + CELL(0.955 ns) = 3.602 ns; Loc. = LCFF_X6_Y11_N27; Fanout = 23; REG Node = 'Instr_Reg:InstructionRegister|Instr31_26[2]'
            Info: 3: + IC(0.422 ns) + CELL(0.490 ns) = 4.514 ns; Loc. = LCCOMB_X6_Y11_N10; Fanout = 7; COMB Node = 'ControlUnit:ControlUnit|Equal17~0'
            Info: 4: + IC(1.172 ns) + CELL(0.302 ns) = 5.988 ns; Loc. = LCCOMB_X9_Y15_N4; Fanout = 5; COMB Node = 'ControlUnit:ControlUnit|Selector151~0'
            Info: 5: + IC(0.854 ns) + CELL(0.364 ns) = 7.206 ns; Loc. = LCCOMB_X10_Y14_N20; Fanout = 47; REG Node = 'ControlUnit:ControlUnit|ALUSrcB[0]'
            Info: 6: + IC(1.190 ns) + CELL(0.306 ns) = 8.702 ns; Loc. = LCCOMB_X15_Y12_N20; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 7: + IC(2.372 ns) + CELL(0.000 ns) = 11.074 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 8: + IC(1.178 ns) + CELL(0.071 ns) = 12.323 ns; Loc. = LCCOMB_X14_Y10_N20; Fanout = 4; REG Node = 'MuxALUSrcB:MuxALUSrcB|out[22]'
            Info: Total cell delay = 3.615 ns ( 29.34 % )
            Info: Total interconnect delay = 8.708 ns ( 70.66 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.283 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 26; CLK Node = 'clock'
            Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1457; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.869 ns) + CELL(0.828 ns) = 3.283 ns; Loc. = LCFF_X14_Y10_N17; Fanout = 5; REG Node = 'Registrador:MemDataReg|Saida[22]'
            Info: Total cell delay = 1.955 ns ( 59.55 % )
            Info: Total interconnect delay = 1.328 ns ( 40.45 % )
    Info: - Micro clock to output delay of source is 0.127 ns
    Info: - Shortest register to register delay is 0.953 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y10_N17; Fanout = 5; REG Node = 'Registrador:MemDataReg|Saida[22]'
        Info: 2: + IC(0.300 ns) + CELL(0.071 ns) = 0.371 ns; Loc. = LCCOMB_X14_Y10_N22; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux22~1'
        Info: 3: + IC(0.280 ns) + CELL(0.302 ns) = 0.953 ns; Loc. = LCCOMB_X14_Y10_N20; Fanout = 4; REG Node = 'MuxALUSrcB:MuxALUSrcB|out[22]'
        Info: Total cell delay = 0.373 ns ( 39.14 % )
        Info: Total interconnect delay = 0.580 ns ( 60.86 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tco from clock "clock" to destination pin "MuxIordOut[29]" through register "MuxALUSrcB:MuxALUSrcB|out[0]" is 31.071 ns
    Info: + Longest clock path from clock "clock" to source register is 12.349 ns
        Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 26; CLK Node = 'clock'
        Info: 2: + IC(1.520 ns) + CELL(0.955 ns) = 3.602 ns; Loc. = LCFF_X6_Y11_N27; Fanout = 23; REG Node = 'Instr_Reg:InstructionRegister|Instr31_26[2]'
        Info: 3: + IC(0.422 ns) + CELL(0.490 ns) = 4.514 ns; Loc. = LCCOMB_X6_Y11_N10; Fanout = 7; COMB Node = 'ControlUnit:ControlUnit|Equal17~0'
        Info: 4: + IC(1.172 ns) + CELL(0.302 ns) = 5.988 ns; Loc. = LCCOMB_X9_Y15_N4; Fanout = 5; COMB Node = 'ControlUnit:ControlUnit|Selector151~0'
        Info: 5: + IC(0.854 ns) + CELL(0.364 ns) = 7.206 ns; Loc. = LCCOMB_X10_Y14_N20; Fanout = 47; REG Node = 'ControlUnit:ControlUnit|ALUSrcB[0]'
        Info: 6: + IC(1.190 ns) + CELL(0.306 ns) = 8.702 ns; Loc. = LCCOMB_X15_Y12_N20; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 7: + IC(2.372 ns) + CELL(0.000 ns) = 11.074 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 8: + IC(1.204 ns) + CELL(0.071 ns) = 12.349 ns; Loc. = LCCOMB_X5_Y11_N30; Fanout = 4; REG Node = 'MuxALUSrcB:MuxALUSrcB|out[0]'
        Info: Total cell delay = 3.615 ns ( 29.27 % )
        Info: Total interconnect delay = 8.734 ns ( 70.73 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 18.722 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y11_N30; Fanout = 4; REG Node = 'MuxALUSrcB:MuxALUSrcB|out[0]'
        Info: 2: + IC(2.249 ns) + CELL(0.306 ns) = 2.555 ns; Loc. = LCCOMB_X21_Y14_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[0]~1'
        Info: 3: + IC(0.514 ns) + CELL(0.071 ns) = 3.140 ns; Loc. = LCCOMB_X21_Y14_N22; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[4]~32'
        Info: 4: + IC(0.415 ns) + CELL(0.206 ns) = 3.761 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~6'
        Info: 5: + IC(0.872 ns) + CELL(0.306 ns) = 4.939 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[5]~8'
        Info: 6: + IC(0.290 ns) + CELL(0.071 ns) = 5.300 ns; Loc. = LCCOMB_X22_Y13_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[7]~9'
        Info: 7: + IC(0.773 ns) + CELL(0.071 ns) = 6.144 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~10'
        Info: 8: + IC(0.308 ns) + CELL(0.071 ns) = 6.523 ns; Loc. = LCCOMB_X18_Y13_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~11'
        Info: 9: + IC(0.300 ns) + CELL(0.071 ns) = 6.894 ns; Loc. = LCCOMB_X18_Y13_N24; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[13]~12'
        Info: 10: + IC(0.747 ns) + CELL(0.071 ns) = 7.712 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[15]~13'
        Info: 11: + IC(0.300 ns) + CELL(0.071 ns) = 8.083 ns; Loc. = LCCOMB_X18_Y12_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~14'
        Info: 12: + IC(0.303 ns) + CELL(0.071 ns) = 8.457 ns; Loc. = LCCOMB_X18_Y12_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~15'
        Info: 13: + IC(0.411 ns) + CELL(0.071 ns) = 8.939 ns; Loc. = LCCOMB_X19_Y12_N4; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[21]~16'
        Info: 14: + IC(0.295 ns) + CELL(0.071 ns) = 9.305 ns; Loc. = LCCOMB_X19_Y12_N24; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[23]~17'
        Info: 15: + IC(0.756 ns) + CELL(0.071 ns) = 10.132 ns; Loc. = LCCOMB_X22_Y12_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~18'
        Info: 16: + IC(0.322 ns) + CELL(0.071 ns) = 10.525 ns; Loc. = LCCOMB_X22_Y12_N20; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[27]~19'
        Info: 17: + IC(0.810 ns) + CELL(0.206 ns) = 11.541 ns; Loc. = LCCOMB_X21_Y11_N18; Fanout = 1; COMB Node = 'Ula32:ULA|Mux2~1DUPLICATE'
        Info: 18: + IC(0.330 ns) + CELL(0.364 ns) = 12.235 ns; Loc. = LCCOMB_X21_Y11_N30; Fanout = 1; COMB Node = 'MuxPCSource:MuxPCSource|Mux29~0'
        Info: 19: + IC(0.351 ns) + CELL(0.507 ns) = 13.093 ns; Loc. = LCCOMB_X21_Y11_N22; Fanout = 1; COMB Node = 'MuxIord:MuxIord|Mux29~0'
        Info: 20: + IC(3.216 ns) + CELL(2.413 ns) = 18.722 ns; Loc. = PIN_B23; Fanout = 0; PIN Node = 'MuxIordOut[29]'
        Info: Total cell delay = 5.160 ns ( 27.56 % )
        Info: Total interconnect delay = 13.562 ns ( 72.44 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 190 warnings
    Info: Peak virtual memory: 256 megabytes
    Info: Processing ended: Sat May 18 01:37:30 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


