// Seed: 1751360704
module module_0 (
    output tri0 id_0,
    input  wor  id_1,
    input  tri0 id_2,
    input  wire id_3
);
  assign id_0 = id_1;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input tri id_2,
    output wand id_3,
    input wire id_4,
    input uwire id_5,
    input uwire id_6,
    input uwire id_7,
    output supply0 id_8,
    input tri id_9,
    input uwire id_10,
    input wor id_11
    , id_26,
    input tri id_12
    , id_27,
    input supply1 id_13,
    output wor id_14#(1, 1),
    input supply0 id_15,
    output supply1 id_16,
    input wand id_17,
    input supply1 id_18,
    input supply0 id_19,
    output supply1 id_20,
    output tri id_21,
    input wor id_22,
    input tri1 id_23,
    output tri id_24
);
  assign id_26 = id_13;
  id_28(
      .id_0(id_9),
      .id_1(id_1),
      .id_2(id_27),
      .id_3(id_11),
      .id_4(~1'b0),
      .id_5(),
      .id_6(1),
      .id_7((1)),
      .id_8(),
      .id_9(1)
  ); module_0(
      id_8, id_26, id_26, id_1
  );
endmodule
