0.6
2018.2
Jun 14 2018
20:41:02
U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/Datapath_Simulations/imports/Assignment2.srcs/B_input_logic_sim/new/B_input_logic_tb.vhd,1552555850,vhdl,,,,b_input_logic_tb,,,,,,,,
U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/Datapath_Simulations/imports/Assignment2.srcs/register_file_sim/new/registerfile_tb.vhd,1553868126,vhdl,,,,registerfile_tb,,,,,,,,
U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sources_1/imports/sources_1/imports/new/16_bit_reg.vhd,1552039982,vhdl,,,,reg16,,,,,,,,
U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sources_1/imports/sources_1/imports/new/mux2_16bit.vhd,1552044304,vhdl,,,,mux2_16bit,,,,,,,,
U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sources_1/imports/sources_1/imports/new/mux8_16bit.vhd,1552045291,vhdl,,,,mux8_16bit,,,,,,,,
U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sources_1/imports/sources_1/imports/new/register_file.vhd,1553868283,vhdl,,,,register_file,,,,,,,,
U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sources_1/imports/sources_1/new/B_input_logic.vhd,1551094991,vhdl,,,,b_input_logic,,,,,,,,
U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sources_1/imports/sources_1/new/mux2_1bit.vhd,1551962516,vhdl,,,,mux2_1bit,,,,,,,,
U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sources_1/new/decoder_4to16.vhd,1553862457,vhdl,,,,decoder_4to16,,,,,,,,
