/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

//[File]            : conn_mcu_bus_cr.h
//[Revision time]   : Thu Nov 11 16:11:23 2021
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2021 Mediatek Incorportion. All rights reserved.

#ifndef __CONN_MCU_BUS_CR_REGS_H__
#define __CONN_MCU_BUS_CR_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     CONN_MCU_BUS_CR CR Definitions                     
//
//****************************************************************************

#define CONN_MCU_BUS_CR_BASE                                   0x830C0000

#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR                     (CONN_MCU_BUS_CR_BASE + 0x114) // 0114
#define CONN_MCU_BUS_CR_AP2WF_REMAP_0_ADDR                     (CONN_MCU_BUS_CR_BASE + 0x011C) // 011C
#define CONN_MCU_BUS_CR_AP2WF_REMAP_1_ADDR                     (CONN_MCU_BUS_CR_BASE + 0x0120) // 0120
#define CONN_MCU_BUS_CR_AP2WF_REMAP_2_ADDR                     (CONN_MCU_BUS_CR_BASE + 0x0124) // 0124
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_0_ADDR                 (CONN_MCU_BUS_CR_BASE + 0x0128) // 0128
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_1_ADDR                 (CONN_MCU_BUS_CR_BASE + 0x012C) // 012C
#define CONN_MCU_BUS_CR_AP2WF_REMAP_3_ADDR                     (CONN_MCU_BUS_CR_BASE + 0x0134) // 0134
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_0_ADDR               (CONN_MCU_BUS_CR_BASE + 0x01B0) // 01B0
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_1_ADDR               (CONN_MCU_BUS_CR_BASE + 0x01B4) // 01B4
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_2_ADDR               (CONN_MCU_BUS_CR_BASE + 0x01B8) // 01B8
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_3_ADDR               (CONN_MCU_BUS_CR_BASE + 0x01BC) // 01BC
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_4_ADDR               (CONN_MCU_BUS_CR_BASE + 0x01C0) // 01C0
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_5_ADDR               (CONN_MCU_BUS_CR_BASE + 0x01C4) // 01C4
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_6_ADDR               (CONN_MCU_BUS_CR_BASE + 0x01C8) // 01C8
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR                       (CONN_MCU_BUS_CR_BASE + 0x01d4) // 01D4
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_ADDR                       (CONN_MCU_BUS_CR_BASE + 0x01d8) // 01D8
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_ADDR                (CONN_MCU_BUS_CR_BASE + 0x01dc) // 01DC
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_RD_FAKE_ADDR            (CONN_MCU_BUS_CR_BASE + 0x01e0) // 01E0
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_WR_FAKE_ADDR            (CONN_MCU_BUS_CR_BASE + 0x01e4) // 01E4
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_RD_REC_ADDR             (CONN_MCU_BUS_CR_BASE + 0x01e8) // 01E8
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_WR_REC_ADDR             (CONN_MCU_BUS_CR_BASE + 0x01ec) // 01EC
#define CONN_MCU_BUS_CR_WM_0_PROT_EN_ADDR                      (CONN_MCU_BUS_CR_BASE + 0x0C00) // 0C00
#define CONN_MCU_BUS_CR_WM_0_PROT_IRQ_CLEAR_ADDR               (CONN_MCU_BUS_CR_BASE + 0x0C04) // 0C04
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_ADDR                 (CONN_MCU_BUS_CR_BASE + 0x0C08) // 0C08
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_0_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C0C) // 0C0C
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_0_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C10) // 0C10
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_1_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C14) // 0C14
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_1_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C18) // 0C18
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_2_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C1C) // 0C1C
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_2_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C20) // 0C20
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_3_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C24) // 0C24
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_3_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C28) // 0C28
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_4_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C2C) // 0C2C
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_4_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C30) // 0C30
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_5_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C34) // 0C34
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_5_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C38) // 0C38
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_6_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C3C) // 0C3C
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_6_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C40) // 0C40
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_7_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C44) // 0C44
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_7_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C48) // 0C48
#define CONN_MCU_BUS_CR_WM_0_PROT_ADDR_FETCH_CLR_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0C4C) // 0C4C
#define CONN_MCU_BUS_CR_WM_0_PROT_IRQ_ADDR_FETCH_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0C50) // 0C50
#define CONN_MCU_BUS_CR_WM_1_PROT_EN_ADDR                      (CONN_MCU_BUS_CR_BASE + 0x0C60) // 0C60
#define CONN_MCU_BUS_CR_WM_1_PROT_IRQ_CLEAR_ADDR               (CONN_MCU_BUS_CR_BASE + 0x0C64) // 0C64
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_ADDR                 (CONN_MCU_BUS_CR_BASE + 0x0C68) // 0C68
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_0_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C6C) // 0C6C
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_0_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C70) // 0C70
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_1_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C74) // 0C74
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_1_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C78) // 0C78
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_2_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C7C) // 0C7C
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_2_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C80) // 0C80
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_3_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C84) // 0C84
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_3_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C88) // 0C88
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_4_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C8C) // 0C8C
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_4_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C90) // 0C90
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_5_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C94) // 0C94
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_5_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C98) // 0C98
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_6_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C9C) // 0C9C
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_6_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0Ca0) // 0CA0
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_7_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0Ca4) // 0CA4
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_7_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0Ca8) // 0CA8
#define CONN_MCU_BUS_CR_WM_1_PROT_ADDR_FETCH_CLR_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0CaC) // 0CAC
#define CONN_MCU_BUS_CR_WM_1_PROT_IRQ_ADDR_FETCH_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0Cb0) // 0CB0
#define CONN_MCU_BUS_CR_WA_0_PROT_EN_ADDR                      (CONN_MCU_BUS_CR_BASE + 0x0Cc0) // 0CC0
#define CONN_MCU_BUS_CR_WA_0_PROT_IRQ_CLEAR_ADDR               (CONN_MCU_BUS_CR_BASE + 0x0Cc4) // 0CC4
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_ADDR                 (CONN_MCU_BUS_CR_BASE + 0x0Cc8) // 0CC8
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_0_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0CcC) // 0CCC
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_0_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0Cd0) // 0CD0
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_1_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0Cd4) // 0CD4
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_1_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0Cd8) // 0CD8
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_2_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0CdC) // 0CDC
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_2_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0Ce0) // 0CE0
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_3_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0Ce4) // 0CE4
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_3_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0Ce8) // 0CE8
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_4_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0CeC) // 0CEC
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_4_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0Cf0) // 0CF0
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_5_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0Cf4) // 0CF4
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_5_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0Cf8) // 0CF8
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_6_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0CfC) // 0CFC
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_6_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d00) // 0D00
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_7_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0d04) // 0D04
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_7_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d08) // 0D08
#define CONN_MCU_BUS_CR_WA_0_PROT_ADDR_FETCH_CLR_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0d0C) // 0D0C
#define CONN_MCU_BUS_CR_WA_0_PROT_IRQ_ADDR_FETCH_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0d10) // 0D10
#define CONN_MCU_BUS_CR_WA_1_PROT_EN_ADDR                      (CONN_MCU_BUS_CR_BASE + 0x0d20) // 0D20
#define CONN_MCU_BUS_CR_WA_1_PROT_IRQ_CLEAR_ADDR               (CONN_MCU_BUS_CR_BASE + 0x0d24) // 0D24
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_ADDR                 (CONN_MCU_BUS_CR_BASE + 0x0d28) // 0D28
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_0_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0d2C) // 0D2C
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_0_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d30) // 0D30
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_1_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0d34) // 0D34
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_1_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d38) // 0D38
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_2_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0d3C) // 0D3C
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_2_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d40) // 0D40
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_3_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0d44) // 0D44
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_3_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d48) // 0D48
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_4_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0d4C) // 0D4C
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_4_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d50) // 0D50
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_5_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0d54) // 0D54
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_5_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d58) // 0D58
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_6_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0d5C) // 0D5C
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_6_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d60) // 0D60
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_7_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0d64) // 0D64
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_7_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d68) // 0D68
#define CONN_MCU_BUS_CR_WA_1_PROT_ADDR_FETCH_CLR_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0d6C) // 0D6C
#define CONN_MCU_BUS_CR_WA_1_PROT_IRQ_ADDR_FETCH_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0d70) // 0D70
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_EN_ADDR                   (CONN_MCU_BUS_CR_BASE + 0x0d80) // 0D80
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_IRQ_CLR_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d84) // 0D84
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d88) // 0D88
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_0_ADDR         (CONN_MCU_BUS_CR_BASE + 0x0d8C) // 0D8C
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_0_ADDR           (CONN_MCU_BUS_CR_BASE + 0x0d90) // 0D90
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_1_ADDR         (CONN_MCU_BUS_CR_BASE + 0x0d94) // 0D94
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_1_ADDR           (CONN_MCU_BUS_CR_BASE + 0x0d98) // 0D98
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_2_ADDR         (CONN_MCU_BUS_CR_BASE + 0x0d9C) // 0D9C
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_2_ADDR           (CONN_MCU_BUS_CR_BASE + 0x0da0) // 0DA0
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_3_ADDR         (CONN_MCU_BUS_CR_BASE + 0x0da4) // 0DA4
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_3_ADDR           (CONN_MCU_BUS_CR_BASE + 0x0da8) // 0DA8
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_ADDR_FETCH_CLR_ADDR       (CONN_MCU_BUS_CR_BASE + 0x0daC) // 0DAC
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_IRQ_ADDR_FETCH_ADDR       (CONN_MCU_BUS_CR_BASE + 0x0db0) // 0DB0
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_EN_ADDR                   (CONN_MCU_BUS_CR_BASE + 0x0dc0) // 0DC0
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_IRQ_CLR_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0dc4) // 0DC4
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0dc8) // 0DC8
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_0_ADDR         (CONN_MCU_BUS_CR_BASE + 0x0dcC) // 0DCC
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_0_ADDR           (CONN_MCU_BUS_CR_BASE + 0x0dd0) // 0DD0
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_1_ADDR         (CONN_MCU_BUS_CR_BASE + 0x0dd4) // 0DD4
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_1_ADDR           (CONN_MCU_BUS_CR_BASE + 0x0dd8) // 0DD8
#define CONN_MCU_BUS_CR_MDBT_1_PROT_START_ADDR_2_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0ddC) // 0DDC
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_2_ADDR           (CONN_MCU_BUS_CR_BASE + 0x0de0) // 0DE0
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_3_ADDR         (CONN_MCU_BUS_CR_BASE + 0x0de4) // 0DE4
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_3_ADDR           (CONN_MCU_BUS_CR_BASE + 0x0de8) // 0DE8
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_ADDR_FETCH_CLR_ADDR       (CONN_MCU_BUS_CR_BASE + 0x0deC) // 0DEC
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_IRQ_ADDR_FETCH_ADDR       (CONN_MCU_BUS_CR_BASE + 0x0df0) // 0DF0
#define CONN_MCU_BUS_CR_R_MCU_BUS_PROT_CG_EN_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0e00) // 0E00
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_ADDR              (CONN_MCU_BUS_CR_BASE + 0x1000) // 1000
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_ADDR_ADDR              (CONN_MCU_BUS_CR_BASE + 0x1004) // 1004
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_ID_ADDR                (CONN_MCU_BUS_CR_BASE + 0x1008) // 1008
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_LYR_ADDR               (CONN_MCU_BUS_CR_BASE + 0x100C) // 100C
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_ADDR              (CONN_MCU_BUS_CR_BASE + 0x1010) // 1010
#define CONN_MCU_BUS_CR_MON_FLG_SEL_ADDR                       (CONN_MCU_BUS_CR_BASE + 0x1100) // 1100
#define CONN_MCU_BUS_CR_MON_FLG_OUT_ADDR                       (CONN_MCU_BUS_CR_BASE + 0x1104) // 1104
#define CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR                        (CONN_MCU_BUS_CR_BASE + 0x1200) // 1200
#define CONN_MCU_BUS_CR_DCM_STATUS_0_ADDR                      (CONN_MCU_BUS_CR_BASE + 0x1204) // 1204
#define CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_0_ADDR                (CONN_MCU_BUS_CR_BASE + 0x1300) // 1300
#define CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_1_ADDR                (CONN_MCU_BUS_CR_BASE + 0x1304) // 1304
#define CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_ADDR                (CONN_MCU_BUS_CR_BASE + 0x1308) // 1308
#define CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_1_ADDR                (CONN_MCU_BUS_CR_BASE + 0x130C) // 130C
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_ADDR                (CONN_MCU_BUS_CR_BASE + 0x1310) // 1310
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_ADDR                (CONN_MCU_BUS_CR_BASE + 0x1314) // 1314
#define CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_ADDR                   (CONN_MCU_BUS_CR_BASE + 0x1318) // 1318
#define CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_ADDR                   (CONN_MCU_BUS_CR_BASE + 0x131C) // 131C
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_ADDR                    (CONN_MCU_BUS_CR_BASE + 0x1320) // 1320
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_0_ADDR                   (CONN_MCU_BUS_CR_BASE + 0x1400) // 1400
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_1_ADDR                   (CONN_MCU_BUS_CR_BASE + 0x1404) // 1404




/* =====================================================================================

  ---WF2AP_REMAP_0 (0x830C0000 + 0x114)---

    R_CONN_INFRA_START_ADDRESS_IN_AP[7..0] - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    R_CONN_INFRA_START_ADDRESS_IN_WF[23..16] - (RW)  xxx 
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_R_CONN_INFRA_START_ADDRESS_IN_WF_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_R_CONN_INFRA_START_ADDRESS_IN_WF_MASK 0x00FF0000                // R_CONN_INFRA_START_ADDRESS_IN_WF[23..16]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_R_CONN_INFRA_START_ADDRESS_IN_WF_SHFT 16
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_R_CONN_INFRA_START_ADDRESS_IN_AP_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_R_CONN_INFRA_START_ADDRESS_IN_AP_MASK 0x000000FF                // R_CONN_INFRA_START_ADDRESS_IN_AP[7..0]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_R_CONN_INFRA_START_ADDRESS_IN_AP_SHFT 0

/* =====================================================================================

  ---AP2WF_REMAP_0 (0x830C0000 + 0x011C)---

    R_AP2WF_PRIVAT_REMAPPING_0_START_ADDRESS[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_0_R_AP2WF_PRIVAT_REMAPPING_0_START_ADDRESS_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_0_R_AP2WF_PRIVAT_REMAPPING_0_START_ADDRESS_MASK 0xFFFFFFFF                // R_AP2WF_PRIVAT_REMAPPING_0_START_ADDRESS[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_0_R_AP2WF_PRIVAT_REMAPPING_0_START_ADDRESS_SHFT 0

/* =====================================================================================

  ---AP2WF_REMAP_1 (0x830C0000 + 0x0120)---

    R_AP2WF_PUBLIC_REMAPPING_0_START_ADDRESS[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_1_R_AP2WF_PUBLIC_REMAPPING_0_START_ADDRESS_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_1_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_1_R_AP2WF_PUBLIC_REMAPPING_0_START_ADDRESS_MASK 0xFFFFFFFF                // R_AP2WF_PUBLIC_REMAPPING_0_START_ADDRESS[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_1_R_AP2WF_PUBLIC_REMAPPING_0_START_ADDRESS_SHFT 0

/* =====================================================================================

  ---AP2WF_REMAP_2 (0x830C0000 + 0x0124)---

    R_AP2WF_PUBLIC_REMAPPING_1_START_ADDRESS[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_2_R_AP2WF_PUBLIC_REMAPPING_1_START_ADDRESS_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_2_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_2_R_AP2WF_PUBLIC_REMAPPING_1_START_ADDRESS_MASK 0xFFFFFFFF                // R_AP2WF_PUBLIC_REMAPPING_1_START_ADDRESS[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_2_R_AP2WF_PUBLIC_REMAPPING_1_START_ADDRESS_SHFT 0

/* =====================================================================================

  ---AP2WF_REMAP_SEG_0 (0x830C0000 + 0x0128)---

    R_AP2WF_REMAPPING_SEGMENT_0[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_0_R_AP2WF_REMAPPING_SEGMENT_0_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_0_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_0_R_AP2WF_REMAPPING_SEGMENT_0_MASK 0xFFFFFFFF                // R_AP2WF_REMAPPING_SEGMENT_0[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_0_R_AP2WF_REMAPPING_SEGMENT_0_SHFT 0

/* =====================================================================================

  ---AP2WF_REMAP_SEG_1 (0x830C0000 + 0x012C)---

    R_AP2WF_REMAPPING_SEGMENT_1[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_1_R_AP2WF_REMAPPING_SEGMENT_1_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_1_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_1_R_AP2WF_REMAPPING_SEGMENT_1_MASK 0xFFFFFFFF                // R_AP2WF_REMAPPING_SEGMENT_1[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_1_R_AP2WF_REMAPPING_SEGMENT_1_SHFT 0

/* =====================================================================================

  ---AP2WF_REMAP_3 (0x830C0000 + 0x0134)---

    R_AP2WF_WF_START_ADDRESS[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_3_R_AP2WF_WF_START_ADDRESS_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_3_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_3_R_AP2WF_WF_START_ADDRESS_MASK 0xFFFFFFFF                // R_AP2WF_WF_START_ADDRESS[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_3_R_AP2WF_WF_START_ADDRESS_SHFT 0

/* =====================================================================================

  ---LEGACY_REMAP_CTRL_0 (0x830C0000 + 0x01B0)---

    R_CONNAC_LEGACY_AP2WF_ADDR_MAP0[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_0_R_CONNAC_LEGACY_AP2WF_ADDR_MAP0_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_0_R_CONNAC_LEGACY_AP2WF_ADDR_MAP0_MASK 0x000FFFFF                // R_CONNAC_LEGACY_AP2WF_ADDR_MAP0[19..0]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_0_R_CONNAC_LEGACY_AP2WF_ADDR_MAP0_SHFT 0

/* =====================================================================================

  ---LEGACY_REMAP_CTRL_1 (0x830C0000 + 0x01B4)---

    R_CONNAC_LEGACY_AP2WF_ADDR_MAP1[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_1_R_CONNAC_LEGACY_AP2WF_ADDR_MAP1_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_1_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_1_R_CONNAC_LEGACY_AP2WF_ADDR_MAP1_MASK 0x000FFFFF                // R_CONNAC_LEGACY_AP2WF_ADDR_MAP1[19..0]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_1_R_CONNAC_LEGACY_AP2WF_ADDR_MAP1_SHFT 0

/* =====================================================================================

  ---LEGACY_REMAP_CTRL_2 (0x830C0000 + 0x01B8)---

    R_CONNAC_LEGACY_AP2WF_ADDR_MAP2[15..0] - (RW)  xxx 
    R_CONNAC_LEGACY_AP2WF_ADDR_MAP3[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_2_R_CONNAC_LEGACY_AP2WF_ADDR_MAP3_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_2_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_2_R_CONNAC_LEGACY_AP2WF_ADDR_MAP3_MASK 0xFFFF0000                // R_CONNAC_LEGACY_AP2WF_ADDR_MAP3[31..16]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_2_R_CONNAC_LEGACY_AP2WF_ADDR_MAP3_SHFT 16
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_2_R_CONNAC_LEGACY_AP2WF_ADDR_MAP2_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_2_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_2_R_CONNAC_LEGACY_AP2WF_ADDR_MAP2_MASK 0x0000FFFF                // R_CONNAC_LEGACY_AP2WF_ADDR_MAP2[15..0]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_2_R_CONNAC_LEGACY_AP2WF_ADDR_MAP2_SHFT 0

/* =====================================================================================

  ---LEGACY_REMAP_CTRL_3 (0x830C0000 + 0x01BC)---

    R_CONNAC_LEGACY_AP2WF_ADDR_MAP4[15..0] - (RW)  xxx 
    R_CONNAC_LEGACY_AP2WF_ADDR_MAP5[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_3_R_CONNAC_LEGACY_AP2WF_ADDR_MAP5_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_3_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_3_R_CONNAC_LEGACY_AP2WF_ADDR_MAP5_MASK 0xFFFF0000                // R_CONNAC_LEGACY_AP2WF_ADDR_MAP5[31..16]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_3_R_CONNAC_LEGACY_AP2WF_ADDR_MAP5_SHFT 16
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_3_R_CONNAC_LEGACY_AP2WF_ADDR_MAP4_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_3_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_3_R_CONNAC_LEGACY_AP2WF_ADDR_MAP4_MASK 0x0000FFFF                // R_CONNAC_LEGACY_AP2WF_ADDR_MAP4[15..0]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_3_R_CONNAC_LEGACY_AP2WF_ADDR_MAP4_SHFT 0

/* =====================================================================================

  ---LEGACY_REMAP_CTRL_4 (0x830C0000 + 0x01C0)---

    R_CONNAC_LEGACY_AP2WF_ADDR_MAP6[15..0] - (RW)  xxx 
    R_CONNAC_LEGACY_AP2WF_ADDR_MAP7[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_4_R_CONNAC_LEGACY_AP2WF_ADDR_MAP7_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_4_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_4_R_CONNAC_LEGACY_AP2WF_ADDR_MAP7_MASK 0xFFFF0000                // R_CONNAC_LEGACY_AP2WF_ADDR_MAP7[31..16]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_4_R_CONNAC_LEGACY_AP2WF_ADDR_MAP7_SHFT 16
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_4_R_CONNAC_LEGACY_AP2WF_ADDR_MAP6_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_4_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_4_R_CONNAC_LEGACY_AP2WF_ADDR_MAP6_MASK 0x0000FFFF                // R_CONNAC_LEGACY_AP2WF_ADDR_MAP6[15..0]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_4_R_CONNAC_LEGACY_AP2WF_ADDR_MAP6_SHFT 0

/* =====================================================================================

  ---LEGACY_REMAP_CTRL_5 (0x830C0000 + 0x01C4)---

    R_CONNAC_LEGACY_AP2WF_ADDR_MAP8[15..0] - (RW)  xxx 
    R_CONNAC_LEGACY_AP2WF_ADDR_MAP9[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_5_R_CONNAC_LEGACY_AP2WF_ADDR_MAP9_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_5_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_5_R_CONNAC_LEGACY_AP2WF_ADDR_MAP9_MASK 0xFFFF0000                // R_CONNAC_LEGACY_AP2WF_ADDR_MAP9[31..16]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_5_R_CONNAC_LEGACY_AP2WF_ADDR_MAP9_SHFT 16
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_5_R_CONNAC_LEGACY_AP2WF_ADDR_MAP8_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_5_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_5_R_CONNAC_LEGACY_AP2WF_ADDR_MAP8_MASK 0x0000FFFF                // R_CONNAC_LEGACY_AP2WF_ADDR_MAP8[15..0]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_5_R_CONNAC_LEGACY_AP2WF_ADDR_MAP8_SHFT 0

/* =====================================================================================

  ---LEGACY_REMAP_CTRL_6 (0x830C0000 + 0x01C8)---

    RESERVED0[0]                 - (RO) Reserved bits
    R_CONNAC_LEGACY_AP2WF_MAPPER_ENABLE[1] - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_6_R_CONNAC_LEGACY_AP2WF_MAPPER_ENABLE_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_6_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_6_R_CONNAC_LEGACY_AP2WF_MAPPER_ENABLE_MASK 0x00000002                // R_CONNAC_LEGACY_AP2WF_MAPPER_ENABLE[1]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_6_R_CONNAC_LEGACY_AP2WF_MAPPER_ENABLE_SHFT 1

/* =====================================================================================

  ---AXI_ULTRA_0 (0x830C0000 + 0x01d4)---

    WF_AXIDMA_M0_ARULTRA[1..0]   - (RW)  xxx 
    WF_AXIDMA_M0_AWULTRA[3..2]   - (RW)  xxx 
    WF_AXIDMA_M1_ARULTRA[5..4]   - (RW)  xxx 
    WF_AXIDMA_M1_AWULTRA[7..6]   - (RW)  xxx 
    WA_CPU_WRAPPER_M0_ARULTRA[9..8] - (RW)  xxx 
    WA_CPU_WRAPPER_M0_AWULTRA[11..10] - (RW)  xxx 
    WM_CPU_WRAPPER_M0_ARULTRA[13..12] - (RW)  xxx 
    WM_CPU_WRAPPER_M0_AWULTRA[15..14] - (RW)  xxx 
    WA_CPU_WRAPPER_M1_ARULTRA[17..16] - (RW)  xxx 
    WA_CPU_WRAPPER_M1_AWULTRA[19..18] - (RW)  xxx 
    WM_CPU_WRAPPER_M1_ARULTRA[21..20] - (RW)  xxx 
    WM_CPU_WRAPPER_M1_AWULTRA[23..22] - (RW)  xxx 
    WF_HIF_WFDMA0_M0_ARULTRA[25..24] - (RW)  xxx 
    WF_HIF_WFDMA0_M0_AWULTRA[27..26] - (RW)  xxx 
    WF_HIF_WFDMA1_M0_ARULTRA[29..28] - (RW)  xxx 
    WF_HIF_WFDMA1_M0_AWULTRA[31..30] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA1_M0_AWULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA1_M0_AWULTRA_MASK 0xC0000000                // WF_HIF_WFDMA1_M0_AWULTRA[31..30]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA1_M0_AWULTRA_SHFT 30
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA1_M0_ARULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA1_M0_ARULTRA_MASK 0x30000000                // WF_HIF_WFDMA1_M0_ARULTRA[29..28]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA1_M0_ARULTRA_SHFT 28
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA0_M0_AWULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA0_M0_AWULTRA_MASK 0x0C000000                // WF_HIF_WFDMA0_M0_AWULTRA[27..26]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA0_M0_AWULTRA_SHFT 26
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA0_M0_ARULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA0_M0_ARULTRA_MASK 0x03000000                // WF_HIF_WFDMA0_M0_ARULTRA[25..24]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA0_M0_ARULTRA_SHFT 24
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M1_AWULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M1_AWULTRA_MASK 0x00C00000                // WM_CPU_WRAPPER_M1_AWULTRA[23..22]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M1_AWULTRA_SHFT 22
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M1_ARULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M1_ARULTRA_MASK 0x00300000                // WM_CPU_WRAPPER_M1_ARULTRA[21..20]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M1_ARULTRA_SHFT 20
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M1_AWULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M1_AWULTRA_MASK 0x000C0000                // WA_CPU_WRAPPER_M1_AWULTRA[19..18]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M1_AWULTRA_SHFT 18
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M1_ARULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M1_ARULTRA_MASK 0x00030000                // WA_CPU_WRAPPER_M1_ARULTRA[17..16]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M1_ARULTRA_SHFT 16
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M0_AWULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M0_AWULTRA_MASK 0x0000C000                // WM_CPU_WRAPPER_M0_AWULTRA[15..14]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M0_AWULTRA_SHFT 14
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M0_ARULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M0_ARULTRA_MASK 0x00003000                // WM_CPU_WRAPPER_M0_ARULTRA[13..12]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M0_ARULTRA_SHFT 12
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M0_AWULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M0_AWULTRA_MASK 0x00000C00                // WA_CPU_WRAPPER_M0_AWULTRA[11..10]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M0_AWULTRA_SHFT 10
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M0_ARULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M0_ARULTRA_MASK 0x00000300                // WA_CPU_WRAPPER_M0_ARULTRA[9..8]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M0_ARULTRA_SHFT 8
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M1_AWULTRA_ADDR  CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M1_AWULTRA_MASK  0x000000C0                // WF_AXIDMA_M1_AWULTRA[7..6]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M1_AWULTRA_SHFT  6
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M1_ARULTRA_ADDR  CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M1_ARULTRA_MASK  0x00000030                // WF_AXIDMA_M1_ARULTRA[5..4]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M1_ARULTRA_SHFT  4
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M0_AWULTRA_ADDR  CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M0_AWULTRA_MASK  0x0000000C                // WF_AXIDMA_M0_AWULTRA[3..2]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M0_AWULTRA_SHFT  2
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M0_ARULTRA_ADDR  CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M0_ARULTRA_MASK  0x00000003                // WF_AXIDMA_M0_ARULTRA[1..0]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M0_ARULTRA_SHFT  0

/* =====================================================================================

  ---AXI_ULTRA_1 (0x830C0000 + 0x01d8)---

    WF_PHY0_M_ARULTRA[1..0]      - (RW)  xxx 
    WF_PHY0_M_AWULTRA[3..2]      - (RW)  xxx 
    WF_PHY1_M_ARULTRA[5..4]      - (RW)  xxx 
    WF_PHY1_M_AWULTRA[7..6]      - (RW)  xxx 
    WF_SDO_M_ARULTRA[9..8]       - (RW)  xxx 
    WF_SDO_M_AWULTRA[11..10]     - (RW)  xxx 
    WF_SEC_ENG_M_ARULTRA[13..12] - (RW)  xxx 
    WF_SEC_ENG_M_AWULTRA[15..14] - (RW)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SEC_ENG_M_AWULTRA_ADDR  CONN_MCU_BUS_CR_AXI_ULTRA_1_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SEC_ENG_M_AWULTRA_MASK  0x0000C000                // WF_SEC_ENG_M_AWULTRA[15..14]
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SEC_ENG_M_AWULTRA_SHFT  14
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SEC_ENG_M_ARULTRA_ADDR  CONN_MCU_BUS_CR_AXI_ULTRA_1_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SEC_ENG_M_ARULTRA_MASK  0x00003000                // WF_SEC_ENG_M_ARULTRA[13..12]
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SEC_ENG_M_ARULTRA_SHFT  12
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SDO_M_AWULTRA_ADDR      CONN_MCU_BUS_CR_AXI_ULTRA_1_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SDO_M_AWULTRA_MASK      0x00000C00                // WF_SDO_M_AWULTRA[11..10]
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SDO_M_AWULTRA_SHFT      10
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SDO_M_ARULTRA_ADDR      CONN_MCU_BUS_CR_AXI_ULTRA_1_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SDO_M_ARULTRA_MASK      0x00000300                // WF_SDO_M_ARULTRA[9..8]
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SDO_M_ARULTRA_SHFT      8
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY1_M_AWULTRA_ADDR     CONN_MCU_BUS_CR_AXI_ULTRA_1_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY1_M_AWULTRA_MASK     0x000000C0                // WF_PHY1_M_AWULTRA[7..6]
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY1_M_AWULTRA_SHFT     6
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY1_M_ARULTRA_ADDR     CONN_MCU_BUS_CR_AXI_ULTRA_1_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY1_M_ARULTRA_MASK     0x00000030                // WF_PHY1_M_ARULTRA[5..4]
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY1_M_ARULTRA_SHFT     4
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY0_M_AWULTRA_ADDR     CONN_MCU_BUS_CR_AXI_ULTRA_1_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY0_M_AWULTRA_MASK     0x0000000C                // WF_PHY0_M_AWULTRA[3..2]
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY0_M_AWULTRA_SHFT     2
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY0_M_ARULTRA_ADDR     CONN_MCU_BUS_CR_AXI_ULTRA_1_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY0_M_ARULTRA_MASK     0x00000003                // WF_PHY0_M_ARULTRA[1..0]
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY0_M_ARULTRA_SHFT     0

/* =====================================================================================

  ---WF_ACCESS_PROT_IRQ (0x830C0000 + 0x01dc)---

    CONN2WF_WR_ACCESS_ILLEGAL_IRQ_CLR[0] - (RW)  xxx 
    CONN2WF_RD_ACCESS_ILLEGAL_IRQ_CLR[1] - (RW)  xxx 
    CONN2WF_WR_ACCESS_ILLEGAL_IRQ_B[2] - (RO)  xxx 
    CONN2WF_RD_ACCESS_ILLEGAL_IRQ_B[3] - (RO)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_RD_ACCESS_ILLEGAL_IRQ_B_ADDR CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_ADDR
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_RD_ACCESS_ILLEGAL_IRQ_B_MASK 0x00000008                // CONN2WF_RD_ACCESS_ILLEGAL_IRQ_B[3]
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_RD_ACCESS_ILLEGAL_IRQ_B_SHFT 3
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_WR_ACCESS_ILLEGAL_IRQ_B_ADDR CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_ADDR
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_WR_ACCESS_ILLEGAL_IRQ_B_MASK 0x00000004                // CONN2WF_WR_ACCESS_ILLEGAL_IRQ_B[2]
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_WR_ACCESS_ILLEGAL_IRQ_B_SHFT 2
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_RD_ACCESS_ILLEGAL_IRQ_CLR_ADDR CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_ADDR
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_RD_ACCESS_ILLEGAL_IRQ_CLR_MASK 0x00000002                // CONN2WF_RD_ACCESS_ILLEGAL_IRQ_CLR[1]
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_RD_ACCESS_ILLEGAL_IRQ_CLR_SHFT 1
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_WR_ACCESS_ILLEGAL_IRQ_CLR_ADDR CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_ADDR
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_WR_ACCESS_ILLEGAL_IRQ_CLR_MASK 0x00000001                // CONN2WF_WR_ACCESS_ILLEGAL_IRQ_CLR[0]
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_WR_ACCESS_ILLEGAL_IRQ_CLR_SHFT 0

/* =====================================================================================

  ---WF_ACCESS_PROT_RD_FAKE (0x830C0000 + 0x01e0)---

    CONN2WF_RD_ACCESS_ILLEGAL_FAKE[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_RD_FAKE_CONN2WF_RD_ACCESS_ILLEGAL_FAKE_ADDR CONN_MCU_BUS_CR_WF_ACCESS_PROT_RD_FAKE_ADDR
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_RD_FAKE_CONN2WF_RD_ACCESS_ILLEGAL_FAKE_MASK 0xFFFFFFFF                // CONN2WF_RD_ACCESS_ILLEGAL_FAKE[31..0]
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_RD_FAKE_CONN2WF_RD_ACCESS_ILLEGAL_FAKE_SHFT 0

/* =====================================================================================

  ---WF_ACCESS_PROT_WR_FAKE (0x830C0000 + 0x01e4)---

    CONN2WF_WR_ACCESS_ILLEGAL_FAKE[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_WR_FAKE_CONN2WF_WR_ACCESS_ILLEGAL_FAKE_ADDR CONN_MCU_BUS_CR_WF_ACCESS_PROT_WR_FAKE_ADDR
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_WR_FAKE_CONN2WF_WR_ACCESS_ILLEGAL_FAKE_MASK 0xFFFFFFFF                // CONN2WF_WR_ACCESS_ILLEGAL_FAKE[31..0]
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_WR_FAKE_CONN2WF_WR_ACCESS_ILLEGAL_FAKE_SHFT 0

/* =====================================================================================

  ---WF_ACCESS_PROT_RD_REC (0x830C0000 + 0x01e8)---

    CONN2WF_RD_ACCESS_ILLEGAL_REC[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_RD_REC_CONN2WF_RD_ACCESS_ILLEGAL_REC_ADDR CONN_MCU_BUS_CR_WF_ACCESS_PROT_RD_REC_ADDR
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_RD_REC_CONN2WF_RD_ACCESS_ILLEGAL_REC_MASK 0xFFFFFFFF                // CONN2WF_RD_ACCESS_ILLEGAL_REC[31..0]
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_RD_REC_CONN2WF_RD_ACCESS_ILLEGAL_REC_SHFT 0

/* =====================================================================================

  ---WF_ACCESS_PROT_WR_REC (0x830C0000 + 0x01ec)---

    CONN2WF_WR_ACCESS_ILLEGAL_REC[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_WR_REC_CONN2WF_WR_ACCESS_ILLEGAL_REC_ADDR CONN_MCU_BUS_CR_WF_ACCESS_PROT_WR_REC_ADDR
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_WR_REC_CONN2WF_WR_ACCESS_ILLEGAL_REC_MASK 0xFFFFFFFF                // CONN2WF_WR_ACCESS_ILLEGAL_REC[31..0]
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_WR_REC_CONN2WF_WR_ACCESS_ILLEGAL_REC_SHFT 0

/* =====================================================================================

  ---WM_0_PROT_EN (0x830C0000 + 0x0C00)---

    WM_0_PROT_EN[0]              - (RW) wf_mcu_bus access portect en for wm
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_EN_WM_0_PROT_EN_ADDR         CONN_MCU_BUS_CR_WM_0_PROT_EN_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_EN_WM_0_PROT_EN_MASK         0x00000001                // WM_0_PROT_EN[0]
#define CONN_MCU_BUS_CR_WM_0_PROT_EN_WM_0_PROT_EN_SHFT         0

/* =====================================================================================

  ---WM_0_PROT_IRQ_CLEAR (0x830C0000 + 0x0C04)---

    WM_0_PROT_IRQ_CLR[0]         - (RW) wf_mcu_bus access portect irq clear for wm
                                     write 1 to clear irq and after irq clr, you need to write 0
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_IRQ_CLEAR_WM_0_PROT_IRQ_CLR_ADDR CONN_MCU_BUS_CR_WM_0_PROT_IRQ_CLEAR_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_IRQ_CLEAR_WM_0_PROT_IRQ_CLR_MASK 0x00000001                // WM_0_PROT_IRQ_CLR[0]
#define CONN_MCU_BUS_CR_WM_0_PROT_IRQ_CLEAR_WM_0_PROT_IRQ_CLR_SHFT 0

/* =====================================================================================

  ---WM_0_PROT_WR_CTRL (0x830C0000 + 0x0C08)---

    WM_0_PROT_WR_CTRL_0[1..0]    - (RW) Portect_0_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_0_PROT_WR_CTRL_1[3..2]    - (RW) Portect_1_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_0_PROT_WR_CTRL_2[5..4]    - (RW) Portect_2_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_0_PROT_WR_CTRL_3[7..6]    - (RW) Portect_3_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_0_PROT_WR_CTRL_4[9..8]    - (RW) Portect_4_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_0_PROT_WR_CTRL_5[11..10]  - (RW) Portect_5_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_0_PROT_WR_CTRL_6[13..12]  - (RW) Portect_6_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_0_PROT_WR_CTRL_7[15..14]  - (RW) Portect_7_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_7_ADDR CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_7_MASK 0x0000C000                // WM_0_PROT_WR_CTRL_7[15..14]
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_7_SHFT 14
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_6_ADDR CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_6_MASK 0x00003000                // WM_0_PROT_WR_CTRL_6[13..12]
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_6_SHFT 12
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_5_ADDR CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_5_MASK 0x00000C00                // WM_0_PROT_WR_CTRL_5[11..10]
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_5_SHFT 10
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_4_ADDR CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_4_MASK 0x00000300                // WM_0_PROT_WR_CTRL_4[9..8]
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_4_SHFT 8
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_3_ADDR CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_3_MASK 0x000000C0                // WM_0_PROT_WR_CTRL_3[7..6]
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_3_SHFT 6
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_2_ADDR CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_2_MASK 0x00000030                // WM_0_PROT_WR_CTRL_2[5..4]
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_2_SHFT 4
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_1_ADDR CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_1_MASK 0x0000000C                // WM_0_PROT_WR_CTRL_1[3..2]
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_1_SHFT 2
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_0_ADDR CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_0_MASK 0x00000003                // WM_0_PROT_WR_CTRL_0[1..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_0_SHFT 0

/* =====================================================================================

  ---WM_0_PROT_START_ADDR_0 (0x830C0000 + 0x0C0C)---

    WM_0_PROT_START_ADDR_0[31..0] - (RW) Portect_0 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_0_WM_0_PROT_START_ADDR_0_ADDR CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_0_WM_0_PROT_START_ADDR_0_MASK 0xFFFFFFFF                // WM_0_PROT_START_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_0_WM_0_PROT_START_ADDR_0_SHFT 0

/* =====================================================================================

  ---WM_0_PROT_END_ADDR_0 (0x830C0000 + 0x0C10)---

    WM_0_PROT_END_ADDR_0[31..0]  - (RW) Portect_0 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_0_WM_0_PROT_END_ADDR_0_ADDR CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_0_WM_0_PROT_END_ADDR_0_MASK 0xFFFFFFFF                // WM_0_PROT_END_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_0_WM_0_PROT_END_ADDR_0_SHFT 0

/* =====================================================================================

  ---WM_0_PROT_START_ADDR_1 (0x830C0000 + 0x0C14)---

    WM_0_PROT_START_ADDR_1[31..0] - (RW) Portect_1 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_1_WM_0_PROT_START_ADDR_1_ADDR CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_1_WM_0_PROT_START_ADDR_1_MASK 0xFFFFFFFF                // WM_0_PROT_START_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_1_WM_0_PROT_START_ADDR_1_SHFT 0

/* =====================================================================================

  ---WM_0_PROT_END_ADDR_1 (0x830C0000 + 0x0C18)---

    WM_0_PROT_END_ADDR_1[31..0]  - (RW) Portect_1 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_1_WM_0_PROT_END_ADDR_1_ADDR CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_1_WM_0_PROT_END_ADDR_1_MASK 0xFFFFFFFF                // WM_0_PROT_END_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_1_WM_0_PROT_END_ADDR_1_SHFT 0

/* =====================================================================================

  ---WM_0_PROT_START_ADDR_2 (0x830C0000 + 0x0C1C)---

    WM_0_PROT_START_ADDR_2[31..0] - (RW) Portect_2 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_2_WM_0_PROT_START_ADDR_2_ADDR CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_2_WM_0_PROT_START_ADDR_2_MASK 0xFFFFFFFF                // WM_0_PROT_START_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_2_WM_0_PROT_START_ADDR_2_SHFT 0

/* =====================================================================================

  ---WM_0_PROT_END_ADDR_2 (0x830C0000 + 0x0C20)---

    WM_0_PROT_END_ADDR_2[31..0]  - (RW) Portect_2 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_2_WM_0_PROT_END_ADDR_2_ADDR CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_2_WM_0_PROT_END_ADDR_2_MASK 0xFFFFFFFF                // WM_0_PROT_END_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_2_WM_0_PROT_END_ADDR_2_SHFT 0

/* =====================================================================================

  ---WM_0_PROT_START_ADDR_3 (0x830C0000 + 0x0C24)---

    WM_0_PROT_START_ADDR_3[31..0] - (RW) Portect_3 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_3_WM_0_PROT_START_ADDR_3_ADDR CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_3_WM_0_PROT_START_ADDR_3_MASK 0xFFFFFFFF                // WM_0_PROT_START_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_3_WM_0_PROT_START_ADDR_3_SHFT 0

/* =====================================================================================

  ---WM_0_PROT_END_ADDR_3 (0x830C0000 + 0x0C28)---

    WM_0_PROT_END_ADDR_3[31..0]  - (RW) Portect_3 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_3_WM_0_PROT_END_ADDR_3_ADDR CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_3_WM_0_PROT_END_ADDR_3_MASK 0xFFFFFFFF                // WM_0_PROT_END_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_3_WM_0_PROT_END_ADDR_3_SHFT 0

/* =====================================================================================

  ---WM_0_PROT_START_ADDR_4 (0x830C0000 + 0x0C2C)---

    WM_0_PROT_START_ADDR_4[31..0] - (RW) Portect_4 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_4_WM_0_PROT_START_ADDR_4_ADDR CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_4_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_4_WM_0_PROT_START_ADDR_4_MASK 0xFFFFFFFF                // WM_0_PROT_START_ADDR_4[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_4_WM_0_PROT_START_ADDR_4_SHFT 0

/* =====================================================================================

  ---WM_0_PROT_END_ADDR_4 (0x830C0000 + 0x0C30)---

    WM_0_PROT_END_ADDR_4[31..0]  - (RW) Portect_4 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_4_WM_0_PROT_END_ADDR_4_ADDR CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_4_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_4_WM_0_PROT_END_ADDR_4_MASK 0xFFFFFFFF                // WM_0_PROT_END_ADDR_4[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_4_WM_0_PROT_END_ADDR_4_SHFT 0

/* =====================================================================================

  ---WM_0_PROT_START_ADDR_5 (0x830C0000 + 0x0C34)---

    WM_0_PROT_START_ADDR_5[31..0] - (RW) Portect_5 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_5_WM_0_PROT_START_ADDR_5_ADDR CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_5_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_5_WM_0_PROT_START_ADDR_5_MASK 0xFFFFFFFF                // WM_0_PROT_START_ADDR_5[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_5_WM_0_PROT_START_ADDR_5_SHFT 0

/* =====================================================================================

  ---WM_0_PROT_END_ADDR_5 (0x830C0000 + 0x0C38)---

    WM_0_PROT_END_ADDR_5[31..0]  - (RW) Portect_5 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_5_WM_0_PROT_END_ADDR_5_ADDR CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_5_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_5_WM_0_PROT_END_ADDR_5_MASK 0xFFFFFFFF                // WM_0_PROT_END_ADDR_5[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_5_WM_0_PROT_END_ADDR_5_SHFT 0

/* =====================================================================================

  ---WM_0_PROT_START_ADDR_6 (0x830C0000 + 0x0C3C)---

    WM_0_PROT_START_ADDR_6[31..0] - (RW) Portect_6 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_6_WM_0_PROT_START_ADDR_6_ADDR CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_6_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_6_WM_0_PROT_START_ADDR_6_MASK 0xFFFFFFFF                // WM_0_PROT_START_ADDR_6[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_6_WM_0_PROT_START_ADDR_6_SHFT 0

/* =====================================================================================

  ---WM_0_PROT_END_ADDR_6 (0x830C0000 + 0x0C40)---

    WM_0_PROT_END_ADDR_6[31..0]  - (RW) Portect_6 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_6_WM_0_PROT_END_ADDR_6_ADDR CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_6_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_6_WM_0_PROT_END_ADDR_6_MASK 0xFFFFFFFF                // WM_0_PROT_END_ADDR_6[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_6_WM_0_PROT_END_ADDR_6_SHFT 0

/* =====================================================================================

  ---WM_0_PROT_START_ADDR_7 (0x830C0000 + 0x0C44)---

    WM_0_PROT_START_ADDR_7[31..0] - (RW) Portect_7 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_7_WM_0_PROT_START_ADDR_7_ADDR CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_7_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_7_WM_0_PROT_START_ADDR_7_MASK 0xFFFFFFFF                // WM_0_PROT_START_ADDR_7[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_7_WM_0_PROT_START_ADDR_7_SHFT 0

/* =====================================================================================

  ---WM_0_PROT_END_ADDR_7 (0x830C0000 + 0x0C48)---

    WM_0_PROT_END_ADDR_7[31..0]  - (RW) Portect_7 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_7_WM_0_PROT_END_ADDR_7_ADDR CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_7_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_7_WM_0_PROT_END_ADDR_7_MASK 0xFFFFFFFF                // WM_0_PROT_END_ADDR_7[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_7_WM_0_PROT_END_ADDR_7_SHFT 0

/* =====================================================================================

  ---WM_0_PROT_ADDR_FETCH_CLR (0x830C0000 + 0x0C4C)---

    WM_0_PROT_ADDR_FETCH_CLR[0]  - (RW) clear fetch address
                                     write 1 to clear address fetch, and you have to write 0 after clear address
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_ADDR_FETCH_CLR_WM_0_PROT_ADDR_FETCH_CLR_ADDR CONN_MCU_BUS_CR_WM_0_PROT_ADDR_FETCH_CLR_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_ADDR_FETCH_CLR_WM_0_PROT_ADDR_FETCH_CLR_MASK 0x00000001                // WM_0_PROT_ADDR_FETCH_CLR[0]
#define CONN_MCU_BUS_CR_WM_0_PROT_ADDR_FETCH_CLR_WM_0_PROT_ADDR_FETCH_CLR_SHFT 0

/* =====================================================================================

  ---WM_0_PROT_IRQ_ADDR_FETCH (0x830C0000 + 0x0C50)---

    WM_0_PROT_IRQ_ADDR_FETCH[31..0] - (RO) Irq address fetch

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_IRQ_ADDR_FETCH_WM_0_PROT_IRQ_ADDR_FETCH_ADDR CONN_MCU_BUS_CR_WM_0_PROT_IRQ_ADDR_FETCH_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_IRQ_ADDR_FETCH_WM_0_PROT_IRQ_ADDR_FETCH_MASK 0xFFFFFFFF                // WM_0_PROT_IRQ_ADDR_FETCH[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_IRQ_ADDR_FETCH_WM_0_PROT_IRQ_ADDR_FETCH_SHFT 0

/* =====================================================================================

  ---WM_1_PROT_EN (0x830C0000 + 0x0C60)---

    WM_1_PROT_EN[0]              - (RW) wf_mcu_bus access portect en for wm
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_EN_WM_1_PROT_EN_ADDR         CONN_MCU_BUS_CR_WM_1_PROT_EN_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_EN_WM_1_PROT_EN_MASK         0x00000001                // WM_1_PROT_EN[0]
#define CONN_MCU_BUS_CR_WM_1_PROT_EN_WM_1_PROT_EN_SHFT         0

/* =====================================================================================

  ---WM_1_PROT_IRQ_CLEAR (0x830C0000 + 0x0C64)---

    WM_1_PROT_IRQ_CLR[0]         - (RW) wf_mcu_bus access portect irq clear for wm
                                     write 1 to clear irq and after irq clr, you need to write 0
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_IRQ_CLEAR_WM_1_PROT_IRQ_CLR_ADDR CONN_MCU_BUS_CR_WM_1_PROT_IRQ_CLEAR_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_IRQ_CLEAR_WM_1_PROT_IRQ_CLR_MASK 0x00000001                // WM_1_PROT_IRQ_CLR[0]
#define CONN_MCU_BUS_CR_WM_1_PROT_IRQ_CLEAR_WM_1_PROT_IRQ_CLR_SHFT 0

/* =====================================================================================

  ---WM_1_PROT_WR_CTRL (0x830C0000 + 0x0C68)---

    WM_1_PROT_WR_CTRL_0[1..0]    - (RW) Portect_0_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_1_PROT_WR_CTRL_1[3..2]    - (RW) Portect_1_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_1_PROT_WR_CTRL_2[5..4]    - (RW) Portect_2_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_1_PROT_WR_CTRL_3[7..6]    - (RW) Portect_3_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_1_PROT_WR_CTRL_4[9..8]    - (RW) Portect_4_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_1_PROT_WR_CTRL_5[11..10]  - (RW) Portect_5_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_1_PROT_WR_CTRL_6[13..12]  - (RW) Portect_6_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_1_PROT_WR_CTRL_7[15..14]  - (RW) Portect_7_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_7_ADDR CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_7_MASK 0x0000C000                // WM_1_PROT_WR_CTRL_7[15..14]
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_7_SHFT 14
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_6_ADDR CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_6_MASK 0x00003000                // WM_1_PROT_WR_CTRL_6[13..12]
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_6_SHFT 12
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_5_ADDR CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_5_MASK 0x00000C00                // WM_1_PROT_WR_CTRL_5[11..10]
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_5_SHFT 10
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_4_ADDR CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_4_MASK 0x00000300                // WM_1_PROT_WR_CTRL_4[9..8]
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_4_SHFT 8
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_3_ADDR CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_3_MASK 0x000000C0                // WM_1_PROT_WR_CTRL_3[7..6]
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_3_SHFT 6
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_2_ADDR CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_2_MASK 0x00000030                // WM_1_PROT_WR_CTRL_2[5..4]
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_2_SHFT 4
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_1_ADDR CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_1_MASK 0x0000000C                // WM_1_PROT_WR_CTRL_1[3..2]
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_1_SHFT 2
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_0_ADDR CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_0_MASK 0x00000003                // WM_1_PROT_WR_CTRL_0[1..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_0_SHFT 0

/* =====================================================================================

  ---WM_1_PROT_START_ADDR_0 (0x830C0000 + 0x0C6C)---

    WM_1_PROT_START_ADDR_0[31..0] - (RW) Portect_0 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_0_WM_1_PROT_START_ADDR_0_ADDR CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_0_WM_1_PROT_START_ADDR_0_MASK 0xFFFFFFFF                // WM_1_PROT_START_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_0_WM_1_PROT_START_ADDR_0_SHFT 0

/* =====================================================================================

  ---WM_1_PROT_END_ADDR_0 (0x830C0000 + 0x0C70)---

    WM_1_PROT_END_ADDR_0[31..0]  - (RW) Portect_0 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_0_WM_1_PROT_END_ADDR_0_ADDR CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_0_WM_1_PROT_END_ADDR_0_MASK 0xFFFFFFFF                // WM_1_PROT_END_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_0_WM_1_PROT_END_ADDR_0_SHFT 0

/* =====================================================================================

  ---WM_1_PROT_START_ADDR_1 (0x830C0000 + 0x0C74)---

    WM_1_PROT_START_ADDR_1[31..0] - (RW) Portect_1 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_1_WM_1_PROT_START_ADDR_1_ADDR CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_1_WM_1_PROT_START_ADDR_1_MASK 0xFFFFFFFF                // WM_1_PROT_START_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_1_WM_1_PROT_START_ADDR_1_SHFT 0

/* =====================================================================================

  ---WM_1_PROT_END_ADDR_1 (0x830C0000 + 0x0C78)---

    WM_1_PROT_END_ADDR_1[31..0]  - (RW) Portect_1 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_1_WM_1_PROT_END_ADDR_1_ADDR CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_1_WM_1_PROT_END_ADDR_1_MASK 0xFFFFFFFF                // WM_1_PROT_END_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_1_WM_1_PROT_END_ADDR_1_SHFT 0

/* =====================================================================================

  ---WM_1_PROT_START_ADDR_2 (0x830C0000 + 0x0C7C)---

    WM_1_PROT_START_ADDR_2[31..0] - (RW) Portect_2 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_2_WM_1_PROT_START_ADDR_2_ADDR CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_2_WM_1_PROT_START_ADDR_2_MASK 0xFFFFFFFF                // WM_1_PROT_START_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_2_WM_1_PROT_START_ADDR_2_SHFT 0

/* =====================================================================================

  ---WM_1_PROT_END_ADDR_2 (0x830C0000 + 0x0C80)---

    WM_1_PROT_END_ADDR_2[31..0]  - (RW) Portect_2 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_2_WM_1_PROT_END_ADDR_2_ADDR CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_2_WM_1_PROT_END_ADDR_2_MASK 0xFFFFFFFF                // WM_1_PROT_END_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_2_WM_1_PROT_END_ADDR_2_SHFT 0

/* =====================================================================================

  ---WM_1_PROT_START_ADDR_3 (0x830C0000 + 0x0C84)---

    WM_1_PROT_START_ADDR_3[31..0] - (RW) Portect_3 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_3_WM_1_PROT_START_ADDR_3_ADDR CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_3_WM_1_PROT_START_ADDR_3_MASK 0xFFFFFFFF                // WM_1_PROT_START_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_3_WM_1_PROT_START_ADDR_3_SHFT 0

/* =====================================================================================

  ---WM_1_PROT_END_ADDR_3 (0x830C0000 + 0x0C88)---

    WM_1_PROT_END_ADDR_3[31..0]  - (RW) Portect_3 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_3_WM_1_PROT_END_ADDR_3_ADDR CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_3_WM_1_PROT_END_ADDR_3_MASK 0xFFFFFFFF                // WM_1_PROT_END_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_3_WM_1_PROT_END_ADDR_3_SHFT 0

/* =====================================================================================

  ---WM_1_PROT_START_ADDR_4 (0x830C0000 + 0x0C8C)---

    WM_1_PROT_START_ADDR_4[31..0] - (RW) Portect_4 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_4_WM_1_PROT_START_ADDR_4_ADDR CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_4_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_4_WM_1_PROT_START_ADDR_4_MASK 0xFFFFFFFF                // WM_1_PROT_START_ADDR_4[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_4_WM_1_PROT_START_ADDR_4_SHFT 0

/* =====================================================================================

  ---WM_1_PROT_END_ADDR_4 (0x830C0000 + 0x0C90)---

    WM_1_PROT_END_ADDR_4[31..0]  - (RW) Portect_4 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_4_WM_1_PROT_END_ADDR_4_ADDR CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_4_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_4_WM_1_PROT_END_ADDR_4_MASK 0xFFFFFFFF                // WM_1_PROT_END_ADDR_4[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_4_WM_1_PROT_END_ADDR_4_SHFT 0

/* =====================================================================================

  ---WM_1_PROT_START_ADDR_5 (0x830C0000 + 0x0C94)---

    WM_1_PROT_START_ADDR_5[31..0] - (RW) Portect_5 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_5_WM_1_PROT_START_ADDR_5_ADDR CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_5_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_5_WM_1_PROT_START_ADDR_5_MASK 0xFFFFFFFF                // WM_1_PROT_START_ADDR_5[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_5_WM_1_PROT_START_ADDR_5_SHFT 0

/* =====================================================================================

  ---WM_1_PROT_END_ADDR_5 (0x830C0000 + 0x0C98)---

    WM_1_PROT_END_ADDR_5[31..0]  - (RW) Portect_5 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_5_WM_1_PROT_END_ADDR_5_ADDR CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_5_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_5_WM_1_PROT_END_ADDR_5_MASK 0xFFFFFFFF                // WM_1_PROT_END_ADDR_5[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_5_WM_1_PROT_END_ADDR_5_SHFT 0

/* =====================================================================================

  ---WM_1_PROT_START_ADDR_6 (0x830C0000 + 0x0C9C)---

    WM_1_PROT_START_ADDR_6[31..0] - (RW) Portect_6 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_6_WM_1_PROT_START_ADDR_6_ADDR CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_6_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_6_WM_1_PROT_START_ADDR_6_MASK 0xFFFFFFFF                // WM_1_PROT_START_ADDR_6[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_6_WM_1_PROT_START_ADDR_6_SHFT 0

/* =====================================================================================

  ---WM_1_PROT_END_ADDR_6 (0x830C0000 + 0x0Ca0)---

    WM_1_PROT_END_ADDR_6[31..0]  - (RW) Portect_6 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_6_WM_1_PROT_END_ADDR_6_ADDR CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_6_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_6_WM_1_PROT_END_ADDR_6_MASK 0xFFFFFFFF                // WM_1_PROT_END_ADDR_6[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_6_WM_1_PROT_END_ADDR_6_SHFT 0

/* =====================================================================================

  ---WM_1_PROT_START_ADDR_7 (0x830C0000 + 0x0Ca4)---

    WM_1_PROT_START_ADDR_7[31..0] - (RW) Portect_7 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_7_WM_1_PROT_START_ADDR_7_ADDR CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_7_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_7_WM_1_PROT_START_ADDR_7_MASK 0xFFFFFFFF                // WM_1_PROT_START_ADDR_7[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_7_WM_1_PROT_START_ADDR_7_SHFT 0

/* =====================================================================================

  ---WM_1_PROT_END_ADDR_7 (0x830C0000 + 0x0Ca8)---

    WM_1_PROT_END_ADDR_7[31..0]  - (RW) Portect_7 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_7_WM_1_PROT_END_ADDR_7_ADDR CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_7_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_7_WM_1_PROT_END_ADDR_7_MASK 0xFFFFFFFF                // WM_1_PROT_END_ADDR_7[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_7_WM_1_PROT_END_ADDR_7_SHFT 0

/* =====================================================================================

  ---WM_1_PROT_ADDR_FETCH_CLR (0x830C0000 + 0x0CaC)---

    WM_1_PROT_ADDR_FETCH_CLR[0]  - (RW) clear fetch address
                                     write 1 to clear address fetch, and you have to write 0 after clear address
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_ADDR_FETCH_CLR_WM_1_PROT_ADDR_FETCH_CLR_ADDR CONN_MCU_BUS_CR_WM_1_PROT_ADDR_FETCH_CLR_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_ADDR_FETCH_CLR_WM_1_PROT_ADDR_FETCH_CLR_MASK 0x00000001                // WM_1_PROT_ADDR_FETCH_CLR[0]
#define CONN_MCU_BUS_CR_WM_1_PROT_ADDR_FETCH_CLR_WM_1_PROT_ADDR_FETCH_CLR_SHFT 0

/* =====================================================================================

  ---WM_1_PROT_IRQ_ADDR_FETCH (0x830C0000 + 0x0Cb0)---

    WM_1_PROT_IRQ_ADDR_FETCH[31..0] - (RO) Irq address fetch

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_IRQ_ADDR_FETCH_WM_1_PROT_IRQ_ADDR_FETCH_ADDR CONN_MCU_BUS_CR_WM_1_PROT_IRQ_ADDR_FETCH_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_IRQ_ADDR_FETCH_WM_1_PROT_IRQ_ADDR_FETCH_MASK 0xFFFFFFFF                // WM_1_PROT_IRQ_ADDR_FETCH[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_IRQ_ADDR_FETCH_WM_1_PROT_IRQ_ADDR_FETCH_SHFT 0

/* =====================================================================================

  ---WA_0_PROT_EN (0x830C0000 + 0x0Cc0)---

    WA_0_PROT_EN[0]              - (RW) wf_mcu_bus access portect en for wm
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_EN_WA_0_PROT_EN_ADDR         CONN_MCU_BUS_CR_WA_0_PROT_EN_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_EN_WA_0_PROT_EN_MASK         0x00000001                // WA_0_PROT_EN[0]
#define CONN_MCU_BUS_CR_WA_0_PROT_EN_WA_0_PROT_EN_SHFT         0

/* =====================================================================================

  ---WA_0_PROT_IRQ_CLEAR (0x830C0000 + 0x0Cc4)---

    WA_0_PROT_IRQ_CLR[0]         - (RW) wf_mcu_bus access portect irq clear for wm
                                     write 1 to clear irq and after irq clr, you need to write 0
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_IRQ_CLEAR_WA_0_PROT_IRQ_CLR_ADDR CONN_MCU_BUS_CR_WA_0_PROT_IRQ_CLEAR_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_IRQ_CLEAR_WA_0_PROT_IRQ_CLR_MASK 0x00000001                // WA_0_PROT_IRQ_CLR[0]
#define CONN_MCU_BUS_CR_WA_0_PROT_IRQ_CLEAR_WA_0_PROT_IRQ_CLR_SHFT 0

/* =====================================================================================

  ---WA_0_PROT_WR_CTRL (0x830C0000 + 0x0Cc8)---

    WA_0_PROT_WR_CTRL_0[1..0]    - (RW) Portect_0_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_0_PROT_WR_CTRL_1[3..2]    - (RW) Portect_1_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_0_PROT_WR_CTRL_2[5..4]    - (RW) Portect_2_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_0_PROT_WR_CTRL_3[7..6]    - (RW) Portect_3_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_0_PROT_WR_CTRL_4[9..8]    - (RW) Portect_4_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_0_PROT_WR_CTRL_5[11..10]  - (RW) Portect_5_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_0_PROT_WR_CTRL_6[13..12]  - (RW) Portect_6_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_0_PROT_WR_CTRL_7[15..14]  - (RW) Portect_7_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_7_ADDR CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_7_MASK 0x0000C000                // WA_0_PROT_WR_CTRL_7[15..14]
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_7_SHFT 14
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_6_ADDR CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_6_MASK 0x00003000                // WA_0_PROT_WR_CTRL_6[13..12]
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_6_SHFT 12
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_5_ADDR CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_5_MASK 0x00000C00                // WA_0_PROT_WR_CTRL_5[11..10]
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_5_SHFT 10
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_4_ADDR CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_4_MASK 0x00000300                // WA_0_PROT_WR_CTRL_4[9..8]
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_4_SHFT 8
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_3_ADDR CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_3_MASK 0x000000C0                // WA_0_PROT_WR_CTRL_3[7..6]
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_3_SHFT 6
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_2_ADDR CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_2_MASK 0x00000030                // WA_0_PROT_WR_CTRL_2[5..4]
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_2_SHFT 4
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_1_ADDR CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_1_MASK 0x0000000C                // WA_0_PROT_WR_CTRL_1[3..2]
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_1_SHFT 2
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_0_ADDR CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_0_MASK 0x00000003                // WA_0_PROT_WR_CTRL_0[1..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_0_SHFT 0

/* =====================================================================================

  ---WA_0_PROT_START_ADDR_0 (0x830C0000 + 0x0CcC)---

    WA_0_PROT_START_ADDR_0[31..0] - (RW) Portect_0 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_0_WA_0_PROT_START_ADDR_0_ADDR CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_0_WA_0_PROT_START_ADDR_0_MASK 0xFFFFFFFF                // WA_0_PROT_START_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_0_WA_0_PROT_START_ADDR_0_SHFT 0

/* =====================================================================================

  ---WA_0_PROT_END_ADDR_0 (0x830C0000 + 0x0Cd0)---

    WA_0_PROT_END_ADDR_0[31..0]  - (RW) Portect_0 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_0_WA_0_PROT_END_ADDR_0_ADDR CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_0_WA_0_PROT_END_ADDR_0_MASK 0xFFFFFFFF                // WA_0_PROT_END_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_0_WA_0_PROT_END_ADDR_0_SHFT 0

/* =====================================================================================

  ---WA_0_PROT_START_ADDR_1 (0x830C0000 + 0x0Cd4)---

    WA_0_PROT_START_ADDR_1[31..0] - (RW) Portect_1 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_1_WA_0_PROT_START_ADDR_1_ADDR CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_1_WA_0_PROT_START_ADDR_1_MASK 0xFFFFFFFF                // WA_0_PROT_START_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_1_WA_0_PROT_START_ADDR_1_SHFT 0

/* =====================================================================================

  ---WA_0_PROT_END_ADDR_1 (0x830C0000 + 0x0Cd8)---

    WA_0_PROT_END_ADDR_1[31..0]  - (RW) Portect_1 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_1_WA_0_PROT_END_ADDR_1_ADDR CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_1_WA_0_PROT_END_ADDR_1_MASK 0xFFFFFFFF                // WA_0_PROT_END_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_1_WA_0_PROT_END_ADDR_1_SHFT 0

/* =====================================================================================

  ---WA_0_PROT_START_ADDR_2 (0x830C0000 + 0x0CdC)---

    WA_0_PROT_START_ADDR_2[31..0] - (RW) Portect_2 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_2_WA_0_PROT_START_ADDR_2_ADDR CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_2_WA_0_PROT_START_ADDR_2_MASK 0xFFFFFFFF                // WA_0_PROT_START_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_2_WA_0_PROT_START_ADDR_2_SHFT 0

/* =====================================================================================

  ---WA_0_PROT_END_ADDR_2 (0x830C0000 + 0x0Ce0)---

    WA_0_PROT_END_ADDR_2[31..0]  - (RW) Portect_2 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_2_WA_0_PROT_END_ADDR_2_ADDR CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_2_WA_0_PROT_END_ADDR_2_MASK 0xFFFFFFFF                // WA_0_PROT_END_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_2_WA_0_PROT_END_ADDR_2_SHFT 0

/* =====================================================================================

  ---WA_0_PROT_START_ADDR_3 (0x830C0000 + 0x0Ce4)---

    WA_0_PROT_START_ADDR_3[31..0] - (RW) Portect_3 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_3_WA_0_PROT_START_ADDR_3_ADDR CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_3_WA_0_PROT_START_ADDR_3_MASK 0xFFFFFFFF                // WA_0_PROT_START_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_3_WA_0_PROT_START_ADDR_3_SHFT 0

/* =====================================================================================

  ---WA_0_PROT_END_ADDR_3 (0x830C0000 + 0x0Ce8)---

    WA_0_PROT_END_ADDR_3[31..0]  - (RW) Portect_3 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_3_WA_0_PROT_END_ADDR_3_ADDR CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_3_WA_0_PROT_END_ADDR_3_MASK 0xFFFFFFFF                // WA_0_PROT_END_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_3_WA_0_PROT_END_ADDR_3_SHFT 0

/* =====================================================================================

  ---WA_0_PROT_START_ADDR_4 (0x830C0000 + 0x0CeC)---

    WA_0_PROT_START_ADDR_4[31..0] - (RW) Portect_4 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_4_WA_0_PROT_START_ADDR_4_ADDR CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_4_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_4_WA_0_PROT_START_ADDR_4_MASK 0xFFFFFFFF                // WA_0_PROT_START_ADDR_4[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_4_WA_0_PROT_START_ADDR_4_SHFT 0

/* =====================================================================================

  ---WA_0_PROT_END_ADDR_4 (0x830C0000 + 0x0Cf0)---

    WA_0_PROT_END_ADDR_4[31..0]  - (RW) Portect_4 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_4_WA_0_PROT_END_ADDR_4_ADDR CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_4_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_4_WA_0_PROT_END_ADDR_4_MASK 0xFFFFFFFF                // WA_0_PROT_END_ADDR_4[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_4_WA_0_PROT_END_ADDR_4_SHFT 0

/* =====================================================================================

  ---WA_0_PROT_START_ADDR_5 (0x830C0000 + 0x0Cf4)---

    WA_0_PROT_START_ADDR_5[31..0] - (RW) Portect_5 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_5_WA_0_PROT_START_ADDR_5_ADDR CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_5_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_5_WA_0_PROT_START_ADDR_5_MASK 0xFFFFFFFF                // WA_0_PROT_START_ADDR_5[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_5_WA_0_PROT_START_ADDR_5_SHFT 0

/* =====================================================================================

  ---WA_0_PROT_END_ADDR_5 (0x830C0000 + 0x0Cf8)---

    WA_0_PROT_END_ADDR_5[31..0]  - (RW) Portect_5 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_5_WA_0_PROT_END_ADDR_5_ADDR CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_5_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_5_WA_0_PROT_END_ADDR_5_MASK 0xFFFFFFFF                // WA_0_PROT_END_ADDR_5[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_5_WA_0_PROT_END_ADDR_5_SHFT 0

/* =====================================================================================

  ---WA_0_PROT_START_ADDR_6 (0x830C0000 + 0x0CfC)---

    WA_0_PROT_START_ADDR_6[31..0] - (RW) Portect_6 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_6_WA_0_PROT_START_ADDR_6_ADDR CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_6_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_6_WA_0_PROT_START_ADDR_6_MASK 0xFFFFFFFF                // WA_0_PROT_START_ADDR_6[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_6_WA_0_PROT_START_ADDR_6_SHFT 0

/* =====================================================================================

  ---WA_0_PROT_END_ADDR_6 (0x830C0000 + 0x0d00)---

    WA_0_PROT_END_ADDR_6[31..0]  - (RW) Portect_6 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_6_WA_0_PROT_END_ADDR_6_ADDR CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_6_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_6_WA_0_PROT_END_ADDR_6_MASK 0xFFFFFFFF                // WA_0_PROT_END_ADDR_6[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_6_WA_0_PROT_END_ADDR_6_SHFT 0

/* =====================================================================================

  ---WA_0_PROT_START_ADDR_7 (0x830C0000 + 0x0d04)---

    WA_0_PROT_START_ADDR_7[31..0] - (RW) Portect_7 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_7_WA_0_PROT_START_ADDR_7_ADDR CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_7_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_7_WA_0_PROT_START_ADDR_7_MASK 0xFFFFFFFF                // WA_0_PROT_START_ADDR_7[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_7_WA_0_PROT_START_ADDR_7_SHFT 0

/* =====================================================================================

  ---WA_0_PROT_END_ADDR_7 (0x830C0000 + 0x0d08)---

    WA_0_PROT_END_ADDR_7[31..0]  - (RW) Portect_7 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_7_WA_0_PROT_END_ADDR_7_ADDR CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_7_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_7_WA_0_PROT_END_ADDR_7_MASK 0xFFFFFFFF                // WA_0_PROT_END_ADDR_7[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_7_WA_0_PROT_END_ADDR_7_SHFT 0

/* =====================================================================================

  ---WA_0_PROT_ADDR_FETCH_CLR (0x830C0000 + 0x0d0C)---

    WA_0_PROT_ADDR_FETCH_CLR[0]  - (RW) clear fetch address
                                     write 1 to clear address fetch, and you have to write 0 after clear address
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_ADDR_FETCH_CLR_WA_0_PROT_ADDR_FETCH_CLR_ADDR CONN_MCU_BUS_CR_WA_0_PROT_ADDR_FETCH_CLR_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_ADDR_FETCH_CLR_WA_0_PROT_ADDR_FETCH_CLR_MASK 0x00000001                // WA_0_PROT_ADDR_FETCH_CLR[0]
#define CONN_MCU_BUS_CR_WA_0_PROT_ADDR_FETCH_CLR_WA_0_PROT_ADDR_FETCH_CLR_SHFT 0

/* =====================================================================================

  ---WA_0_PROT_IRQ_ADDR_FETCH (0x830C0000 + 0x0d10)---

    WA_0_PROT_IRQ_ADDR_FETCH[31..0] - (RO) Irq address fetch

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_IRQ_ADDR_FETCH_WA_0_PROT_IRQ_ADDR_FETCH_ADDR CONN_MCU_BUS_CR_WA_0_PROT_IRQ_ADDR_FETCH_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_IRQ_ADDR_FETCH_WA_0_PROT_IRQ_ADDR_FETCH_MASK 0xFFFFFFFF                // WA_0_PROT_IRQ_ADDR_FETCH[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_IRQ_ADDR_FETCH_WA_0_PROT_IRQ_ADDR_FETCH_SHFT 0

/* =====================================================================================

  ---WA_1_PROT_EN (0x830C0000 + 0x0d20)---

    WA_1_PROT_EN[0]              - (RW) wf_mcu_bus access portect en for wm
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_EN_WA_1_PROT_EN_ADDR         CONN_MCU_BUS_CR_WA_1_PROT_EN_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_EN_WA_1_PROT_EN_MASK         0x00000001                // WA_1_PROT_EN[0]
#define CONN_MCU_BUS_CR_WA_1_PROT_EN_WA_1_PROT_EN_SHFT         0

/* =====================================================================================

  ---WA_1_PROT_IRQ_CLEAR (0x830C0000 + 0x0d24)---

    WA_1_PROT_IRQ_CLR[0]         - (RW) wf_mcu_bus access portect irq clear for wm
                                     write 1 to clear irq and after irq clr, you need to write 0
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_IRQ_CLEAR_WA_1_PROT_IRQ_CLR_ADDR CONN_MCU_BUS_CR_WA_1_PROT_IRQ_CLEAR_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_IRQ_CLEAR_WA_1_PROT_IRQ_CLR_MASK 0x00000001                // WA_1_PROT_IRQ_CLR[0]
#define CONN_MCU_BUS_CR_WA_1_PROT_IRQ_CLEAR_WA_1_PROT_IRQ_CLR_SHFT 0

/* =====================================================================================

  ---WA_1_PROT_WR_CTRL (0x830C0000 + 0x0d28)---

    WA_1_PROT_WR_CTRL_0[1..0]    - (RW) Portect_0_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_1_PROT_WR_CTRL_1[3..2]    - (RW) Portect_1_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_1_PROT_WR_CTRL_2[5..4]    - (RW) Portect_2_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_1_PROT_WR_CTRL_3[7..6]    - (RW) Portect_3_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_1_PROT_WR_CTRL_4[9..8]    - (RW) Portect_4_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_1_PROT_WR_CTRL_5[11..10]  - (RW) Portect_5_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_1_PROT_WR_CTRL_6[13..12]  - (RW) Portect_6_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_1_PROT_WR_CTRL_7[15..14]  - (RW) Portect_7_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_7_ADDR CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_7_MASK 0x0000C000                // WA_1_PROT_WR_CTRL_7[15..14]
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_7_SHFT 14
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_6_ADDR CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_6_MASK 0x00003000                // WA_1_PROT_WR_CTRL_6[13..12]
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_6_SHFT 12
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_5_ADDR CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_5_MASK 0x00000C00                // WA_1_PROT_WR_CTRL_5[11..10]
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_5_SHFT 10
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_4_ADDR CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_4_MASK 0x00000300                // WA_1_PROT_WR_CTRL_4[9..8]
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_4_SHFT 8
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_3_ADDR CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_3_MASK 0x000000C0                // WA_1_PROT_WR_CTRL_3[7..6]
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_3_SHFT 6
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_2_ADDR CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_2_MASK 0x00000030                // WA_1_PROT_WR_CTRL_2[5..4]
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_2_SHFT 4
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_1_ADDR CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_1_MASK 0x0000000C                // WA_1_PROT_WR_CTRL_1[3..2]
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_1_SHFT 2
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_0_ADDR CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_0_MASK 0x00000003                // WA_1_PROT_WR_CTRL_0[1..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_0_SHFT 0

/* =====================================================================================

  ---WA_1_PROT_START_ADDR_0 (0x830C0000 + 0x0d2C)---

    WA_1_PROT_START_ADDR_0[31..0] - (RW) Portect_0 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_0_WA_1_PROT_START_ADDR_0_ADDR CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_0_WA_1_PROT_START_ADDR_0_MASK 0xFFFFFFFF                // WA_1_PROT_START_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_0_WA_1_PROT_START_ADDR_0_SHFT 0

/* =====================================================================================

  ---WA_1_PROT_END_ADDR_0 (0x830C0000 + 0x0d30)---

    WA_1_PROT_END_ADDR_0[31..0]  - (RW) Portect_0 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_0_WA_1_PROT_END_ADDR_0_ADDR CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_0_WA_1_PROT_END_ADDR_0_MASK 0xFFFFFFFF                // WA_1_PROT_END_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_0_WA_1_PROT_END_ADDR_0_SHFT 0

/* =====================================================================================

  ---WA_1_PROT_START_ADDR_1 (0x830C0000 + 0x0d34)---

    WA_1_PROT_START_ADDR_1[31..0] - (RW) Portect_1 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_1_WA_1_PROT_START_ADDR_1_ADDR CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_1_WA_1_PROT_START_ADDR_1_MASK 0xFFFFFFFF                // WA_1_PROT_START_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_1_WA_1_PROT_START_ADDR_1_SHFT 0

/* =====================================================================================

  ---WA_1_PROT_END_ADDR_1 (0x830C0000 + 0x0d38)---

    WA_1_PROT_END_ADDR_1[31..0]  - (RW) Portect_1 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_1_WA_1_PROT_END_ADDR_1_ADDR CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_1_WA_1_PROT_END_ADDR_1_MASK 0xFFFFFFFF                // WA_1_PROT_END_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_1_WA_1_PROT_END_ADDR_1_SHFT 0

/* =====================================================================================

  ---WA_1_PROT_START_ADDR_2 (0x830C0000 + 0x0d3C)---

    WA_1_PROT_START_ADDR_2[31..0] - (RW) Portect_2 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_2_WA_1_PROT_START_ADDR_2_ADDR CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_2_WA_1_PROT_START_ADDR_2_MASK 0xFFFFFFFF                // WA_1_PROT_START_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_2_WA_1_PROT_START_ADDR_2_SHFT 0

/* =====================================================================================

  ---WA_1_PROT_END_ADDR_2 (0x830C0000 + 0x0d40)---

    WA_1_PROT_END_ADDR_2[31..0]  - (RW) Portect_2 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_2_WA_1_PROT_END_ADDR_2_ADDR CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_2_WA_1_PROT_END_ADDR_2_MASK 0xFFFFFFFF                // WA_1_PROT_END_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_2_WA_1_PROT_END_ADDR_2_SHFT 0

/* =====================================================================================

  ---WA_1_PROT_START_ADDR_3 (0x830C0000 + 0x0d44)---

    WA_1_PROT_START_ADDR_3[31..0] - (RW) Portect_3 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_3_WA_1_PROT_START_ADDR_3_ADDR CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_3_WA_1_PROT_START_ADDR_3_MASK 0xFFFFFFFF                // WA_1_PROT_START_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_3_WA_1_PROT_START_ADDR_3_SHFT 0

/* =====================================================================================

  ---WA_1_PROT_END_ADDR_3 (0x830C0000 + 0x0d48)---

    WA_1_PROT_END_ADDR_3[31..0]  - (RW) Portect_3 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_3_WA_1_PROT_END_ADDR_3_ADDR CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_3_WA_1_PROT_END_ADDR_3_MASK 0xFFFFFFFF                // WA_1_PROT_END_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_3_WA_1_PROT_END_ADDR_3_SHFT 0

/* =====================================================================================

  ---WA_1_PROT_START_ADDR_4 (0x830C0000 + 0x0d4C)---

    WA_1_PROT_START_ADDR_4[31..0] - (RW) Portect_4 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_4_WA_1_PROT_START_ADDR_4_ADDR CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_4_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_4_WA_1_PROT_START_ADDR_4_MASK 0xFFFFFFFF                // WA_1_PROT_START_ADDR_4[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_4_WA_1_PROT_START_ADDR_4_SHFT 0

/* =====================================================================================

  ---WA_1_PROT_END_ADDR_4 (0x830C0000 + 0x0d50)---

    WA_1_PROT_END_ADDR_4[31..0]  - (RW) Portect_4 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_4_WA_1_PROT_END_ADDR_4_ADDR CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_4_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_4_WA_1_PROT_END_ADDR_4_MASK 0xFFFFFFFF                // WA_1_PROT_END_ADDR_4[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_4_WA_1_PROT_END_ADDR_4_SHFT 0

/* =====================================================================================

  ---WA_1_PROT_START_ADDR_5 (0x830C0000 + 0x0d54)---

    WA_1_PROT_START_ADDR_5[31..0] - (RW) Portect_5 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_5_WA_1_PROT_START_ADDR_5_ADDR CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_5_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_5_WA_1_PROT_START_ADDR_5_MASK 0xFFFFFFFF                // WA_1_PROT_START_ADDR_5[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_5_WA_1_PROT_START_ADDR_5_SHFT 0

/* =====================================================================================

  ---WA_1_PROT_END_ADDR_5 (0x830C0000 + 0x0d58)---

    WA_1_PROT_END_ADDR_5[31..0]  - (RW) Portect_5 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_5_WA_1_PROT_END_ADDR_5_ADDR CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_5_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_5_WA_1_PROT_END_ADDR_5_MASK 0xFFFFFFFF                // WA_1_PROT_END_ADDR_5[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_5_WA_1_PROT_END_ADDR_5_SHFT 0

/* =====================================================================================

  ---WA_1_PROT_START_ADDR_6 (0x830C0000 + 0x0d5C)---

    WA_1_PROT_START_ADDR_6[31..0] - (RW) Portect_6 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_6_WA_1_PROT_START_ADDR_6_ADDR CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_6_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_6_WA_1_PROT_START_ADDR_6_MASK 0xFFFFFFFF                // WA_1_PROT_START_ADDR_6[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_6_WA_1_PROT_START_ADDR_6_SHFT 0

/* =====================================================================================

  ---WA_1_PROT_END_ADDR_6 (0x830C0000 + 0x0d60)---

    WA_1_PROT_END_ADDR_6[31..0]  - (RW) Portect_6 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_6_WA_1_PROT_END_ADDR_6_ADDR CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_6_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_6_WA_1_PROT_END_ADDR_6_MASK 0xFFFFFFFF                // WA_1_PROT_END_ADDR_6[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_6_WA_1_PROT_END_ADDR_6_SHFT 0

/* =====================================================================================

  ---WA_1_PROT_START_ADDR_7 (0x830C0000 + 0x0d64)---

    WA_1_PROT_START_ADDR_7[31..0] - (RW) Portect_7 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_7_WA_1_PROT_START_ADDR_7_ADDR CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_7_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_7_WA_1_PROT_START_ADDR_7_MASK 0xFFFFFFFF                // WA_1_PROT_START_ADDR_7[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_7_WA_1_PROT_START_ADDR_7_SHFT 0

/* =====================================================================================

  ---WA_1_PROT_END_ADDR_7 (0x830C0000 + 0x0d68)---

    WA_1_PROT_END_ADDR_7[31..0]  - (RW) Portect_7 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_7_WA_1_PROT_END_ADDR_7_ADDR CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_7_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_7_WA_1_PROT_END_ADDR_7_MASK 0xFFFFFFFF                // WA_1_PROT_END_ADDR_7[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_7_WA_1_PROT_END_ADDR_7_SHFT 0

/* =====================================================================================

  ---WA_1_PROT_ADDR_FETCH_CLR (0x830C0000 + 0x0d6C)---

    WA_1_PROT_ADDR_FETCH_CLR[0]  - (RW) clear fetch address
                                     write 1 to clear address fetch, and you have to write 0 after clear address
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_ADDR_FETCH_CLR_WA_1_PROT_ADDR_FETCH_CLR_ADDR CONN_MCU_BUS_CR_WA_1_PROT_ADDR_FETCH_CLR_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_ADDR_FETCH_CLR_WA_1_PROT_ADDR_FETCH_CLR_MASK 0x00000001                // WA_1_PROT_ADDR_FETCH_CLR[0]
#define CONN_MCU_BUS_CR_WA_1_PROT_ADDR_FETCH_CLR_WA_1_PROT_ADDR_FETCH_CLR_SHFT 0

/* =====================================================================================

  ---WA_1_PROT_IRQ_ADDR_FETCH (0x830C0000 + 0x0d70)---

    WA_1_PROT_IRQ_ADDR_FETCH[31..0] - (RO) Irq address fetch

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_IRQ_ADDR_FETCH_WA_1_PROT_IRQ_ADDR_FETCH_ADDR CONN_MCU_BUS_CR_WA_1_PROT_IRQ_ADDR_FETCH_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_IRQ_ADDR_FETCH_WA_1_PROT_IRQ_ADDR_FETCH_MASK 0xFFFFFFFF                // WA_1_PROT_IRQ_ADDR_FETCH[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_IRQ_ADDR_FETCH_WA_1_PROT_IRQ_ADDR_FETCH_SHFT 0

/* =====================================================================================

  ---CMDBT_0_PROT_EN (0x830C0000 + 0x0d80)---

    CMDBT_0_PROT_EN[0]           - (RW) wf_mcu_bus access portect en for cmdbt_0
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_EN_CMDBT_0_PROT_EN_ADDR   CONN_MCU_BUS_CR_CMDBT_0_PROT_EN_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_EN_CMDBT_0_PROT_EN_MASK   0x00000001                // CMDBT_0_PROT_EN[0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_EN_CMDBT_0_PROT_EN_SHFT   0

/* =====================================================================================

  ---CMDBT_0_PROT_IRQ_CLR (0x830C0000 + 0x0d84)---

    CMDBT_0_PROT_IRQ_CLR[0]      - (RW) wf_mcu_bus access portect irq clear for cmdbt_0
                                     write 1 to clear irq and after irq clr, you need to write 0
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_IRQ_CLR_CMDBT_0_PROT_IRQ_CLR_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_IRQ_CLR_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_IRQ_CLR_CMDBT_0_PROT_IRQ_CLR_MASK 0x00000001                // CMDBT_0_PROT_IRQ_CLR[0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_IRQ_CLR_CMDBT_0_PROT_IRQ_CLR_SHFT 0

/* =====================================================================================

  ---CMDBT_0_PROT_WR_CTRL (0x830C0000 + 0x0d88)---

    CMDBT_0_PROT_WR_CTRL_0[1..0] - (RW) Portect_0_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    CMDBT_0_PROT_WR_CTRL_1[3..2] - (RW) Portect_1_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    CMDBT_0_PROT_WR_CTRL_2[5..4] - (RW) Portect_2_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    CMDBT_0_PROT_WR_CTRL_3[7..6] - (RW) Portect_3_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_3_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_3_MASK 0x000000C0                // CMDBT_0_PROT_WR_CTRL_3[7..6]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_3_SHFT 6
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_2_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_2_MASK 0x00000030                // CMDBT_0_PROT_WR_CTRL_2[5..4]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_2_SHFT 4
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_1_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_1_MASK 0x0000000C                // CMDBT_0_PROT_WR_CTRL_1[3..2]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_1_SHFT 2
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_0_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_0_MASK 0x00000003                // CMDBT_0_PROT_WR_CTRL_0[1..0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_0_SHFT 0

/* =====================================================================================

  ---CMDBT_0_PROT_START_ADDR_0 (0x830C0000 + 0x0d8C)---

    CMDBT_0_PROT_START_ADDR_0[31..0] - (RW) Portect_0 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_0_CMDBT_0_PROT_START_ADDR_0_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_0_CMDBT_0_PROT_START_ADDR_0_MASK 0xFFFFFFFF                // CMDBT_0_PROT_START_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_0_CMDBT_0_PROT_START_ADDR_0_SHFT 0

/* =====================================================================================

  ---CMDBT_0_PROT_END_ADDR_0 (0x830C0000 + 0x0d90)---

    CMDBT_0_PROT_END_ADDR_0[31..0] - (RW) Portect_0 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_0_CMDBT_0_PROT_END_ADDR_0_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_0_CMDBT_0_PROT_END_ADDR_0_MASK 0xFFFFFFFF                // CMDBT_0_PROT_END_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_0_CMDBT_0_PROT_END_ADDR_0_SHFT 0

/* =====================================================================================

  ---CMDBT_0_PROT_START_ADDR_1 (0x830C0000 + 0x0d94)---

    CMDBT_0_PROT_START_ADDR_1[31..0] - (RW) Portect_1 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_1_CMDBT_0_PROT_START_ADDR_1_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_1_CMDBT_0_PROT_START_ADDR_1_MASK 0xFFFFFFFF                // CMDBT_0_PROT_START_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_1_CMDBT_0_PROT_START_ADDR_1_SHFT 0

/* =====================================================================================

  ---CMDBT_0_PROT_END_ADDR_1 (0x830C0000 + 0x0d98)---

    CMDBT_0_PROT_END_ADDR_1[31..0] - (RW) Portect_1 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_1_CMDBT_0_PROT_END_ADDR_1_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_1_CMDBT_0_PROT_END_ADDR_1_MASK 0xFFFFFFFF                // CMDBT_0_PROT_END_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_1_CMDBT_0_PROT_END_ADDR_1_SHFT 0

/* =====================================================================================

  ---CMDBT_0_PROT_START_ADDR_2 (0x830C0000 + 0x0d9C)---

    CMDBT_0_PROT_START_ADDR_2[31..0] - (RW) Portect_2 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_2_CMDBT_0_PROT_START_ADDR_2_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_2_CMDBT_0_PROT_START_ADDR_2_MASK 0xFFFFFFFF                // CMDBT_0_PROT_START_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_2_CMDBT_0_PROT_START_ADDR_2_SHFT 0

/* =====================================================================================

  ---CMDBT_0_PROT_END_ADDR_2 (0x830C0000 + 0x0da0)---

    CMDBT_0_PROT_END_ADDR_2[31..0] - (RW) Portect_2 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_2_CMDBT_0_PROT_END_ADDR_2_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_2_CMDBT_0_PROT_END_ADDR_2_MASK 0xFFFFFFFF                // CMDBT_0_PROT_END_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_2_CMDBT_0_PROT_END_ADDR_2_SHFT 0

/* =====================================================================================

  ---CMDBT_0_PROT_START_ADDR_3 (0x830C0000 + 0x0da4)---

    CMDBT_0_PROT_START_ADDR_3[31..0] - (RW) Portect_3 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_3_CMDBT_0_PROT_START_ADDR_3_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_3_CMDBT_0_PROT_START_ADDR_3_MASK 0xFFFFFFFF                // CMDBT_0_PROT_START_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_3_CMDBT_0_PROT_START_ADDR_3_SHFT 0

/* =====================================================================================

  ---CMDBT_0_PROT_END_ADDR_3 (0x830C0000 + 0x0da8)---

    CMDBT_0_PROT_END_ADDR_3[31..0] - (RW) Portect_3 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_3_CMDBT_0_PROT_END_ADDR_3_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_3_CMDBT_0_PROT_END_ADDR_3_MASK 0xFFFFFFFF                // CMDBT_0_PROT_END_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_3_CMDBT_0_PROT_END_ADDR_3_SHFT 0

/* =====================================================================================

  ---CMDBT_0_PROT_ADDR_FETCH_CLR (0x830C0000 + 0x0daC)---

    CMDBT_0_PROT_ADDR_FETCH_CLR[0] - (RW) clear fetch address
                                     write 1 to clear address fetch, and you have to write 0 after clear address
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_ADDR_FETCH_CLR_CMDBT_0_PROT_ADDR_FETCH_CLR_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_ADDR_FETCH_CLR_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_ADDR_FETCH_CLR_CMDBT_0_PROT_ADDR_FETCH_CLR_MASK 0x00000001                // CMDBT_0_PROT_ADDR_FETCH_CLR[0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_ADDR_FETCH_CLR_CMDBT_0_PROT_ADDR_FETCH_CLR_SHFT 0

/* =====================================================================================

  ---CMDBT_0_PROT_IRQ_ADDR_FETCH (0x830C0000 + 0x0db0)---

    CMDBT_0_PROT_IRQ_ADDR_FETCH[31..0] - (RO) Irq address fetch

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_IRQ_ADDR_FETCH_CMDBT_0_PROT_IRQ_ADDR_FETCH_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_IRQ_ADDR_FETCH_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_IRQ_ADDR_FETCH_CMDBT_0_PROT_IRQ_ADDR_FETCH_MASK 0xFFFFFFFF                // CMDBT_0_PROT_IRQ_ADDR_FETCH[31..0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_IRQ_ADDR_FETCH_CMDBT_0_PROT_IRQ_ADDR_FETCH_SHFT 0

/* =====================================================================================

  ---CMDBT_1_PROT_EN (0x830C0000 + 0x0dc0)---

    CMDBT_1_PROT_EN[0]           - (RW) wf_mcu_bus access portect en for cmdbt_1
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_EN_CMDBT_1_PROT_EN_ADDR   CONN_MCU_BUS_CR_CMDBT_1_PROT_EN_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_EN_CMDBT_1_PROT_EN_MASK   0x00000001                // CMDBT_1_PROT_EN[0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_EN_CMDBT_1_PROT_EN_SHFT   0

/* =====================================================================================

  ---CMDBT_1_PROT_IRQ_CLR (0x830C0000 + 0x0dc4)---

    CMDBT_1_PROT_IRQ_CLR[0]      - (RW) wf_mcu_bus access portect irq clear for cmdbt_1
                                     write 1 to clear irq and after irq clr, you need to write 0
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_IRQ_CLR_CMDBT_1_PROT_IRQ_CLR_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_IRQ_CLR_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_IRQ_CLR_CMDBT_1_PROT_IRQ_CLR_MASK 0x00000001                // CMDBT_1_PROT_IRQ_CLR[0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_IRQ_CLR_CMDBT_1_PROT_IRQ_CLR_SHFT 0

/* =====================================================================================

  ---CMDBT_1_PROT_WR_CTRL (0x830C0000 + 0x0dc8)---

    CMDBT_1_PROT_WR_CTRL_0[1..0] - (RW) Portect_0_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    CMDBT_1_PROT_WR_CTRL_1[3..2] - (RW) Portect_1_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    CMDBT_1_PROT_WR_CTRL_2[5..4] - (RW) Portect_2_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    CMDBT_1_PROT_WR_CTRL_3[7..6] - (RW) Portect_3_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_3_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_3_MASK 0x000000C0                // CMDBT_1_PROT_WR_CTRL_3[7..6]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_3_SHFT 6
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_2_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_2_MASK 0x00000030                // CMDBT_1_PROT_WR_CTRL_2[5..4]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_2_SHFT 4
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_1_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_1_MASK 0x0000000C                // CMDBT_1_PROT_WR_CTRL_1[3..2]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_1_SHFT 2
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_0_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_0_MASK 0x00000003                // CMDBT_1_PROT_WR_CTRL_0[1..0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_0_SHFT 0

/* =====================================================================================

  ---CMDBT_1_PROT_START_ADDR_0 (0x830C0000 + 0x0dcC)---

    CMDBT_1_PROT_START_ADDR_0[31..0] - (RW) Portect_0 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_0_CMDBT_1_PROT_START_ADDR_0_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_0_CMDBT_1_PROT_START_ADDR_0_MASK 0xFFFFFFFF                // CMDBT_1_PROT_START_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_0_CMDBT_1_PROT_START_ADDR_0_SHFT 0

/* =====================================================================================

  ---CMDBT_1_PROT_END_ADDR_0 (0x830C0000 + 0x0dd0)---

    CMDBT_1_PROT_END_ADDR_0[31..0] - (RW) Portect_0 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_0_CMDBT_1_PROT_END_ADDR_0_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_0_CMDBT_1_PROT_END_ADDR_0_MASK 0xFFFFFFFF                // CMDBT_1_PROT_END_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_0_CMDBT_1_PROT_END_ADDR_0_SHFT 0

/* =====================================================================================

  ---CMDBT_1_PROT_START_ADDR_1 (0x830C0000 + 0x0dd4)---

    CMDBT_1_PROT_START_ADDR_1[31..0] - (RW) Portect_1 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_1_CMDBT_1_PROT_START_ADDR_1_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_1_CMDBT_1_PROT_START_ADDR_1_MASK 0xFFFFFFFF                // CMDBT_1_PROT_START_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_1_CMDBT_1_PROT_START_ADDR_1_SHFT 0

/* =====================================================================================

  ---CMDBT_1_PROT_END_ADDR_1 (0x830C0000 + 0x0dd8)---

    CMDBT_1_PROT_END_ADDR_1[31..0] - (RW) Portect_1 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_1_CMDBT_1_PROT_END_ADDR_1_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_1_CMDBT_1_PROT_END_ADDR_1_MASK 0xFFFFFFFF                // CMDBT_1_PROT_END_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_1_CMDBT_1_PROT_END_ADDR_1_SHFT 0

/* =====================================================================================

  ---MDBT_1_PROT_START_ADDR_2 (0x830C0000 + 0x0ddC)---

    CMDBT_1_PROT_START_ADDR_2[31..0] - (RW) Portect_2 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_MDBT_1_PROT_START_ADDR_2_CMDBT_1_PROT_START_ADDR_2_ADDR CONN_MCU_BUS_CR_MDBT_1_PROT_START_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_MDBT_1_PROT_START_ADDR_2_CMDBT_1_PROT_START_ADDR_2_MASK 0xFFFFFFFF                // CMDBT_1_PROT_START_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_MDBT_1_PROT_START_ADDR_2_CMDBT_1_PROT_START_ADDR_2_SHFT 0

/* =====================================================================================

  ---CMDBT_1_PROT_END_ADDR_2 (0x830C0000 + 0x0de0)---

    CMDBT_1_PROT_END_ADDR_2[31..0] - (RW) Portect_2 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_2_CMDBT_1_PROT_END_ADDR_2_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_2_CMDBT_1_PROT_END_ADDR_2_MASK 0xFFFFFFFF                // CMDBT_1_PROT_END_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_2_CMDBT_1_PROT_END_ADDR_2_SHFT 0

/* =====================================================================================

  ---CMDBT_1_PROT_START_ADDR_3 (0x830C0000 + 0x0de4)---

    CMDBT_1_PROT_START_ADDR_3[31..0] - (RW) Portect_3 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_3_CMDBT_1_PROT_START_ADDR_3_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_3_CMDBT_1_PROT_START_ADDR_3_MASK 0xFFFFFFFF                // CMDBT_1_PROT_START_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_3_CMDBT_1_PROT_START_ADDR_3_SHFT 0

/* =====================================================================================

  ---CMDBT_1_PROT_END_ADDR_3 (0x830C0000 + 0x0de8)---

    CMDBT_1_PROT_END_ADDR_3[31..0] - (RW) Portect_3 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_3_CMDBT_1_PROT_END_ADDR_3_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_3_CMDBT_1_PROT_END_ADDR_3_MASK 0xFFFFFFFF                // CMDBT_1_PROT_END_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_3_CMDBT_1_PROT_END_ADDR_3_SHFT 0

/* =====================================================================================

  ---CMDBT_1_PROT_ADDR_FETCH_CLR (0x830C0000 + 0x0deC)---

    CMDBT_1_PROT_ADDR_FETCH_CLR[0] - (RW) clear fetch address
                                     write 1 to clear address fetch, and you have to write 0 after clear address
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_ADDR_FETCH_CLR_CMDBT_1_PROT_ADDR_FETCH_CLR_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_ADDR_FETCH_CLR_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_ADDR_FETCH_CLR_CMDBT_1_PROT_ADDR_FETCH_CLR_MASK 0x00000001                // CMDBT_1_PROT_ADDR_FETCH_CLR[0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_ADDR_FETCH_CLR_CMDBT_1_PROT_ADDR_FETCH_CLR_SHFT 0

/* =====================================================================================

  ---CMDBT_1_PROT_IRQ_ADDR_FETCH (0x830C0000 + 0x0df0)---

    CMDBT_1_PROT_IRQ_ADDR_FETCH[31..0] - (RO) Irq address fetch

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_IRQ_ADDR_FETCH_CMDBT_1_PROT_IRQ_ADDR_FETCH_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_IRQ_ADDR_FETCH_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_IRQ_ADDR_FETCH_CMDBT_1_PROT_IRQ_ADDR_FETCH_MASK 0xFFFFFFFF                // CMDBT_1_PROT_IRQ_ADDR_FETCH[31..0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_IRQ_ADDR_FETCH_CMDBT_1_PROT_IRQ_ADDR_FETCH_SHFT 0

/* =====================================================================================

  ---R_MCU_BUS_PROT_CG_EN (0x830C0000 + 0x0e00)---

    R_MCU_BUS_PROT_CG_EN[0]      - (RW) CG_EN for  bus protect (default clock enable)
    R_MCU_BUS_PROT_RESERVE[31..1] - (RO) Reserve

 =====================================================================================*/
#define CONN_MCU_BUS_CR_R_MCU_BUS_PROT_CG_EN_R_MCU_BUS_PROT_RESERVE_ADDR CONN_MCU_BUS_CR_R_MCU_BUS_PROT_CG_EN_ADDR
#define CONN_MCU_BUS_CR_R_MCU_BUS_PROT_CG_EN_R_MCU_BUS_PROT_RESERVE_MASK 0xFFFFFFFE                // R_MCU_BUS_PROT_RESERVE[31..1]
#define CONN_MCU_BUS_CR_R_MCU_BUS_PROT_CG_EN_R_MCU_BUS_PROT_RESERVE_SHFT 1
#define CONN_MCU_BUS_CR_R_MCU_BUS_PROT_CG_EN_R_MCU_BUS_PROT_CG_EN_ADDR CONN_MCU_BUS_CR_R_MCU_BUS_PROT_CG_EN_ADDR
#define CONN_MCU_BUS_CR_R_MCU_BUS_PROT_CG_EN_R_MCU_BUS_PROT_CG_EN_MASK 0x00000001                // R_MCU_BUS_PROT_CG_EN[0]
#define CONN_MCU_BUS_CR_R_MCU_BUS_PROT_CG_EN_R_MCU_BUS_PROT_CG_EN_SHFT 0

/* =====================================================================================

  ---AHB_APB_TIMEOUT_CTRL (0x830C0000 + 0x1000)---

    BUS_HANG_TIME_LIMIT[7..0]    - (RW) Internal bus debug time limit
                                     The total hanging cycle count is a 32-bit value. BUS_HANG_TIME_LIMIT specifies the MSB of total hanging cycle count, that is:
                                     Total hanging cycle count = { BUS_HANG_TIME_LIMIT, 0x80000}
                                     For example:
                                     If BUS_HANG_TIME_LIMIT was set to 0x10, then total hanging cycle count will be 0x1080000, which means when bus was hanging for 0x1080000 cycles, an interrupt will be triggered
    RESERVED8[26..8]             - (RO) Reserved bits
    BUS_HANG_FORCE_VLP_PREADY_HIGH[27] - (RW) 0: Not force pready in VLP domain
                                     1: Force pready to high in VLP domain
    BUS_HANG_DEBUG_CG_EN[28]     - (RW) 0: Turn off bus debug module
                                     1: Turn on bus debug module
    BUS_HANG_IRQ_CLEAR[29]       - (RW)  xxx 
    BUS_HANG_SLV_HREADY_SEL[30]  - (RW) Internal bus hang force slv_hready selection
                                     1'b0: revise ahb slave hready
                                     1'b1: force bus layer
    BUS_HANG_DEBUG_EN[31]        - (RW) Internal bus debug enable

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_DEBUG_EN_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_DEBUG_EN_MASK 0x80000000                // BUS_HANG_DEBUG_EN[31]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_DEBUG_EN_SHFT 31
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_SLV_HREADY_SEL_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_SLV_HREADY_SEL_MASK 0x40000000                // BUS_HANG_SLV_HREADY_SEL[30]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_SLV_HREADY_SEL_SHFT 30
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_IRQ_CLEAR_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_IRQ_CLEAR_MASK 0x20000000                // BUS_HANG_IRQ_CLEAR[29]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_IRQ_CLEAR_SHFT 29
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_DEBUG_CG_EN_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_DEBUG_CG_EN_MASK 0x10000000                // BUS_HANG_DEBUG_CG_EN[28]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_DEBUG_CG_EN_SHFT 28
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_FORCE_VLP_PREADY_HIGH_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_FORCE_VLP_PREADY_HIGH_MASK 0x08000000                // BUS_HANG_FORCE_VLP_PREADY_HIGH[27]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_FORCE_VLP_PREADY_HIGH_SHFT 27
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_TIME_LIMIT_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_TIME_LIMIT_MASK 0x000000FF                // BUS_HANG_TIME_LIMIT[7..0]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_TIME_LIMIT_SHFT 0

/* =====================================================================================

  ---AHB_APB_TIMEOUT_ADDR (0x830C0000 + 0x1004)---

    AHB_TIMEOUT_HADDR_LATCH[31..0] - (RO) Internal bus hang address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_ADDR_AHB_TIMEOUT_HADDR_LATCH_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_ADDR_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_ADDR_AHB_TIMEOUT_HADDR_LATCH_MASK 0xFFFFFFFF                // AHB_TIMEOUT_HADDR_LATCH[31..0]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_ADDR_AHB_TIMEOUT_HADDR_LATCH_SHFT 0

/* =====================================================================================

  ---AHB_APB_TIMEOUT_ID (0x830C0000 + 0x1008)---

    BUS_HANG_ID[12..0]           - (RO) bus master id record when bus hang
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_ID_BUS_HANG_ID_ADDR    CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_ID_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_ID_BUS_HANG_ID_MASK    0x00001FFF                // BUS_HANG_ID[12..0]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_ID_BUS_HANG_ID_SHFT    0

/* =====================================================================================

  ---AHB_APB_TIMEOUT_LYR (0x830C0000 + 0x100C)---

    BUS_HANG_BUS[31..0]          - (RO) indicate which bus is hang,
                                     [0]: UMAC_MUCOP
                                     [1]: UMAC_PLE_PSE
                                     [2]: h2x_2
                                     [3]: MCU_MISC0~15, AXIMON, CRYPTO_ENG, ECC_S0, UART_DBG0, UART_DBG1, TOP_MISC_OFF, WF_AON_0_VCORE, WF_AON_1_VCORE, WF_AON_LIT_VCORE, TOP_MISC_ON, UMAC, WFDMA, MAC_LITTLE
                                     [4]: PHY0, PHY1, PHY2, PHY_LITTLE, LMAC0, LMAC1

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_LYR_BUS_HANG_BUS_ADDR  CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_LYR_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_LYR_BUS_HANG_BUS_MASK  0xFFFFFFFF                // BUS_HANG_BUS[31..0]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_LYR_BUS_HANG_BUS_SHFT  0

/* =====================================================================================

  ---AHB_APB_TIMEOUT_INFO (0x830C0000 + 0x1010)---

    RESERVED0[3..0]              - (RO) Reserved bits
    BUS_HANG_HBURST[6..4]        - (RO) bus hang hburst
    BUS_HANG_WRITE[7]            - (RO) bus hang hwrite/pwrite
    BUS_HANG_HTRANS[9..8]        - (RO) bus hang htrans
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_BUS_HANG_HTRANS_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_BUS_HANG_HTRANS_MASK 0x00000300                // BUS_HANG_HTRANS[9..8]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_BUS_HANG_HTRANS_SHFT 8
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_BUS_HANG_WRITE_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_BUS_HANG_WRITE_MASK 0x00000080                // BUS_HANG_WRITE[7]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_BUS_HANG_WRITE_SHFT 7
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_BUS_HANG_HBURST_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_BUS_HANG_HBURST_MASK 0x00000070                // BUS_HANG_HBURST[6..4]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_BUS_HANG_HBURST_SHFT 4

/* =====================================================================================

  ---MON_FLG_SEL (0x830C0000 + 0x1100)---

    MON_FLG_SEL[31..0]           - (RW) bus monitor flag sel

 =====================================================================================*/
#define CONN_MCU_BUS_CR_MON_FLG_SEL_MON_FLG_SEL_ADDR           CONN_MCU_BUS_CR_MON_FLG_SEL_ADDR
#define CONN_MCU_BUS_CR_MON_FLG_SEL_MON_FLG_SEL_MASK           0xFFFFFFFF                // MON_FLG_SEL[31..0]
#define CONN_MCU_BUS_CR_MON_FLG_SEL_MON_FLG_SEL_SHFT           0

/* =====================================================================================

  ---MON_FLG_OUT (0x830C0000 + 0x1104)---

    MON_FLG_OUT[31..0]           - (RO) bus monitor flag out

 =====================================================================================*/
#define CONN_MCU_BUS_CR_MON_FLG_OUT_MON_FLG_OUT_ADDR           CONN_MCU_BUS_CR_MON_FLG_OUT_ADDR
#define CONN_MCU_BUS_CR_MON_FLG_OUT_MON_FLG_OUT_MASK           0xFFFFFFFF                // MON_FLG_OUT[31..0]
#define CONN_MCU_BUS_CR_MON_FLG_OUT_MON_FLG_OUT_SHFT           0

/* =====================================================================================

  ---DCM_CTRL_0 (0x830C0000 + 0x1200)---

    cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_sc_axi_dcm_dis_en[0] - (RW) This is CK_WF clock group ctrl registers for sc_axi_dcm_dis_en
    cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_pllck_sel_no_spm[1] - (RW) This is CK_WF clock group ctrl registers for pllck_sel_no_spm
    cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm[2] - (RW) This is CK_WF clock group ctrl registers for pllck_sel_2_clk_rdy_on_dcm
    cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_clkoff_en[3] - (RW) x<=0;
    cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_clkslow_en[4] - (RW) x<=1;
    cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_clkoff[5] - (RW) CK_TYPE_OFF:1'h0; CK_TYPE_FREE:1'h0; CK_TYPE_SLOW:1'h0
    cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_clkslow[6] - (RW) CK_TYPE_OFF:1'h0; CK_TYPE_FREE:1'h0; CK_TYPE_SLOW:1'h0
    cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_on[7] - (RW) CK_TYPE_OFF:1'h0; CK_TYPE_FREE:1'h0; CK_TYPE_SLOW:1'h0
    cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_fsel[12..8] - (RW) CK_TYPE_OFF:5'h10; CK_TYPE_FREE:5'h10; CK_TYPE_SLOW:5'h10
    cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_sfsel[17..13] - (RW) CK_TYPE_OFF:5'h08; CK_TYPE_FREE:5'h08; CK_TYPE_SLOW:5'h08
    cr_wf_mcusys_bus_dcm_rg_ck1_dbc_ctrl_dbc_num[29..18] - (RW) 12'h10
    cr_wf_mcusys_bus_dcm_rg_ck1_dbc_ctrl_dbc_en[30] - (RW) 1'h1
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_dbc_ctrl_dbc_en_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_dbc_ctrl_dbc_en_MASK 0x40000000                // cr_wf_mcusys_bus_dcm_rg_ck1_dbc_ctrl_dbc_en[30]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_dbc_ctrl_dbc_en_SHFT 30
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_dbc_ctrl_dbc_num_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_dbc_ctrl_dbc_num_MASK 0x3FFC0000                // cr_wf_mcusys_bus_dcm_rg_ck1_dbc_ctrl_dbc_num[29..18]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_dbc_ctrl_dbc_num_SHFT 18
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_sfsel_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_sfsel_MASK 0x0003E000                // cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_sfsel[17..13]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_sfsel_SHFT 13
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_fsel_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_fsel_MASK 0x00001F00                // cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_fsel[12..8]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_fsel_SHFT 8
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_on_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_on_MASK 0x00000080                // cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_on[7]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_on_SHFT 7
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_clkslow_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_clkslow_MASK 0x00000040                // cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_clkslow[6]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_clkslow_SHFT 6
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_clkoff_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_clkoff_MASK 0x00000020                // cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_clkoff[5]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_clkoff_SHFT 5
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_clkslow_en_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_clkslow_en_MASK 0x00000010                // cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_clkslow_en[4]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_clkslow_en_SHFT 4
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_clkoff_en_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_clkoff_en_MASK 0x00000008                // cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_clkoff_en[3]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_clkoff_en_SHFT 3
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_MASK 0x00000004                // cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm[2]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_SHFT 2
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_pllck_sel_no_spm_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_pllck_sel_no_spm_MASK 0x00000002                // cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_pllck_sel_no_spm[1]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_pllck_sel_no_spm_SHFT 1
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_sc_axi_dcm_dis_en_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_sc_axi_dcm_dis_en_MASK 0x00000001                // cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_sc_axi_dcm_dis_en[0]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_sc_axi_dcm_dis_en_SHFT 0

/* =====================================================================================

  ---DCM_STATUS_0 (0x830C0000 + 0x1204)---

    ro_wf_mcusys_bus_dcm_ck1_idle[0] - (RO)  xxx 
    ro_wf_mcusys_bus_dcm_clk_rdy_on_dcm_ck1[1] - (RO)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_DCM_STATUS_0_ro_wf_mcusys_bus_dcm_clk_rdy_on_dcm_ck1_ADDR CONN_MCU_BUS_CR_DCM_STATUS_0_ADDR
#define CONN_MCU_BUS_CR_DCM_STATUS_0_ro_wf_mcusys_bus_dcm_clk_rdy_on_dcm_ck1_MASK 0x00000002                // ro_wf_mcusys_bus_dcm_clk_rdy_on_dcm_ck1[1]
#define CONN_MCU_BUS_CR_DCM_STATUS_0_ro_wf_mcusys_bus_dcm_clk_rdy_on_dcm_ck1_SHFT 1
#define CONN_MCU_BUS_CR_DCM_STATUS_0_ro_wf_mcusys_bus_dcm_ck1_idle_ADDR CONN_MCU_BUS_CR_DCM_STATUS_0_ADDR
#define CONN_MCU_BUS_CR_DCM_STATUS_0_ro_wf_mcusys_bus_dcm_ck1_idle_MASK 0x00000001                // ro_wf_mcusys_bus_dcm_ck1_idle[0]
#define CONN_MCU_BUS_CR_DCM_STATUS_0_ro_wf_mcusys_bus_dcm_ck1_idle_SHFT 0

/* =====================================================================================

  ---CONN2WF_AHB_GALS_0 (0x830C0000 + 0x1300)---

    CONN2WF_CBIP_AHB_GALS_RG_AFIFO_SYNC_SEL[1..0] - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_0_CONN2WF_CBIP_AHB_GALS_RG_AFIFO_SYNC_SEL_ADDR CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_0_ADDR
#define CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_0_CONN2WF_CBIP_AHB_GALS_RG_AFIFO_SYNC_SEL_MASK 0x00000003                // CONN2WF_CBIP_AHB_GALS_RG_AFIFO_SYNC_SEL[1..0]
#define CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_0_CONN2WF_CBIP_AHB_GALS_RG_AFIFO_SYNC_SEL_SHFT 0

/* =====================================================================================

  ---CONN2WF_AHB_GALS_1 (0x830C0000 + 0x1304)---

    CONN2WF_CBIP_AHB_GALS_DEBUG_OUT[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_1_CONN2WF_CBIP_AHB_GALS_DEBUG_OUT_ADDR CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_1_ADDR
#define CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_1_CONN2WF_CBIP_AHB_GALS_DEBUG_OUT_MASK 0xFFFFFFFF                // CONN2WF_CBIP_AHB_GALS_DEBUG_OUT[31..0]
#define CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_1_CONN2WF_CBIP_AHB_GALS_DEBUG_OUT_SHFT 0

/* =====================================================================================

  ---WF2CONN_AXI_GALS_0 (0x830C0000 + 0x1308)---

    WF2CONN_MST_SYNC_SEL[1..0]   - (RW)  xxx 
    WF2CONN_SLV_SYNC_SEL[3..2]   - (RW)  xxx 
    WF2CONN_SAMPLE_SEL[4]        - (RW)  xxx 
    WF2CONN_IN_AWFLUSH_THRE[6..5] - (RW)  xxx 
    WF2CONN_IN_ARFLUSH_THRE[8..7] - (RW)  xxx 
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_WF2CONN_IN_ARFLUSH_THRE_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_WF2CONN_IN_ARFLUSH_THRE_MASK 0x00000180                // WF2CONN_IN_ARFLUSH_THRE[8..7]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_WF2CONN_IN_ARFLUSH_THRE_SHFT 7
#define CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_WF2CONN_IN_AWFLUSH_THRE_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_WF2CONN_IN_AWFLUSH_THRE_MASK 0x00000060                // WF2CONN_IN_AWFLUSH_THRE[6..5]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_WF2CONN_IN_AWFLUSH_THRE_SHFT 5
#define CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_WF2CONN_SAMPLE_SEL_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_WF2CONN_SAMPLE_SEL_MASK 0x00000010                // WF2CONN_SAMPLE_SEL[4]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_WF2CONN_SAMPLE_SEL_SHFT 4
#define CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_WF2CONN_SLV_SYNC_SEL_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_WF2CONN_SLV_SYNC_SEL_MASK 0x0000000C                // WF2CONN_SLV_SYNC_SEL[3..2]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_WF2CONN_SLV_SYNC_SEL_SHFT 2
#define CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_WF2CONN_MST_SYNC_SEL_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_WF2CONN_MST_SYNC_SEL_MASK 0x00000003                // WF2CONN_MST_SYNC_SEL[1..0]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_0_WF2CONN_MST_SYNC_SEL_SHFT 0

/* =====================================================================================

  ---WF2CONN_AXI_GALS_1 (0x830C0000 + 0x130C)---

    WF2CONN_GALS_AXI_DEBUG_MST[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_1_WF2CONN_GALS_AXI_DEBUG_MST_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_1_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_1_WF2CONN_GALS_AXI_DEBUG_MST_MASK 0xFFFFFFFF                // WF2CONN_GALS_AXI_DEBUG_MST[31..0]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_GALS_1_WF2CONN_GALS_AXI_DEBUG_MST_SHFT 0

/* =====================================================================================

  ---WF2CONN_AXI_BIST_0 (0x830C0000 + 0x1310)---

    WF2CONN_TX_BIST_EN[0]        - (RW)  xxx 
    RESERVED1[1]                 - (RO) Reserved bits
    WF2CONN_TX_BIST_AWID_EN[3..2] - (RW)  xxx 
    WF2CONN_TX_BIST_AWLEN_EN[5..4] - (RW)  xxx 
    WF2CONN_TX_BIST_AWADDR_EN[7..6] - (RW)  xxx 
    WF2CONN_TX_BIST_AWSIZE_EN[9..8] - (RW)  xxx 
    WF2CONN_TX_BIST_AWBURST_EN[11..10] - (RW)  xxx 
    WF2CONN_TX_BIST_AWCACHE_EN[13..12] - (RW)  xxx 
    WF2CONN_TX_BIST_AWPROT_EN[15..14] - (RW)  xxx 
    WF2CONN_TX_BIST_AWUSER_EN[17..16] - (RW)  xxx 
    WF2CONN_TX_BIST_AWDOMAIN_APC_EN[19..18] - (RW)  xxx 
    WF2CONN_TX_BIST_AWULTRAL_EN[21..20] - (RW)  xxx 
    WF2CONN_TX_BIST_ARID_EN[23..22] - (RW)  xxx 
    WF2CONN_TX_BIST_ARLEN_EN[25..24] - (RW)  xxx 
    WF2CONN_TX_BIST_ARADDR_EN[27..26] - (RW)  xxx 
    WF2CONN_TX_BIST_ARSIZE_EN[29..28] - (RW)  xxx 
    WF2CONN_TX_BIST_ARBURST_EN[31..30] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_ARBURST_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_ARBURST_EN_MASK 0xC0000000                // WF2CONN_TX_BIST_ARBURST_EN[31..30]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_ARBURST_EN_SHFT 30
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_ARSIZE_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_ARSIZE_EN_MASK 0x30000000                // WF2CONN_TX_BIST_ARSIZE_EN[29..28]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_ARSIZE_EN_SHFT 28
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_ARADDR_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_ARADDR_EN_MASK 0x0C000000                // WF2CONN_TX_BIST_ARADDR_EN[27..26]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_ARADDR_EN_SHFT 26
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_ARLEN_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_ARLEN_EN_MASK 0x03000000                // WF2CONN_TX_BIST_ARLEN_EN[25..24]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_ARLEN_EN_SHFT 24
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_ARID_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_ARID_EN_MASK 0x00C00000                // WF2CONN_TX_BIST_ARID_EN[23..22]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_ARID_EN_SHFT 22
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWULTRAL_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWULTRAL_EN_MASK 0x00300000                // WF2CONN_TX_BIST_AWULTRAL_EN[21..20]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWULTRAL_EN_SHFT 20
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWDOMAIN_APC_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWDOMAIN_APC_EN_MASK 0x000C0000                // WF2CONN_TX_BIST_AWDOMAIN_APC_EN[19..18]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWDOMAIN_APC_EN_SHFT 18
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWUSER_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWUSER_EN_MASK 0x00030000                // WF2CONN_TX_BIST_AWUSER_EN[17..16]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWUSER_EN_SHFT 16
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWPROT_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWPROT_EN_MASK 0x0000C000                // WF2CONN_TX_BIST_AWPROT_EN[15..14]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWPROT_EN_SHFT 14
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWCACHE_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWCACHE_EN_MASK 0x00003000                // WF2CONN_TX_BIST_AWCACHE_EN[13..12]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWCACHE_EN_SHFT 12
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWBURST_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWBURST_EN_MASK 0x00000C00                // WF2CONN_TX_BIST_AWBURST_EN[11..10]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWBURST_EN_SHFT 10
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWSIZE_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWSIZE_EN_MASK 0x00000300                // WF2CONN_TX_BIST_AWSIZE_EN[9..8]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWSIZE_EN_SHFT 8
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWADDR_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWADDR_EN_MASK 0x000000C0                // WF2CONN_TX_BIST_AWADDR_EN[7..6]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWADDR_EN_SHFT 6
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWLEN_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWLEN_EN_MASK 0x00000030                // WF2CONN_TX_BIST_AWLEN_EN[5..4]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWLEN_EN_SHFT 4
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWID_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWID_EN_MASK 0x0000000C                // WF2CONN_TX_BIST_AWID_EN[3..2]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_AWID_EN_SHFT 2
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_EN_MASK 0x00000001                // WF2CONN_TX_BIST_EN[0]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_0_WF2CONN_TX_BIST_EN_SHFT 0

/* =====================================================================================

  ---WF2CONN_AXI_BIST_1 (0x830C0000 + 0x1314)---

    WF2CONN_TX_BIST_ARCACHE_EN[1..0] - (RW)  xxx 
    WF2CONN_TX_BIST_ARPROT_EN[3..2] - (RW)  xxx 
    WF2CONN_TX_BIST_ARUSER_EN[5..4] - (RW)  xxx 
    WF2CONN_TX_BIST_ARDOMAIN_APC_EN[7..6] - (RW)  xxx 
    WF2CONN_TX_BIST_ARULTRA_EN[9..8] - (RW)  xxx 
    WF2CONN_TX_BIST_WDATA_EN[11..10] - (RW)  xxx 
    WF2CONN_TX_BIST_WSTRB_EN[13..12] - (RW)  xxx 
    WF2CONN_TX_BIST_BRESP_EN[15..14] - (RW)  xxx 
    WF2CONN_TX_BIST_RDATA_EN[17..16] - (RW)  xxx 
    WF2CONN_TX_BIST_RRESP_EN[19..18] - (RW)  xxx 
    WF2CONN_BIST_FAIL[20]        - (RO)  xxx 
    WF2CONN_BIST_DONE[21]        - (RO)  xxx 
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_BIST_DONE_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_BIST_DONE_MASK 0x00200000                // WF2CONN_BIST_DONE[21]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_BIST_DONE_SHFT 21
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_BIST_FAIL_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_BIST_FAIL_MASK 0x00100000                // WF2CONN_BIST_FAIL[20]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_BIST_FAIL_SHFT 20
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_RRESP_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_RRESP_EN_MASK 0x000C0000                // WF2CONN_TX_BIST_RRESP_EN[19..18]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_RRESP_EN_SHFT 18
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_RDATA_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_RDATA_EN_MASK 0x00030000                // WF2CONN_TX_BIST_RDATA_EN[17..16]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_RDATA_EN_SHFT 16
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_BRESP_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_BRESP_EN_MASK 0x0000C000                // WF2CONN_TX_BIST_BRESP_EN[15..14]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_BRESP_EN_SHFT 14
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_WSTRB_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_WSTRB_EN_MASK 0x00003000                // WF2CONN_TX_BIST_WSTRB_EN[13..12]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_WSTRB_EN_SHFT 12
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_WDATA_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_WDATA_EN_MASK 0x00000C00                // WF2CONN_TX_BIST_WDATA_EN[11..10]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_WDATA_EN_SHFT 10
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_ARULTRA_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_ARULTRA_EN_MASK 0x00000300                // WF2CONN_TX_BIST_ARULTRA_EN[9..8]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_ARULTRA_EN_SHFT 8
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_ARDOMAIN_APC_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_ARDOMAIN_APC_EN_MASK 0x000000C0                // WF2CONN_TX_BIST_ARDOMAIN_APC_EN[7..6]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_ARDOMAIN_APC_EN_SHFT 6
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_ARUSER_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_ARUSER_EN_MASK 0x00000030                // WF2CONN_TX_BIST_ARUSER_EN[5..4]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_ARUSER_EN_SHFT 4
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_ARPROT_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_ARPROT_EN_MASK 0x0000000C                // WF2CONN_TX_BIST_ARPROT_EN[3..2]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_ARPROT_EN_SHFT 2
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_ARCACHE_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_ARCACHE_EN_MASK 0x00000003                // WF2CONN_TX_BIST_ARCACHE_EN[1..0]
#define CONN_MCU_BUS_CR_WF2CONN_AXI_BIST_1_WF2CONN_TX_BIST_ARCACHE_EN_SHFT 0

/* =====================================================================================

  ---PHY0_AXI_GALS_0 (0x830C0000 + 0x1318)---

    PHY0_MST_SYNC_SEL[1..0]      - (RW)  xxx 
    PHY0_SLV_SYNC_SEL[3..2]      - (RW)  xxx 
    PHY0_SAMPLE_SEL[4]           - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_PHY0_SAMPLE_SEL_ADDR   CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_PHY0_SAMPLE_SEL_MASK   0x00000010                // PHY0_SAMPLE_SEL[4]
#define CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_PHY0_SAMPLE_SEL_SHFT   4
#define CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_PHY0_SLV_SYNC_SEL_ADDR CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_PHY0_SLV_SYNC_SEL_MASK 0x0000000C                // PHY0_SLV_SYNC_SEL[3..2]
#define CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_PHY0_SLV_SYNC_SEL_SHFT 2
#define CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_PHY0_MST_SYNC_SEL_ADDR CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_PHY0_MST_SYNC_SEL_MASK 0x00000003                // PHY0_MST_SYNC_SEL[1..0]
#define CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_PHY0_MST_SYNC_SEL_SHFT 0

/* =====================================================================================

  ---PHY1_AXI_GALS_0 (0x830C0000 + 0x131C)---

    PHY1_MST_SYNC_SEL[1..0]      - (RW)  xxx 
    PHY1_SLV_SYNC_SEL[3..2]      - (RW)  xxx 
    PHY1_SAMPLE_SEL[4]           - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_PHY1_SAMPLE_SEL_ADDR   CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_PHY1_SAMPLE_SEL_MASK   0x00000010                // PHY1_SAMPLE_SEL[4]
#define CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_PHY1_SAMPLE_SEL_SHFT   4
#define CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_PHY1_SLV_SYNC_SEL_ADDR CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_PHY1_SLV_SYNC_SEL_MASK 0x0000000C                // PHY1_SLV_SYNC_SEL[3..2]
#define CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_PHY1_SLV_SYNC_SEL_SHFT 2
#define CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_PHY1_MST_SYNC_SEL_ADDR CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_PHY1_MST_SYNC_SEL_MASK 0x00000003                // PHY1_MST_SYNC_SEL[1..0]
#define CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_PHY1_MST_SYNC_SEL_SHFT 0

/* =====================================================================================

  ---SDO_AXI_FREQ_0 (0x830C0000 + 0x1320)---

    SDO_TOP_AXI_FREQ_IDLE_OUT_REG[0] - (RO)  xxx 
    SDO_TOP_AXI_FREQ_IDLE_OUT[1] - (RO)  xxx 
    SDO_TOP_AXI_FREQ_SYNC_MODE[2] - (RW)  xxx 
    SDO_TOP_AXI_FREQ_SAMPLE_SEL[3] - (RW)  xxx 
    SDO_TOP_AXI_FREQ_IN_AWFLUSH_THRE[5..4] - (RW)  xxx 
    SDO_TOP_AXI_FREQ_IN_ARFLUSH_THRE[7..6] - (RW)  xxx 
    SDO_TOP_AXI_FREQ_SLV_SYNC_SEL[9..8] - (RW)  xxx 
    SDO_TOP_AXI_FREQ_MST_SYNC_SEL[11..10] - (RW)  xxx 
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_MST_SYNC_SEL_ADDR CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_ADDR
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_MST_SYNC_SEL_MASK 0x00000C00                // SDO_TOP_AXI_FREQ_MST_SYNC_SEL[11..10]
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_MST_SYNC_SEL_SHFT 10
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_SLV_SYNC_SEL_ADDR CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_ADDR
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_SLV_SYNC_SEL_MASK 0x00000300                // SDO_TOP_AXI_FREQ_SLV_SYNC_SEL[9..8]
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_SLV_SYNC_SEL_SHFT 8
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IN_ARFLUSH_THRE_ADDR CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_ADDR
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IN_ARFLUSH_THRE_MASK 0x000000C0                // SDO_TOP_AXI_FREQ_IN_ARFLUSH_THRE[7..6]
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IN_ARFLUSH_THRE_SHFT 6
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IN_AWFLUSH_THRE_ADDR CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_ADDR
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IN_AWFLUSH_THRE_MASK 0x00000030                // SDO_TOP_AXI_FREQ_IN_AWFLUSH_THRE[5..4]
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IN_AWFLUSH_THRE_SHFT 4
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_SAMPLE_SEL_ADDR CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_ADDR
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_SAMPLE_SEL_MASK 0x00000008                // SDO_TOP_AXI_FREQ_SAMPLE_SEL[3]
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_SAMPLE_SEL_SHFT 3
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_SYNC_MODE_ADDR CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_ADDR
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_SYNC_MODE_MASK 0x00000004                // SDO_TOP_AXI_FREQ_SYNC_MODE[2]
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_SYNC_MODE_SHFT 2
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IDLE_OUT_ADDR CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_ADDR
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IDLE_OUT_MASK 0x00000002                // SDO_TOP_AXI_FREQ_IDLE_OUT[1]
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IDLE_OUT_SHFT 1
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IDLE_OUT_REG_ADDR CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_ADDR
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IDLE_OUT_REG_MASK 0x00000001                // SDO_TOP_AXI_FREQ_IDLE_OUT_REG[0]
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IDLE_OUT_REG_SHFT 0

/* =====================================================================================

  ---DEBUG_CTRL_AO_0 (0x830C0000 + 0x1400)---

    DEBUG_CTRL_AO_TO_IO_SEL[7..0] - (RW)  xxx 
    RESERVED8[30..8]             - (RO) Reserved bits
    DEBUG_CTRL_AO_INFRABUS_TIMEOUT_IRQ[31] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_0_DEBUG_CTRL_AO_INFRABUS_TIMEOUT_IRQ_ADDR CONN_MCU_BUS_CR_DEBUG_CTRL_AO_0_ADDR
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_0_DEBUG_CTRL_AO_INFRABUS_TIMEOUT_IRQ_MASK 0x80000000                // DEBUG_CTRL_AO_INFRABUS_TIMEOUT_IRQ[31]
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_0_DEBUG_CTRL_AO_INFRABUS_TIMEOUT_IRQ_SHFT 31
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_0_DEBUG_CTRL_AO_TO_IO_SEL_ADDR CONN_MCU_BUS_CR_DEBUG_CTRL_AO_0_ADDR
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_0_DEBUG_CTRL_AO_TO_IO_SEL_MASK 0x000000FF                // DEBUG_CTRL_AO_TO_IO_SEL[7..0]
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_0_DEBUG_CTRL_AO_TO_IO_SEL_SHFT 0

/* =====================================================================================

  ---DEBUG_CTRL_AO_1 (0x830C0000 + 0x1404)---

    DEBUG_CTRL_AO_TO_IO_OUT[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_1_DEBUG_CTRL_AO_TO_IO_OUT_ADDR CONN_MCU_BUS_CR_DEBUG_CTRL_AO_1_ADDR
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_1_DEBUG_CTRL_AO_TO_IO_OUT_MASK 0xFFFFFFFF                // DEBUG_CTRL_AO_TO_IO_OUT[31..0]
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_1_DEBUG_CTRL_AO_TO_IO_OUT_SHFT 0

#ifdef __cplusplus
}
#endif

#endif // __CONN_MCU_BUS_CR_REGS_H__
