<module name="" root_context_id="vsl: mylib column_decoder_new schematic vl: auCdl schematic symbol" close_brace=">" version="1" open_brace="&lt;" hierarchy_delimiter=".">
<scope name="ModuleDir">
<forward>
<mapping dst="demu_2_4" src="vsl: mylib demu_2_4 schematic vl: auCdl schematic symbol"/>
<mapping dst="inv_2" src="vsl: mylib inv_2 schematic vl: auCdl schematic symbol"/>
<mapping dst="and_2" src="vsl: mylib and_2 schematic vl: auCdl schematic symbol"/>
<mapping dst="pmos" src="vsl: NCSU_TechLib_FreePDK3 pmos auCdl"/>
<mapping dst="nmos" src="vsl: NCSU_TechLib_FreePDK3 nmos auCdl"/>
<mapping dst="column_decoder_new" src="vsl: mylib column_decoder_new schematic vl: auCdl schematic symbol"/>
</forward>
<reverse>
<mapping dst="vsl: mylib demu_2_4 schematic vl: auCdl schematic symbol" src="demu_2_4"/>
<mapping dst="vsl: mylib inv_2 schematic vl: auCdl schematic symbol" src="inv_2"/>
<mapping dst="vsl: mylib and_2 schematic vl: auCdl schematic symbol" src="and_2"/>
<mapping dst="vsl: NCSU_TechLib_FreePDK3 pmos auCdl" src="pmos"/>
<mapping dst="vsl: NCSU_TechLib_FreePDK3 nmos auCdl" src="nmos"/>
<mapping dst="vsl: mylib column_decoder_new schematic vl: auCdl schematic symbol" src="column_decoder_new"/>
</reverse>
</scope>
<scope name="ModuleName">
<forward>
<mapping dst="demu_2_4" src="vsl: mylib demu_2_4 schematic vl: auCdl schematic symbol"/>
<mapping dst="inv_2" src="vsl: mylib inv_2 schematic vl: auCdl schematic symbol"/>
<mapping dst="and_2" src="vsl: mylib and_2 schematic vl: auCdl schematic symbol"/>
<mapping dst="pmos" src="vsl: NCSU_TechLib_FreePDK3 pmos auCdl"/>
<mapping dst="nmos" src="vsl: NCSU_TechLib_FreePDK3 nmos auCdl"/>
<mapping dst="column_decoder_new" src="vsl: mylib column_decoder_new schematic vl: auCdl schematic symbol"/>
</forward>
<reverse>
<mapping dst="vsl: mylib demu_2_4 schematic vl: auCdl schematic symbol" src="demu_2_4"/>
<mapping dst="vsl: mylib inv_2 schematic vl: auCdl schematic symbol" src="inv_2"/>
<mapping dst="vsl: mylib and_2 schematic vl: auCdl schematic symbol" src="and_2"/>
<mapping dst="vsl: NCSU_TechLib_FreePDK3 pmos auCdl" src="pmos"/>
<mapping dst="vsl: NCSU_TechLib_FreePDK3 nmos auCdl" src="nmos"/>
<mapping dst="vsl: mylib column_decoder_new schematic vl: auCdl schematic symbol" src="column_decoder_new"/>
</reverse>
</scope>
<scope name="Net">
<forward/>
<reverse/>
</scope>
<scope name="Terminal">
<forward/>
<reverse/>
</scope>
<root_context version="1">
<top_cell_view>
<lib>mylib</lib>
<cell>column_decoder_new</cell>
<view>schematic</view>
</top_cell_view>
<view_search_list>auCdl schematic symbol</view_search_list>
<view_stop_list>auCdl</view_stop_list>
</root_context>
</module>
