





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Opcodes</title>
    <meta name="description" content="iAPx86">
    
    <link rel="next" href="x86-230423.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><span>Previous</span></li>


          

<li><a href="x86-229455.html">Up</a></li>


          

<li><a href="x86-230423.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line">   <span class="ngb">386 instruction format</span></span><br /><span class="line"></span><br /><span class="line">      Field                   Bytes</span><br /><span class="line">   a) Instruction prefix      0 or 1           F3  REP prefix (REPE,REPZ)</span><br /><span class="line">                                               F2  REPNE prefix (REPNZ)</span><br /><span class="line">                                               F0  LOCK</span><br /><span class="line">   b) Address-size prefix     0 or 1           67  Address-size operand</span><br /><span class="line">   c) Operand-size prefix     0 or 1           66  Operand-size override</span><br /><span class="line">   d) Segment override        0 or 1           2E  CS override</span><br /><span class="line">                                               36  SS -</span><br /><span class="line">                                               3E  DS -</span><br /><span class="line">                                               26  ES -</span><br /><span class="line">                                               64  FS - (386+)</span><br /><span class="line">                                               65  GS - (386+)</span><br /><span class="line">   e) Opcode                  1 or 2</span><br /><span class="line">   f) ModR/M                  0 or 1                Mod_  Reg/Op_  __R/M__</span><br /><span class="line">                                               Bit  7  6  5  4  3  2  1  0</span><br /><span class="line">   g) SIB (scale index base)  0 or 1                _SS_  _Index_  _Base__</span><br /><span class="line">   h) Displacement            0,1,2,or 4</span><br /><span class="line">   i) Immediate               0,1,2,or 4</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-230423.html">Opcode format</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

