{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition " "Info: Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 16 16:53:29 2006 " "Info: Processing started: Thu Mar 16 16:53:29 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off seven_segment_exercise -c seven_segment_exercise --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off seven_segment_exercise -c seven_segment_exercise --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "50MHz register pulse_generator:inst\|slow_clk register sequencer:inst5\|internal_select\[1\] 15.113 ns " "Info: Slack time is 15.113 ns for clock \"50MHz\" between source register \"pulse_generator:inst\|slow_clk\" and destination register \"sequencer:inst5\|internal_select\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "204.62 MHz 4.887 ns " "Info: Fmax is 204.62 MHz (period= 4.887 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.717 ns + Largest register register " "Info: + Largest register to register requirement is 19.717 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination 50MHz 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"50MHz\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source 50MHz 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"50MHz\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.052 ns + Largest " "Info: + Largest clock skew is -0.052 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "50MHz destination 2.816 ns + Shortest register " "Info: + Shortest clock path from clock \"50MHz\" to destination register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns 50MHz 1 CLK PIN_G16 19 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G16; Fanout = 19; CLK Node = '50MHz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "" { 50MHz } "NODE_NAME" } "" } } { "seven_segment_exercise.bdf" "" { Schematic "C:/altera/FPGA_course/ex7/seven_segment_exercise.bdf" { { 80 -40 128 96 "50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.629 ns) 2.816 ns sequencer:inst5\|internal_select\[1\] 2 REG LC_X52_Y20_N5 19 " "Info: 2: + IC(0.888 ns) + CELL(0.629 ns) = 2.816 ns; Loc. = LC_X52_Y20_N5; Fanout = 19; REG Node = 'sequencer:inst5\|internal_select\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "1.517 ns" { 50MHz sequencer:inst5|internal_select[1] } "NODE_NAME" } "" } } { "sequencer.vhd" "" { Text "C:/altera/FPGA_course/ex7/sequencer.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.47 % ) " "Info: Total cell delay = 1.928 ns ( 68.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 31.53 % ) " "Info: Total interconnect delay = 0.888 ns ( 31.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "2.816 ns" { 50MHz sequencer:inst5|internal_select[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { 50MHz 50MHz~out0 sequencer:inst5|internal_select[1] } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "50MHz source 2.868 ns - Longest register " "Info: - Longest clock path from clock \"50MHz\" to source register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns 50MHz 1 CLK PIN_G16 19 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G16; Fanout = 19; CLK Node = '50MHz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "" { 50MHz } "NODE_NAME" } "" } } { "seven_segment_exercise.bdf" "" { Schematic "C:/altera/FPGA_course/ex7/seven_segment_exercise.bdf" { { 80 -40 128 96 "50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.629 ns) 2.868 ns pulse_generator:inst\|slow_clk 2 REG LC_X11_Y23_N7 2 " "Info: 2: + IC(0.940 ns) + CELL(0.629 ns) = 2.868 ns; Loc. = LC_X11_Y23_N7; Fanout = 2; REG Node = 'pulse_generator:inst\|slow_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "1.569 ns" { 50MHz pulse_generator:inst|slow_clk } "NODE_NAME" } "" } } { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex7/pulse_generator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 67.22 % ) " "Info: Total cell delay = 1.928 ns ( 67.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.940 ns ( 32.78 % ) " "Info: Total interconnect delay = 0.940 ns ( 32.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "2.868 ns" { 50MHz pulse_generator:inst|slow_clk } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.868 ns" { 50MHz 50MHz~out0 pulse_generator:inst|slow_clk } { 0.000ns 0.000ns 0.940ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "2.816 ns" { 50MHz sequencer:inst5|internal_select[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { 50MHz 50MHz~out0 sequencer:inst5|internal_select[1] } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "2.868 ns" { 50MHz pulse_generator:inst|slow_clk } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.868 ns" { 50MHz 50MHz~out0 pulse_generator:inst|slow_clk } { 0.000ns 0.000ns 0.940ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex7/pulse_generator.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns - " "Info: - Micro setup delay of destination is 0.033 ns" {  } { { "sequencer.vhd" "" { Text "C:/altera/FPGA_course/ex7/sequencer.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "2.816 ns" { 50MHz sequencer:inst5|internal_select[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { 50MHz 50MHz~out0 sequencer:inst5|internal_select[1] } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "2.868 ns" { 50MHz pulse_generator:inst|slow_clk } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.868 ns" { 50MHz 50MHz~out0 pulse_generator:inst|slow_clk } { 0.000ns 0.000ns 0.940ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.604 ns - Longest register register " "Info: - Longest register to register delay is 4.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pulse_generator:inst\|slow_clk 1 REG LC_X11_Y23_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y23_N7; Fanout = 2; REG Node = 'pulse_generator:inst\|slow_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "" { pulse_generator:inst|slow_clk } "NODE_NAME" } "" } } { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex7/pulse_generator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.181 ns) + CELL(0.423 ns) 4.604 ns sequencer:inst5\|internal_select\[1\] 2 REG LC_X52_Y20_N5 19 " "Info: 2: + IC(4.181 ns) + CELL(0.423 ns) = 4.604 ns; Loc. = LC_X52_Y20_N5; Fanout = 19; REG Node = 'sequencer:inst5\|internal_select\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "4.604 ns" { pulse_generator:inst|slow_clk sequencer:inst5|internal_select[1] } "NODE_NAME" } "" } } { "sequencer.vhd" "" { Text "C:/altera/FPGA_course/ex7/sequencer.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.423 ns ( 9.19 % ) " "Info: Total cell delay = 0.423 ns ( 9.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.181 ns ( 90.81 % ) " "Info: Total interconnect delay = 4.181 ns ( 90.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "4.604 ns" { pulse_generator:inst|slow_clk sequencer:inst5|internal_select[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.604 ns" { pulse_generator:inst|slow_clk sequencer:inst5|internal_select[1] } { 0.000ns 4.181ns } { 0.000ns 0.423ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "2.816 ns" { 50MHz sequencer:inst5|internal_select[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { 50MHz 50MHz~out0 sequencer:inst5|internal_select[1] } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "2.868 ns" { 50MHz pulse_generator:inst|slow_clk } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.868 ns" { 50MHz 50MHz~out0 pulse_generator:inst|slow_clk } { 0.000ns 0.000ns 0.940ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "4.604 ns" { pulse_generator:inst|slow_clk sequencer:inst5|internal_select[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.604 ns" { pulse_generator:inst|slow_clk sequencer:inst5|internal_select[1] } { 0.000ns 4.181ns } { 0.000ns 0.423ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "50MHz register sequencer:inst5\|internal_select\[0\] register sequencer:inst5\|internal_select\[0\] 1.098 ns " "Info: Minimum slack time is 1.098 ns for clock \"50MHz\" between source register \"sequencer:inst5\|internal_select\[0\]\" and destination register \"sequencer:inst5\|internal_select\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.913 ns + Shortest register register " "Info: + Shortest register to register delay is 0.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sequencer:inst5\|internal_select\[0\] 1 REG LC_X52_Y20_N3 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y20_N3; Fanout = 16; REG Node = 'sequencer:inst5\|internal_select\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "" { sequencer:inst5|internal_select[0] } "NODE_NAME" } "" } } { "sequencer.vhd" "" { Text "C:/altera/FPGA_course/ex7/sequencer.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.273 ns) 0.913 ns sequencer:inst5\|internal_select\[0\] 2 REG LC_X52_Y20_N3 16 " "Info: 2: + IC(0.640 ns) + CELL(0.273 ns) = 0.913 ns; Loc. = LC_X52_Y20_N3; Fanout = 16; REG Node = 'sequencer:inst5\|internal_select\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "0.913 ns" { sequencer:inst5|internal_select[0] sequencer:inst5|internal_select[0] } "NODE_NAME" } "" } } { "sequencer.vhd" "" { Text "C:/altera/FPGA_course/ex7/sequencer.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.273 ns ( 29.90 % ) " "Info: Total cell delay = 0.273 ns ( 29.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.640 ns ( 70.10 % ) " "Info: Total interconnect delay = 0.640 ns ( 70.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "0.913 ns" { sequencer:inst5|internal_select[0] sequencer:inst5|internal_select[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.913 ns" { sequencer:inst5|internal_select[0] sequencer:inst5|internal_select[0] } { 0.000ns 0.640ns } { 0.000ns 0.273ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.185 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.185 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination 50MHz 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"50MHz\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source 50MHz 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"50MHz\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "50MHz destination 2.816 ns + Longest register " "Info: + Longest clock path from clock \"50MHz\" to destination register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns 50MHz 1 CLK PIN_G16 19 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G16; Fanout = 19; CLK Node = '50MHz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "" { 50MHz } "NODE_NAME" } "" } } { "seven_segment_exercise.bdf" "" { Schematic "C:/altera/FPGA_course/ex7/seven_segment_exercise.bdf" { { 80 -40 128 96 "50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.629 ns) 2.816 ns sequencer:inst5\|internal_select\[0\] 2 REG LC_X52_Y20_N3 16 " "Info: 2: + IC(0.888 ns) + CELL(0.629 ns) = 2.816 ns; Loc. = LC_X52_Y20_N3; Fanout = 16; REG Node = 'sequencer:inst5\|internal_select\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "1.517 ns" { 50MHz sequencer:inst5|internal_select[0] } "NODE_NAME" } "" } } { "sequencer.vhd" "" { Text "C:/altera/FPGA_course/ex7/sequencer.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.47 % ) " "Info: Total cell delay = 1.928 ns ( 68.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 31.53 % ) " "Info: Total interconnect delay = 0.888 ns ( 31.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "2.816 ns" { 50MHz sequencer:inst5|internal_select[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { 50MHz 50MHz~out0 sequencer:inst5|internal_select[0] } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "50MHz source 2.816 ns - Shortest register " "Info: - Shortest clock path from clock \"50MHz\" to source register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns 50MHz 1 CLK PIN_G16 19 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G16; Fanout = 19; CLK Node = '50MHz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "" { 50MHz } "NODE_NAME" } "" } } { "seven_segment_exercise.bdf" "" { Schematic "C:/altera/FPGA_course/ex7/seven_segment_exercise.bdf" { { 80 -40 128 96 "50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.629 ns) 2.816 ns sequencer:inst5\|internal_select\[0\] 2 REG LC_X52_Y20_N3 16 " "Info: 2: + IC(0.888 ns) + CELL(0.629 ns) = 2.816 ns; Loc. = LC_X52_Y20_N3; Fanout = 16; REG Node = 'sequencer:inst5\|internal_select\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "1.517 ns" { 50MHz sequencer:inst5|internal_select[0] } "NODE_NAME" } "" } } { "sequencer.vhd" "" { Text "C:/altera/FPGA_course/ex7/sequencer.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.47 % ) " "Info: Total cell delay = 1.928 ns ( 68.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 31.53 % ) " "Info: Total interconnect delay = 0.888 ns ( 31.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "2.816 ns" { 50MHz sequencer:inst5|internal_select[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { 50MHz 50MHz~out0 sequencer:inst5|internal_select[0] } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "2.816 ns" { 50MHz sequencer:inst5|internal_select[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { 50MHz 50MHz~out0 sequencer:inst5|internal_select[0] } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "2.816 ns" { 50MHz sequencer:inst5|internal_select[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { 50MHz 50MHz~out0 sequencer:inst5|internal_select[0] } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "sequencer.vhd" "" { Text "C:/altera/FPGA_course/ex7/sequencer.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "sequencer.vhd" "" { Text "C:/altera/FPGA_course/ex7/sequencer.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "2.816 ns" { 50MHz sequencer:inst5|internal_select[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { 50MHz 50MHz~out0 sequencer:inst5|internal_select[0] } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "2.816 ns" { 50MHz sequencer:inst5|internal_select[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { 50MHz 50MHz~out0 sequencer:inst5|internal_select[0] } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "0.913 ns" { sequencer:inst5|internal_select[0] sequencer:inst5|internal_select[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.913 ns" { sequencer:inst5|internal_select[0] sequencer:inst5|internal_select[0] } { 0.000ns 0.640ns } { 0.000ns 0.273ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "2.816 ns" { 50MHz sequencer:inst5|internal_select[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { 50MHz 50MHz~out0 sequencer:inst5|internal_select[0] } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "2.816 ns" { 50MHz sequencer:inst5|internal_select[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { 50MHz 50MHz~out0 sequencer:inst5|internal_select[0] } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "50MHz DIG_C sequencer:inst5\|internal_select\[1\] 12.419 ns register " "Info: tco from clock \"50MHz\" to destination pin \"DIG_C\" through register \"sequencer:inst5\|internal_select\[1\]\" is 12.419 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "50MHz source 2.816 ns + Longest register " "Info: + Longest clock path from clock \"50MHz\" to source register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns 50MHz 1 CLK PIN_G16 19 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G16; Fanout = 19; CLK Node = '50MHz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "" { 50MHz } "NODE_NAME" } "" } } { "seven_segment_exercise.bdf" "" { Schematic "C:/altera/FPGA_course/ex7/seven_segment_exercise.bdf" { { 80 -40 128 96 "50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.629 ns) 2.816 ns sequencer:inst5\|internal_select\[1\] 2 REG LC_X52_Y20_N5 19 " "Info: 2: + IC(0.888 ns) + CELL(0.629 ns) = 2.816 ns; Loc. = LC_X52_Y20_N5; Fanout = 19; REG Node = 'sequencer:inst5\|internal_select\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "1.517 ns" { 50MHz sequencer:inst5|internal_select[1] } "NODE_NAME" } "" } } { "sequencer.vhd" "" { Text "C:/altera/FPGA_course/ex7/sequencer.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.47 % ) " "Info: Total cell delay = 1.928 ns ( 68.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 31.53 % ) " "Info: Total interconnect delay = 0.888 ns ( 31.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "2.816 ns" { 50MHz sequencer:inst5|internal_select[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { 50MHz 50MHz~out0 sequencer:inst5|internal_select[1] } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "sequencer.vhd" "" { Text "C:/altera/FPGA_course/ex7/sequencer.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.405 ns + Longest register pin " "Info: + Longest register to pin delay is 9.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sequencer:inst5\|internal_select\[1\] 1 REG LC_X52_Y20_N5 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y20_N5; Fanout = 19; REG Node = 'sequencer:inst5\|internal_select\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "" { sequencer:inst5|internal_select[1] } "NODE_NAME" } "" } } { "sequencer.vhd" "" { Text "C:/altera/FPGA_course/ex7/sequencer.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.390 ns) 0.989 ns calculate_sum:inst3\|add~706 2 COMB LC_X52_Y20_N8 3 " "Info: 2: + IC(0.599 ns) + CELL(0.390 ns) = 0.989 ns; Loc. = LC_X52_Y20_N8; Fanout = 3; COMB Node = 'calculate_sum:inst3\|add~706'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "0.989 ns" { sequencer:inst5|internal_select[1] calculate_sum:inst3|add~706 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.522 ns) 2.597 ns calculate_sum:inst3\|add~679 3 COMB LC_X52_Y19_N1 1 " "Info: 3: + IC(1.086 ns) + CELL(0.522 ns) = 2.597 ns; Loc. = LC_X52_Y19_N1; Fanout = 1; COMB Node = 'calculate_sum:inst3\|add~679'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "1.608 ns" { calculate_sum:inst3|add~706 calculate_sum:inst3|add~679 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.522 ns) 4.193 ns calculate_sum:inst3\|add~684 4 COMB LC_X52_Y20_N6 7 " "Info: 4: + IC(1.074 ns) + CELL(0.522 ns) = 4.193 ns; Loc. = LC_X52_Y20_N6; Fanout = 7; COMB Node = 'calculate_sum:inst3\|add~684'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "1.596 ns" { calculate_sum:inst3|add~679 calculate_sum:inst3|add~684 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.258 ns) 5.648 ns to_seven_segment:inst4\|segments_out\[4\]~193 5 COMB LC_X52_Y21_N6 1 " "Info: 5: + IC(1.197 ns) + CELL(0.258 ns) = 5.648 ns; Loc. = LC_X52_Y21_N6; Fanout = 1; COMB Node = 'to_seven_segment:inst4\|segments_out\[4\]~193'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "1.455 ns" { calculate_sum:inst3|add~684 to_seven_segment:inst4|segments_out[4]~193 } "NODE_NAME" } "" } } { "to_seven_segment.vhd" "" { Text "C:/altera/FPGA_course/ex7/to_seven_segment.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(1.865 ns) 9.405 ns DIG_C 6 PIN PIN_C13 0 " "Info: 6: + IC(1.892 ns) + CELL(1.865 ns) = 9.405 ns; Loc. = PIN_C13; Fanout = 0; PIN Node = 'DIG_C'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "3.757 ns" { to_seven_segment:inst4|segments_out[4]~193 DIG_C } "NODE_NAME" } "" } } { "seven_segment_exercise.bdf" "" { Schematic "C:/altera/FPGA_course/ex7/seven_segment_exercise.bdf" { { 272 944 1120 288 "DIG_C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.557 ns ( 37.82 % ) " "Info: Total cell delay = 3.557 ns ( 37.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.848 ns ( 62.18 % ) " "Info: Total interconnect delay = 5.848 ns ( 62.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "9.405 ns" { sequencer:inst5|internal_select[1] calculate_sum:inst3|add~706 calculate_sum:inst3|add~679 calculate_sum:inst3|add~684 to_seven_segment:inst4|segments_out[4]~193 DIG_C } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.405 ns" { sequencer:inst5|internal_select[1] calculate_sum:inst3|add~706 calculate_sum:inst3|add~679 calculate_sum:inst3|add~684 to_seven_segment:inst4|segments_out[4]~193 DIG_C } { 0.000ns 0.599ns 1.086ns 1.074ns 1.197ns 1.892ns } { 0.000ns 0.390ns 0.522ns 0.522ns 0.258ns 1.865ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "2.816 ns" { 50MHz sequencer:inst5|internal_select[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { 50MHz 50MHz~out0 sequencer:inst5|internal_select[1] } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "9.405 ns" { sequencer:inst5|internal_select[1] calculate_sum:inst3|add~706 calculate_sum:inst3|add~679 calculate_sum:inst3|add~684 to_seven_segment:inst4|segments_out[4]~193 DIG_C } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.405 ns" { sequencer:inst5|internal_select[1] calculate_sum:inst3|add~706 calculate_sum:inst3|add~679 calculate_sum:inst3|add~684 to_seven_segment:inst4|segments_out[4]~193 DIG_C } { 0.000ns 0.599ns 1.086ns 1.074ns 1.197ns 1.892ns } { 0.000ns 0.390ns 0.522ns 0.522ns 0.258ns 1.865ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "DIPSWITCH\[4\] DIG_C 15.972 ns Longest " "Info: Longest tpd from source pin \"DIPSWITCH\[4\]\" to destination pin \"DIG_C\" is 15.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns DIPSWITCH\[4\] 1 PIN PIN_P15 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_P15; Fanout = 2; PIN Node = 'DIPSWITCH\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "" { DIPSWITCH[4] } "NODE_NAME" } "" } } { "seven_segment_exercise.bdf" "" { Schematic "C:/altera/FPGA_course/ex7/seven_segment_exercise.bdf" { { 224 -40 136 240 "DIPSWITCH\[3..0\]" "" } { 256 -48 136 272 "DIPSWITCH\[7..4\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.999 ns) + CELL(0.258 ns) 7.556 ns calculate_sum:inst3\|add~706 2 COMB LC_X52_Y20_N8 3 " "Info: 2: + IC(5.999 ns) + CELL(0.258 ns) = 7.556 ns; Loc. = LC_X52_Y20_N8; Fanout = 3; COMB Node = 'calculate_sum:inst3\|add~706'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "6.257 ns" { DIPSWITCH[4] calculate_sum:inst3|add~706 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.522 ns) 9.164 ns calculate_sum:inst3\|add~679 3 COMB LC_X52_Y19_N1 1 " "Info: 3: + IC(1.086 ns) + CELL(0.522 ns) = 9.164 ns; Loc. = LC_X52_Y19_N1; Fanout = 1; COMB Node = 'calculate_sum:inst3\|add~679'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "1.608 ns" { calculate_sum:inst3|add~706 calculate_sum:inst3|add~679 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.522 ns) 10.760 ns calculate_sum:inst3\|add~684 4 COMB LC_X52_Y20_N6 7 " "Info: 4: + IC(1.074 ns) + CELL(0.522 ns) = 10.760 ns; Loc. = LC_X52_Y20_N6; Fanout = 7; COMB Node = 'calculate_sum:inst3\|add~684'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "1.596 ns" { calculate_sum:inst3|add~679 calculate_sum:inst3|add~684 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.258 ns) 12.215 ns to_seven_segment:inst4\|segments_out\[4\]~193 5 COMB LC_X52_Y21_N6 1 " "Info: 5: + IC(1.197 ns) + CELL(0.258 ns) = 12.215 ns; Loc. = LC_X52_Y21_N6; Fanout = 1; COMB Node = 'to_seven_segment:inst4\|segments_out\[4\]~193'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "1.455 ns" { calculate_sum:inst3|add~684 to_seven_segment:inst4|segments_out[4]~193 } "NODE_NAME" } "" } } { "to_seven_segment.vhd" "" { Text "C:/altera/FPGA_course/ex7/to_seven_segment.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(1.865 ns) 15.972 ns DIG_C 6 PIN PIN_C13 0 " "Info: 6: + IC(1.892 ns) + CELL(1.865 ns) = 15.972 ns; Loc. = PIN_C13; Fanout = 0; PIN Node = 'DIG_C'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "3.757 ns" { to_seven_segment:inst4|segments_out[4]~193 DIG_C } "NODE_NAME" } "" } } { "seven_segment_exercise.bdf" "" { Schematic "C:/altera/FPGA_course/ex7/seven_segment_exercise.bdf" { { 272 944 1120 288 "DIG_C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.724 ns ( 29.58 % ) " "Info: Total cell delay = 4.724 ns ( 29.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.248 ns ( 70.42 % ) " "Info: Total interconnect delay = 11.248 ns ( 70.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "seven_segment_exercise" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex7/db/seven_segment_exercise.quartus_db" { Floorplan "C:/altera/FPGA_course/ex7/" "" "15.972 ns" { DIPSWITCH[4] calculate_sum:inst3|add~706 calculate_sum:inst3|add~679 calculate_sum:inst3|add~684 to_seven_segment:inst4|segments_out[4]~193 DIG_C } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "15.972 ns" { DIPSWITCH[4] DIPSWITCH[4]~out0 calculate_sum:inst3|add~706 calculate_sum:inst3|add~679 calculate_sum:inst3|add~684 to_seven_segment:inst4|segments_out[4]~193 DIG_C } { 0.000ns 0.000ns 5.999ns 1.086ns 1.074ns 1.197ns 1.892ns } { 0.000ns 1.299ns 0.258ns 0.522ns 0.522ns 0.258ns 1.865ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 16 16:53:30 2006 " "Info: Processing ended: Thu Mar 16 16:53:30 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
