{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755191849473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755191849474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 14 13:17:29 2025 " "Processing started: Thu Aug 14 13:17:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755191849474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755191849474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hdmidemo -c hdmi_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off hdmidemo -c hdmi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755191849474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755191850599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755191850599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_top " "Found entity 1: hdmi_top" {  } { { "hdmi_top.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/hdmi_top.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755191878992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755191878992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file video_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_timing " "Found entity 1: video_timing" {  } { { "video_timing.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/video_timing.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755191878994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755191878994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_config " "Found entity 1: i2c_config" {  } { { "i2c_config.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755191878995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755191878995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_74mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_74mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_74mhz " "Found entity 1: pll_74mhz" {  } { { "pll_74mhz.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pll_74mhz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755191878996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755191878996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_74mhz/pll_74mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_74mhz/pll_74mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_74mhz_0002 " "Found entity 1: pll_74mhz_0002" {  } { { "pll_74mhz/pll_74mhz_0002.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pll_74mhz/pll_74mhz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755191878998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755191878998 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pong_logic.v(44) " "Verilog HDL information at pong_logic.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "pong_logic.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pong_logic.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1755191878999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file pong_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_logic " "Found entity 1: pong_logic" {  } { { "pong_logic.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pong_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755191879000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755191879000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 renderer " "Found entity 1: renderer" {  } { { "renderer.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/renderer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755191879001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755191879001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_draw.v 1 1 " "Found 1 design units, including 1 entities, in source file score_draw.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_draw " "Found entity 1: score_draw" {  } { { "score_draw.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/score_draw.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755191879001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755191879001 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hdmi_top " "Elaborating entity \"hdmi_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755191879065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_74mhz pll_74mhz:pll_inst " "Elaborating entity \"pll_74mhz\" for hierarchy \"pll_74mhz:pll_inst\"" {  } { { "hdmi_top.v" "pll_inst" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/hdmi_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755191879091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_74mhz_0002 pll_74mhz:pll_inst\|pll_74mhz_0002:pll_74mhz_inst " "Elaborating entity \"pll_74mhz_0002\" for hierarchy \"pll_74mhz:pll_inst\|pll_74mhz_0002:pll_74mhz_inst\"" {  } { { "pll_74mhz.v" "pll_74mhz_inst" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pll_74mhz.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755191879095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_74mhz:pll_inst\|pll_74mhz_0002:pll_74mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_74mhz:pll_inst\|pll_74mhz_0002:pll_74mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_74mhz/pll_74mhz_0002.v" "altera_pll_i" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pll_74mhz/pll_74mhz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755191879120 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1755191879126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_74mhz:pll_inst\|pll_74mhz_0002:pll_74mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_74mhz:pll_inst\|pll_74mhz_0002:pll_74mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_74mhz/pll_74mhz_0002.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pll_74mhz/pll_74mhz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755191879126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_74mhz:pll_inst\|pll_74mhz_0002:pll_74mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_74mhz:pll_inst\|pll_74mhz_0002:pll_74mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 74.242424 MHz " "Parameter \"output_clock_frequency0\" = \"74.242424 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755191879127 ""}  } { { "pll_74mhz/pll_74mhz_0002.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pll_74mhz/pll_74mhz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755191879127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_timing video_timing:timing_inst " "Elaborating entity \"video_timing\" for hierarchy \"video_timing:timing_inst\"" {  } { { "hdmi_top.v" "timing_inst" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/hdmi_top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755191879129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 video_timing.v(53) " "Verilog HDL assignment warning at video_timing.v(53): truncated value with size 32 to match size of target (12)" {  } { { "video_timing.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/video_timing.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755191879130 "|hdmi_top|video_timing:timing_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 video_timing.v(56) " "Verilog HDL assignment warning at video_timing.v(56): truncated value with size 32 to match size of target (12)" {  } { { "video_timing.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/video_timing.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755191879130 "|hdmi_top|video_timing:timing_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_logic pong_logic:game " "Elaborating entity \"pong_logic\" for hierarchy \"pong_logic:game\"" {  } { { "hdmi_top.v" "game" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/hdmi_top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755191879136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pong_logic.v(47) " "Verilog HDL assignment warning at pong_logic.v(47): truncated value with size 32 to match size of target (11)" {  } { { "pong_logic.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pong_logic.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755191879136 "|hdmi_top|pong_logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pong_logic.v(48) " "Verilog HDL assignment warning at pong_logic.v(48): truncated value with size 32 to match size of target (11)" {  } { { "pong_logic.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pong_logic.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755191879136 "|hdmi_top|pong_logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pong_logic.v(49) " "Verilog HDL assignment warning at pong_logic.v(49): truncated value with size 32 to match size of target (11)" {  } { { "pong_logic.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pong_logic.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755191879137 "|hdmi_top|pong_logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pong_logic.v(50) " "Verilog HDL assignment warning at pong_logic.v(50): truncated value with size 32 to match size of target (11)" {  } { { "pong_logic.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pong_logic.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755191879137 "|hdmi_top|pong_logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pong_logic.v(100) " "Verilog HDL assignment warning at pong_logic.v(100): truncated value with size 32 to match size of target (11)" {  } { { "pong_logic.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pong_logic.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755191879137 "|hdmi_top|pong_logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pong_logic.v(152) " "Verilog HDL assignment warning at pong_logic.v(152): truncated value with size 32 to match size of target (4)" {  } { { "pong_logic.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pong_logic.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755191879141 "|hdmi_top|pong_logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pong_logic.v(168) " "Verilog HDL assignment warning at pong_logic.v(168): truncated value with size 32 to match size of target (4)" {  } { { "pong_logic.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pong_logic.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755191879141 "|hdmi_top|pong_logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pong_logic.v(183) " "Verilog HDL assignment warning at pong_logic.v(183): truncated value with size 32 to match size of target (11)" {  } { { "pong_logic.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pong_logic.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755191879142 "|hdmi_top|pong_logic:game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "renderer renderer:draw " "Elaborating entity \"renderer\" for hierarchy \"renderer:draw\"" {  } { { "hdmi_top.v" "draw" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/hdmi_top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755191879166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_draw renderer:draw\|score_draw:drawL " "Elaborating entity \"score_draw\" for hierarchy \"renderer:draw\|score_draw:drawL\"" {  } { { "renderer.v" "drawL" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/renderer.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755191879171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_draw.v(15) " "Verilog HDL assignment warning at score_draw.v(15): truncated value with size 32 to match size of target (4)" {  } { { "score_draw.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/score_draw.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755191879172 "|hdmi_top|renderer:draw|score_draw:drawL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_draw.v(17) " "Verilog HDL assignment warning at score_draw.v(17): truncated value with size 32 to match size of target (4)" {  } { { "score_draw.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/score_draw.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755191879172 "|hdmi_top|renderer:draw|score_draw:drawL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_draw renderer:draw\|score_draw:drawR " "Elaborating entity \"score_draw\" for hierarchy \"renderer:draw\|score_draw:drawR\"" {  } { { "renderer.v" "drawR" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/renderer.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755191879179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_draw.v(15) " "Verilog HDL assignment warning at score_draw.v(15): truncated value with size 32 to match size of target (4)" {  } { { "score_draw.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/score_draw.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755191879180 "|hdmi_top|renderer:draw|score_draw:drawR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_draw.v(17) " "Verilog HDL assignment warning at score_draw.v(17): truncated value with size 32 to match size of target (4)" {  } { { "score_draw.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/score_draw.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755191879180 "|hdmi_top|renderer:draw|score_draw:drawR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_config i2c_config:config_inst " "Elaborating entity \"i2c_config\" for hierarchy \"i2c_config:config_inst\"" {  } { { "hdmi_top.v" "config_inst" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/hdmi_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755191879187 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sda_in i2c_config.v(40) " "Verilog HDL or VHDL warning at i2c_config.v(40): object \"sda_in\" assigned a value but never read" {  } { { "i2c_config.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755191879187 "|hdmi_top|i2c_config:config_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_addr.data_a 0 i2c_config.v(23) " "Net \"reg_addr.data_a\" at i2c_config.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "i2c_config.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755191879201 "|hdmi_top|i2c_config:config_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_addr.waddr_a 0 i2c_config.v(23) " "Net \"reg_addr.waddr_a\" at i2c_config.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "i2c_config.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755191879201 "|hdmi_top|i2c_config:config_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_data.data_a 0 i2c_config.v(24) " "Net \"reg_data.data_a\" at i2c_config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "i2c_config.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755191879201 "|hdmi_top|i2c_config:config_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_data.waddr_a 0 i2c_config.v(24) " "Net \"reg_data.waddr_a\" at i2c_config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "i2c_config.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755191879201 "|hdmi_top|i2c_config:config_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_addr.we_a 0 i2c_config.v(23) " "Net \"reg_addr.we_a\" at i2c_config.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "i2c_config.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755191879201 "|hdmi_top|i2c_config:config_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_data.we_a 0 i2c_config.v(24) " "Net \"reg_data.we_a\" at i2c_config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "i2c_config.v" "" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755191879201 "|hdmi_top|i2c_config:config_inst"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "i2c_config:config_inst\|reg_addr " "RAM logic \"i2c_config:config_inst\|reg_addr\" is uninferred due to inappropriate RAM size" {  } { { "i2c_config.v" "reg_addr" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1755191879599 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "i2c_config:config_inst\|reg_data " "RAM logic \"i2c_config:config_inst\|reg_data\" is uninferred due to inappropriate RAM size" {  } { { "i2c_config.v" "reg_data" { Text "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1755191879599 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1755191879599 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4 3 C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/db/hdmi_top.ram0_i2c_config_4b0357c6.hdl.mif " "Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File \"C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/db/hdmi_top.ram0_i2c_config_4b0357c6.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1755191879601 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4 3 C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/db/hdmi_top.ram1_i2c_config_4b0357c6.hdl.mif " "Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File \"C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/db/hdmi_top.ram1_i2c_config_4b0357c6.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1755191879602 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755191880393 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1755191881084 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/output_files/hdmi_top.map.smsg " "Generated suppressed messages file C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/output_files/hdmi_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755191881150 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755191881316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755191881316 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "970 " "Implemented 970 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755191881438 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755191881438 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1755191881438 ""} { "Info" "ICUT_CUT_TM_LCELLS" "933 " "Implemented 933 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755191881438 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1755191881438 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755191881438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755191881450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 14 13:18:01 2025 " "Processing ended: Thu Aug 14 13:18:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755191881450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755191881450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755191881450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755191881450 ""}
