library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.my_gates.all;

entity gates_tester is
  port (
    SW : in std_logic_vector (1 downto 0);
    LEDR: out std_logic_vector(15 downto 0);
  ) ;
end gates_tester;

architecture tester of gates_tester is

    signal s1,s2,s3,s4
begin
    u1: procedure_and_or(s1,s2,s3,s4);

    LEDR(3) <= function_xor(s1,s2);

    SW(1) <= s1;
    SW(2) <= s2;
    LEDR(0) <= s3;
    LEDR(1) <= s4;


end tester ; -- tester
