$date
	Sat Jun  8 17:36:05 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module bit_mayor_tb $end
$var wire 1 ! bm_selector $end
$var wire 1 " bm_distintos $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module bm_ $end
$var wire 1 # bm_a $end
$var wire 1 $ bm_b $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 1 " bm_distintos $end
$var reg 1 ! bm_selector $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
1%
0$
0#
0"
0!
$end
#150
0%
#300
1$
1#
0&
1%
#450
0%
#600
0$
1%
#750
0%
#900
1$
1"
1%
#1050
0%
#1200
0"
0$
1%
#1350
0%
#1500
1"
1%
#1650
0%
#1800
1$
0#
1%
#1950
0%
#2100
0$
1!
1%
#2250
0%
#2400
0"
1$
1%
#2550
0%
#2700
0$
1"
1%
#2850
0%
#3000
0"
1%
#3150
0%
#3300
1%
