ARM GAS  /tmp/ccmkIUhS.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32e10x_usart.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.usart_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	usart_deinit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	usart_deinit:
  27              	.LVL0:
  28              	.LFB116:
  29              		.file 1 "../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c"
   1:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
   2:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \file  gd32e10x_usart.c
   3:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief USART driver
   4:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     
   5:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \version 2017-12-26, V1.0.0, firmware for GD32E10x
   6:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
   7:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
   8:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*
   9:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     Copyright (c) 2017, GigaDevice Semiconductor Inc.
  10:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
  11:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     All rights reserved.
  12:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
  13:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     Redistribution and use in source and binary forms, with or without modification, 
  14:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** are permitted provided that the following conditions are met:
  15:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
  16:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  17:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****        list of conditions and the following disclaimer.
  18:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  19:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****        this list of conditions and the following disclaimer in the documentation 
  20:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****        and/or other materials provided with the distribution.
  21:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  22:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****        may be used to endorse or promote products derived from this software without 
  23:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****        specific prior written permission.
  24:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
  25:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  26:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  27:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  28:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  29:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
ARM GAS  /tmp/ccmkIUhS.s 			page 2


  30:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  31:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  32:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  33:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  34:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** OF SUCH DAMAGE.
  35:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
  36:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
  37:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** #include "gd32e10x_usart.h"
  38:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
  39:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /* USART register bit offset */
  40:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** #define GP_GUAT_OFFSET            ((uint32_t)8U)       /* bit offset of GUAT in USART_GP */
  41:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** #define CTL3_SCRTNUM_OFFSET       ((uint32_t)1U)       /* bit offset of SCRTNUM in USART_CTL3 */
  42:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** #define RT_BL_OFFSET              ((uint32_t)24U)      /* bit offset of BL in USART_RT */
  43:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
  44:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
  45:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      reset USART/UART 
  46:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
  47:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
  48:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
  49:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
  50:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_deinit(uint32_t usart_periph)
  51:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
  30              		.loc 1 51 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 51 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 3, -8
  38              		.cfi_offset 14, -4
  52:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     switch(usart_periph){
  39              		.loc 1 52 5 is_stmt 1 view .LVU2
  40 0002 204B     		ldr	r3, .L10
  41 0004 9842     		cmp	r0, r3
  42 0006 2AD0     		beq	.L2
  43 0008 0FD9     		bls	.L9
  44 000a 1F4B     		ldr	r3, .L10+4
  45 000c 9842     		cmp	r0, r3
  46 000e 2FD0     		beq	.L7
  47 0010 03F56843 		add	r3, r3, #59392
  48 0014 9842     		cmp	r0, r3
  49 0016 07D1     		bne	.L1
  53:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case USART0:
  54:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         /* reset USART0 */
  55:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         rcu_periph_reset_enable(RCU_USART0RST);
  50              		.loc 1 55 9 view .LVU3
  51 0018 40F20E30 		movw	r0, #782
  52              	.LVL1:
  53              		.loc 1 55 9 is_stmt 0 view .LVU4
  54 001c FFF7FEFF 		bl	rcu_periph_reset_enable
  55              	.LVL2:
  56:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         rcu_periph_reset_disable(RCU_USART0RST);
  56              		.loc 1 56 9 is_stmt 1 view .LVU5
  57 0020 40F20E30 		movw	r0, #782
  58 0024 FFF7FEFF 		bl	rcu_periph_reset_disable
  59              	.LVL3:
ARM GAS  /tmp/ccmkIUhS.s 			page 3


  57:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         break;
  60              		.loc 1 57 9 view .LVU6
  61              	.L1:
  58:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case USART1:
  59:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         /* reset USART1 */
  60:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         rcu_periph_reset_enable(RCU_USART1RST);
  61:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
  62:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         break;
  63:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case USART2:
  64:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         /* reset USART2 */
  65:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         rcu_periph_reset_enable(RCU_USART2RST);
  66:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         rcu_periph_reset_disable(RCU_USART2RST);
  67:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         break;
  68:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case UART3:
  69:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         /* reset UART3 */
  70:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         rcu_periph_reset_enable(RCU_UART3RST);
  71:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         rcu_periph_reset_disable(RCU_UART3RST);
  72:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         break;
  73:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case UART4:
  74:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         /* reset UART4 */
  75:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         rcu_periph_reset_enable(RCU_UART4RST);
  76:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         rcu_periph_reset_disable(RCU_UART4RST);
  77:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         break;
  78:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     default:
  79:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         break;
  80:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     }
  81:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
  62              		.loc 1 81 1 is_stmt 0 view .LVU7
  63 0028 08BD     		pop	{r3, pc}
  64              	.LVL4:
  65              	.L9:
  52:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case USART0:
  66              		.loc 1 52 5 view .LVU8
  67 002a A3F50063 		sub	r3, r3, #2048
  68 002e 9842     		cmp	r0, r3
  69 0030 0CD0     		beq	.L4
  70 0032 03F58063 		add	r3, r3, #1024
  71 0036 9842     		cmp	r0, r3
  72 0038 F6D1     		bne	.L1
  65:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         rcu_periph_reset_disable(RCU_USART2RST);
  73              		.loc 1 65 9 is_stmt 1 view .LVU9
  74 003a 40F21240 		movw	r0, #1042
  75              	.LVL5:
  65:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         rcu_periph_reset_disable(RCU_USART2RST);
  76              		.loc 1 65 9 is_stmt 0 view .LVU10
  77 003e FFF7FEFF 		bl	rcu_periph_reset_enable
  78              	.LVL6:
  66:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         break;
  79              		.loc 1 66 9 is_stmt 1 view .LVU11
  80 0042 40F21240 		movw	r0, #1042
  81 0046 FFF7FEFF 		bl	rcu_periph_reset_disable
  82              	.LVL7:
  67:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case UART3:
  83              		.loc 1 67 9 view .LVU12
  84 004a EDE7     		b	.L1
  85              	.LVL8:
  86              	.L4:
ARM GAS  /tmp/ccmkIUhS.s 			page 4


  60:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
  87              		.loc 1 60 9 view .LVU13
  88 004c 40F21140 		movw	r0, #1041
  89              	.LVL9:
  60:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
  90              		.loc 1 60 9 is_stmt 0 view .LVU14
  91 0050 FFF7FEFF 		bl	rcu_periph_reset_enable
  92              	.LVL10:
  61:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         break;
  93              		.loc 1 61 9 is_stmt 1 view .LVU15
  94 0054 40F21140 		movw	r0, #1041
  95 0058 FFF7FEFF 		bl	rcu_periph_reset_disable
  96              	.LVL11:
  62:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case USART2:
  97              		.loc 1 62 9 view .LVU16
  98 005c E4E7     		b	.L1
  99              	.LVL12:
 100              	.L2:
  70:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         rcu_periph_reset_disable(RCU_UART3RST);
 101              		.loc 1 70 9 view .LVU17
 102 005e 40F21340 		movw	r0, #1043
 103              	.LVL13:
  70:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         rcu_periph_reset_disable(RCU_UART3RST);
 104              		.loc 1 70 9 is_stmt 0 view .LVU18
 105 0062 FFF7FEFF 		bl	rcu_periph_reset_enable
 106              	.LVL14:
  71:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         break;
 107              		.loc 1 71 9 is_stmt 1 view .LVU19
 108 0066 40F21340 		movw	r0, #1043
 109 006a FFF7FEFF 		bl	rcu_periph_reset_disable
 110              	.LVL15:
  72:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case UART4:
 111              		.loc 1 72 9 view .LVU20
 112 006e DBE7     		b	.L1
 113              	.LVL16:
 114              	.L7:
  75:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         rcu_periph_reset_disable(RCU_UART4RST);
 115              		.loc 1 75 9 view .LVU21
 116 0070 40F21440 		movw	r0, #1044
 117              	.LVL17:
  75:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         rcu_periph_reset_disable(RCU_UART4RST);
 118              		.loc 1 75 9 is_stmt 0 view .LVU22
 119 0074 FFF7FEFF 		bl	rcu_periph_reset_enable
 120              	.LVL18:
  76:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         break;
 121              		.loc 1 76 9 is_stmt 1 view .LVU23
 122 0078 40F21440 		movw	r0, #1044
 123 007c FFF7FEFF 		bl	rcu_periph_reset_disable
 124              	.LVL19:
  77:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     default:
 125              		.loc 1 77 9 view .LVU24
 126              		.loc 1 81 1 is_stmt 0 view .LVU25
 127 0080 D2E7     		b	.L1
 128              	.L11:
 129 0082 00BF     		.align	2
 130              	.L10:
 131 0084 004C0040 		.word	1073761280
ARM GAS  /tmp/ccmkIUhS.s 			page 5


 132 0088 00500040 		.word	1073762304
 133              		.cfi_endproc
 134              	.LFE116:
 136              		.section	.text.usart_baudrate_set,"ax",%progbits
 137              		.align	1
 138              		.global	usart_baudrate_set
 139              		.syntax unified
 140              		.thumb
 141              		.thumb_func
 142              		.fpu fpv4-sp-d16
 144              	usart_baudrate_set:
 145              	.LVL20:
 146              	.LFB117:
  82:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
  83:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
  84:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      configure USART baud rate value
  85:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
  86:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  baudval: baud rate value
  87:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
  88:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
  89:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */ 
  90:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_baudrate_set(uint32_t usart_periph, uint32_t baudval)
  91:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 147              		.loc 1 91 1 is_stmt 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 0
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151              		.loc 1 91 1 is_stmt 0 view .LVU27
 152 0000 38B5     		push	{r3, r4, r5, lr}
 153              		.cfi_def_cfa_offset 16
 154              		.cfi_offset 3, -16
 155              		.cfi_offset 4, -12
 156              		.cfi_offset 5, -8
 157              		.cfi_offset 14, -4
 158 0002 0446     		mov	r4, r0
 159 0004 0D46     		mov	r5, r1
  92:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     uint32_t uclk = 0U, intdiv = 0U, fradiv = 0U, udiv = 0U;
 160              		.loc 1 92 5 is_stmt 1 view .LVU28
 161              	.LVL21:
  93:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     switch(usart_periph){
 162              		.loc 1 93 5 view .LVU29
 163 0006 184B     		ldr	r3, .L22
 164 0008 9842     		cmp	r0, r3
 165 000a 23D0     		beq	.L13
 166 000c 10D9     		bls	.L21
 167 000e 174B     		ldr	r3, .L22+4
 168 0010 9842     		cmp	r0, r3
 169 0012 23D0     		beq	.L18
 170 0014 03F56843 		add	r3, r3, #59392
 171 0018 9842     		cmp	r0, r3
 172 001a 23D1     		bne	.L19
  94:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          /* get clock frequency */
  95:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case USART0:
  96:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          /* get USART0 clock */
  97:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          uclk = rcu_clock_freq_get(CK_APB2);
 173              		.loc 1 97 10 view .LVU30
 174              		.loc 1 97 17 is_stmt 0 view .LVU31
ARM GAS  /tmp/ccmkIUhS.s 			page 6


 175 001c 0320     		movs	r0, #3
 176              	.LVL22:
 177              		.loc 1 97 17 view .LVU32
 178 001e FFF7FEFF 		bl	rcu_clock_freq_get
 179              	.LVL23:
  98:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          break;
 180              		.loc 1 98 10 is_stmt 1 view .LVU33
 181              	.L17:
  99:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case USART1:
 100:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          /* get USART1 clock */
 101:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          uclk = rcu_clock_freq_get(CK_APB1);
 102:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          break;
 103:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case USART2:
 104:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          /* get USART2 clock */
 105:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          uclk = rcu_clock_freq_get(CK_APB1);
 106:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          break;
 107:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case UART3:
 108:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          /* get UART3 clock */
 109:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          uclk = rcu_clock_freq_get(CK_APB1);
 110:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          break;
 111:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case UART4:
 112:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          /* get UART4 clock */
 113:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          uclk = rcu_clock_freq_get(CK_APB1);
 114:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          break;  
 115:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     default:
 116:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          break;
 117:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     }
 118:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* oversampling by 16, configure the value of USART_BAUD */
 119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     udiv = (uclk + baudval/2U)/baudval;
 182              		.loc 1 119 5 view .LVU34
 120:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     intdiv = udiv & 0xfff0U;
 183              		.loc 1 120 5 view .LVU35
 121:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     fradiv = udiv & 0xfU;
 184              		.loc 1 121 5 view .LVU36
 122:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 185              		.loc 1 122 5 view .LVU37
 119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     intdiv = udiv & 0xfff0U;
 186              		.loc 1 119 18 is_stmt 0 view .LVU38
 187 0022 00EB5500 		add	r0, r0, r5, lsr #1
 188              	.LVL24:
 119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     intdiv = udiv & 0xfff0U;
 189              		.loc 1 119 10 view .LVU39
 190 0026 B0FBF5F1 		udiv	r1, r0, r5
 191              	.LVL25:
 192              		.loc 1 122 83 view .LVU40
 193 002a 89B2     		uxth	r1, r1
 194              	.LVL26:
 195              		.loc 1 122 30 view .LVU41
 196 002c A160     		str	r1, [r4, #8]
 123:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 197              		.loc 1 123 1 view .LVU42
 198 002e 38BD     		pop	{r3, r4, r5, pc}
 199              	.LVL27:
 200              	.L21:
  93:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          /* get clock frequency */
 201              		.loc 1 93 5 view .LVU43
 202 0030 A3F50063 		sub	r3, r3, #2048
ARM GAS  /tmp/ccmkIUhS.s 			page 7


 203 0034 9842     		cmp	r0, r3
 204 0036 09D0     		beq	.L15
 205 0038 03F58063 		add	r3, r3, #1024
 206 003c 9842     		cmp	r0, r3
 207 003e 18BF     		it	ne
 208 0040 0020     		movne	r0, #0
 209              	.LVL28:
  93:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          /* get clock frequency */
 210              		.loc 1 93 5 view .LVU44
 211 0042 EED1     		bne	.L17
 105:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          break;
 212              		.loc 1 105 10 is_stmt 1 view .LVU45
 105:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          break;
 213              		.loc 1 105 17 is_stmt 0 view .LVU46
 214 0044 0220     		movs	r0, #2
 215 0046 FFF7FEFF 		bl	rcu_clock_freq_get
 216              	.LVL29:
 106:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case UART3:
 217              		.loc 1 106 10 is_stmt 1 view .LVU47
 218 004a EAE7     		b	.L17
 219              	.LVL30:
 220              	.L15:
 101:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          break;
 221              		.loc 1 101 10 view .LVU48
 101:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          break;
 222              		.loc 1 101 17 is_stmt 0 view .LVU49
 223 004c 0220     		movs	r0, #2
 224              	.LVL31:
 101:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          break;
 225              		.loc 1 101 17 view .LVU50
 226 004e FFF7FEFF 		bl	rcu_clock_freq_get
 227              	.LVL32:
 102:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case USART2:
 228              		.loc 1 102 10 is_stmt 1 view .LVU51
 229 0052 E6E7     		b	.L17
 230              	.LVL33:
 231              	.L13:
 109:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          break;
 232              		.loc 1 109 10 view .LVU52
 109:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          break;
 233              		.loc 1 109 17 is_stmt 0 view .LVU53
 234 0054 0220     		movs	r0, #2
 235              	.LVL34:
 109:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          break;
 236              		.loc 1 109 17 view .LVU54
 237 0056 FFF7FEFF 		bl	rcu_clock_freq_get
 238              	.LVL35:
 110:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case UART4:
 239              		.loc 1 110 10 is_stmt 1 view .LVU55
 240 005a E2E7     		b	.L17
 241              	.LVL36:
 242              	.L18:
 113:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          break;  
 243              		.loc 1 113 10 view .LVU56
 113:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          break;  
 244              		.loc 1 113 17 is_stmt 0 view .LVU57
 245 005c 0220     		movs	r0, #2
ARM GAS  /tmp/ccmkIUhS.s 			page 8


 246              	.LVL37:
 113:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          break;  
 247              		.loc 1 113 17 view .LVU58
 248 005e FFF7FEFF 		bl	rcu_clock_freq_get
 249              	.LVL38:
 114:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     default:
 250              		.loc 1 114 10 is_stmt 1 view .LVU59
 251 0062 DEE7     		b	.L17
 252              	.LVL39:
 253              	.L19:
  93:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          /* get clock frequency */
 254              		.loc 1 93 5 is_stmt 0 view .LVU60
 255 0064 0020     		movs	r0, #0
 256              	.LVL40:
  93:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****          /* get clock frequency */
 257              		.loc 1 93 5 view .LVU61
 258 0066 DCE7     		b	.L17
 259              	.L23:
 260              		.align	2
 261              	.L22:
 262 0068 004C0040 		.word	1073761280
 263 006c 00500040 		.word	1073762304
 264              		.cfi_endproc
 265              	.LFE117:
 267              		.section	.text.usart_parity_config,"ax",%progbits
 268              		.align	1
 269              		.global	usart_parity_config
 270              		.syntax unified
 271              		.thumb
 272              		.thumb_func
 273              		.fpu fpv4-sp-d16
 275              	usart_parity_config:
 276              	.LVL41:
 277              	.LFB118:
 124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 125:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 126:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief     configure USART parity
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in] usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 128:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in] paritycfg: configure USART parity
 129:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                only one parameter can be selected which is shown as below:
 130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg       USART_PM_NONE: no parity
 131:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg       USART_PM_ODD:  odd parity
 132:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg       USART_PM_EVEN: even parity 
 133:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 136:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_parity_config(uint32_t usart_periph, uint32_t paritycfg)
 137:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 278              		.loc 1 137 1 is_stmt 1 view -0
 279              		.cfi_startproc
 280              		@ args = 0, pretend = 0, frame = 0
 281              		@ frame_needed = 0, uses_anonymous_args = 0
 282              		@ link register save eliminated.
 138:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* clear USART_CTL0 PM,PCEN bits */
 139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_PM | USART_CTL0_PCEN);
 283              		.loc 1 139 5 view .LVU63
 284              		.loc 1 139 30 is_stmt 0 view .LVU64
ARM GAS  /tmp/ccmkIUhS.s 			page 9


 285 0000 C268     		ldr	r2, [r0, #12]
 286 0002 22F4C062 		bic	r2, r2, #1536
 287 0006 C260     		str	r2, [r0, #12]
 140:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* configure USART parity mode */
 141:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL0(usart_periph) |= paritycfg;
 288              		.loc 1 141 5 is_stmt 1 view .LVU65
 289              		.loc 1 141 30 is_stmt 0 view .LVU66
 290 0008 C368     		ldr	r3, [r0, #12]
 291 000a 0B43     		orrs	r3, r3, r1
 292 000c C360     		str	r3, [r0, #12]
 142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 293              		.loc 1 142 1 view .LVU67
 294 000e 7047     		bx	lr
 295              		.cfi_endproc
 296              	.LFE118:
 298              		.section	.text.usart_word_length_set,"ax",%progbits
 299              		.align	1
 300              		.global	usart_word_length_set
 301              		.syntax unified
 302              		.thumb
 303              		.thumb_func
 304              		.fpu fpv4-sp-d16
 306              	usart_word_length_set:
 307              	.LVL42:
 308              	.LFB119:
 143:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 144:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief     configure USART word length
 146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in] usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 147:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in] wlen: USART word length configure
 148:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                only one parameter can be selected which is shown as below:
 149:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg       USART_WL_8BIT: 8 bits
 150:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg       USART_WL_9BIT: 9 bits
 151:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 152:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 153:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 154:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_word_length_set(uint32_t usart_periph, uint32_t wlen)
 155:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 309              		.loc 1 155 1 is_stmt 1 view -0
 310              		.cfi_startproc
 311              		@ args = 0, pretend = 0, frame = 0
 312              		@ frame_needed = 0, uses_anonymous_args = 0
 313              		@ link register save eliminated.
 156:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* clear USART_CTL0 WL bit */
 157:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL0(usart_periph) &= ~USART_CTL0_WL;
 314              		.loc 1 157 5 view .LVU69
 315              		.loc 1 157 30 is_stmt 0 view .LVU70
 316 0000 C268     		ldr	r2, [r0, #12]
 317 0002 22F48052 		bic	r2, r2, #4096
 318 0006 C260     		str	r2, [r0, #12]
 158:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* configure USART word length */
 159:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL0(usart_periph) |= wlen;
 319              		.loc 1 159 5 is_stmt 1 view .LVU71
 320              		.loc 1 159 30 is_stmt 0 view .LVU72
 321 0008 C368     		ldr	r3, [r0, #12]
 322 000a 0B43     		orrs	r3, r3, r1
 323 000c C360     		str	r3, [r0, #12]
ARM GAS  /tmp/ccmkIUhS.s 			page 10


 160:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 324              		.loc 1 160 1 view .LVU73
 325 000e 7047     		bx	lr
 326              		.cfi_endproc
 327              	.LFE119:
 329              		.section	.text.usart_stop_bit_set,"ax",%progbits
 330              		.align	1
 331              		.global	usart_stop_bit_set
 332              		.syntax unified
 333              		.thumb
 334              		.thumb_func
 335              		.fpu fpv4-sp-d16
 337              	usart_stop_bit_set:
 338              	.LVL43:
 339              	.LFB120:
 161:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 162:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 163:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief     configure USART stop bit length
 164:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in] usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 165:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in] stblen: USART stop bit configure
 166:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                only one parameter can be selected which is shown as below:
 167:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg       USART_STB_1BIT:   1 bit
 168:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg       USART_STB_0_5BIT: 0.5 bit, not available for UARTx(x=3,4)
 169:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg       USART_STB_2BIT:   2 bits
 170:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg       USART_STB_1_5BIT: 1.5 bits, not available for UARTx(x=3,4)
 171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 172:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 174:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_stop_bit_set(uint32_t usart_periph, uint32_t stblen)
 175:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 340              		.loc 1 175 1 is_stmt 1 view -0
 341              		.cfi_startproc
 342              		@ args = 0, pretend = 0, frame = 0
 343              		@ frame_needed = 0, uses_anonymous_args = 0
 344              		@ link register save eliminated.
 176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* clear USART_CTL1 STB bits */
 177:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL1(usart_periph) &= ~USART_CTL1_STB;
 345              		.loc 1 177 5 view .LVU75
 346              		.loc 1 177 30 is_stmt 0 view .LVU76
 347 0000 0269     		ldr	r2, [r0, #16]
 348 0002 22F44052 		bic	r2, r2, #12288
 349 0006 0261     		str	r2, [r0, #16]
 178:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* configure USART stop bits */
 179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL1(usart_periph) |= stblen;
 350              		.loc 1 179 5 is_stmt 1 view .LVU77
 351              		.loc 1 179 30 is_stmt 0 view .LVU78
 352 0008 0369     		ldr	r3, [r0, #16]
 353 000a 0B43     		orrs	r3, r3, r1
 354 000c 0361     		str	r3, [r0, #16]
 180:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 355              		.loc 1 180 1 view .LVU79
 356 000e 7047     		bx	lr
 357              		.cfi_endproc
 358              	.LFE120:
 360              		.section	.text.usart_enable,"ax",%progbits
 361              		.align	1
 362              		.global	usart_enable
ARM GAS  /tmp/ccmkIUhS.s 			page 11


 363              		.syntax unified
 364              		.thumb
 365              		.thumb_func
 366              		.fpu fpv4-sp-d16
 368              	usart_enable:
 369              	.LVL44:
 370              	.LFB121:
 181:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 182:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 183:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      enable USART
 184:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 186:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 187:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_enable(uint32_t usart_periph)
 189:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 371              		.loc 1 189 1 is_stmt 1 view -0
 372              		.cfi_startproc
 373              		@ args = 0, pretend = 0, frame = 0
 374              		@ frame_needed = 0, uses_anonymous_args = 0
 375              		@ link register save eliminated.
 190:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_UEN;
 376              		.loc 1 190 5 view .LVU81
 377              		.loc 1 190 30 is_stmt 0 view .LVU82
 378 0000 C368     		ldr	r3, [r0, #12]
 379 0002 43F40053 		orr	r3, r3, #8192
 380 0006 C360     		str	r3, [r0, #12]
 191:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 381              		.loc 1 191 1 view .LVU83
 382 0008 7047     		bx	lr
 383              		.cfi_endproc
 384              	.LFE121:
 386              		.section	.text.usart_disable,"ax",%progbits
 387              		.align	1
 388              		.global	usart_disable
 389              		.syntax unified
 390              		.thumb
 391              		.thumb_func
 392              		.fpu fpv4-sp-d16
 394              	usart_disable:
 395              	.LVL45:
 396              	.LFB122:
 192:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 193:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 194:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      disable USART
 195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 196:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 197:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 198:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_disable(uint32_t usart_periph)
 200:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 397              		.loc 1 200 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401              		@ link register save eliminated.
 201:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
ARM GAS  /tmp/ccmkIUhS.s 			page 12


 402              		.loc 1 201 5 view .LVU85
 403              		.loc 1 201 30 is_stmt 0 view .LVU86
 404 0000 C368     		ldr	r3, [r0, #12]
 405 0002 23F40053 		bic	r3, r3, #8192
 406 0006 C360     		str	r3, [r0, #12]
 202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 407              		.loc 1 202 1 view .LVU87
 408 0008 7047     		bx	lr
 409              		.cfi_endproc
 410              	.LFE122:
 412              		.section	.text.usart_transmit_config,"ax",%progbits
 413              		.align	1
 414              		.global	usart_transmit_config
 415              		.syntax unified
 416              		.thumb
 417              		.thumb_func
 418              		.fpu fpv4-sp-d16
 420              	usart_transmit_config:
 421              	.LVL46:
 422              	.LFB123:
 203:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 204:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 205:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      configure USART transmitter
 206:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 207:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  txconfig: enable or disable USART transmitter
 208:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                 only one parameter can be selected which is shown as below:
 209:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_TRANSMIT_ENABLE: enable USART transmission
 210:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_TRANSMIT_DISABLE: disable USART transmission
 211:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 212:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 213:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 214:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_transmit_config(uint32_t usart_periph, uint32_t txconfig)
 215:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 423              		.loc 1 215 1 is_stmt 1 view -0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 0
 426              		@ frame_needed = 0, uses_anonymous_args = 0
 427              		@ link register save eliminated.
 216:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     uint32_t ctl = 0U;
 428              		.loc 1 216 5 view .LVU89
 217:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     
 218:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl = USART_CTL0(usart_periph);
 429              		.loc 1 218 5 view .LVU90
 430              		.loc 1 218 9 is_stmt 0 view .LVU91
 431 0000 C368     		ldr	r3, [r0, #12]
 432              	.LVL47:
 219:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl &= ~USART_CTL0_TEN;
 433              		.loc 1 219 5 is_stmt 1 view .LVU92
 434              		.loc 1 219 9 is_stmt 0 view .LVU93
 435 0002 23F00803 		bic	r3, r3, #8
 436              	.LVL48:
 220:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl |= txconfig;
 437              		.loc 1 220 5 is_stmt 1 view .LVU94
 438              		.loc 1 220 9 is_stmt 0 view .LVU95
 439 0006 0B43     		orrs	r3, r3, r1
 440              	.LVL49:
 221:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* configure transfer mode */
ARM GAS  /tmp/ccmkIUhS.s 			page 13


 222:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL0(usart_periph) = ctl;
 441              		.loc 1 222 5 is_stmt 1 view .LVU96
 442              		.loc 1 222 30 is_stmt 0 view .LVU97
 443 0008 C360     		str	r3, [r0, #12]
 223:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 444              		.loc 1 223 1 view .LVU98
 445 000a 7047     		bx	lr
 446              		.cfi_endproc
 447              	.LFE123:
 449              		.section	.text.usart_receive_config,"ax",%progbits
 450              		.align	1
 451              		.global	usart_receive_config
 452              		.syntax unified
 453              		.thumb
 454              		.thumb_func
 455              		.fpu fpv4-sp-d16
 457              	usart_receive_config:
 458              	.LVL50:
 459              	.LFB124:
 224:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 225:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 226:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      configure USART receiver
 227:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  rxconfig: enable or disable USART receiver
 229:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                 only one parameter can be selected which is shown as below:
 230:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_RECEIVE_ENABLE: enable USART reception
 231:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_RECEIVE_DISABLE: disable USART reception
 232:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 233:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 234:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_receive_config(uint32_t usart_periph, uint32_t rxconfig)
 236:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 460              		.loc 1 236 1 is_stmt 1 view -0
 461              		.cfi_startproc
 462              		@ args = 0, pretend = 0, frame = 0
 463              		@ frame_needed = 0, uses_anonymous_args = 0
 464              		@ link register save eliminated.
 237:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     uint32_t ctl = 0U;
 465              		.loc 1 237 5 view .LVU100
 238:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     
 239:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl = USART_CTL0(usart_periph);
 466              		.loc 1 239 5 view .LVU101
 467              		.loc 1 239 9 is_stmt 0 view .LVU102
 468 0000 C368     		ldr	r3, [r0, #12]
 469              	.LVL51:
 240:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl &= ~USART_CTL0_REN;
 470              		.loc 1 240 5 is_stmt 1 view .LVU103
 471              		.loc 1 240 9 is_stmt 0 view .LVU104
 472 0002 23F00403 		bic	r3, r3, #4
 473              	.LVL52:
 241:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl |= rxconfig;
 474              		.loc 1 241 5 is_stmt 1 view .LVU105
 475              		.loc 1 241 9 is_stmt 0 view .LVU106
 476 0006 0B43     		orrs	r3, r3, r1
 477              	.LVL53:
 242:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* configure transfer mode */
 243:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL0(usart_periph) = ctl;
ARM GAS  /tmp/ccmkIUhS.s 			page 14


 478              		.loc 1 243 5 is_stmt 1 view .LVU107
 479              		.loc 1 243 30 is_stmt 0 view .LVU108
 480 0008 C360     		str	r3, [r0, #12]
 244:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 481              		.loc 1 244 1 view .LVU109
 482 000a 7047     		bx	lr
 483              		.cfi_endproc
 484              	.LFE124:
 486              		.section	.text.usart_data_first_config,"ax",%progbits
 487              		.align	1
 488              		.global	usart_data_first_config
 489              		.syntax unified
 490              		.thumb
 491              		.thumb_func
 492              		.fpu fpv4-sp-d16
 494              	usart_data_first_config:
 495              	.LVL54:
 496              	.LFB125:
 245:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 246:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 247:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      data is transmitted/received with the LSB/MSB first
 248:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 249:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  msbf: LSB/MSB
 250:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                 only one parameter can be selected which is shown as below:
 251:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_MSBF_LSB: LSB first
 252:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_MSBF_MSB: MSB first
 253:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 254:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 255:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 256:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_data_first_config(uint32_t usart_periph, uint32_t msbf)
 257:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 497              		.loc 1 257 1 is_stmt 1 view -0
 498              		.cfi_startproc
 499              		@ args = 0, pretend = 0, frame = 0
 500              		@ frame_needed = 0, uses_anonymous_args = 0
 501              		@ link register save eliminated.
 258:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     uint32_t ctl = 0U;
 502              		.loc 1 258 5 view .LVU111
 259:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     
 260:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl = USART_CTL3(usart_periph);
 503              		.loc 1 260 5 view .LVU112
 504              		.loc 1 260 9 is_stmt 0 view .LVU113
 505 0000 D0F88030 		ldr	r3, [r0, #128]
 506              	.LVL55:
 261:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl &= ~(USART_CTL3_MSBF); 
 507              		.loc 1 261 5 is_stmt 1 view .LVU114
 508              		.loc 1 261 9 is_stmt 0 view .LVU115
 509 0004 23F40063 		bic	r3, r3, #2048
 510              	.LVL56:
 262:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl |= msbf;
 511              		.loc 1 262 5 is_stmt 1 view .LVU116
 512              		.loc 1 262 9 is_stmt 0 view .LVU117
 513 0008 0B43     		orrs	r3, r3, r1
 514              	.LVL57:
 263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* configure data transmitted/received mode */
 264:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL3(usart_periph) = ctl; 
 515              		.loc 1 264 5 is_stmt 1 view .LVU118
ARM GAS  /tmp/ccmkIUhS.s 			page 15


 516              		.loc 1 264 30 is_stmt 0 view .LVU119
 517 000a C0F88030 		str	r3, [r0, #128]
 265:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 518              		.loc 1 265 1 view .LVU120
 519 000e 7047     		bx	lr
 520              		.cfi_endproc
 521              	.LFE125:
 523              		.section	.text.usart_invert_config,"ax",%progbits
 524              		.align	1
 525              		.global	usart_invert_config
 526              		.syntax unified
 527              		.thumb
 528              		.thumb_func
 529              		.fpu fpv4-sp-d16
 531              	usart_invert_config:
 532              	.LVL58:
 533              	.LFB126:
 266:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 267:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 268:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      configure USART inversion
 269:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 270:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  invertpara: refer to enum usart_invert_enum
 271:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                 only one parameter can be selected which is shown as below:
 272:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_DINV_ENABLE: data bit level inversion
 273:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_DINV_DISABLE: data bit level not inversion
 274:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_TXPIN_ENABLE: TX pin level inversion
 275:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_TXPIN_DISABLE: TX pin level not inversion
 276:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_RXPIN_ENABLE: RX pin level inversion
 277:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_RXPIN_DISABLE: RX pin level not inversion
 278:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 279:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 280:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 281:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_invert_config(uint32_t usart_periph, usart_invert_enum invertpara)
 282:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 534              		.loc 1 282 1 is_stmt 1 view -0
 535              		.cfi_startproc
 536              		@ args = 0, pretend = 0, frame = 0
 537              		@ frame_needed = 0, uses_anonymous_args = 0
 538              		@ link register save eliminated.
 283:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* inverted or not the specified siginal */ 
 284:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     switch(invertpara){
 539              		.loc 1 284 5 view .LVU122
 540 0000 0529     		cmp	r1, #5
 541 0002 2DD8     		bhi	.L32
 542 0004 DFE801F0 		tbb	[pc, r1]
 543              	.L35:
 544 0008 03       		.byte	(.L40-.L35)/2
 545 0009 18       		.byte	(.L39-.L35)/2
 546 000a 0A       		.byte	(.L38-.L35)/2
 547 000b 1F       		.byte	(.L37-.L35)/2
 548 000c 11       		.byte	(.L36-.L35)/2
 549 000d 26       		.byte	(.L34-.L35)/2
 550              		.p2align 1
 551              	.L40:
 285:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case USART_DINV_ENABLE:
 286:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         /* data bit level inversion */
 287:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         USART_CTL3(usart_periph) |= USART_CTL3_DINV;
ARM GAS  /tmp/ccmkIUhS.s 			page 16


 552              		.loc 1 287 9 view .LVU123
 553              		.loc 1 287 34 is_stmt 0 view .LVU124
 554 000e D0F88030 		ldr	r3, [r0, #128]
 555 0012 43F48063 		orr	r3, r3, #1024
 556 0016 C0F88030 		str	r3, [r0, #128]
 288:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         break;
 557              		.loc 1 288 9 is_stmt 1 view .LVU125
 558 001a 7047     		bx	lr
 559              	.L38:
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case USART_TXPIN_ENABLE:
 290:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         /* TX pin level inversion */
 291:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         USART_CTL3(usart_periph) |= USART_CTL3_TINV;
 560              		.loc 1 291 9 view .LVU126
 561              		.loc 1 291 34 is_stmt 0 view .LVU127
 562 001c D0F88030 		ldr	r3, [r0, #128]
 563 0020 43F40073 		orr	r3, r3, #512
 564 0024 C0F88030 		str	r3, [r0, #128]
 292:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         break;
 565              		.loc 1 292 9 is_stmt 1 view .LVU128
 566 0028 7047     		bx	lr
 567              	.L36:
 293:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case USART_RXPIN_ENABLE:
 294:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         /* RX pin level inversion */
 295:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         USART_CTL3(usart_periph) |= USART_CTL3_RINV;
 568              		.loc 1 295 9 view .LVU129
 569              		.loc 1 295 34 is_stmt 0 view .LVU130
 570 002a D0F88030 		ldr	r3, [r0, #128]
 571 002e 43F48073 		orr	r3, r3, #256
 572 0032 C0F88030 		str	r3, [r0, #128]
 296:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         break;
 573              		.loc 1 296 9 is_stmt 1 view .LVU131
 574 0036 7047     		bx	lr
 575              	.L39:
 297:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case USART_DINV_DISABLE:
 298:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         /* data bit level not inversion */
 299:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         USART_CTL3(usart_periph) &= ~(USART_CTL3_DINV);
 576              		.loc 1 299 9 view .LVU132
 577              		.loc 1 299 34 is_stmt 0 view .LVU133
 578 0038 D0F88030 		ldr	r3, [r0, #128]
 579 003c 23F48063 		bic	r3, r3, #1024
 580 0040 C0F88030 		str	r3, [r0, #128]
 300:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         break;
 581              		.loc 1 300 9 is_stmt 1 view .LVU134
 582 0044 7047     		bx	lr
 583              	.L37:
 301:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case USART_TXPIN_DISABLE:
 302:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         /* TX pin level not inversion */
 303:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         USART_CTL3(usart_periph) &= ~(USART_CTL3_TINV);
 584              		.loc 1 303 9 view .LVU135
 585              		.loc 1 303 34 is_stmt 0 view .LVU136
 586 0046 D0F88030 		ldr	r3, [r0, #128]
 587 004a 23F40073 		bic	r3, r3, #512
 588 004e C0F88030 		str	r3, [r0, #128]
 304:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         break;
 589              		.loc 1 304 9 is_stmt 1 view .LVU137
 590 0052 7047     		bx	lr
 591              	.L34:
ARM GAS  /tmp/ccmkIUhS.s 			page 17


 305:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     case USART_RXPIN_DISABLE:
 306:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         /* RX pin level not inversion */
 307:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         USART_CTL3(usart_periph) &= ~(USART_CTL3_RINV);
 592              		.loc 1 307 9 view .LVU138
 593              		.loc 1 307 34 is_stmt 0 view .LVU139
 594 0054 D0F88030 		ldr	r3, [r0, #128]
 595 0058 23F48073 		bic	r3, r3, #256
 596 005c C0F88030 		str	r3, [r0, #128]
 308:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         break;
 597              		.loc 1 308 9 is_stmt 1 view .LVU140
 598              	.L32:
 309:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     default:
 310:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         break;
 311:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     }
 312:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 599              		.loc 1 312 1 is_stmt 0 view .LVU141
 600 0060 7047     		bx	lr
 601              		.cfi_endproc
 602              	.LFE126:
 604              		.section	.text.usart_receiver_timeout_enable,"ax",%progbits
 605              		.align	1
 606              		.global	usart_receiver_timeout_enable
 607              		.syntax unified
 608              		.thumb
 609              		.thumb_func
 610              		.fpu fpv4-sp-d16
 612              	usart_receiver_timeout_enable:
 613              	.LVL59:
 614              	.LFB127:
 313:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 314:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 315:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      enable receiver timeout of USART
 316:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 317:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 318:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 319:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 320:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_receiver_timeout_enable(uint32_t usart_periph)
 321:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 615              		.loc 1 321 1 is_stmt 1 view -0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 0
 618              		@ frame_needed = 0, uses_anonymous_args = 0
 619              		@ link register save eliminated.
 322:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL3(usart_periph) |= USART_CTL3_RTEN;
 620              		.loc 1 322 5 view .LVU143
 621              		.loc 1 322 30 is_stmt 0 view .LVU144
 622 0000 D0F88030 		ldr	r3, [r0, #128]
 623 0004 43F00103 		orr	r3, r3, #1
 624 0008 C0F88030 		str	r3, [r0, #128]
 323:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 625              		.loc 1 323 1 view .LVU145
 626 000c 7047     		bx	lr
 627              		.cfi_endproc
 628              	.LFE127:
 630              		.section	.text.usart_receiver_timeout_disable,"ax",%progbits
 631              		.align	1
 632              		.global	usart_receiver_timeout_disable
ARM GAS  /tmp/ccmkIUhS.s 			page 18


 633              		.syntax unified
 634              		.thumb
 635              		.thumb_func
 636              		.fpu fpv4-sp-d16
 638              	usart_receiver_timeout_disable:
 639              	.LVL60:
 640              	.LFB128:
 324:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 325:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 326:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      disable receiver timeout of USART
 327:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 328:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 329:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 330:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 331:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_receiver_timeout_disable(uint32_t usart_periph)
 332:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 641              		.loc 1 332 1 is_stmt 1 view -0
 642              		.cfi_startproc
 643              		@ args = 0, pretend = 0, frame = 0
 644              		@ frame_needed = 0, uses_anonymous_args = 0
 645              		@ link register save eliminated.
 333:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL3(usart_periph) &= ~(USART_CTL3_RTEN);
 646              		.loc 1 333 5 view .LVU147
 647              		.loc 1 333 30 is_stmt 0 view .LVU148
 648 0000 D0F88030 		ldr	r3, [r0, #128]
 649 0004 23F00103 		bic	r3, r3, #1
 650 0008 C0F88030 		str	r3, [r0, #128]
 334:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 651              		.loc 1 334 1 view .LVU149
 652 000c 7047     		bx	lr
 653              		.cfi_endproc
 654              	.LFE128:
 656              		.section	.text.usart_receiver_timeout_threshold_config,"ax",%progbits
 657              		.align	1
 658              		.global	usart_receiver_timeout_threshold_config
 659              		.syntax unified
 660              		.thumb
 661              		.thumb_func
 662              		.fpu fpv4-sp-d16
 664              	usart_receiver_timeout_threshold_config:
 665              	.LVL61:
 666              	.LFB129:
 335:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 336:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 337:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      set the receiver timeout threshold of USART
 338:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 339:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  rtimeout: 0-0xFFFFFF
 340:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 341:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 342:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 343:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_receiver_timeout_threshold_config(uint32_t usart_periph, uint32_t rtimeout)
 344:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 667              		.loc 1 344 1 is_stmt 1 view -0
 668              		.cfi_startproc
 669              		@ args = 0, pretend = 0, frame = 0
 670              		@ frame_needed = 0, uses_anonymous_args = 0
 671              		@ link register save eliminated.
ARM GAS  /tmp/ccmkIUhS.s 			page 19


 345:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_RT(usart_periph) &= ~(USART_RT_RT);
 672              		.loc 1 345 5 view .LVU151
 673              		.loc 1 345 28 is_stmt 0 view .LVU152
 674 0000 D0F88420 		ldr	r2, [r0, #132]
 675 0004 02F07F42 		and	r2, r2, #-16777216
 676 0008 C0F88420 		str	r2, [r0, #132]
 346:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_RT(usart_periph) |= rtimeout;
 677              		.loc 1 346 5 is_stmt 1 view .LVU153
 678              		.loc 1 346 28 is_stmt 0 view .LVU154
 679 000c D0F88430 		ldr	r3, [r0, #132]
 680 0010 0B43     		orrs	r3, r3, r1
 681 0012 C0F88430 		str	r3, [r0, #132]
 347:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 682              		.loc 1 347 1 view .LVU155
 683 0016 7047     		bx	lr
 684              		.cfi_endproc
 685              	.LFE129:
 687              		.section	.text.usart_data_transmit,"ax",%progbits
 688              		.align	1
 689              		.global	usart_data_transmit
 690              		.syntax unified
 691              		.thumb
 692              		.thumb_func
 693              		.fpu fpv4-sp-d16
 695              	usart_data_transmit:
 696              	.LVL62:
 697              	.LFB130:
 348:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 349:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 350:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      USART transmit data function
 351:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 352:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  data: data to be transmitted
 353:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 354:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 355:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 356:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_data_transmit(uint32_t usart_periph, uint32_t data)
 357:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 698              		.loc 1 357 1 is_stmt 1 view -0
 699              		.cfi_startproc
 700              		@ args = 0, pretend = 0, frame = 0
 701              		@ frame_needed = 0, uses_anonymous_args = 0
 702              		@ link register save eliminated.
 358:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_DATA(usart_periph) = ((uint16_t)USART_DATA_DATA & data);
 703              		.loc 1 358 5 view .LVU157
 704              		.loc 1 358 59 is_stmt 0 view .LVU158
 705 0000 C1F30801 		ubfx	r1, r1, #0, #9
 706              	.LVL63:
 707              		.loc 1 358 30 view .LVU159
 708 0004 4160     		str	r1, [r0, #4]
 359:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 709              		.loc 1 359 1 view .LVU160
 710 0006 7047     		bx	lr
 711              		.cfi_endproc
 712              	.LFE130:
 714              		.section	.text.usart_data_receive,"ax",%progbits
 715              		.align	1
 716              		.global	usart_data_receive
ARM GAS  /tmp/ccmkIUhS.s 			page 20


 717              		.syntax unified
 718              		.thumb
 719              		.thumb_func
 720              		.fpu fpv4-sp-d16
 722              	usart_data_receive:
 723              	.LVL64:
 724              	.LFB131:
 360:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 361:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 362:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      USART receive data function
 363:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 364:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 365:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     data of received
 366:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 367:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** uint16_t usart_data_receive(uint32_t usart_periph)
 368:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 725              		.loc 1 368 1 is_stmt 1 view -0
 726              		.cfi_startproc
 727              		@ args = 0, pretend = 0, frame = 0
 728              		@ frame_needed = 0, uses_anonymous_args = 0
 729              		@ link register save eliminated.
 369:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     return (uint16_t)(GET_BITS(USART_DATA(usart_periph), 0U, 8U));
 730              		.loc 1 369 5 view .LVU162
 731              		.loc 1 369 23 is_stmt 0 view .LVU163
 732 0000 4068     		ldr	r0, [r0, #4]
 733              	.LVL65:
 370:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 734              		.loc 1 370 1 view .LVU164
 735 0002 C0F30800 		ubfx	r0, r0, #0, #9
 736 0006 7047     		bx	lr
 737              		.cfi_endproc
 738              	.LFE131:
 740              		.section	.text.usart_address_config,"ax",%progbits
 741              		.align	1
 742              		.global	usart_address_config
 743              		.syntax unified
 744              		.thumb
 745              		.thumb_func
 746              		.fpu fpv4-sp-d16
 748              	usart_address_config:
 749              	.LVL66:
 750              	.LFB132:
 371:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 372:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 373:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      configure the address of the USART in wake up by address match mode
 374:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 375:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  addr: address of USART/UART
 376:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 377:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 378:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 379:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_address_config(uint32_t usart_periph, uint8_t addr)
 380:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 751              		.loc 1 380 1 is_stmt 1 view -0
 752              		.cfi_startproc
 753              		@ args = 0, pretend = 0, frame = 0
 754              		@ frame_needed = 0, uses_anonymous_args = 0
 755              		@ link register save eliminated.
ARM GAS  /tmp/ccmkIUhS.s 			page 21


 381:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_ADDR);
 756              		.loc 1 381 5 view .LVU166
 757              		.loc 1 381 30 is_stmt 0 view .LVU167
 758 0000 0369     		ldr	r3, [r0, #16]
 759 0002 23F00F03 		bic	r3, r3, #15
 760 0006 0361     		str	r3, [r0, #16]
 382:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_ADDR & addr);
 761              		.loc 1 382 5 is_stmt 1 view .LVU168
 762              		.loc 1 382 30 is_stmt 0 view .LVU169
 763 0008 0369     		ldr	r3, [r0, #16]
 764              		.loc 1 382 50 view .LVU170
 765 000a 01F00F01 		and	r1, r1, #15
 766              	.LVL67:
 767              		.loc 1 382 30 view .LVU171
 768 000e 1943     		orrs	r1, r1, r3
 769 0010 0161     		str	r1, [r0, #16]
 383:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 770              		.loc 1 383 1 view .LVU172
 771 0012 7047     		bx	lr
 772              		.cfi_endproc
 773              	.LFE132:
 775              		.section	.text.usart_mute_mode_enable,"ax",%progbits
 776              		.align	1
 777              		.global	usart_mute_mode_enable
 778              		.syntax unified
 779              		.thumb
 780              		.thumb_func
 781              		.fpu fpv4-sp-d16
 783              	usart_mute_mode_enable:
 784              	.LVL68:
 785              	.LFB133:
 384:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 385:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 386:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      receiver in mute mode
 387:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 388:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 389:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 390:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 391:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_mute_mode_enable(uint32_t usart_periph)
 392:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 786              		.loc 1 392 1 is_stmt 1 view -0
 787              		.cfi_startproc
 788              		@ args = 0, pretend = 0, frame = 0
 789              		@ frame_needed = 0, uses_anonymous_args = 0
 790              		@ link register save eliminated.
 393:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_RWU;
 791              		.loc 1 393 5 view .LVU174
 792              		.loc 1 393 30 is_stmt 0 view .LVU175
 793 0000 C368     		ldr	r3, [r0, #12]
 794 0002 43F00203 		orr	r3, r3, #2
 795 0006 C360     		str	r3, [r0, #12]
 394:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 796              		.loc 1 394 1 view .LVU176
 797 0008 7047     		bx	lr
 798              		.cfi_endproc
 799              	.LFE133:
 801              		.section	.text.usart_mute_mode_disable,"ax",%progbits
ARM GAS  /tmp/ccmkIUhS.s 			page 22


 802              		.align	1
 803              		.global	usart_mute_mode_disable
 804              		.syntax unified
 805              		.thumb
 806              		.thumb_func
 807              		.fpu fpv4-sp-d16
 809              	usart_mute_mode_disable:
 810              	.LVL69:
 811              	.LFB134:
 395:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 396:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 397:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      receiver in active mode
 398:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 399:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 400:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 401:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 402:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_mute_mode_disable(uint32_t usart_periph)
 403:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 812              		.loc 1 403 1 is_stmt 1 view -0
 813              		.cfi_startproc
 814              		@ args = 0, pretend = 0, frame = 0
 815              		@ frame_needed = 0, uses_anonymous_args = 0
 816              		@ link register save eliminated.
 404:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_RWU);
 817              		.loc 1 404 5 view .LVU178
 818              		.loc 1 404 30 is_stmt 0 view .LVU179
 819 0000 C368     		ldr	r3, [r0, #12]
 820 0002 23F00203 		bic	r3, r3, #2
 821 0006 C360     		str	r3, [r0, #12]
 405:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 822              		.loc 1 405 1 view .LVU180
 823 0008 7047     		bx	lr
 824              		.cfi_endproc
 825              	.LFE134:
 827              		.section	.text.usart_mute_mode_wakeup_config,"ax",%progbits
 828              		.align	1
 829              		.global	usart_mute_mode_wakeup_config
 830              		.syntax unified
 831              		.thumb
 832              		.thumb_func
 833              		.fpu fpv4-sp-d16
 835              	usart_mute_mode_wakeup_config:
 836              	.LVL70:
 837              	.LFB135:
 406:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 407:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 408:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      configure wakeup method in mute mode
 409:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 410:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  wmethod: two methods be used to enter or exit the mute mode
 411:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                 only one parameter can be selected which is shown as below:
 412:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_WM_IDLE: idle line
 413:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_WM_ADDR: address mask
 414:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 415:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 416:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 417:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_mute_mode_wakeup_config(uint32_t usart_periph, uint32_t wmethod)
 418:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
ARM GAS  /tmp/ccmkIUhS.s 			page 23


 838              		.loc 1 418 1 is_stmt 1 view -0
 839              		.cfi_startproc
 840              		@ args = 0, pretend = 0, frame = 0
 841              		@ frame_needed = 0, uses_anonymous_args = 0
 842              		@ link register save eliminated.
 419:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_WM);
 843              		.loc 1 419 5 view .LVU182
 844              		.loc 1 419 30 is_stmt 0 view .LVU183
 845 0000 C268     		ldr	r2, [r0, #12]
 846 0002 22F40062 		bic	r2, r2, #2048
 847 0006 C260     		str	r2, [r0, #12]
 420:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL0(usart_periph) |= wmethod;
 848              		.loc 1 420 5 is_stmt 1 view .LVU184
 849              		.loc 1 420 30 is_stmt 0 view .LVU185
 850 0008 C368     		ldr	r3, [r0, #12]
 851 000a 0B43     		orrs	r3, r3, r1
 852 000c C360     		str	r3, [r0, #12]
 421:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 853              		.loc 1 421 1 view .LVU186
 854 000e 7047     		bx	lr
 855              		.cfi_endproc
 856              	.LFE135:
 858              		.section	.text.usart_lin_mode_enable,"ax",%progbits
 859              		.align	1
 860              		.global	usart_lin_mode_enable
 861              		.syntax unified
 862              		.thumb
 863              		.thumb_func
 864              		.fpu fpv4-sp-d16
 866              	usart_lin_mode_enable:
 867              	.LVL71:
 868              	.LFB136:
 422:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 423:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 424:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      enable LIN mode
 425:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 426:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 427:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 428:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 429:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_lin_mode_enable(uint32_t usart_periph)
 430:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {   
 869              		.loc 1 430 1 is_stmt 1 view -0
 870              		.cfi_startproc
 871              		@ args = 0, pretend = 0, frame = 0
 872              		@ frame_needed = 0, uses_anonymous_args = 0
 873              		@ link register save eliminated.
 431:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL1(usart_periph) |= USART_CTL1_LMEN;
 874              		.loc 1 431 5 view .LVU188
 875              		.loc 1 431 30 is_stmt 0 view .LVU189
 876 0000 0369     		ldr	r3, [r0, #16]
 877 0002 43F48043 		orr	r3, r3, #16384
 878 0006 0361     		str	r3, [r0, #16]
 432:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 879              		.loc 1 432 1 view .LVU190
 880 0008 7047     		bx	lr
 881              		.cfi_endproc
 882              	.LFE136:
ARM GAS  /tmp/ccmkIUhS.s 			page 24


 884              		.section	.text.usart_lin_mode_disable,"ax",%progbits
 885              		.align	1
 886              		.global	usart_lin_mode_disable
 887              		.syntax unified
 888              		.thumb
 889              		.thumb_func
 890              		.fpu fpv4-sp-d16
 892              	usart_lin_mode_disable:
 893              	.LVL72:
 894              	.LFB137:
 433:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 434:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 435:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      disable LIN mode
 436:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 437:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 438:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 439:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 440:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_lin_mode_disable(uint32_t usart_periph)
 441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {   
 895              		.loc 1 441 1 is_stmt 1 view -0
 896              		.cfi_startproc
 897              		@ args = 0, pretend = 0, frame = 0
 898              		@ frame_needed = 0, uses_anonymous_args = 0
 899              		@ link register save eliminated.
 442:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_LMEN);
 900              		.loc 1 442 5 view .LVU192
 901              		.loc 1 442 30 is_stmt 0 view .LVU193
 902 0000 0369     		ldr	r3, [r0, #16]
 903 0002 23F48043 		bic	r3, r3, #16384
 904 0006 0361     		str	r3, [r0, #16]
 443:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 905              		.loc 1 443 1 view .LVU194
 906 0008 7047     		bx	lr
 907              		.cfi_endproc
 908              	.LFE137:
 910              		.section	.text.usart_lin_break_detection_length_config,"ax",%progbits
 911              		.align	1
 912              		.global	usart_lin_break_detection_length_config
 913              		.syntax unified
 914              		.thumb
 915              		.thumb_func
 916              		.fpu fpv4-sp-d16
 918              	usart_lin_break_detection_length_config:
 919              	.LVL73:
 920              	.LFB138:
 444:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 445:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 446:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      configure lin break frame length
 447:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 448:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  lblen: lin break frame length
 449:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                 only one parameter can be selected which is shown as below:
 450:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_LBLEN_10B: 10 bits
 451:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_LBLEN_11B: 11 bits
 452:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 453:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 454:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 455:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_lin_break_detection_length_config(uint32_t usart_periph, uint32_t lblen)
ARM GAS  /tmp/ccmkIUhS.s 			page 25


 456:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 921              		.loc 1 456 1 is_stmt 1 view -0
 922              		.cfi_startproc
 923              		@ args = 0, pretend = 0, frame = 0
 924              		@ frame_needed = 0, uses_anonymous_args = 0
 925              		@ link register save eliminated.
 457:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_LBLEN);
 926              		.loc 1 457 5 view .LVU196
 927              		.loc 1 457 30 is_stmt 0 view .LVU197
 928 0000 0369     		ldr	r3, [r0, #16]
 929 0002 23F02003 		bic	r3, r3, #32
 930 0006 0361     		str	r3, [r0, #16]
 458:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_LBLEN & lblen);
 931              		.loc 1 458 5 is_stmt 1 view .LVU198
 932              		.loc 1 458 30 is_stmt 0 view .LVU199
 933 0008 0369     		ldr	r3, [r0, #16]
 934              		.loc 1 458 51 view .LVU200
 935 000a 01F02001 		and	r1, r1, #32
 936              	.LVL74:
 937              		.loc 1 458 30 view .LVU201
 938 000e 1943     		orrs	r1, r1, r3
 939 0010 0161     		str	r1, [r0, #16]
 459:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 940              		.loc 1 459 1 view .LVU202
 941 0012 7047     		bx	lr
 942              		.cfi_endproc
 943              	.LFE138:
 945              		.section	.text.usart_send_break,"ax",%progbits
 946              		.align	1
 947              		.global	usart_send_break
 948              		.syntax unified
 949              		.thumb
 950              		.thumb_func
 951              		.fpu fpv4-sp-d16
 953              	usart_send_break:
 954              	.LVL75:
 955              	.LFB139:
 460:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 461:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 462:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      send break frame
 463:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 465:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 466:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 467:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_send_break(uint32_t usart_periph)
 468:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 956              		.loc 1 468 1 is_stmt 1 view -0
 957              		.cfi_startproc
 958              		@ args = 0, pretend = 0, frame = 0
 959              		@ frame_needed = 0, uses_anonymous_args = 0
 960              		@ link register save eliminated.
 469:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_SBKCMD;
 961              		.loc 1 469 5 view .LVU204
 962              		.loc 1 469 30 is_stmt 0 view .LVU205
 963 0000 C368     		ldr	r3, [r0, #12]
 964 0002 43F00103 		orr	r3, r3, #1
 965 0006 C360     		str	r3, [r0, #12]
ARM GAS  /tmp/ccmkIUhS.s 			page 26


 470:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 966              		.loc 1 470 1 view .LVU206
 967 0008 7047     		bx	lr
 968              		.cfi_endproc
 969              	.LFE139:
 971              		.section	.text.usart_halfduplex_enable,"ax",%progbits
 972              		.align	1
 973              		.global	usart_halfduplex_enable
 974              		.syntax unified
 975              		.thumb
 976              		.thumb_func
 977              		.fpu fpv4-sp-d16
 979              	usart_halfduplex_enable:
 980              	.LVL76:
 981              	.LFB140:
 471:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 472:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 473:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      enable half duplex mode
 474:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 475:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 476:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 477:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 478:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_halfduplex_enable(uint32_t usart_periph)
 479:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {   
 982              		.loc 1 479 1 is_stmt 1 view -0
 983              		.cfi_startproc
 984              		@ args = 0, pretend = 0, frame = 0
 985              		@ frame_needed = 0, uses_anonymous_args = 0
 986              		@ link register save eliminated.
 480:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_HDEN;
 987              		.loc 1 480 5 view .LVU208
 988              		.loc 1 480 30 is_stmt 0 view .LVU209
 989 0000 4369     		ldr	r3, [r0, #20]
 990 0002 43F00803 		orr	r3, r3, #8
 991 0006 4361     		str	r3, [r0, #20]
 481:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 992              		.loc 1 481 1 view .LVU210
 993 0008 7047     		bx	lr
 994              		.cfi_endproc
 995              	.LFE140:
 997              		.section	.text.usart_halfduplex_disable,"ax",%progbits
 998              		.align	1
 999              		.global	usart_halfduplex_disable
 1000              		.syntax unified
 1001              		.thumb
 1002              		.thumb_func
 1003              		.fpu fpv4-sp-d16
 1005              	usart_halfduplex_disable:
 1006              	.LVL77:
 1007              	.LFB141:
 482:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 483:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 484:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      disable half duplex mode
 485:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 486:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 487:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 488:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
ARM GAS  /tmp/ccmkIUhS.s 			page 27


 489:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_halfduplex_disable(uint32_t usart_periph)
 490:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {  
 1008              		.loc 1 490 1 is_stmt 1 view -0
 1009              		.cfi_startproc
 1010              		@ args = 0, pretend = 0, frame = 0
 1011              		@ frame_needed = 0, uses_anonymous_args = 0
 1012              		@ link register save eliminated.
 491:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_HDEN);
 1013              		.loc 1 491 5 view .LVU212
 1014              		.loc 1 491 30 is_stmt 0 view .LVU213
 1015 0000 4369     		ldr	r3, [r0, #20]
 1016 0002 23F00803 		bic	r3, r3, #8
 1017 0006 4361     		str	r3, [r0, #20]
 492:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1018              		.loc 1 492 1 view .LVU214
 1019 0008 7047     		bx	lr
 1020              		.cfi_endproc
 1021              	.LFE141:
 1023              		.section	.text.usart_synchronous_clock_enable,"ax",%progbits
 1024              		.align	1
 1025              		.global	usart_synchronous_clock_enable
 1026              		.syntax unified
 1027              		.thumb
 1028              		.thumb_func
 1029              		.fpu fpv4-sp-d16
 1031              	usart_synchronous_clock_enable:
 1032              	.LVL78:
 1033              	.LFB142:
 493:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 495:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      enable CK pin in synchronous mode
 496:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 497:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 498:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 500:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_synchronous_clock_enable(uint32_t usart_periph)
 501:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1034              		.loc 1 501 1 is_stmt 1 view -0
 1035              		.cfi_startproc
 1036              		@ args = 0, pretend = 0, frame = 0
 1037              		@ frame_needed = 0, uses_anonymous_args = 0
 1038              		@ link register save eliminated.
 502:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL1(usart_periph) |= USART_CTL1_CKEN;
 1039              		.loc 1 502 5 view .LVU216
 1040              		.loc 1 502 30 is_stmt 0 view .LVU217
 1041 0000 0369     		ldr	r3, [r0, #16]
 1042 0002 43F40063 		orr	r3, r3, #2048
 1043 0006 0361     		str	r3, [r0, #16]
 503:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1044              		.loc 1 503 1 view .LVU218
 1045 0008 7047     		bx	lr
 1046              		.cfi_endproc
 1047              	.LFE142:
 1049              		.section	.text.usart_synchronous_clock_disable,"ax",%progbits
 1050              		.align	1
 1051              		.global	usart_synchronous_clock_disable
 1052              		.syntax unified
ARM GAS  /tmp/ccmkIUhS.s 			page 28


 1053              		.thumb
 1054              		.thumb_func
 1055              		.fpu fpv4-sp-d16
 1057              	usart_synchronous_clock_disable:
 1058              	.LVL79:
 1059              	.LFB143:
 504:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 505:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 506:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      disable CK pin in synchronous mode
 507:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 508:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 509:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 510:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 511:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_synchronous_clock_disable(uint32_t usart_periph)
 512:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1060              		.loc 1 512 1 is_stmt 1 view -0
 1061              		.cfi_startproc
 1062              		@ args = 0, pretend = 0, frame = 0
 1063              		@ frame_needed = 0, uses_anonymous_args = 0
 1064              		@ link register save eliminated.
 513:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_CKEN);
 1065              		.loc 1 513 5 view .LVU220
 1066              		.loc 1 513 30 is_stmt 0 view .LVU221
 1067 0000 0369     		ldr	r3, [r0, #16]
 1068 0002 23F40063 		bic	r3, r3, #2048
 1069 0006 0361     		str	r3, [r0, #16]
 514:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1070              		.loc 1 514 1 view .LVU222
 1071 0008 7047     		bx	lr
 1072              		.cfi_endproc
 1073              	.LFE143:
 1075              		.section	.text.usart_synchronous_clock_config,"ax",%progbits
 1076              		.align	1
 1077              		.global	usart_synchronous_clock_config
 1078              		.syntax unified
 1079              		.thumb
 1080              		.thumb_func
 1081              		.fpu fpv4-sp-d16
 1083              	usart_synchronous_clock_config:
 1084              	.LVL80:
 1085              	.LFB144:
 515:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 516:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 517:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      configure USART synchronous mode parameters
 518:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 519:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  clen: CK length
 520:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                 only one parameter can be selected which is shown as below:
 521:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_CLEN_NONE: there are 7 CK pulses for an 8 bit frame and 8 CK pulses for a 9
 522:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_CLEN_EN:   there are 8 CK pulses for an 8 bit frame and 9 CK pulses for a 9
 523:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  cph: clock phase
 524:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                 only one parameter can be selected which is shown as below:
 525:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_CPH_1CK: first clock transition is the first data capture edge 
 526:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_CPH_2CK: second clock transition is the first data capture edge
 527:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  cpl: clock polarity
 528:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                 only one parameter can be selected which is shown as below:
 529:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_CPL_LOW:  steady low value on CK pin 
 530:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_CPL_HIGH: steady high value on CK pin
ARM GAS  /tmp/ccmkIUhS.s 			page 29


 531:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 532:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 533:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 534:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_synchronous_clock_config(uint32_t usart_periph, uint32_t clen, uint32_t cph, uint32_t cp
 535:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1086              		.loc 1 535 1 is_stmt 1 view -0
 1087              		.cfi_startproc
 1088              		@ args = 0, pretend = 0, frame = 0
 1089              		@ frame_needed = 0, uses_anonymous_args = 0
 1090              		@ link register save eliminated.
 1091              		.loc 1 535 1 is_stmt 0 view .LVU224
 1092 0000 10B4     		push	{r4}
 1093              		.cfi_def_cfa_offset 4
 1094              		.cfi_offset 4, -4
 536:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     uint32_t ctl = 0U;
 1095              		.loc 1 536 5 is_stmt 1 view .LVU225
 1096              	.LVL81:
 537:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     
 538:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* read USART_CTL1 register */
 539:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl = USART_CTL1(usart_periph);
 1097              		.loc 1 539 5 view .LVU226
 1098              		.loc 1 539 9 is_stmt 0 view .LVU227
 1099 0002 0469     		ldr	r4, [r0, #16]
 1100              	.LVL82:
 540:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl &= ~(USART_CTL1_CLEN | USART_CTL1_CPH | USART_CTL1_CPL);
 1101              		.loc 1 540 5 is_stmt 1 view .LVU228
 1102              		.loc 1 540 9 is_stmt 0 view .LVU229
 1103 0004 24F4E06C 		bic	ip, r4, #1792
 1104              	.LVL83:
 541:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* set CK length, CK phase, CK polarity */
 542:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl |= (USART_CTL1_CLEN & clen) | (USART_CTL1_CPH & cph) | (USART_CTL1_CPL & cpl);
 1105              		.loc 1 542 5 is_stmt 1 view .LVU230
 1106              		.loc 1 542 55 is_stmt 0 view .LVU231
 1107 0008 02F40072 		and	r2, r2, #512
 1108              	.LVL84:
 1109              		.loc 1 542 80 view .LVU232
 1110 000c 03F48063 		and	r3, r3, #1024
 1111              	.LVL85:
 1112              		.loc 1 542 62 view .LVU233
 1113 0010 1A43     		orrs	r2, r2, r3
 1114              		.loc 1 542 29 view .LVU234
 1115 0012 01F48071 		and	r1, r1, #256
 1116              	.LVL86:
 1117              		.loc 1 542 62 view .LVU235
 1118 0016 0A43     		orrs	r2, r2, r1
 1119              		.loc 1 542 9 view .LVU236
 1120 0018 42EA0C02 		orr	r2, r2, ip
 1121              	.LVL87:
 543:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 544:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL1(usart_periph) = ctl;
 1122              		.loc 1 544 5 is_stmt 1 view .LVU237
 1123              		.loc 1 544 30 is_stmt 0 view .LVU238
 1124 001c 0261     		str	r2, [r0, #16]
 545:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1125              		.loc 1 545 1 view .LVU239
 1126 001e 5DF8044B 		ldr	r4, [sp], #4
 1127              		.cfi_restore 4
ARM GAS  /tmp/ccmkIUhS.s 			page 30


 1128              		.cfi_def_cfa_offset 0
 1129 0022 7047     		bx	lr
 1130              		.cfi_endproc
 1131              	.LFE144:
 1133              		.section	.text.usart_guard_time_config,"ax",%progbits
 1134              		.align	1
 1135              		.global	usart_guard_time_config
 1136              		.syntax unified
 1137              		.thumb
 1138              		.thumb_func
 1139              		.fpu fpv4-sp-d16
 1141              	usart_guard_time_config:
 1142              	.LVL88:
 1143              	.LFB145:
 546:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 547:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 548:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      configure guard time value in smartcard mode
 549:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 550:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  guat: guard time value, 0-0xFF
 551:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 552:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 553:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 554:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_guard_time_config(uint32_t usart_periph, uint32_t guat)
 555:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1144              		.loc 1 555 1 is_stmt 1 view -0
 1145              		.cfi_startproc
 1146              		@ args = 0, pretend = 0, frame = 0
 1147              		@ frame_needed = 0, uses_anonymous_args = 0
 1148              		@ link register save eliminated.
 556:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_GP(usart_periph) &= ~(USART_GP_GUAT);
 1149              		.loc 1 556 5 view .LVU241
 1150              		.loc 1 556 28 is_stmt 0 view .LVU242
 1151 0000 8369     		ldr	r3, [r0, #24]
 1152 0002 23F47F43 		bic	r3, r3, #65280
 1153 0006 8361     		str	r3, [r0, #24]
 557:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_GP(usart_periph) |= (USART_GP_GUAT & ((guat)<<GP_GUAT_OFFSET));
 1154              		.loc 1 557 5 is_stmt 1 view .LVU243
 1155              		.loc 1 557 28 is_stmt 0 view .LVU244
 1156 0008 8369     		ldr	r3, [r0, #24]
 1157              		.loc 1 557 55 view .LVU245
 1158 000a 0902     		lsls	r1, r1, #8
 1159              	.LVL89:
 1160              		.loc 1 557 46 view .LVU246
 1161 000c 89B2     		uxth	r1, r1
 1162              		.loc 1 557 28 view .LVU247
 1163 000e 1943     		orrs	r1, r1, r3
 1164 0010 8161     		str	r1, [r0, #24]
 558:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1165              		.loc 1 558 1 view .LVU248
 1166 0012 7047     		bx	lr
 1167              		.cfi_endproc
 1168              	.LFE145:
 1170              		.section	.text.usart_smartcard_mode_enable,"ax",%progbits
 1171              		.align	1
 1172              		.global	usart_smartcard_mode_enable
 1173              		.syntax unified
 1174              		.thumb
ARM GAS  /tmp/ccmkIUhS.s 			page 31


 1175              		.thumb_func
 1176              		.fpu fpv4-sp-d16
 1178              	usart_smartcard_mode_enable:
 1179              	.LVL90:
 1180              	.LFB146:
 559:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 560:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 561:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      enable smartcard mode
 562:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 563:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 564:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 565:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 566:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_smartcard_mode_enable(uint32_t usart_periph)
 567:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1181              		.loc 1 567 1 is_stmt 1 view -0
 1182              		.cfi_startproc
 1183              		@ args = 0, pretend = 0, frame = 0
 1184              		@ frame_needed = 0, uses_anonymous_args = 0
 1185              		@ link register save eliminated.
 568:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_SCEN;
 1186              		.loc 1 568 5 view .LVU250
 1187              		.loc 1 568 30 is_stmt 0 view .LVU251
 1188 0000 4369     		ldr	r3, [r0, #20]
 1189 0002 43F02003 		orr	r3, r3, #32
 1190 0006 4361     		str	r3, [r0, #20]
 569:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1191              		.loc 1 569 1 view .LVU252
 1192 0008 7047     		bx	lr
 1193              		.cfi_endproc
 1194              	.LFE146:
 1196              		.section	.text.usart_smartcard_mode_disable,"ax",%progbits
 1197              		.align	1
 1198              		.global	usart_smartcard_mode_disable
 1199              		.syntax unified
 1200              		.thumb
 1201              		.thumb_func
 1202              		.fpu fpv4-sp-d16
 1204              	usart_smartcard_mode_disable:
 1205              	.LVL91:
 1206              	.LFB147:
 570:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 571:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 572:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      disable smartcard mode
 573:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 574:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 575:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 576:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 577:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_smartcard_mode_disable(uint32_t usart_periph)
 578:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1207              		.loc 1 578 1 is_stmt 1 view -0
 1208              		.cfi_startproc
 1209              		@ args = 0, pretend = 0, frame = 0
 1210              		@ frame_needed = 0, uses_anonymous_args = 0
 1211              		@ link register save eliminated.
 579:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_SCEN);
 1212              		.loc 1 579 5 view .LVU254
 1213              		.loc 1 579 30 is_stmt 0 view .LVU255
ARM GAS  /tmp/ccmkIUhS.s 			page 32


 1214 0000 4369     		ldr	r3, [r0, #20]
 1215 0002 23F02003 		bic	r3, r3, #32
 1216 0006 4361     		str	r3, [r0, #20]
 580:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1217              		.loc 1 580 1 view .LVU256
 1218 0008 7047     		bx	lr
 1219              		.cfi_endproc
 1220              	.LFE147:
 1222              		.section	.text.usart_smartcard_mode_nack_enable,"ax",%progbits
 1223              		.align	1
 1224              		.global	usart_smartcard_mode_nack_enable
 1225              		.syntax unified
 1226              		.thumb
 1227              		.thumb_func
 1228              		.fpu fpv4-sp-d16
 1230              	usart_smartcard_mode_nack_enable:
 1231              	.LVL92:
 1232              	.LFB148:
 581:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 582:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 583:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      enable NACK in smartcard mode
 584:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 585:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 586:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 587:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 588:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_smartcard_mode_nack_enable(uint32_t usart_periph)
 589:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1233              		.loc 1 589 1 is_stmt 1 view -0
 1234              		.cfi_startproc
 1235              		@ args = 0, pretend = 0, frame = 0
 1236              		@ frame_needed = 0, uses_anonymous_args = 0
 1237              		@ link register save eliminated.
 590:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_NKEN;
 1238              		.loc 1 590 5 view .LVU258
 1239              		.loc 1 590 30 is_stmt 0 view .LVU259
 1240 0000 4369     		ldr	r3, [r0, #20]
 1241 0002 43F01003 		orr	r3, r3, #16
 1242 0006 4361     		str	r3, [r0, #20]
 591:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1243              		.loc 1 591 1 view .LVU260
 1244 0008 7047     		bx	lr
 1245              		.cfi_endproc
 1246              	.LFE148:
 1248              		.section	.text.usart_smartcard_mode_nack_disable,"ax",%progbits
 1249              		.align	1
 1250              		.global	usart_smartcard_mode_nack_disable
 1251              		.syntax unified
 1252              		.thumb
 1253              		.thumb_func
 1254              		.fpu fpv4-sp-d16
 1256              	usart_smartcard_mode_nack_disable:
 1257              	.LVL93:
 1258              	.LFB149:
 592:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 593:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 594:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      disable NACK in smartcard mode
 595:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
ARM GAS  /tmp/ccmkIUhS.s 			page 33


 596:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 597:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 598:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 599:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_smartcard_mode_nack_disable(uint32_t usart_periph)
 600:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1259              		.loc 1 600 1 is_stmt 1 view -0
 1260              		.cfi_startproc
 1261              		@ args = 0, pretend = 0, frame = 0
 1262              		@ frame_needed = 0, uses_anonymous_args = 0
 1263              		@ link register save eliminated.
 601:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_NKEN);
 1264              		.loc 1 601 5 view .LVU262
 1265              		.loc 1 601 30 is_stmt 0 view .LVU263
 1266 0000 4369     		ldr	r3, [r0, #20]
 1267 0002 23F01003 		bic	r3, r3, #16
 1268 0006 4361     		str	r3, [r0, #20]
 602:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1269              		.loc 1 602 1 view .LVU264
 1270 0008 7047     		bx	lr
 1271              		.cfi_endproc
 1272              	.LFE149:
 1274              		.section	.text.usart_smartcard_autoretry_config,"ax",%progbits
 1275              		.align	1
 1276              		.global	usart_smartcard_autoretry_config
 1277              		.syntax unified
 1278              		.thumb
 1279              		.thumb_func
 1280              		.fpu fpv4-sp-d16
 1282              	usart_smartcard_autoretry_config:
 1283              	.LVL94:
 1284              	.LFB150:
 603:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 604:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 605:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      configure smartcard auto-retry number
 606:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 607:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  scrtnum: smartcard auto-retry number
 608:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 609:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 610:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 611:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_smartcard_autoretry_config(uint32_t usart_periph, uint32_t scrtnum)
 612:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1285              		.loc 1 612 1 is_stmt 1 view -0
 1286              		.cfi_startproc
 1287              		@ args = 0, pretend = 0, frame = 0
 1288              		@ frame_needed = 0, uses_anonymous_args = 0
 1289              		@ link register save eliminated.
 613:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL3(usart_periph) &= ~(USART_CTL3_SCRTNUM);
 1290              		.loc 1 613 5 view .LVU266
 1291              		.loc 1 613 30 is_stmt 0 view .LVU267
 1292 0000 D0F88030 		ldr	r3, [r0, #128]
 1293 0004 23F00E03 		bic	r3, r3, #14
 1294 0008 C0F88030 		str	r3, [r0, #128]
 614:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL3(usart_periph) |= (USART_CTL3_SCRTNUM & ((scrtnum)<<CTL3_SCRTNUM_OFFSET));
 1295              		.loc 1 614 5 is_stmt 1 view .LVU268
 1296              		.loc 1 614 30 is_stmt 0 view .LVU269
 1297 000c D0F88030 		ldr	r3, [r0, #128]
 1298              		.loc 1 614 65 view .LVU270
ARM GAS  /tmp/ccmkIUhS.s 			page 34


 1299 0010 4900     		lsls	r1, r1, #1
 1300              	.LVL95:
 1301              		.loc 1 614 53 view .LVU271
 1302 0012 01F00E01 		and	r1, r1, #14
 1303              		.loc 1 614 30 view .LVU272
 1304 0016 1943     		orrs	r1, r1, r3
 1305 0018 C0F88010 		str	r1, [r0, #128]
 615:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1306              		.loc 1 615 1 view .LVU273
 1307 001c 7047     		bx	lr
 1308              		.cfi_endproc
 1309              	.LFE150:
 1311              		.section	.text.usart_block_length_config,"ax",%progbits
 1312              		.align	1
 1313              		.global	usart_block_length_config
 1314              		.syntax unified
 1315              		.thumb
 1316              		.thumb_func
 1317              		.fpu fpv4-sp-d16
 1319              	usart_block_length_config:
 1320              	.LVL96:
 1321              	.LFB151:
 616:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 617:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 618:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      configure block length in Smartcard T=1 reception
 619:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 620:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  bl: block length
 621:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 622:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 623:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 624:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_block_length_config(uint32_t usart_periph, uint32_t bl)
 625:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1322              		.loc 1 625 1 is_stmt 1 view -0
 1323              		.cfi_startproc
 1324              		@ args = 0, pretend = 0, frame = 0
 1325              		@ frame_needed = 0, uses_anonymous_args = 0
 1326              		@ link register save eliminated.
 626:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_RT(usart_periph) &= ~(USART_RT_BL);
 1327              		.loc 1 626 5 view .LVU275
 1328              		.loc 1 626 28 is_stmt 0 view .LVU276
 1329 0000 D0F88420 		ldr	r2, [r0, #132]
 1330 0004 22F07F42 		bic	r2, r2, #-16777216
 1331 0008 C0F88420 		str	r2, [r0, #132]
 627:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_RT(usart_periph) |= (USART_RT_BL & ((bl)<<RT_BL_OFFSET));
 1332              		.loc 1 627 5 is_stmt 1 view .LVU277
 1333              		.loc 1 627 28 is_stmt 0 view .LVU278
 1334 000c D0F88430 		ldr	r3, [r0, #132]
 1335 0010 43EA0163 		orr	r3, r3, r1, lsl #24
 1336 0014 C0F88430 		str	r3, [r0, #132]
 628:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1337              		.loc 1 628 1 view .LVU279
 1338 0018 7047     		bx	lr
 1339              		.cfi_endproc
 1340              	.LFE151:
 1342              		.section	.text.usart_irda_mode_enable,"ax",%progbits
 1343              		.align	1
 1344              		.global	usart_irda_mode_enable
ARM GAS  /tmp/ccmkIUhS.s 			page 35


 1345              		.syntax unified
 1346              		.thumb
 1347              		.thumb_func
 1348              		.fpu fpv4-sp-d16
 1350              	usart_irda_mode_enable:
 1351              	.LVL97:
 1352              	.LFB152:
 629:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 630:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 631:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      enable IrDA mode
 632:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 633:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 634:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 635:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 636:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_irda_mode_enable(uint32_t usart_periph)
 637:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1353              		.loc 1 637 1 is_stmt 1 view -0
 1354              		.cfi_startproc
 1355              		@ args = 0, pretend = 0, frame = 0
 1356              		@ frame_needed = 0, uses_anonymous_args = 0
 1357              		@ link register save eliminated.
 638:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_IREN;
 1358              		.loc 1 638 5 view .LVU281
 1359              		.loc 1 638 30 is_stmt 0 view .LVU282
 1360 0000 4369     		ldr	r3, [r0, #20]
 1361 0002 43F00203 		orr	r3, r3, #2
 1362 0006 4361     		str	r3, [r0, #20]
 639:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1363              		.loc 1 639 1 view .LVU283
 1364 0008 7047     		bx	lr
 1365              		.cfi_endproc
 1366              	.LFE152:
 1368              		.section	.text.usart_irda_mode_disable,"ax",%progbits
 1369              		.align	1
 1370              		.global	usart_irda_mode_disable
 1371              		.syntax unified
 1372              		.thumb
 1373              		.thumb_func
 1374              		.fpu fpv4-sp-d16
 1376              	usart_irda_mode_disable:
 1377              	.LVL98:
 1378              	.LFB153:
 640:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 641:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 642:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      disable IrDA mode
 643:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 644:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 645:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 646:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 647:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_irda_mode_disable(uint32_t usart_periph)
 648:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1379              		.loc 1 648 1 is_stmt 1 view -0
 1380              		.cfi_startproc
 1381              		@ args = 0, pretend = 0, frame = 0
 1382              		@ frame_needed = 0, uses_anonymous_args = 0
 1383              		@ link register save eliminated.
 649:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_IREN);
ARM GAS  /tmp/ccmkIUhS.s 			page 36


 1384              		.loc 1 649 5 view .LVU285
 1385              		.loc 1 649 30 is_stmt 0 view .LVU286
 1386 0000 4369     		ldr	r3, [r0, #20]
 1387 0002 23F00203 		bic	r3, r3, #2
 1388 0006 4361     		str	r3, [r0, #20]
 650:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1389              		.loc 1 650 1 view .LVU287
 1390 0008 7047     		bx	lr
 1391              		.cfi_endproc
 1392              	.LFE153:
 1394              		.section	.text.usart_prescaler_config,"ax",%progbits
 1395              		.align	1
 1396              		.global	usart_prescaler_config
 1397              		.syntax unified
 1398              		.thumb
 1399              		.thumb_func
 1400              		.fpu fpv4-sp-d16
 1402              	usart_prescaler_config:
 1403              	.LVL99:
 1404              	.LFB154:
 651:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 652:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 653:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      configure the peripheral clock prescaler in USART IrDA low-power mode
 654:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 655:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  psc: 0x00-0xFF
 656:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 657:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 658:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 659:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_prescaler_config(uint32_t usart_periph, uint8_t psc)
 660:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1405              		.loc 1 660 1 is_stmt 1 view -0
 1406              		.cfi_startproc
 1407              		@ args = 0, pretend = 0, frame = 0
 1408              		@ frame_needed = 0, uses_anonymous_args = 0
 1409              		@ link register save eliminated.
 661:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_GP(usart_periph) &= ~(USART_GP_PSC);
 1410              		.loc 1 661 5 view .LVU289
 1411              		.loc 1 661 28 is_stmt 0 view .LVU290
 1412 0000 8369     		ldr	r3, [r0, #24]
 1413 0002 23F0FF03 		bic	r3, r3, #255
 1414 0006 8361     		str	r3, [r0, #24]
 662:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_GP(usart_periph) |= psc;
 1415              		.loc 1 662 5 is_stmt 1 view .LVU291
 1416              		.loc 1 662 28 is_stmt 0 view .LVU292
 1417 0008 8369     		ldr	r3, [r0, #24]
 1418 000a 1943     		orrs	r1, r1, r3
 1419              	.LVL100:
 1420              		.loc 1 662 28 view .LVU293
 1421 000c 8161     		str	r1, [r0, #24]
 663:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1422              		.loc 1 663 1 view .LVU294
 1423 000e 7047     		bx	lr
 1424              		.cfi_endproc
 1425              	.LFE154:
 1427              		.section	.text.usart_irda_lowpower_config,"ax",%progbits
 1428              		.align	1
 1429              		.global	usart_irda_lowpower_config
ARM GAS  /tmp/ccmkIUhS.s 			page 37


 1430              		.syntax unified
 1431              		.thumb
 1432              		.thumb_func
 1433              		.fpu fpv4-sp-d16
 1435              	usart_irda_lowpower_config:
 1436              	.LVL101:
 1437              	.LFB155:
 664:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 665:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 666:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      configure IrDA low-power
 667:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 668:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  irlp: IrDA low-power or normal
 669:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                 only one parameter can be selected which is shown as below:
 670:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_IRLP_LOW: low-power
 671:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_IRLP_NORMAL: normal
 672:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 673:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 674:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 675:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_irda_lowpower_config(uint32_t usart_periph, uint32_t irlp)
 676:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1438              		.loc 1 676 1 is_stmt 1 view -0
 1439              		.cfi_startproc
 1440              		@ args = 0, pretend = 0, frame = 0
 1441              		@ frame_needed = 0, uses_anonymous_args = 0
 1442              		@ link register save eliminated.
 677:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_IRLP);
 1443              		.loc 1 677 5 view .LVU296
 1444              		.loc 1 677 30 is_stmt 0 view .LVU297
 1445 0000 4369     		ldr	r3, [r0, #20]
 1446 0002 23F00403 		bic	r3, r3, #4
 1447 0006 4361     		str	r3, [r0, #20]
 678:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_IRLP & irlp);
 1448              		.loc 1 678 5 is_stmt 1 view .LVU298
 1449              		.loc 1 678 30 is_stmt 0 view .LVU299
 1450 0008 4369     		ldr	r3, [r0, #20]
 1451              		.loc 1 678 50 view .LVU300
 1452 000a 01F00401 		and	r1, r1, #4
 1453              	.LVL102:
 1454              		.loc 1 678 30 view .LVU301
 1455 000e 1943     		orrs	r1, r1, r3
 1456 0010 4161     		str	r1, [r0, #20]
 679:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1457              		.loc 1 679 1 view .LVU302
 1458 0012 7047     		bx	lr
 1459              		.cfi_endproc
 1460              	.LFE155:
 1462              		.section	.text.usart_hardware_flow_rts_config,"ax",%progbits
 1463              		.align	1
 1464              		.global	usart_hardware_flow_rts_config
 1465              		.syntax unified
 1466              		.thumb
 1467              		.thumb_func
 1468              		.fpu fpv4-sp-d16
 1470              	usart_hardware_flow_rts_config:
 1471              	.LVL103:
 1472              	.LFB156:
 680:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
ARM GAS  /tmp/ccmkIUhS.s 			page 38


 681:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 682:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      configure hardware flow control RTS
 683:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 684:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  rtsconfig: enable or disable RTS
 685:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                 only one parameter can be selected which is shown as below:
 686:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_RTS_ENABLE:  enable RTS
 687:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_RTS_DISABLE: disable RTS
 688:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 689:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 690:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 691:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_hardware_flow_rts_config(uint32_t usart_periph, uint32_t rtsconfig)
 692:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1473              		.loc 1 692 1 is_stmt 1 view -0
 1474              		.cfi_startproc
 1475              		@ args = 0, pretend = 0, frame = 0
 1476              		@ frame_needed = 0, uses_anonymous_args = 0
 1477              		@ link register save eliminated.
 693:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     uint32_t ctl = 0U;
 1478              		.loc 1 693 5 view .LVU304
 694:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     
 695:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl = USART_CTL2(usart_periph);
 1479              		.loc 1 695 5 view .LVU305
 1480              		.loc 1 695 9 is_stmt 0 view .LVU306
 1481 0000 4369     		ldr	r3, [r0, #20]
 1482              	.LVL104:
 696:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl &= ~USART_CTL2_RTSEN;
 1483              		.loc 1 696 5 is_stmt 1 view .LVU307
 1484              		.loc 1 696 9 is_stmt 0 view .LVU308
 1485 0002 23F48073 		bic	r3, r3, #256
 1486              	.LVL105:
 697:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl |= rtsconfig;
 1487              		.loc 1 697 5 is_stmt 1 view .LVU309
 1488              		.loc 1 697 9 is_stmt 0 view .LVU310
 1489 0006 0B43     		orrs	r3, r3, r1
 1490              	.LVL106:
 698:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* configure RTS */
 699:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL2(usart_periph) = ctl;
 1491              		.loc 1 699 5 is_stmt 1 view .LVU311
 1492              		.loc 1 699 30 is_stmt 0 view .LVU312
 1493 0008 4361     		str	r3, [r0, #20]
 700:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1494              		.loc 1 700 1 view .LVU313
 1495 000a 7047     		bx	lr
 1496              		.cfi_endproc
 1497              	.LFE156:
 1499              		.section	.text.usart_hardware_flow_cts_config,"ax",%progbits
 1500              		.align	1
 1501              		.global	usart_hardware_flow_cts_config
 1502              		.syntax unified
 1503              		.thumb
 1504              		.thumb_func
 1505              		.fpu fpv4-sp-d16
 1507              	usart_hardware_flow_cts_config:
 1508              	.LVL107:
 1509              	.LFB157:
 701:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 702:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
ARM GAS  /tmp/ccmkIUhS.s 			page 39


 703:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      configure hardware flow control CTS
 704:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 705:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  ctsconfig: enable or disable CTS
 706:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                 only one parameter can be selected which is shown as below:
 707:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_CTS_ENABLE:  enable CTS
 708:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_CTS_DISABLE: disable CTS
 709:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 710:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 711:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 712:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_hardware_flow_cts_config(uint32_t usart_periph, uint32_t ctsconfig)
 713:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1510              		.loc 1 713 1 is_stmt 1 view -0
 1511              		.cfi_startproc
 1512              		@ args = 0, pretend = 0, frame = 0
 1513              		@ frame_needed = 0, uses_anonymous_args = 0
 1514              		@ link register save eliminated.
 714:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     uint32_t ctl = 0U;
 1515              		.loc 1 714 5 view .LVU315
 715:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     
 716:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl = USART_CTL2(usart_periph);
 1516              		.loc 1 716 5 view .LVU316
 1517              		.loc 1 716 9 is_stmt 0 view .LVU317
 1518 0000 4369     		ldr	r3, [r0, #20]
 1519              	.LVL108:
 717:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl &= ~USART_CTL2_CTSEN;
 1520              		.loc 1 717 5 is_stmt 1 view .LVU318
 1521              		.loc 1 717 9 is_stmt 0 view .LVU319
 1522 0002 23F40073 		bic	r3, r3, #512
 1523              	.LVL109:
 718:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl |= ctsconfig;
 1524              		.loc 1 718 5 is_stmt 1 view .LVU320
 1525              		.loc 1 718 9 is_stmt 0 view .LVU321
 1526 0006 0B43     		orrs	r3, r3, r1
 1527              	.LVL110:
 719:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* configure CTS */
 720:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL2(usart_periph) = ctl;
 1528              		.loc 1 720 5 is_stmt 1 view .LVU322
 1529              		.loc 1 720 30 is_stmt 0 view .LVU323
 1530 0008 4361     		str	r3, [r0, #20]
 721:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1531              		.loc 1 721 1 view .LVU324
 1532 000a 7047     		bx	lr
 1533              		.cfi_endproc
 1534              	.LFE157:
 1536              		.section	.text.usart_dma_receive_config,"ax",%progbits
 1537              		.align	1
 1538              		.global	usart_dma_receive_config
 1539              		.syntax unified
 1540              		.thumb
 1541              		.thumb_func
 1542              		.fpu fpv4-sp-d16
 1544              	usart_dma_receive_config:
 1545              	.LVL111:
 1546              	.LFB158:
 722:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 723:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 724:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      configure USART DMA reception
ARM GAS  /tmp/ccmkIUhS.s 			page 40


 725:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3)
 726:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  dmacmd: enable or disable DMA for reception
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                 only one parameter can be selected which is shown as below:
 728:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_DENR_ENABLE:  DMA enable for reception
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_DENR_DISABLE: DMA disable for reception
 730:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 732:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_dma_receive_config(uint32_t usart_periph, uint32_t dmacmd)
 734:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1547              		.loc 1 734 1 is_stmt 1 view -0
 1548              		.cfi_startproc
 1549              		@ args = 0, pretend = 0, frame = 0
 1550              		@ frame_needed = 0, uses_anonymous_args = 0
 1551              		@ link register save eliminated.
 735:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     uint32_t ctl = 0U;
 1552              		.loc 1 735 5 view .LVU326
 736:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     
 737:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl = USART_CTL2(usart_periph);
 1553              		.loc 1 737 5 view .LVU327
 1554              		.loc 1 737 9 is_stmt 0 view .LVU328
 1555 0000 4369     		ldr	r3, [r0, #20]
 1556              	.LVL112:
 738:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl &= ~USART_CTL2_DENR;
 1557              		.loc 1 738 5 is_stmt 1 view .LVU329
 1558              		.loc 1 738 9 is_stmt 0 view .LVU330
 1559 0002 23F04003 		bic	r3, r3, #64
 1560              	.LVL113:
 739:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl |= dmacmd;
 1561              		.loc 1 739 5 is_stmt 1 view .LVU331
 1562              		.loc 1 739 9 is_stmt 0 view .LVU332
 1563 0006 0B43     		orrs	r3, r3, r1
 1564              	.LVL114:
 740:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* configure DMA reception */
 741:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL2(usart_periph) = ctl;
 1565              		.loc 1 741 5 is_stmt 1 view .LVU333
 1566              		.loc 1 741 30 is_stmt 0 view .LVU334
 1567 0008 4361     		str	r3, [r0, #20]
 742:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1568              		.loc 1 742 1 view .LVU335
 1569 000a 7047     		bx	lr
 1570              		.cfi_endproc
 1571              	.LFE158:
 1573              		.section	.text.usart_dma_transmit_config,"ax",%progbits
 1574              		.align	1
 1575              		.global	usart_dma_transmit_config
 1576              		.syntax unified
 1577              		.thumb
 1578              		.thumb_func
 1579              		.fpu fpv4-sp-d16
 1581              	usart_dma_transmit_config:
 1582              	.LVL115:
 1583              	.LFB159:
 743:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 744:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 745:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      configure USART DMA transmission
 746:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3)
ARM GAS  /tmp/ccmkIUhS.s 			page 41


 747:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  dmacmd: enable or disable DMA for transmission
 748:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                 only one parameter can be selected which is shown as below:
 749:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_DENT_ENABLE:  DMA enable for transmission
 750:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_DENT_DISABLE: DMA disable for transmission
 751:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 752:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 753:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 754:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_dma_transmit_config(uint32_t usart_periph, uint32_t dmacmd)
 755:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1584              		.loc 1 755 1 is_stmt 1 view -0
 1585              		.cfi_startproc
 1586              		@ args = 0, pretend = 0, frame = 0
 1587              		@ frame_needed = 0, uses_anonymous_args = 0
 1588              		@ link register save eliminated.
 756:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     uint32_t ctl = 0U;
 1589              		.loc 1 756 5 view .LVU337
 757:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     
 758:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl = USART_CTL2(usart_periph);
 1590              		.loc 1 758 5 view .LVU338
 1591              		.loc 1 758 9 is_stmt 0 view .LVU339
 1592 0000 4369     		ldr	r3, [r0, #20]
 1593              	.LVL116:
 759:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl &= ~USART_CTL2_DENT;
 1594              		.loc 1 759 5 is_stmt 1 view .LVU340
 1595              		.loc 1 759 9 is_stmt 0 view .LVU341
 1596 0002 23F08003 		bic	r3, r3, #128
 1597              	.LVL117:
 760:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     ctl |= dmacmd;
 1598              		.loc 1 760 5 is_stmt 1 view .LVU342
 1599              		.loc 1 760 9 is_stmt 0 view .LVU343
 1600 0006 0B43     		orrs	r3, r3, r1
 1601              	.LVL118:
 761:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* configure DMA transmission */
 762:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CTL2(usart_periph) = ctl;
 1602              		.loc 1 762 5 is_stmt 1 view .LVU344
 1603              		.loc 1 762 30 is_stmt 0 view .LVU345
 1604 0008 4361     		str	r3, [r0, #20]
 763:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1605              		.loc 1 763 1 view .LVU346
 1606 000a 7047     		bx	lr
 1607              		.cfi_endproc
 1608              	.LFE159:
 1610              		.section	.text.usart_hardware_flow_coherence_config,"ax",%progbits
 1611              		.align	1
 1612              		.global	usart_hardware_flow_coherence_config
 1613              		.syntax unified
 1614              		.thumb
 1615              		.thumb_func
 1616              		.fpu fpv4-sp-d16
 1618              	usart_hardware_flow_coherence_config:
 1619              	.LVL119:
 1620              	.LFB160:
 764:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 765:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 766:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      configure hardware flow control coherence mode
 767:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3)
 768:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  hcm: 
ARM GAS  /tmp/ccmkIUhS.s 			page 42


 769:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_RTS_NONE_COHERENCE: nRTS signal equals to the rxne status register
 770:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_RTS_COHERENCE: nRTS signal is set when the last data bit has been sampled
 771:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 772:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 773:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 774:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_hardware_flow_coherence_config(uint32_t usart_periph, uint32_t hcm)
 775:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1621              		.loc 1 775 1 is_stmt 1 view -0
 1622              		.cfi_startproc
 1623              		@ args = 0, pretend = 0, frame = 0
 1624              		@ frame_needed = 0, uses_anonymous_args = 0
 1625              		@ link register save eliminated.
 776:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CHC(usart_periph) &= ~(USART_CHC_HCM);
 1626              		.loc 1 776 5 view .LVU348
 1627              		.loc 1 776 29 is_stmt 0 view .LVU349
 1628 0000 D0F8C030 		ldr	r3, [r0, #192]
 1629 0004 23F00103 		bic	r3, r3, #1
 1630 0008 C0F8C030 		str	r3, [r0, #192]
 777:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_CHC(usart_periph) |= (USART_CHC_HCM & hcm);
 1631              		.loc 1 777 5 is_stmt 1 view .LVU350
 1632              		.loc 1 777 29 is_stmt 0 view .LVU351
 1633 000c D0F8C030 		ldr	r3, [r0, #192]
 1634              		.loc 1 777 47 view .LVU352
 1635 0010 01F00101 		and	r1, r1, #1
 1636              	.LVL120:
 1637              		.loc 1 777 29 view .LVU353
 1638 0014 1943     		orrs	r1, r1, r3
 1639 0016 C0F8C010 		str	r1, [r0, #192]
 778:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1640              		.loc 1 778 1 view .LVU354
 1641 001a 7047     		bx	lr
 1642              		.cfi_endproc
 1643              	.LFE160:
 1645              		.section	.text.usart_flag_get,"ax",%progbits
 1646              		.align	1
 1647              		.global	usart_flag_get
 1648              		.syntax unified
 1649              		.thumb
 1650              		.thumb_func
 1651              		.fpu fpv4-sp-d16
 1653              	usart_flag_get:
 1654              	.LVL121:
 1655              	.LFB161:
 779:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 780:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 781:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      get flag in STAT0/STAT1 register
 782:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 783:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  flag: USART flags, refer to usart_flag_enum
 784:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                 only one parameter can be selected which is shown as below:
 785:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_CTS: CTS change flag
 786:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_LBD: LIN break detected flag 
 787:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_TBE: transmit data buffer empty 
 788:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_TC: transmission complete 
 789:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_RBNE: read data buffer not empty 
 790:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_IDLE: IDLE frame detected flag 
 791:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_ORERR: overrun error 
 792:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_NERR: noise error flag 
ARM GAS  /tmp/ccmkIUhS.s 			page 43


 793:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_FERR: frame error flag 
 794:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_PERR: parity error flag 
 795:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_BSY: busy flag 
 796:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_EB: end of block flag 
 797:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_RT: receiver timeout flag 
 798:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_EPERR: early parity error flag
 799:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** \param[out] none
 800:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     FlagStatus: SET or RESET
 801:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 802:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** FlagStatus usart_flag_get(uint32_t usart_periph, usart_flag_enum flag)
 803:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1656              		.loc 1 803 1 is_stmt 1 view -0
 1657              		.cfi_startproc
 1658              		@ args = 0, pretend = 0, frame = 0
 1659              		@ frame_needed = 0, uses_anonymous_args = 0
 1660              		@ link register save eliminated.
 804:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     if(RESET != (USART_REG_VAL(usart_periph, flag) & BIT(USART_BIT_POS(flag)))){
 1661              		.loc 1 804 5 view .LVU356
 1662              		.loc 1 804 18 is_stmt 0 view .LVU357
 1663 0000 8B09     		lsrs	r3, r1, #6
 1664 0002 1858     		ldr	r0, [r3, r0]
 1665              	.LVL122:
 1666              		.loc 1 804 54 view .LVU358
 1667 0004 01F01F01 		and	r1, r1, #31
 1668              	.LVL123:
 1669              		.loc 1 804 14 view .LVU359
 1670 0008 C840     		lsrs	r0, r0, r1
 805:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         return SET;
 806:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     }else{
 807:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         return RESET;
 808:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     }
 809:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1671              		.loc 1 809 1 view .LVU360
 1672 000a 00F00100 		and	r0, r0, #1
 1673 000e 7047     		bx	lr
 1674              		.cfi_endproc
 1675              	.LFE161:
 1677              		.section	.text.usart_flag_clear,"ax",%progbits
 1678              		.align	1
 1679              		.global	usart_flag_clear
 1680              		.syntax unified
 1681              		.thumb
 1682              		.thumb_func
 1683              		.fpu fpv4-sp-d16
 1685              	usart_flag_clear:
 1686              	.LVL124:
 1687              	.LFB162:
 810:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 811:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 812:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      clear flag in STAT0/STAT1 register
 813:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 814:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  flag: USART flags, refer to usart_flag_enum
 815:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                 only one parameter can be selected which is shown as below:
 816:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_CTS: CTS change flag
 817:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_LBD: LIN break detected flag
 818:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_TC: transmission complete
 819:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_RBNE: read data buffer not empty
ARM GAS  /tmp/ccmkIUhS.s 			page 44


 820:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_EB: end of block flag
 821:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_RT: receiver timeout flag
 822:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_FLAG_EPERR: early parity error flag
 823:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 824:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 825:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 826:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_flag_clear(uint32_t usart_periph, usart_flag_enum flag)
 827:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1688              		.loc 1 827 1 is_stmt 1 view -0
 1689              		.cfi_startproc
 1690              		@ args = 0, pretend = 0, frame = 0
 1691              		@ frame_needed = 0, uses_anonymous_args = 0
 1692              		@ link register save eliminated.
 828:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_REG_VAL(usart_periph, flag) &= ~BIT(USART_BIT_POS(flag));
 1693              		.loc 1 828 5 view .LVU362
 1694              		.loc 1 828 39 is_stmt 0 view .LVU363
 1695 0000 4FEA911C 		lsr	ip, r1, #6
 1696 0004 5CF80030 		ldr	r3, [ip, r0]
 1697              		.loc 1 828 43 view .LVU364
 1698 0008 01F01F01 		and	r1, r1, #31
 1699              	.LVL125:
 1700              		.loc 1 828 43 view .LVU365
 1701 000c 0122     		movs	r2, #1
 1702 000e 02FA01F1 		lsl	r1, r2, r1
 1703              		.loc 1 828 39 view .LVU366
 1704 0012 23EA0101 		bic	r1, r3, r1
 1705 0016 4CF80010 		str	r1, [ip, r0]
 829:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1706              		.loc 1 829 1 view .LVU367
 1707 001a 7047     		bx	lr
 1708              		.cfi_endproc
 1709              	.LFE162:
 1711              		.section	.text.usart_interrupt_enable,"ax",%progbits
 1712              		.align	1
 1713              		.global	usart_interrupt_enable
 1714              		.syntax unified
 1715              		.thumb
 1716              		.thumb_func
 1717              		.fpu fpv4-sp-d16
 1719              	usart_interrupt_enable:
 1720              	.LVL126:
 1721              	.LFB163:
 830:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 831:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 832:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      enable USART interrupt
 833:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 834:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  interrupt: USART interrupts, refer to usart_interrupt_enum
 835:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                 only one parameter can be selected which is shown as below:
 836:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_PERR: parity error interrupt
 837:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_TBE: transmitter buffer empty interrupt
 838:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_TC: transmission complete interrupt
 839:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_RBNE: read data buffer not empty interrupt and overrun error interrupt
 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_IDLE: IDLE line detected interrupt
 841:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_LBD: LIN break detected interrupt
 842:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_ERR: error interrupt
 843:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_CTS: CTS interrupt
 844:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_RT: interrupt enable bit of receive timeout event
ARM GAS  /tmp/ccmkIUhS.s 			page 45


 845:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_EB: interrupt enable bit of end of block event
 846:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 847:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 848:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 849:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_interrupt_enable(uint32_t usart_periph, usart_interrupt_enum interrupt)
 850:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1722              		.loc 1 850 1 is_stmt 1 view -0
 1723              		.cfi_startproc
 1724              		@ args = 0, pretend = 0, frame = 0
 1725              		@ frame_needed = 0, uses_anonymous_args = 0
 1726              		@ link register save eliminated.
 1727              		.loc 1 850 1 is_stmt 0 view .LVU369
 1728 0000 10B4     		push	{r4}
 1729              		.cfi_def_cfa_offset 4
 1730              		.cfi_offset 4, -4
 851:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_REG_VAL(usart_periph, interrupt) |= BIT(USART_BIT_POS(interrupt));
 1731              		.loc 1 851 5 is_stmt 1 view .LVU370
 1732              		.loc 1 851 44 is_stmt 0 view .LVU371
 1733 0002 8A09     		lsrs	r2, r1, #6
 1734 0004 1458     		ldr	r4, [r2, r0]
 1735              		.loc 1 851 47 view .LVU372
 1736 0006 01F01F01 		and	r1, r1, #31
 1737              	.LVL127:
 1738              		.loc 1 851 47 view .LVU373
 1739 000a 0123     		movs	r3, #1
 1740 000c 03FA01F1 		lsl	r1, r3, r1
 1741              		.loc 1 851 44 view .LVU374
 1742 0010 2143     		orrs	r1, r1, r4
 1743 0012 1150     		str	r1, [r2, r0]
 852:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1744              		.loc 1 852 1 view .LVU375
 1745 0014 5DF8044B 		ldr	r4, [sp], #4
 1746              		.cfi_restore 4
 1747              		.cfi_def_cfa_offset 0
 1748 0018 7047     		bx	lr
 1749              		.cfi_endproc
 1750              	.LFE163:
 1752              		.section	.text.usart_interrupt_disable,"ax",%progbits
 1753              		.align	1
 1754              		.global	usart_interrupt_disable
 1755              		.syntax unified
 1756              		.thumb
 1757              		.thumb_func
 1758              		.fpu fpv4-sp-d16
 1760              	usart_interrupt_disable:
 1761              	.LVL128:
 1762              	.LFB164:
 853:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 854:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 855:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      disable USART interrupt
 856:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 857:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  interrupt: USART interrupts, refer to usart_interrupt_enum
 858:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                 only one parameter can be selected which is shown as below:
 859:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_PERR: parity error interrupt
 860:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_TBE: transmitter buffer empty interrupt
 861:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_TC: transmission complete interrupt
 862:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_RBNE: read data buffer not empty interrupt and overrun error interrupt
ARM GAS  /tmp/ccmkIUhS.s 			page 46


 863:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_IDLE: IDLE line detected interrupt
 864:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_LBD: LIN break detected interrupt
 865:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_ERR: error interrupt
 866:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_CTS: CTS interrupt
 867:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_RT: interrupt enable bit of receive timeout event
 868:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_EB: interrupt enable bit of end of block event
 869:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 870:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
 871:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 872:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_interrupt_disable(uint32_t usart_periph, usart_interrupt_enum interrupt)
 873:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1763              		.loc 1 873 1 is_stmt 1 view -0
 1764              		.cfi_startproc
 1765              		@ args = 0, pretend = 0, frame = 0
 1766              		@ frame_needed = 0, uses_anonymous_args = 0
 1767              		@ link register save eliminated.
 874:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_REG_VAL(usart_periph, interrupt) &= ~BIT(USART_BIT_POS(interrupt));
 1768              		.loc 1 874 5 view .LVU377
 1769              		.loc 1 874 44 is_stmt 0 view .LVU378
 1770 0000 4FEA911C 		lsr	ip, r1, #6
 1771 0004 5CF80030 		ldr	r3, [ip, r0]
 1772              		.loc 1 874 48 view .LVU379
 1773 0008 01F01F01 		and	r1, r1, #31
 1774              	.LVL129:
 1775              		.loc 1 874 48 view .LVU380
 1776 000c 0122     		movs	r2, #1
 1777 000e 02FA01F1 		lsl	r1, r2, r1
 1778              		.loc 1 874 44 view .LVU381
 1779 0012 23EA0101 		bic	r1, r3, r1
 1780 0016 4CF80010 		str	r1, [ip, r0]
 875:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1781              		.loc 1 875 1 view .LVU382
 1782 001a 7047     		bx	lr
 1783              		.cfi_endproc
 1784              	.LFE164:
 1786              		.section	.text.usart_interrupt_flag_get,"ax",%progbits
 1787              		.align	1
 1788              		.global	usart_interrupt_flag_get
 1789              		.syntax unified
 1790              		.thumb
 1791              		.thumb_func
 1792              		.fpu fpv4-sp-d16
 1794              	usart_interrupt_flag_get:
 1795              	.LVL130:
 1796              	.LFB165:
 876:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 877:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 878:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      get USART interrupt and flag status
 879:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 880:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  int_flag: USART interrupt flags, refer to usart_interrupt_flag_enum
 881:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                 only one parameter can be selected which is shown as below:
 882:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_FLAG_PERR: parity error interrupt and flag
 883:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_FLAG_TBE: transmitter buffer empty interrupt and flag
 884:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_FLAG_TC: transmission complete interrupt and flag
 885:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_FLAG_RBNE: read data buffer not empty interrupt and flag
 886:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_FLAG_RBNE_ORERR: read data buffer not empty interrupt and overrun error
 887:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_FLAG_IDLE: IDLE line detected interrupt and flag
ARM GAS  /tmp/ccmkIUhS.s 			page 47


 888:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_FLAG_LBD: LIN break detected interrupt and flag
 889:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_FLAG_CTS: CTS interrupt and flag
 890:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_FLAG_ERR_ORERR: error interrupt and overrun error
 891:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_FLAG_ERR_NERR: error interrupt and noise error flag
 892:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_FLAG_ERR_FERR: error interrupt and frame error flag
 893:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_FLAG_EB: interrupt enable bit of end of block event and flag
 894:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_FLAG_RT: interrupt enable bit of receive timeout event and flag
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 896:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     FlagStatus: SET or RESET
 897:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 898:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** FlagStatus usart_interrupt_flag_get(uint32_t usart_periph, usart_interrupt_flag_enum int_flag)
 899:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1797              		.loc 1 899 1 is_stmt 1 view -0
 1798              		.cfi_startproc
 1799              		@ args = 0, pretend = 0, frame = 0
 1800              		@ frame_needed = 0, uses_anonymous_args = 0
 1801              		@ link register save eliminated.
 1802              		.loc 1 899 1 is_stmt 0 view .LVU384
 1803 0000 10B4     		push	{r4}
 1804              		.cfi_def_cfa_offset 4
 1805              		.cfi_offset 4, -4
 900:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     uint32_t intenable = 0U, flagstatus = 0U;
 1806              		.loc 1 900 5 is_stmt 1 view .LVU385
 1807              	.LVL131:
 901:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* get the interrupt enable bit status */
 902:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     intenable = (USART_REG_VAL(usart_periph, int_flag) & BIT(USART_BIT_POS(int_flag)));
 1808              		.loc 1 902 5 view .LVU386
 1809              		.loc 1 902 18 is_stmt 0 view .LVU387
 1810 0002 C1F38913 		ubfx	r3, r1, #6, #10
 1811 0006 1C58     		ldr	r4, [r3, r0]
 1812              	.LVL132:
 903:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* get the corresponding flag bit status */
 904:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     flagstatus = (USART_REG_VAL2(usart_periph, int_flag) & BIT(USART_BIT_POS2(int_flag)));
 1813              		.loc 1 904 5 is_stmt 1 view .LVU388
 1814              		.loc 1 904 19 is_stmt 0 view .LVU389
 1815 0008 8B0D     		lsrs	r3, r1, #22
 1816 000a 1A58     		ldr	r2, [r3, r0]
 1817              	.LVL133:
 905:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 906:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     if((0U != flagstatus) && (0U != intenable)){
 1818              		.loc 1 906 5 is_stmt 1 view .LVU390
 904:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 1819              		.loc 1 904 60 is_stmt 0 view .LVU391
 1820 000c C1F30440 		ubfx	r0, r1, #16, #5
 1821              	.LVL134:
 904:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 1822              		.loc 1 904 60 view .LVU392
 1823 0010 0123     		movs	r3, #1
 1824 0012 8340     		lsls	r3, r3, r0
 1825              		.loc 1 906 7 view .LVU393
 1826 0014 1342     		tst	r3, r2
 1827 0016 0BD0     		beq	.L83
 902:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* get the corresponding flag bit status */
 1828              		.loc 1 902 58 discriminator 1 view .LVU394
 1829 0018 01F01F01 		and	r1, r1, #31
 1830              	.LVL135:
 902:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     /* get the corresponding flag bit status */
ARM GAS  /tmp/ccmkIUhS.s 			page 48


 1831              		.loc 1 902 58 discriminator 1 view .LVU395
 1832 001c 0123     		movs	r3, #1
 1833 001e 03FA01F1 		lsl	r1, r3, r1
 1834              	.LVL136:
 1835              		.loc 1 906 27 discriminator 1 view .LVU396
 1836 0022 2142     		tst	r1, r4
 907:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         return SET;
 908:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     }else{
 909:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****         return RESET; 
 1837              		.loc 1 909 16 discriminator 1 view .LVU397
 1838 0024 14BF     		ite	ne
 1839 0026 1846     		movne	r0, r3
 1840 0028 0020     		moveq	r0, #0
 1841              	.L82:
 910:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     }
 911:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1842              		.loc 1 911 1 view .LVU398
 1843 002a 5DF8044B 		ldr	r4, [sp], #4
 1844              		.cfi_remember_state
 1845              		.cfi_restore 4
 1846              		.cfi_def_cfa_offset 0
 1847              	.LVL137:
 1848              		.loc 1 911 1 view .LVU399
 1849 002e 7047     		bx	lr
 1850              	.LVL138:
 1851              	.L83:
 1852              		.cfi_restore_state
 909:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     }
 1853              		.loc 1 909 16 view .LVU400
 1854 0030 0020     		movs	r0, #0
 1855 0032 FAE7     		b	.L82
 1856              		.cfi_endproc
 1857              	.LFE165:
 1859              		.section	.text.usart_interrupt_flag_clear,"ax",%progbits
 1860              		.align	1
 1861              		.global	usart_interrupt_flag_clear
 1862              		.syntax unified
 1863              		.thumb
 1864              		.thumb_func
 1865              		.fpu fpv4-sp-d16
 1867              	usart_interrupt_flag_clear:
 1868              	.LVL139:
 1869              	.LFB166:
 912:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** 
 913:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** /*!
 914:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \brief      clear USART interrupt flag in STAT0/STAT1 register
 915:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 916:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[in]  int_flag: USART interrupt flags, refer to usart_interrupt_flag_enum
 917:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****                 only one parameter can be selected which is shown as below:
 918:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_FLAG_CTS: CTS change flag
 919:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_FLAG_LBD: LIN break detected flag
 920:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_FLAG_TC: transmission complete
 921:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_FLAG_RBNE: read data buffer not empty
 922:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_FLAG_EB: end of block flag
 923:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****       \arg        USART_INT_FLAG_RT: receiver timeout flag
 924:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \param[out] none
 925:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     \retval     none
ARM GAS  /tmp/ccmkIUhS.s 			page 49


 926:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** */
 927:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** void usart_interrupt_flag_clear(uint32_t usart_periph, usart_interrupt_flag_enum int_flag)
 928:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** {
 1870              		.loc 1 928 1 is_stmt 1 view -0
 1871              		.cfi_startproc
 1872              		@ args = 0, pretend = 0, frame = 0
 1873              		@ frame_needed = 0, uses_anonymous_args = 0
 1874              		@ link register save eliminated.
 929:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c ****     USART_REG_VAL2(usart_periph, int_flag) &= ~BIT(USART_BIT_POS2(int_flag));
 1875              		.loc 1 929 5 view .LVU402
 1876              		.loc 1 929 44 is_stmt 0 view .LVU403
 1877 0000 4FEA915C 		lsr	ip, r1, #22
 1878 0004 5CF80030 		ldr	r3, [ip, r0]
 1879              		.loc 1 929 48 view .LVU404
 1880 0008 C1F30441 		ubfx	r1, r1, #16, #5
 1881              	.LVL140:
 1882              		.loc 1 929 48 view .LVU405
 1883 000c 0122     		movs	r2, #1
 1884 000e 02FA01F1 		lsl	r1, r2, r1
 1885              		.loc 1 929 44 view .LVU406
 1886 0012 23EA0101 		bic	r1, r3, r1
 1887 0016 4CF80010 		str	r1, [ip, r0]
 930:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_usart.c **** }
 1888              		.loc 1 930 1 view .LVU407
 1889 001a 7047     		bx	lr
 1890              		.cfi_endproc
 1891              	.LFE166:
 1893              		.text
 1894              	.Letext0:
 1895              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1896              		.file 3 "../../../../Firmware/CMSIS/GD/GD32E10x/Include/gd32e10x.h"
 1897              		.file 4 "../../../../Firmware/GD32E10x_standard_peripheral/Include/gd32e10x_rcu.h"
 1898              		.file 5 "../../../../Firmware/GD32E10x_standard_peripheral/Include/gd32e10x_usart.h"
ARM GAS  /tmp/ccmkIUhS.s 			page 50


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32e10x_usart.c
     /tmp/ccmkIUhS.s:18     .text.usart_deinit:0000000000000000 $t
     /tmp/ccmkIUhS.s:26     .text.usart_deinit:0000000000000000 usart_deinit
     /tmp/ccmkIUhS.s:131    .text.usart_deinit:0000000000000084 $d
     /tmp/ccmkIUhS.s:137    .text.usart_baudrate_set:0000000000000000 $t
     /tmp/ccmkIUhS.s:144    .text.usart_baudrate_set:0000000000000000 usart_baudrate_set
     /tmp/ccmkIUhS.s:262    .text.usart_baudrate_set:0000000000000068 $d
     /tmp/ccmkIUhS.s:268    .text.usart_parity_config:0000000000000000 $t
     /tmp/ccmkIUhS.s:275    .text.usart_parity_config:0000000000000000 usart_parity_config
     /tmp/ccmkIUhS.s:299    .text.usart_word_length_set:0000000000000000 $t
     /tmp/ccmkIUhS.s:306    .text.usart_word_length_set:0000000000000000 usart_word_length_set
     /tmp/ccmkIUhS.s:330    .text.usart_stop_bit_set:0000000000000000 $t
     /tmp/ccmkIUhS.s:337    .text.usart_stop_bit_set:0000000000000000 usart_stop_bit_set
     /tmp/ccmkIUhS.s:361    .text.usart_enable:0000000000000000 $t
     /tmp/ccmkIUhS.s:368    .text.usart_enable:0000000000000000 usart_enable
     /tmp/ccmkIUhS.s:387    .text.usart_disable:0000000000000000 $t
     /tmp/ccmkIUhS.s:394    .text.usart_disable:0000000000000000 usart_disable
     /tmp/ccmkIUhS.s:413    .text.usart_transmit_config:0000000000000000 $t
     /tmp/ccmkIUhS.s:420    .text.usart_transmit_config:0000000000000000 usart_transmit_config
     /tmp/ccmkIUhS.s:450    .text.usart_receive_config:0000000000000000 $t
     /tmp/ccmkIUhS.s:457    .text.usart_receive_config:0000000000000000 usart_receive_config
     /tmp/ccmkIUhS.s:487    .text.usart_data_first_config:0000000000000000 $t
     /tmp/ccmkIUhS.s:494    .text.usart_data_first_config:0000000000000000 usart_data_first_config
     /tmp/ccmkIUhS.s:524    .text.usart_invert_config:0000000000000000 $t
     /tmp/ccmkIUhS.s:531    .text.usart_invert_config:0000000000000000 usart_invert_config
     /tmp/ccmkIUhS.s:544    .text.usart_invert_config:0000000000000008 $d
     /tmp/ccmkIUhS.s:550    .text.usart_invert_config:000000000000000e $t
     /tmp/ccmkIUhS.s:605    .text.usart_receiver_timeout_enable:0000000000000000 $t
     /tmp/ccmkIUhS.s:612    .text.usart_receiver_timeout_enable:0000000000000000 usart_receiver_timeout_enable
     /tmp/ccmkIUhS.s:631    .text.usart_receiver_timeout_disable:0000000000000000 $t
     /tmp/ccmkIUhS.s:638    .text.usart_receiver_timeout_disable:0000000000000000 usart_receiver_timeout_disable
     /tmp/ccmkIUhS.s:657    .text.usart_receiver_timeout_threshold_config:0000000000000000 $t
     /tmp/ccmkIUhS.s:664    .text.usart_receiver_timeout_threshold_config:0000000000000000 usart_receiver_timeout_threshold_config
     /tmp/ccmkIUhS.s:688    .text.usart_data_transmit:0000000000000000 $t
     /tmp/ccmkIUhS.s:695    .text.usart_data_transmit:0000000000000000 usart_data_transmit
     /tmp/ccmkIUhS.s:715    .text.usart_data_receive:0000000000000000 $t
     /tmp/ccmkIUhS.s:722    .text.usart_data_receive:0000000000000000 usart_data_receive
     /tmp/ccmkIUhS.s:741    .text.usart_address_config:0000000000000000 $t
     /tmp/ccmkIUhS.s:748    .text.usart_address_config:0000000000000000 usart_address_config
     /tmp/ccmkIUhS.s:776    .text.usart_mute_mode_enable:0000000000000000 $t
     /tmp/ccmkIUhS.s:783    .text.usart_mute_mode_enable:0000000000000000 usart_mute_mode_enable
     /tmp/ccmkIUhS.s:802    .text.usart_mute_mode_disable:0000000000000000 $t
     /tmp/ccmkIUhS.s:809    .text.usart_mute_mode_disable:0000000000000000 usart_mute_mode_disable
     /tmp/ccmkIUhS.s:828    .text.usart_mute_mode_wakeup_config:0000000000000000 $t
     /tmp/ccmkIUhS.s:835    .text.usart_mute_mode_wakeup_config:0000000000000000 usart_mute_mode_wakeup_config
     /tmp/ccmkIUhS.s:859    .text.usart_lin_mode_enable:0000000000000000 $t
     /tmp/ccmkIUhS.s:866    .text.usart_lin_mode_enable:0000000000000000 usart_lin_mode_enable
     /tmp/ccmkIUhS.s:885    .text.usart_lin_mode_disable:0000000000000000 $t
     /tmp/ccmkIUhS.s:892    .text.usart_lin_mode_disable:0000000000000000 usart_lin_mode_disable
     /tmp/ccmkIUhS.s:911    .text.usart_lin_break_detection_length_config:0000000000000000 $t
     /tmp/ccmkIUhS.s:918    .text.usart_lin_break_detection_length_config:0000000000000000 usart_lin_break_detection_length_config
     /tmp/ccmkIUhS.s:946    .text.usart_send_break:0000000000000000 $t
     /tmp/ccmkIUhS.s:953    .text.usart_send_break:0000000000000000 usart_send_break
     /tmp/ccmkIUhS.s:972    .text.usart_halfduplex_enable:0000000000000000 $t
     /tmp/ccmkIUhS.s:979    .text.usart_halfduplex_enable:0000000000000000 usart_halfduplex_enable
     /tmp/ccmkIUhS.s:998    .text.usart_halfduplex_disable:0000000000000000 $t
ARM GAS  /tmp/ccmkIUhS.s 			page 51


     /tmp/ccmkIUhS.s:1005   .text.usart_halfduplex_disable:0000000000000000 usart_halfduplex_disable
     /tmp/ccmkIUhS.s:1024   .text.usart_synchronous_clock_enable:0000000000000000 $t
     /tmp/ccmkIUhS.s:1031   .text.usart_synchronous_clock_enable:0000000000000000 usart_synchronous_clock_enable
     /tmp/ccmkIUhS.s:1050   .text.usart_synchronous_clock_disable:0000000000000000 $t
     /tmp/ccmkIUhS.s:1057   .text.usart_synchronous_clock_disable:0000000000000000 usart_synchronous_clock_disable
     /tmp/ccmkIUhS.s:1076   .text.usart_synchronous_clock_config:0000000000000000 $t
     /tmp/ccmkIUhS.s:1083   .text.usart_synchronous_clock_config:0000000000000000 usart_synchronous_clock_config
     /tmp/ccmkIUhS.s:1134   .text.usart_guard_time_config:0000000000000000 $t
     /tmp/ccmkIUhS.s:1141   .text.usart_guard_time_config:0000000000000000 usart_guard_time_config
     /tmp/ccmkIUhS.s:1171   .text.usart_smartcard_mode_enable:0000000000000000 $t
     /tmp/ccmkIUhS.s:1178   .text.usart_smartcard_mode_enable:0000000000000000 usart_smartcard_mode_enable
     /tmp/ccmkIUhS.s:1197   .text.usart_smartcard_mode_disable:0000000000000000 $t
     /tmp/ccmkIUhS.s:1204   .text.usart_smartcard_mode_disable:0000000000000000 usart_smartcard_mode_disable
     /tmp/ccmkIUhS.s:1223   .text.usart_smartcard_mode_nack_enable:0000000000000000 $t
     /tmp/ccmkIUhS.s:1230   .text.usart_smartcard_mode_nack_enable:0000000000000000 usart_smartcard_mode_nack_enable
     /tmp/ccmkIUhS.s:1249   .text.usart_smartcard_mode_nack_disable:0000000000000000 $t
     /tmp/ccmkIUhS.s:1256   .text.usart_smartcard_mode_nack_disable:0000000000000000 usart_smartcard_mode_nack_disable
     /tmp/ccmkIUhS.s:1275   .text.usart_smartcard_autoretry_config:0000000000000000 $t
     /tmp/ccmkIUhS.s:1282   .text.usart_smartcard_autoretry_config:0000000000000000 usart_smartcard_autoretry_config
     /tmp/ccmkIUhS.s:1312   .text.usart_block_length_config:0000000000000000 $t
     /tmp/ccmkIUhS.s:1319   .text.usart_block_length_config:0000000000000000 usart_block_length_config
     /tmp/ccmkIUhS.s:1343   .text.usart_irda_mode_enable:0000000000000000 $t
     /tmp/ccmkIUhS.s:1350   .text.usart_irda_mode_enable:0000000000000000 usart_irda_mode_enable
     /tmp/ccmkIUhS.s:1369   .text.usart_irda_mode_disable:0000000000000000 $t
     /tmp/ccmkIUhS.s:1376   .text.usart_irda_mode_disable:0000000000000000 usart_irda_mode_disable
     /tmp/ccmkIUhS.s:1395   .text.usart_prescaler_config:0000000000000000 $t
     /tmp/ccmkIUhS.s:1402   .text.usart_prescaler_config:0000000000000000 usart_prescaler_config
     /tmp/ccmkIUhS.s:1428   .text.usart_irda_lowpower_config:0000000000000000 $t
     /tmp/ccmkIUhS.s:1435   .text.usart_irda_lowpower_config:0000000000000000 usart_irda_lowpower_config
     /tmp/ccmkIUhS.s:1463   .text.usart_hardware_flow_rts_config:0000000000000000 $t
     /tmp/ccmkIUhS.s:1470   .text.usart_hardware_flow_rts_config:0000000000000000 usart_hardware_flow_rts_config
     /tmp/ccmkIUhS.s:1500   .text.usart_hardware_flow_cts_config:0000000000000000 $t
     /tmp/ccmkIUhS.s:1507   .text.usart_hardware_flow_cts_config:0000000000000000 usart_hardware_flow_cts_config
     /tmp/ccmkIUhS.s:1537   .text.usart_dma_receive_config:0000000000000000 $t
     /tmp/ccmkIUhS.s:1544   .text.usart_dma_receive_config:0000000000000000 usart_dma_receive_config
     /tmp/ccmkIUhS.s:1574   .text.usart_dma_transmit_config:0000000000000000 $t
     /tmp/ccmkIUhS.s:1581   .text.usart_dma_transmit_config:0000000000000000 usart_dma_transmit_config
     /tmp/ccmkIUhS.s:1611   .text.usart_hardware_flow_coherence_config:0000000000000000 $t
     /tmp/ccmkIUhS.s:1618   .text.usart_hardware_flow_coherence_config:0000000000000000 usart_hardware_flow_coherence_config
     /tmp/ccmkIUhS.s:1646   .text.usart_flag_get:0000000000000000 $t
     /tmp/ccmkIUhS.s:1653   .text.usart_flag_get:0000000000000000 usart_flag_get
     /tmp/ccmkIUhS.s:1678   .text.usart_flag_clear:0000000000000000 $t
     /tmp/ccmkIUhS.s:1685   .text.usart_flag_clear:0000000000000000 usart_flag_clear
     /tmp/ccmkIUhS.s:1712   .text.usart_interrupt_enable:0000000000000000 $t
     /tmp/ccmkIUhS.s:1719   .text.usart_interrupt_enable:0000000000000000 usart_interrupt_enable
     /tmp/ccmkIUhS.s:1753   .text.usart_interrupt_disable:0000000000000000 $t
     /tmp/ccmkIUhS.s:1760   .text.usart_interrupt_disable:0000000000000000 usart_interrupt_disable
     /tmp/ccmkIUhS.s:1787   .text.usart_interrupt_flag_get:0000000000000000 $t
     /tmp/ccmkIUhS.s:1794   .text.usart_interrupt_flag_get:0000000000000000 usart_interrupt_flag_get
     /tmp/ccmkIUhS.s:1860   .text.usart_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccmkIUhS.s:1867   .text.usart_interrupt_flag_clear:0000000000000000 usart_interrupt_flag_clear

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
rcu_clock_freq_get
