
                                   VC Static 

                  Version U-2023.03 for linux64 - Mar 02, 2023

                    Copyright (c) 2010 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.


















vcf> vcf> global env
set TEST_NAME $env(TESTCASE)
testcases/alwaysff_misc_port_signalsInInterfaceDefinition.sv
read_file -format sverilog -top top ${TEST_NAME}
Error-[UPIMI-E] Undefined port in module instantiation
testcases/alwaysff_misc_port_signalsInInterfaceDefinition.sv, 112
  Port "i_clk" is not defined in interface 'I' defined in 
  "testcases/alwaysff_misc_port_signalsInInterfaceDefinition.sv", 4
  Interface instance: I u_I( .i_clk (i_clk),  .i_srst (i_srst),  .i_arst 
  (i_arst),  .z (z),  .y (y),  .x (x));


Error-[UPIMI-E] Undefined port in module instantiation
testcases/alwaysff_misc_port_signalsInInterfaceDefinition.sv, 112
  Port "i_srst" is not defined in interface 'I' defined in 
  "testcases/alwaysff_misc_port_signalsInInterfaceDefinition.sv", 4
  Interface instance: I u_I( .i_clk (i_clk),  .i_srst (i_srst),  .i_arst 
  (i_arst),  .z (z),  .y (y),  .x (x));


Error-[UPIMI-E] Undefined port in module instantiation
testcases/alwaysff_misc_port_signalsInInterfaceDefinition.sv, 112
  Port "i_arst" is not defined in interface 'I' defined in 
  "testcases/alwaysff_misc_port_signalsInInterfaceDefinition.sv", 4
  Interface instance: I u_I( .i_clk (i_clk),  .i_srst (i_srst),  .i_arst 
  (i_arst),  .z (z),  .y (y),  .x (x));


Error-[UPIMI-E] Undefined port in module instantiation
testcases/alwaysff_misc_port_signalsInInterfaceDefinition.sv, 112
  Port "z" is not defined in interface 'I' defined in 
  "testcases/alwaysff_misc_port_signalsInInterfaceDefinition.sv", 4
  Interface instance: I u_I( .i_clk (i_clk),  .i_srst (i_srst),  .i_arst 
  (i_arst),  .z (z),  .y (y),  .x (x));


Error-[UPIMI-E] Undefined port in module instantiation
testcases/alwaysff_misc_port_signalsInInterfaceDefinition.sv, 112
  Port "y" is not defined in interface 'I' defined in 
  "testcases/alwaysff_misc_port_signalsInInterfaceDefinition.sv", 4
  Interface instance: I u_I( .i_clk (i_clk),  .i_srst (i_srst),  .i_arst 
  (i_arst),  .z (z),  .y (y),  .x (x));


Error-[UPIMI-E] Undefined port in module instantiation
testcases/alwaysff_misc_port_signalsInInterfaceDefinition.sv, 112
  Port "x" is not defined in interface 'I' defined in 
  "testcases/alwaysff_misc_port_signalsInInterfaceDefinition.sv", 4
  Interface instance: I u_I( .i_clk (i_clk),  .i_srst (i_srst),  .i_arst 
  (i_arst),  .z (z),  .y (y),  .x (x));

6 errors
[Info] DB_COPT045: Vcs analyzer task has finished.
[Error] DB_COPT012: VCS reader failed
	No scm file is generated, thus no NLDM is created.
[Error] COM_ENV005: Design read using VCS & Simon failed.
Error: 0
	Use error_info for more info. (CMD-013)
Information: script 'tcl/vcformal_batch_run.tcl'
	stopped at line 3 due to error. (CMD-081)
Extended error info:
0
    while executing
"read_file -format sverilog -top top ${TEST_NAME}"
    (file "tcl/vcformal_batch_run.tcl" line 3)
 -- End Extended Error Info

=======================================================
Total Time(S)  :5.33
CPU Time(S)    :1.57
Peak Memory(MB):1301
=======================================================
FAILURE
