INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/Divided_Clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divided_Clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/ELE_432_Top_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ELE_432_Top_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/FFT_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/VGA_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/horizantal_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module horizantal_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/new/twiddle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twiddle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/vertical_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vertical_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/ELE432/ELE432.srcs/sim_1/new/ELE_432_Top_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ELE_432_Top_Module_tb
