\doxysection{GPIO\+\_\+\+Handle\+\_\+t Struct Reference}
\hypertarget{struct_g_p_i_o___handle__t}{}\label{struct_g_p_i_o___handle__t}\index{GPIO\_Handle\_t@{GPIO\_Handle\_t}}


{\ttfamily \#include $<$stm32f429xx\+\_\+gpio\+\_\+driver.\+h$>$}



Collaboration diagram for GPIO\+\_\+\+Handle\+\_\+t\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{struct_g_p_i_o___handle__t__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_r_c_c___handle__t}{RCC\+\_\+\+Handle\+\_\+t}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___g_p_i_o___driver___header_ga5b86a2cea7bc03294663058283fbb740}{h\+RCC}}
\begin{DoxyCompactList}\small\item\em Pointer to the RCC handle created for the currently used GPIO instance. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___aliases_ga51e19dcff5aaac032509a7102fd26917}{GPIO\+\_\+\+Reg\+Addr\+\_\+t}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___g_p_i_o___driver___header_gab2c22aa8e429496a1822328b7078984c}{p\+GPIOx}}
\begin{DoxyCompactList}\small\item\em Pointer to the base address of the GPIO port needed. \end{DoxyCompactList}\item 
\mbox{\hyperlink{struct_g_p_i_o___pin_config__t}{GPIO\+\_\+\+Pin\+Config\+\_\+t}} \mbox{\hyperlink{group___g_p_i_o___driver___header_ga33cefa400df9fdae0bbfd207a3d53551}{GPIO\+\_\+\+Pin\+Config}}
\begin{DoxyCompactList}\small\item\em The Pin\+Config object for the basic configuration settings. \end{DoxyCompactList}\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\mbox{\hyperlink{stm32f429xx__gpio__driver_8h}{stm32f429xx\+\_\+gpio\+\_\+driver.\+h}}\end{DoxyCompactItemize}
