 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 stratixiv_arch.timing.xml	  styr.blif	  common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_astar	  27.50	  vpr	  977.58 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  10	  -1	  -1	  success	  0f69adb	  Release IPO VTR_ASSERT_LEVEL=3	  GNU 11.4.0 on Linux-6.5.0-1025-azure x86_64	  2024-10-15T16:01:56	  fv-az837-567	  /home/runner/work/vtr-verilog-to-routing/vtr-verilog-to-routing	  1001044	  10	  10	  168	  178	  1	  68	  30	  11	  8	  88	  io	  auto	  956.2 MiB	  0.45	  370	  858	  95	  697	  66	  977.6 MiB	  0.04	  0.00	  6.45248	  -69.1493	  -6.45248	  6.45248	  2.68	  0.000346945	  0.000301901	  0.0109124	  0.00985616	  -1	  -1	  -1	  -1	  32	  693	  33	  0	  0	  153433.	  1743.56	  1.19	  0.127615	  0.111696	  11830	  34246	  -1	  570	  10	  235	  725	  56242	  26416	  6.94346	  6.94346	  -73.9579	  -6.94346	  0	  0	  205860.	  2339.32	  0.06	  0.04	  0.08	  -1	  -1	  0.06	  0.0194505	  0.0184001	 
 stratixiv_arch.timing.xml	  styr.blif	  common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_astar	  27.82	  vpr	  977.35 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  10	  -1	  -1	  success	  0f69adb	  Release IPO VTR_ASSERT_LEVEL=3	  GNU 11.4.0 on Linux-6.5.0-1025-azure x86_64	  2024-10-15T16:01:56	  fv-az837-567	  /home/runner/work/vtr-verilog-to-routing/vtr-verilog-to-routing	  1000804	  10	  10	  168	  178	  1	  68	  30	  11	  8	  88	  io	  auto	  954.9 MiB	  0.45	  369	  812	  82	  656	  74	  977.3 MiB	  0.04	  0.00	  6.45248	  -69.2479	  -6.45248	  6.45248	  2.74	  0.00035978	  0.000313724	  0.0101986	  0.00925468	  -1	  -1	  -1	  -1	  32	  691	  29	  0	  0	  153433.	  1743.56	  1.24	  0.130899	  0.114171	  11830	  34246	  -1	  553	  12	  224	  697	  51846	  24062	  6.94346	  6.94346	  -73.4811	  -6.94346	  0	  0	  205860.	  2339.32	  0.06	  0.04	  0.08	  -1	  -1	  0.06	  0.0206713	  0.0194697	 
 stratixiv_arch.timing.xml	  styr.blif	  common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_dijkstra	  28.08	  vpr	  977.66 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  10	  -1	  -1	  success	  0f69adb	  Release IPO VTR_ASSERT_LEVEL=3	  GNU 11.4.0 on Linux-6.5.0-1025-azure x86_64	  2024-10-15T16:01:56	  fv-az837-567	  /home/runner/work/vtr-verilog-to-routing/vtr-verilog-to-routing	  1001124	  10	  10	  168	  178	  1	  68	  30	  11	  8	  88	  io	  auto	  955.1 MiB	  0.47	  370	  812	  89	  663	  60	  977.7 MiB	  0.04	  0.00	  6.52191	  -68.7563	  -6.52191	  6.52191	  3.40	  0.000347877	  0.0002958	  0.010332	  0.00933957	  -1	  -1	  -1	  -1	  22	  809	  21	  0	  0	  110609.	  1256.92	  0.45	  0.066663	  0.0592234	  11258	  24748	  -1	  663	  14	  329	  1173	  67735	  35710	  7.04515	  7.04515	  -76.4932	  -7.04515	  0	  0	  134428.	  1527.59	  0.04	  0.05	  0.07	  -1	  -1	  0.04	  0.0237505	  0.0223282	 
 stratixiv_arch.timing.xml	  styr.blif	  common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_dijkstra	  28.29	  vpr	  977.61 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  10	  -1	  -1	  success	  0f69adb	  Release IPO VTR_ASSERT_LEVEL=3	  GNU 11.4.0 on Linux-6.5.0-1025-azure x86_64	  2024-10-15T16:01:56	  fv-az837-567	  /home/runner/work/vtr-verilog-to-routing/vtr-verilog-to-routing	  1001072	  10	  10	  168	  178	  1	  68	  30	  11	  8	  88	  io	  auto	  955.2 MiB	  0.45	  368	  812	  95	  656	  61	  977.6 MiB	  0.04	  0.00	  6.34478	  -68.8031	  -6.34478	  6.34478	  3.48	  0.000358527	  0.000311549	  0.0101593	  0.00922939	  -1	  -1	  -1	  -1	  28	  753	  22	  0	  0	  134428.	  1527.59	  0.44	  0.0663655	  0.0590372	  11590	  29630	  -1	  624	  15	  260	  959	  55378	  26467	  6.64742	  6.64742	  -72.827	  -6.64742	  0	  0	  173354.	  1969.93	  0.05	  0.04	  0.07	  -1	  -1	  0.05	  0.0225106	  0.0210004	 
