{"filters": 80, "kernel": [1, 1], "strides": [1, 1], "padding": "valid", "dilation": [4, 4], "groups": 1, "input shape": [null, 73, 73, 64], "output shape": [null, 73, 73, 80], "output dtype": "float32", "compute dtype": "float32", "workload": "conv2d", "layers": {"param": {"time": 0.0}, "tvmgen_default_fused_layout_transform": {"time": 4.55166, "power": 23, "CPU0": 21, "DDR_AB": 2, "DDR_CD": 1, "CPU1": 16, "DDR_EF": 0, "DDR_GH": 0, "BLADE": 159}, "tvmgen_default_fused_nn_contrib_conv2d_NCHWc": {"time": 26.476, "power": 90, "CPU0": 86, "DDR_AB": 2, "DDR_CD": 2, "CPU1": 23, "DDR_EF": 0, "DDR_GH": 0, "BLADE": 193}, "tvmgen_default_fused_layout_transform_1": {"time": 5.7006, "power": 40, "CPU0": 36, "DDR_AB": 2, "DDR_CD": 2, "CPU1": 16, "DDR_EF": 0, "DDR_GH": 0, "BLADE": 179}}, "data layout": "NCHW", "batch_size": 64, "time": 26.476, "power": 79.0, "memory": -1, "relay": "free_var %data: Tensor[(64, 64, 73, 73), float32];\nnn.conv2d(%data, meta[relay.Constant][0], padding=[0, 0, 0, 0], dilation=[4, 4], channels=80, kernel_size=[1, 1])\n"}