INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_2
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/cic_compiler_v4_0/hdl/cic_compiler_v4_0_vh_rfs.vhd" into library cic_compiler_v4_0_10
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-307] analyzing entity compare_dualval
INFO: [VRFC 10-307] analyzing entity dpr_ram
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity twopage_address
INFO: [VRFC 10-307] analyzing entity compare
INFO: [VRFC 10-307] analyzing entity chan_cnt
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-307] analyzing entity scaler
INFO: [VRFC 10-307] analyzing entity dec_shifter
INFO: [VRFC 10-307] analyzing entity dec_scaler
INFO: [VRFC 10-307] analyzing entity delay_bit
INFO: [VRFC 10-307] analyzing entity add_sub
INFO: [VRFC 10-307] analyzing entity emb_calc
INFO: [VRFC 10-307] analyzing entity int_comb_stage_unfolded
INFO: [VRFC 10-307] analyzing entity int_comb_stage_folded
INFO: [VRFC 10-307] analyzing entity int_comb_section
INFO: [VRFC 10-307] analyzing entity decimate
INFO: [VRFC 10-307] analyzing entity interpolate
INFO: [VRFC 10-307] analyzing entity cic_compiler_v4_0_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/cic_compiler_v4_0/hdl/cic_compiler_v4_0.vhd" into library cic_compiler_v4_0_10
INFO: [VRFC 10-307] analyzing entity cic_compiler_v4_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/bd/DUT_IV/ip/DUT_IV_cic_compiler_0_0/sim/DUT_IV_cic_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DUT_IV_cic_compiler_0_0
