{
  "Top": "Bert_layer",
  "RtlTop": "Bert_layer",
  "RtlPrefix": "",
  "RtlSubPrefix": "Bert_layer_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "v220": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v220_address0",
          "name": "v220_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v220_ce0",
          "name": "v220_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v220_q0",
          "name": "v220_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v221": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v221_address0",
          "name": "v221_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v221_ce0",
          "name": "v221_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v221_q0",
          "name": "v221_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v222": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v222_address0",
          "name": "v222_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v222_ce0",
          "name": "v222_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v222_q0",
          "name": "v222_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v223": {
      "index": "3",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v223_address0",
          "name": "v223_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v223_ce0",
          "name": "v223_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v223_q0",
          "name": "v223_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v224": {
      "index": "4",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v224_address0",
          "name": "v224_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v224_ce0",
          "name": "v224_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v224_q0",
          "name": "v224_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v225": {
      "index": "5",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v225_address0",
          "name": "v225_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v225_ce0",
          "name": "v225_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v225_q0",
          "name": "v225_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v226": {
      "index": "6",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v226_address0",
          "name": "v226_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v226_ce0",
          "name": "v226_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v226_q0",
          "name": "v226_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v227": {
      "index": "7",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v227_address0",
          "name": "v227_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v227_ce0",
          "name": "v227_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v227_q0",
          "name": "v227_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v228": {
      "index": "8",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v228_address0",
          "name": "v228_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v228_ce0",
          "name": "v228_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v228_q0",
          "name": "v228_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v229": {
      "index": "9",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v229_address0",
          "name": "v229_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v229_ce0",
          "name": "v229_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v229_q0",
          "name": "v229_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v230": {
      "index": "10",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v230_address0",
          "name": "v230_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v230_ce0",
          "name": "v230_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v230_q0",
          "name": "v230_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v231": {
      "index": "11",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v231_address0",
          "name": "v231_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v231_ce0",
          "name": "v231_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v231_q0",
          "name": "v231_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v232": {
      "index": "12",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v232_address0",
          "name": "v232_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v232_ce0",
          "name": "v232_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v232_q0",
          "name": "v232_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v233": {
      "index": "13",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v233_address0",
          "name": "v233_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v233_ce0",
          "name": "v233_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v233_q0",
          "name": "v233_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v234": {
      "index": "14",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v234_address0",
          "name": "v234_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v234_ce0",
          "name": "v234_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v234_q0",
          "name": "v234_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v235": {
      "index": "15",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v235_address0",
          "name": "v235_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v235_ce0",
          "name": "v235_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v235_q0",
          "name": "v235_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v236": {
      "index": "16",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v236_address0",
          "name": "v236_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v236_ce0",
          "name": "v236_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v236_q0",
          "name": "v236_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v237": {
      "index": "17",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v237_address0",
          "name": "v237_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v237_ce0",
          "name": "v237_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v237_we0",
          "name": "v237_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v237_d0",
          "name": "v237_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top Bert_layer -name Bert_layer"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Bert_layer"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "85681623",
    "Latency": "85681622"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Bert_layer",
    "Version": "1.0",
    "DisplayName": "Bert_layer",
    "Revision": "2113190604",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Bert_layer_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/kernel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Attention_layer.vhd",
      "impl\/vhdl\/Attention_layer_v28.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_j8.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_j13.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_j16.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_j_back3.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_j_back4.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_j_back5.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_j_init3.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_j_init4.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_j_init5.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k3_l_j7.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k4_l_j12.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k5_l_j15.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2.vhd",
      "impl\/vhdl\/Bert_layer_dadd_6lbW.vhd",
      "impl\/vhdl\/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x.vhd",
      "impl\/vhdl\/Bert_layer_dmul_6Yie.vhd",
      "impl\/vhdl\/Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_exp_generic_double_s.vhd",
      "impl\/vhdl\/Bert_layer_fadd_3bkb.vhd",
      "impl\/vhdl\/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x.vhd",
      "impl\/vhdl\/Bert_layer_faddfshbi.vhd",
      "impl\/vhdl\/Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fcmp_3WhU.vhd",
      "impl\/vhdl\/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fdiv_3eOg.vhd",
      "impl\/vhdl\/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x.vhd",
      "impl\/vhdl\/Bert_layer_fexp_3fYi.vhd",
      "impl\/vhdl\/Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/Bert_layer_fmul_3cud.vhd",
      "impl\/vhdl\/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x.vhd",
      "impl\/vhdl\/Bert_layer_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fpext_32ns_64_2_no_dsp_1_x.vhd",
      "impl\/vhdl\/Bert_layer_fpext_jbC.vhd",
      "impl\/vhdl\/Bert_layer_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x.vhd",
      "impl\/vhdl\/Bert_layer_fptrunibs.vhd",
      "impl\/vhdl\/Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fsqrt_kbM.vhd",
      "impl\/vhdl\/Bert_layer_fsub_3VhK.vhd",
      "impl\/vhdl\/Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_generic_tanh_float_s.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_1.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_1_Pipeline_l_j10.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_1_Pipeline_l_j11.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_269_1.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_273_2.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_Pipeline_l_j10.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_Pipeline_l_j11.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_269_1.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_273_2.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_qkv.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_qkv_Pipeline_l_j1.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_qkv_Pipeline_l_j_back.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_qkv_Pipeline_l_j_init.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_qkv_v7_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1.vhd",
      "impl\/vhdl\/Bert_layer_mac_muOgC.vhd",
      "impl\/vhdl\/Bert_layer_mul_12s_80ns_90_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_13s_71s_71_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_36Thq.vhd",
      "impl\/vhdl\/Bert_layer_mul_40ns_40ns_80_2_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_43Lf8.vhd",
      "impl\/vhdl\/Bert_layer_mul_43ns_36ns_79_3_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_44UhA.vhd",
      "impl\/vhdl\/Bert_layer_mul_49Mgi.vhd",
      "impl\/vhdl\/Bert_layer_mul_49ns_44ns_93_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_50Ngs.vhd",
      "impl\/vhdl\/Bert_layer_mul_50ns_50ns_100_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_54IfE.vhd",
      "impl\/vhdl\/Bert_layer_mul_54s_6ns_54_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_54zec.vhd",
      "impl\/vhdl\/Bert_layer_mul_55JfO.vhd",
      "impl\/vhdl\/Bert_layer_mul_71Aem.vhd",
      "impl\/vhdl\/Bert_layer_mul_71ns_4ns_75_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_72KfY.vhd",
      "impl\/vhdl\/Bert_layer_mul_72Shg.vhd",
      "impl\/vhdl\/Bert_layer_mul_73Bew.vhd",
      "impl\/vhdl\/Bert_layer_mul_73ns_6ns_79_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_77Gfk.vhd",
      "impl\/vhdl\/Bert_layer_mul_77ns_6ns_83_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_77s_54ns_130_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_77s_55ns_130_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_80Hfu.vhd",
      "impl\/vhdl\/Bert_layer_mul_82Ffa.vhd",
      "impl\/vhdl\/Bert_layer_mul_82ns_6ns_88_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_83CeG.vhd",
      "impl\/vhdl\/Bert_layer_mul_83ns_6ns_89_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_87Ee0.vhd",
      "impl\/vhdl\/Bert_layer_mul_87ns_6ns_93_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_92DeQ.vhd",
      "impl\/vhdl\/Bert_layer_mul_92ns_6ns_98_5_1.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_j3.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_j4.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_j_back1.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_j_back2.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_j_init1.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_j_init2.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_S_k_0_k1_l_j2.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_S_k_0_k2_l_j6.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_update_i3_l_j5.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_105_1.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_v28_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_v64_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_v88_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_v89_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_v170_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_v205_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_v238.vhd",
      "impl\/vhdl\/Bert_layer_v238_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_v241.vhd",
      "impl\/vhdl\/Bert_layer_v241_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_v245.vhd",
      "impl\/vhdl\/Bert_layer_v245_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_v246.vhd",
      "impl\/vhdl\/Bert_layer_v246_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Context_layer.vhd",
      "impl\/vhdl\/Context_layer_v64.vhd",
      "impl\/vhdl\/exp_generic_double_s.vhd",
      "impl\/vhdl\/generic_tanh_float_s.vhd",
      "impl\/vhdl\/Layer_norm.vhd",
      "impl\/vhdl\/Linear_layer_ds0.vhd",
      "impl\/vhdl\/Linear_layer_ds1.vhd",
      "impl\/vhdl\/Linear_layer_ds1_mb6.vhd",
      "impl\/vhdl\/Linear_layer_ds2.vhd",
      "impl\/vhdl\/Linear_layer_qkv.vhd",
      "impl\/vhdl\/Linear_layer_qkv_v7.vhd",
      "impl\/vhdl\/pow_generic_double_s.vhd",
      "impl\/vhdl\/pow_generic_doublncg.vhd",
      "impl\/vhdl\/pow_generic_doublocq.vhd",
      "impl\/vhdl\/pow_generic_doublpcA.vhd",
      "impl\/vhdl\/pow_generic_doublqcK.vhd",
      "impl\/vhdl\/pow_generic_doublrcU.vhd",
      "impl\/vhdl\/pow_generic_doublsc4.vhd",
      "impl\/vhdl\/pow_generic_doubltde.vhd",
      "impl\/vhdl\/pow_generic_doubludo.vhd",
      "impl\/vhdl\/pow_generic_doublvdy.vhd",
      "impl\/vhdl\/pow_generic_doublwdI.vhd",
      "impl\/vhdl\/pow_generic_doublxdS.vhd",
      "impl\/vhdl\/pow_generic_doublyd2.vhd",
      "impl\/vhdl\/Res_layer.vhd",
      "impl\/vhdl\/Self_attention.vhd",
      "impl\/vhdl\/Self_attention_Q_h.vhd",
      "impl\/vhdl\/Self_attention_v88.vhd",
      "impl\/vhdl\/Self_attention_v89.vhd",
      "impl\/vhdl\/Softmax_layer.vhd",
      "impl\/vhdl\/Softmax_layer_inpdEe.vhd",
      "impl\/vhdl\/Bert_layer.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Attention_layer.v",
      "impl\/verilog\/Attention_layer_v28.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_j8.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_j13.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_j16.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_j_back3.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_j_back4.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_j_back5.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_j_init3.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_j_init4.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_j_init5.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k3_l_j7.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k4_l_j12.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k5_l_j15.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2.v",
      "impl\/verilog\/Bert_layer_dadd_6lbW.v",
      "impl\/verilog\/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1.v",
      "impl\/verilog\/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x.v",
      "impl\/verilog\/Bert_layer_dmul_6Yie.v",
      "impl\/verilog\/Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1.v",
      "impl\/verilog\/Bert_layer_exp_generic_double_s.v",
      "impl\/verilog\/Bert_layer_fadd_3bkb.v",
      "impl\/verilog\/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x.v",
      "impl\/verilog\/Bert_layer_faddfshbi.v",
      "impl\/verilog\/Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/Bert_layer_fcmp_3WhU.v",
      "impl\/verilog\/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/Bert_layer_fdiv_3eOg.v",
      "impl\/verilog\/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x.v",
      "impl\/verilog\/Bert_layer_fexp_3fYi.v",
      "impl\/verilog\/Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1.v",
      "impl\/verilog\/Bert_layer_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/Bert_layer_fmul_3cud.v",
      "impl\/verilog\/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x.v",
      "impl\/verilog\/Bert_layer_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/Bert_layer_fpext_32ns_64_2_no_dsp_1_x.v",
      "impl\/verilog\/Bert_layer_fpext_jbC.v",
      "impl\/verilog\/Bert_layer_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x.v",
      "impl\/verilog\/Bert_layer_fptrunibs.v",
      "impl\/verilog\/Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/Bert_layer_fsqrt_kbM.v",
      "impl\/verilog\/Bert_layer_fsub_3VhK.v",
      "impl\/verilog\/Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/Bert_layer_generic_tanh_float_s.v",
      "impl\/verilog\/Bert_layer_Layer_norm.v",
      "impl\/verilog\/Bert_layer_Layer_norm_1.v",
      "impl\/verilog\/Bert_layer_Layer_norm_1_Pipeline_l_j10.v",
      "impl\/verilog\/Bert_layer_Layer_norm_1_Pipeline_l_j11.v",
      "impl\/verilog\/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_269_1.v",
      "impl\/verilog\/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_273_2.v",
      "impl\/verilog\/Bert_layer_Layer_norm_Pipeline_l_j10.v",
      "impl\/verilog\/Bert_layer_Layer_norm_Pipeline_l_j11.v",
      "impl\/verilog\/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_269_1.v",
      "impl\/verilog\/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_273_2.v",
      "impl\/verilog\/Bert_layer_Linear_layer_qkv.v",
      "impl\/verilog\/Bert_layer_Linear_layer_qkv_Pipeline_l_j1.v",
      "impl\/verilog\/Bert_layer_Linear_layer_qkv_Pipeline_l_j_back.v",
      "impl\/verilog\/Bert_layer_Linear_layer_qkv_Pipeline_l_j_init.v",
      "impl\/verilog\/Bert_layer_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j.v",
      "impl\/verilog\/Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.v",
      "impl\/verilog\/Bert_layer_Linear_layer_qkv_v7_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1.v",
      "impl\/verilog\/Bert_layer_mac_muOgC.v",
      "impl\/verilog\/Bert_layer_mul_12s_80ns_90_5_1.v",
      "impl\/verilog\/Bert_layer_mul_13s_71s_71_5_1.v",
      "impl\/verilog\/Bert_layer_mul_36Thq.v",
      "impl\/verilog\/Bert_layer_mul_40ns_40ns_80_2_1.v",
      "impl\/verilog\/Bert_layer_mul_43Lf8.v",
      "impl\/verilog\/Bert_layer_mul_43ns_36ns_79_3_1.v",
      "impl\/verilog\/Bert_layer_mul_44UhA.v",
      "impl\/verilog\/Bert_layer_mul_49Mgi.v",
      "impl\/verilog\/Bert_layer_mul_49ns_44ns_93_5_1.v",
      "impl\/verilog\/Bert_layer_mul_50Ngs.v",
      "impl\/verilog\/Bert_layer_mul_50ns_50ns_100_5_1.v",
      "impl\/verilog\/Bert_layer_mul_54IfE.v",
      "impl\/verilog\/Bert_layer_mul_54s_6ns_54_5_1.v",
      "impl\/verilog\/Bert_layer_mul_54zec.v",
      "impl\/verilog\/Bert_layer_mul_55JfO.v",
      "impl\/verilog\/Bert_layer_mul_71Aem.v",
      "impl\/verilog\/Bert_layer_mul_71ns_4ns_75_5_1.v",
      "impl\/verilog\/Bert_layer_mul_72KfY.v",
      "impl\/verilog\/Bert_layer_mul_72Shg.v",
      "impl\/verilog\/Bert_layer_mul_73Bew.v",
      "impl\/verilog\/Bert_layer_mul_73ns_6ns_79_5_1.v",
      "impl\/verilog\/Bert_layer_mul_77Gfk.v",
      "impl\/verilog\/Bert_layer_mul_77ns_6ns_83_5_1.v",
      "impl\/verilog\/Bert_layer_mul_77s_54ns_130_5_1.v",
      "impl\/verilog\/Bert_layer_mul_77s_55ns_130_5_1.v",
      "impl\/verilog\/Bert_layer_mul_80Hfu.v",
      "impl\/verilog\/Bert_layer_mul_82Ffa.v",
      "impl\/verilog\/Bert_layer_mul_82ns_6ns_88_5_1.v",
      "impl\/verilog\/Bert_layer_mul_83CeG.v",
      "impl\/verilog\/Bert_layer_mul_83ns_6ns_89_5_1.v",
      "impl\/verilog\/Bert_layer_mul_87Ee0.v",
      "impl\/verilog\/Bert_layer_mul_87ns_6ns_93_5_1.v",
      "impl\/verilog\/Bert_layer_mul_92DeQ.v",
      "impl\/verilog\/Bert_layer_mul_92ns_6ns_98_5_1.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.v",
      "impl\/verilog\/Bert_layer_Self_attention.v",
      "impl\/verilog\/Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_j3.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_j4.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_j_back1.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_j_back2.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_j_init1.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_j_init2.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_S_k_0_k1_l_j2.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_S_k_0_k2_l_j6.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_update_i3_l_j5.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_105_1.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2.v",
      "impl\/verilog\/Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Self_attention_v28_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Self_attention_v64_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Self_attention_v88_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Self_attention_v89_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_v170_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_v205_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_v238.v",
      "impl\/verilog\/Bert_layer_v238_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_v241.v",
      "impl\/verilog\/Bert_layer_v241_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_v245.v",
      "impl\/verilog\/Bert_layer_v245_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_v246.v",
      "impl\/verilog\/Bert_layer_v246_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Context_layer.v",
      "impl\/verilog\/Context_layer_v64.v",
      "impl\/verilog\/exp_generic_double_s.v",
      "impl\/verilog\/generic_tanh_float_s.v",
      "impl\/verilog\/Layer_norm.v",
      "impl\/verilog\/Linear_layer_ds0.v",
      "impl\/verilog\/Linear_layer_ds1.v",
      "impl\/verilog\/Linear_layer_ds1_mb6.v",
      "impl\/verilog\/Linear_layer_ds2.v",
      "impl\/verilog\/Linear_layer_qkv.v",
      "impl\/verilog\/Linear_layer_qkv_v7.v",
      "impl\/verilog\/pow_generic_double_s.v",
      "impl\/verilog\/pow_generic_doublncg.v",
      "impl\/verilog\/pow_generic_doublncg_rom.dat",
      "impl\/verilog\/pow_generic_doublocq.v",
      "impl\/verilog\/pow_generic_doublocq_rom.dat",
      "impl\/verilog\/pow_generic_doublpcA.v",
      "impl\/verilog\/pow_generic_doublpcA_rom.dat",
      "impl\/verilog\/pow_generic_doublqcK.v",
      "impl\/verilog\/pow_generic_doublqcK_rom.dat",
      "impl\/verilog\/pow_generic_doublrcU.v",
      "impl\/verilog\/pow_generic_doublrcU_rom.dat",
      "impl\/verilog\/pow_generic_doublsc4.v",
      "impl\/verilog\/pow_generic_doublsc4_rom.dat",
      "impl\/verilog\/pow_generic_doubltde.v",
      "impl\/verilog\/pow_generic_doubltde_rom.dat",
      "impl\/verilog\/pow_generic_doubludo.v",
      "impl\/verilog\/pow_generic_doubludo_rom.dat",
      "impl\/verilog\/pow_generic_doublvdy.v",
      "impl\/verilog\/pow_generic_doublvdy_rom.dat",
      "impl\/verilog\/pow_generic_doublwdI.v",
      "impl\/verilog\/pow_generic_doublwdI_rom.dat",
      "impl\/verilog\/pow_generic_doublxdS.v",
      "impl\/verilog\/pow_generic_doublxdS_rom.dat",
      "impl\/verilog\/pow_generic_doublyd2.v",
      "impl\/verilog\/pow_generic_doublyd2_rom.dat",
      "impl\/verilog\/Res_layer.v",
      "impl\/verilog\/Self_attention.v",
      "impl\/verilog\/Self_attention_Q_h.v",
      "impl\/verilog\/Self_attention_v88.v",
      "impl\/verilog\/Self_attention_v89.v",
      "impl\/verilog\/Softmax_layer.v",
      "impl\/verilog\/Softmax_layer_inpdEe.v",
      "impl\/verilog\/Bert_layer.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/Bert_layer_ap_dadd_3_full_dsp_64_ip.tcl",
      "impl\/misc\/Bert_layer_ap_dmul_4_max_dsp_64_ip.tcl",
      "impl\/misc\/Bert_layer_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/Bert_layer_ap_faddfsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/Bert_layer_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/Bert_layer_ap_fdiv_14_no_dsp_32_ip.tcl",
      "impl\/misc\/Bert_layer_ap_fexp_7_full_dsp_32_ip.tcl",
      "impl\/misc\/Bert_layer_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/Bert_layer_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/Bert_layer_ap_fptrunc_0_no_dsp_64_ip.tcl",
      "impl\/misc\/Bert_layer_ap_fsqrt_10_no_dsp_32_ip.tcl",
      "impl\/misc\/Bert_layer_ap_fsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x_ip.tcl",
      "impl\/misc\/Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x_ip.tcl",
      "impl\/misc\/Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x_ip.tcl",
      "impl\/misc\/Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip.tcl",
      "impl\/misc\/Bert_layer_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fpext_32ns_64_2_no_dsp_1_x_ip.tcl",
      "impl\/misc\/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x_ip.tcl",
      "impl\/misc\/Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Bert_layer.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "Bert_layer_ap_dadd_3_full_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_ap_dadd_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_dmul_4_max_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_ap_dmul_4_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_fadd_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_faddfsub_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_ap_faddfsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_fcmp_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name Bert_layer_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_fdiv_14_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_ap_fdiv_14_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_fexp_7_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_ap_fexp_7_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_fmul_2_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_fpext_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_fptrunc_0_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_ap_fptrunc_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_fsqrt_10_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_ap_fsqrt_10_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_fsub_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_ap_fsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fpext_32ns_64_2_no_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_fpext_32ns_64_2_no_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "v220_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"v220_address0": "DATA"},
      "ports": ["v220_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v220"
        }]
    },
    "v220_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v220_q0": "DATA"},
      "ports": ["v220_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v220"
        }]
    },
    "v221_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "20",
      "portMap": {"v221_address0": "DATA"},
      "ports": ["v221_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v221"
        }]
    },
    "v221_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v221_q0": "DATA"},
      "ports": ["v221_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v221"
        }]
    },
    "v222_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v222_address0": "DATA"},
      "ports": ["v222_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v222"
        }]
    },
    "v222_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v222_q0": "DATA"},
      "ports": ["v222_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v222"
        }]
    },
    "v223_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "20",
      "portMap": {"v223_address0": "DATA"},
      "ports": ["v223_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v223"
        }]
    },
    "v223_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v223_q0": "DATA"},
      "ports": ["v223_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v223"
        }]
    },
    "v224_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v224_address0": "DATA"},
      "ports": ["v224_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v224"
        }]
    },
    "v224_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v224_q0": "DATA"},
      "ports": ["v224_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v224"
        }]
    },
    "v225_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "20",
      "portMap": {"v225_address0": "DATA"},
      "ports": ["v225_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v225"
        }]
    },
    "v225_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v225_q0": "DATA"},
      "ports": ["v225_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v225"
        }]
    },
    "v226_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v226_address0": "DATA"},
      "ports": ["v226_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v226"
        }]
    },
    "v226_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v226_q0": "DATA"},
      "ports": ["v226_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v226"
        }]
    },
    "v227_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "20",
      "portMap": {"v227_address0": "DATA"},
      "ports": ["v227_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v227"
        }]
    },
    "v227_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v227_q0": "DATA"},
      "ports": ["v227_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v227"
        }]
    },
    "v228_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v228_address0": "DATA"},
      "ports": ["v228_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v228"
        }]
    },
    "v228_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v228_q0": "DATA"},
      "ports": ["v228_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v228"
        }]
    },
    "v229_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "22",
      "portMap": {"v229_address0": "DATA"},
      "ports": ["v229_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v229"
        }]
    },
    "v229_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v229_q0": "DATA"},
      "ports": ["v229_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v229"
        }]
    },
    "v230_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"v230_address0": "DATA"},
      "ports": ["v230_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v230"
        }]
    },
    "v230_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v230_q0": "DATA"},
      "ports": ["v230_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v230"
        }]
    },
    "v231_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "22",
      "portMap": {"v231_address0": "DATA"},
      "ports": ["v231_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v231"
        }]
    },
    "v231_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v231_q0": "DATA"},
      "ports": ["v231_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v231"
        }]
    },
    "v232_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v232_address0": "DATA"},
      "ports": ["v232_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v232"
        }]
    },
    "v232_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v232_q0": "DATA"},
      "ports": ["v232_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v232"
        }]
    },
    "v233_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v233_address0": "DATA"},
      "ports": ["v233_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v233"
        }]
    },
    "v233_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v233_q0": "DATA"},
      "ports": ["v233_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v233"
        }]
    },
    "v234_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v234_address0": "DATA"},
      "ports": ["v234_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v234"
        }]
    },
    "v234_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v234_q0": "DATA"},
      "ports": ["v234_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v234"
        }]
    },
    "v235_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v235_address0": "DATA"},
      "ports": ["v235_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v235"
        }]
    },
    "v235_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v235_q0": "DATA"},
      "ports": ["v235_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v235"
        }]
    },
    "v236_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v236_address0": "DATA"},
      "ports": ["v236_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v236"
        }]
    },
    "v236_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v236_q0": "DATA"},
      "ports": ["v236_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v236"
        }]
    },
    "v237_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"v237_address0": "DATA"},
      "ports": ["v237_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v237"
        }]
    },
    "v237_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v237_d0": "DATA"},
      "ports": ["v237_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v237"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "v220_address0": {
      "dir": "out",
      "width": "14"
    },
    "v220_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v220_q0": {
      "dir": "in",
      "width": "32"
    },
    "v221_address0": {
      "dir": "out",
      "width": "20"
    },
    "v221_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v221_q0": {
      "dir": "in",
      "width": "32"
    },
    "v222_address0": {
      "dir": "out",
      "width": "10"
    },
    "v222_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v222_q0": {
      "dir": "in",
      "width": "32"
    },
    "v223_address0": {
      "dir": "out",
      "width": "20"
    },
    "v223_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v223_q0": {
      "dir": "in",
      "width": "32"
    },
    "v224_address0": {
      "dir": "out",
      "width": "10"
    },
    "v224_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v224_q0": {
      "dir": "in",
      "width": "32"
    },
    "v225_address0": {
      "dir": "out",
      "width": "20"
    },
    "v225_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v225_q0": {
      "dir": "in",
      "width": "32"
    },
    "v226_address0": {
      "dir": "out",
      "width": "10"
    },
    "v226_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v226_q0": {
      "dir": "in",
      "width": "32"
    },
    "v227_address0": {
      "dir": "out",
      "width": "20"
    },
    "v227_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v227_q0": {
      "dir": "in",
      "width": "32"
    },
    "v228_address0": {
      "dir": "out",
      "width": "10"
    },
    "v228_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v228_q0": {
      "dir": "in",
      "width": "32"
    },
    "v229_address0": {
      "dir": "out",
      "width": "22"
    },
    "v229_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v229_q0": {
      "dir": "in",
      "width": "32"
    },
    "v230_address0": {
      "dir": "out",
      "width": "12"
    },
    "v230_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v230_q0": {
      "dir": "in",
      "width": "32"
    },
    "v231_address0": {
      "dir": "out",
      "width": "22"
    },
    "v231_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v231_q0": {
      "dir": "in",
      "width": "32"
    },
    "v232_address0": {
      "dir": "out",
      "width": "10"
    },
    "v232_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v232_q0": {
      "dir": "in",
      "width": "32"
    },
    "v233_address0": {
      "dir": "out",
      "width": "10"
    },
    "v233_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v233_q0": {
      "dir": "in",
      "width": "32"
    },
    "v234_address0": {
      "dir": "out",
      "width": "10"
    },
    "v234_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v234_q0": {
      "dir": "in",
      "width": "32"
    },
    "v235_address0": {
      "dir": "out",
      "width": "10"
    },
    "v235_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v235_q0": {
      "dir": "in",
      "width": "32"
    },
    "v236_address0": {
      "dir": "out",
      "width": "10"
    },
    "v236_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v236_q0": {
      "dir": "in",
      "width": "32"
    },
    "v237_address0": {
      "dir": "out",
      "width": "14"
    },
    "v237_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v237_we0": {
      "dir": "out",
      "width": "1"
    },
    "v237_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Bert_layer",
      "Instances": [
        {
          "ModuleName": "Linear_layer_qkv",
          "InstanceName": "grp_Linear_layer_qkv_fu_228",
          "Instances": [
            {
              "ModuleName": "Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2",
              "InstanceName": "grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62"
            },
            {
              "ModuleName": "Linear_layer_qkv_Pipeline_l_j_init",
              "InstanceName": "grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68"
            },
            {
              "ModuleName": "Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j",
              "InstanceName": "grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73"
            },
            {
              "ModuleName": "Linear_layer_qkv_Pipeline_l_j_back",
              "InstanceName": "grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83"
            },
            {
              "ModuleName": "Linear_layer_qkv_Pipeline_l_j1",
              "InstanceName": "grp_Linear_layer_qkv_Pipeline_l_j1_fu_91"
            }
          ]
        },
        {
          "ModuleName": "Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2",
          "InstanceName": "grp_Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2_fu_244"
        },
        {
          "ModuleName": "Self_attention",
          "InstanceName": "grp_Self_attention_fu_250",
          "Instances": [
            {
              "ModuleName": "Self_attention_Pipeline_l_mh_separate_i_s_l_j_s",
              "InstanceName": "grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160"
            },
            {
              "ModuleName": "Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2",
              "InstanceName": "grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174"
            },
            {
              "ModuleName": "Self_attention_Pipeline_l_j_init1",
              "InstanceName": "grp_Self_attention_Pipeline_l_j_init1_fu_179"
            },
            {
              "ModuleName": "Self_attention_Pipeline_VITIS_LOOP_105_1",
              "InstanceName": "grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184"
            },
            {
              "ModuleName": "Self_attention_Pipeline_l_S_k_0_k1_l_j2",
              "InstanceName": "grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189"
            },
            {
              "ModuleName": "Self_attention_Pipeline_l_j_back1",
              "InstanceName": "grp_Self_attention_Pipeline_l_j_back1_fu_197"
            },
            {
              "ModuleName": "Self_attention_Pipeline_l_j3",
              "InstanceName": "grp_Self_attention_Pipeline_l_j3_fu_204"
            },
            {
              "ModuleName": "Self_attention_Pipeline_l_update_i3_l_j5",
              "InstanceName": "grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210"
            },
            {
              "ModuleName": "Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2",
              "InstanceName": "grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217"
            },
            {
              "ModuleName": "Self_attention_Pipeline_l_j4",
              "InstanceName": "grp_Self_attention_Pipeline_l_j4_fu_222"
            },
            {
              "ModuleName": "Self_attention_Pipeline_l_j_init2",
              "InstanceName": "grp_Self_attention_Pipeline_l_j_init2_fu_232"
            },
            {
              "ModuleName": "Self_attention_Pipeline_l_mh_merge_i_m_l_j_m",
              "InstanceName": "grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237"
            },
            {
              "ModuleName": "Self_attention_Pipeline_l_S_k_0_k2_l_j6",
              "InstanceName": "grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245"
            },
            {
              "ModuleName": "Self_attention_Pipeline_l_j_back2",
              "InstanceName": "grp_Self_attention_Pipeline_l_j_back2_fu_253"
            }
          ]
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_j_init3",
          "InstanceName": "grp_Bert_layer_Pipeline_l_j_init3_fu_258"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9",
          "InstanceName": "grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9_fu_263"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2",
          "InstanceName": "grp_Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2_fu_271"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_S_k_0_k3_l_j7",
          "InstanceName": "grp_Bert_layer_Pipeline_l_S_k_0_k3_l_j7_fu_276"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_j_back3",
          "InstanceName": "grp_Bert_layer_Pipeline_l_j_back3_fu_285"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_j8",
          "InstanceName": "grp_Bert_layer_Pipeline_l_j8_fu_292"
        },
        {
          "ModuleName": "Layer_norm",
          "InstanceName": "grp_Layer_norm_fu_300",
          "Instances": [
            {
              "ModuleName": "Layer_norm_Pipeline_VITIS_LOOP_269_1",
              "InstanceName": "grp_Layer_norm_Pipeline_VITIS_LOOP_269_1_fu_123"
            },
            {
              "ModuleName": "Layer_norm_Pipeline_VITIS_LOOP_273_2",
              "InstanceName": "grp_Layer_norm_Pipeline_VITIS_LOOP_273_2_fu_129"
            },
            {
              "ModuleName": "Layer_norm_Pipeline_l_j10",
              "InstanceName": "grp_Layer_norm_Pipeline_l_j10_fu_135"
            },
            {
              "ModuleName": "Layer_norm_Pipeline_l_j11",
              "InstanceName": "grp_Layer_norm_Pipeline_l_j11_fu_148"
            }
          ]
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_j_init4",
          "InstanceName": "grp_Bert_layer_Pipeline_l_j_init4_fu_310"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14",
          "InstanceName": "grp_Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14_fu_315",
          "Instances": [
            {
              "ModuleName": "pow_generic_double_s",
              "InstanceName": "grp_pow_generic_double_s_fu_126"
            },
            {
              "ModuleName": "generic_tanh_float_s",
              "InstanceName": "grp_generic_tanh_float_s_fu_155",
              "Instances": [{
                  "ModuleName": "exp_generic_double_s",
                  "InstanceName": "grp_exp_generic_double_s_fu_89"
                }]
            }
          ]
        },
        {
          "ModuleName": "Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2",
          "InstanceName": "grp_Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2_fu_351"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_S_k_0_k4_l_j12",
          "InstanceName": "grp_Bert_layer_Pipeline_l_S_k_0_k4_l_j12_fu_356"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_j_back4",
          "InstanceName": "grp_Bert_layer_Pipeline_l_j_back4_fu_365"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_j13",
          "InstanceName": "grp_Bert_layer_Pipeline_l_j13_fu_372"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_j_init5",
          "InstanceName": "grp_Bert_layer_Pipeline_l_j_init5_fu_380"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97",
          "InstanceName": "grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97_fu_385"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_S_k_0_k5_l_j15",
          "InstanceName": "grp_Bert_layer_Pipeline_l_S_k_0_k5_l_j15_fu_392"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_j_back5",
          "InstanceName": "grp_Bert_layer_Pipeline_l_j_back5_fu_401"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_j16",
          "InstanceName": "grp_Bert_layer_Pipeline_l_j16_fu_408"
        },
        {
          "ModuleName": "Layer_norm_1",
          "InstanceName": "grp_Layer_norm_1_fu_416",
          "Instances": [
            {
              "ModuleName": "Layer_norm_1_Pipeline_VITIS_LOOP_269_1",
              "InstanceName": "grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123"
            },
            {
              "ModuleName": "Layer_norm_1_Pipeline_VITIS_LOOP_273_2",
              "InstanceName": "grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129"
            },
            {
              "ModuleName": "Layer_norm_1_Pipeline_l_j10",
              "InstanceName": "grp_Layer_norm_1_Pipeline_l_j10_fu_135"
            },
            {
              "ModuleName": "Layer_norm_1_Pipeline_l_j11",
              "InstanceName": "grp_Layer_norm_1_Pipeline_l_j11_fu_148"
            }
          ]
        }
      ]
    },
    "Info": {
      "Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Linear_layer_qkv_Pipeline_l_j_init": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Linear_layer_qkv_Pipeline_l_j_back": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Linear_layer_qkv_Pipeline_l_j1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Linear_layer_qkv": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_mh_separate_i_s_l_j_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_j_init1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_S_k_0_k1_l_j2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_j_back1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_j3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_VITIS_LOOP_105_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_j4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_update_i3_l_j5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_j_init2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_S_k_0_k2_l_j6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_j_back2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_mh_merge_i_m_l_j_m": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_j_init3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_S_k_0_k3_l_j7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_j_back3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_j8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_Pipeline_VITIS_LOOP_269_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_Pipeline_VITIS_LOOP_273_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_Pipeline_l_j10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_Pipeline_l_j11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_j_init4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_S_k_0_k4_l_j12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_j_back4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_j13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pow_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "exp_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_tanh_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_j_init5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_S_k_0_k5_l_j15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_j_back5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_j16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_1_Pipeline_VITIS_LOOP_269_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_1_Pipeline_VITIS_LOOP_273_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_1_Pipeline_l_j10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_1_Pipeline_l_j11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2": {
        "Latency": {
          "LatencyBest": "9218",
          "LatencyAvg": "9218",
          "LatencyWorst": "9218",
          "PipelineII": "9218",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.639"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_22_1_VITIS_LOOP_23_2",
            "TripCount": "9216",
            "Latency": "9216",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "45",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "182",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Linear_layer_qkv_Pipeline_l_j_init": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "770",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.024"
        },
        "Loops": [{
            "Name": "l_j_init",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j": {
        "Latency": {
          "LatencyBest": "589837",
          "LatencyAvg": "589837",
          "LatencyWorst": "589837",
          "PipelineII": "589837",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.274"
        },
        "Loops": [{
            "Name": "l_S_k_0_k_l_j",
            "TripCount": "589824",
            "Latency": "589835",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "527",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "596",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Linear_layer_qkv_Pipeline_l_j_back": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "770",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "l_j_back",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "27",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "79",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Linear_layer_qkv_Pipeline_l_j1": {
        "Latency": {
          "LatencyBest": "776",
          "LatencyAvg": "776",
          "LatencyWorst": "776",
          "PipelineII": "776",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_j1",
            "TripCount": "768",
            "Latency": "774",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "199",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "111",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Linear_layer_qkv": {
        "Latency": {
          "LatencyBest": "7115152",
          "LatencyAvg": "7115152",
          "LatencyWorst": "7115152",
          "PipelineII": "7115152",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.274"
        },
        "Loops": [{
            "Name": "l_bias_i",
            "TripCount": "12",
            "Latency": "7105932",
            "PipelineII": "",
            "PipelineDepth": "592161"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "5",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "1044",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1724",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_mh_separate_i_s_l_j_s": {
        "Latency": {
          "LatencyBest": "771",
          "LatencyAvg": "771",
          "LatencyWorst": "771",
          "PipelineII": "771",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.098"
        },
        "Loops": [{
            "Name": "l_mh_separate_i_s_l_j_s",
            "TripCount": "768",
            "Latency": "769",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "201",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2": {
        "Latency": {
          "LatencyBest": "146",
          "LatencyAvg": "146",
          "LatencyWorst": "146",
          "PipelineII": "146",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.923"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_64_1_VITIS_LOOP_65_2",
            "TripCount": "144",
            "Latency": "144",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "27",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "159",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_j_init1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.624"
        },
        "Loops": [{
            "Name": "l_j_init1",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_S_k_0_k1_l_j2": {
        "Latency": {
          "LatencyBest": "781",
          "LatencyAvg": "781",
          "LatencyWorst": "781",
          "PipelineII": "781",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_S_k_0_k1_l_j2",
            "TripCount": "768",
            "Latency": "779",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "FF": "349",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "235",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_j_back1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.576"
        },
        "Loops": [{
            "Name": "l_j_back1",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "75",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_j3": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "19",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.702"
        },
        "Loops": [{
            "Name": "l_j3",
            "TripCount": "12",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "FF": "153",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "107",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_VITIS_LOOP_105_1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.624"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_105_1",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_j4": {
        "Latency": {
          "LatencyBest": "63",
          "LatencyAvg": "63",
          "LatencyWorst": "63",
          "PipelineII": "63",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.844"
        },
        "Loops": [{
            "Name": "l_j4",
            "TripCount": "12",
            "Latency": "61",
            "PipelineII": "4",
            "PipelineDepth": "18"
          }],
        "Area": {
          "DSP": "7",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "732",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1218",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_update_i3_l_j5": {
        "Latency": {
          "LatencyBest": "164",
          "LatencyAvg": "164",
          "LatencyWorst": "164",
          "PipelineII": "164",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.923"
        },
        "Loops": [{
            "Name": "l_update_i3_l_j5",
            "TripCount": "144",
            "Latency": "162",
            "PipelineII": "1",
            "PipelineDepth": "20"
          }],
        "Area": {
          "FF": "231",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "191",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "770",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.940"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_136_1_VITIS_LOOP_137_2",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "35",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "160",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_j_init2": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.743"
        },
        "Loops": [{
            "Name": "l_j_init2",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "52",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_S_k_0_k2_l_j6": {
        "Latency": {
          "LatencyBest": "781",
          "LatencyAvg": "781",
          "LatencyWorst": "781",
          "PipelineII": "781",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_S_k_0_k2_l_j6",
            "TripCount": "768",
            "Latency": "779",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "FF": "287",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "207",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_j_back2": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "l_j_back2",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "20",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "76",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_mh_merge_i_m_l_j_m": {
        "Latency": {
          "LatencyBest": "771",
          "LatencyAvg": "771",
          "LatencyWorst": "771",
          "PipelineII": "771",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.098"
        },
        "Loops": [{
            "Name": "l_mh_merge_i_m_l_j_m",
            "TripCount": "768",
            "Latency": "769",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "51",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "201",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention": {
        "Latency": {
          "LatencyBest": "290377",
          "LatencyAvg": "290377",
          "LatencyWorst": "290377",
          "PipelineII": "290377",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.844"
        },
        "Loops": [{
            "Name": "l_S_h_0_h",
            "TripCount": "12",
            "Latency": "290376",
            "PipelineII": "",
            "PipelineDepth": "24198",
            "Loops": [
              {
                "Name": "l_norm_i1",
                "TripCount": "12",
                "Latency": "10032",
                "PipelineII": "",
                "PipelineDepth": "836"
              },
              {
                "Name": "l_exp_sum_i2",
                "TripCount": "12",
                "Latency": "804",
                "PipelineII": "",
                "PipelineDepth": "67"
              },
              {
                "Name": "l_gemm_i4",
                "TripCount": "12",
                "Latency": "11028",
                "PipelineII": "",
                "PipelineDepth": "919"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "13",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "4",
          "DSP": "7",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "2202",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "4015",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2": {
        "Latency": {
          "LatencyBest": "9218",
          "LatencyAvg": "9218",
          "LatencyWorst": "9218",
          "PipelineII": "9218",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.639"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_209_1_VITIS_LOOP_210_2",
            "TripCount": "9216",
            "Latency": "9216",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "45",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "182",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_j_init3": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "770",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.024"
        },
        "Loops": [{
            "Name": "l_j_init3",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_S_k_0_k3_l_j7": {
        "Latency": {
          "LatencyBest": "589837",
          "LatencyAvg": "589837",
          "LatencyWorst": "589837",
          "PipelineII": "589837",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.274"
        },
        "Loops": [{
            "Name": "l_S_k_0_k3_l_j7",
            "TripCount": "589824",
            "Latency": "589835",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "FF": "384",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "275",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_j_back3": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "770",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "l_j_back3",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "27",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "79",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_j8": {
        "Latency": {
          "LatencyBest": "776",
          "LatencyAvg": "776",
          "LatencyWorst": "776",
          "PipelineII": "776",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_j8",
            "TripCount": "768",
            "Latency": "774",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "199",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "111",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9": {
        "Latency": {
          "LatencyBest": "9225",
          "LatencyAvg": "9225",
          "LatencyWorst": "9225",
          "PipelineII": "9225",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_S_i_j_0_i6_l_j9",
            "TripCount": "9216",
            "Latency": "9223",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "233",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "214",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_Pipeline_VITIS_LOOP_269_1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.624"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_269_1",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_Pipeline_VITIS_LOOP_273_2": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.624"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_273_2",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_Pipeline_l_j10": {
        "Latency": {
          "LatencyBest": "3103",
          "LatencyAvg": "3103",
          "LatencyWorst": "3103",
          "PipelineII": "3103",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.844"
        },
        "Loops": [{
            "Name": "l_j10",
            "TripCount": "768",
            "Latency": "3101",
            "PipelineII": "4",
            "PipelineDepth": "34"
          }],
        "Area": {
          "FF": "493",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "392",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_Pipeline_l_j11": {
        "Latency": {
          "LatencyBest": "801",
          "LatencyAvg": "801",
          "LatencyWorst": "801",
          "PipelineII": "801",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_j11",
            "TripCount": "768",
            "Latency": "799",
            "PipelineII": "1",
            "PipelineDepth": "33"
          }],
        "Area": {
          "FF": "525",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "175",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm": {
        "Latency": {
          "LatencyBest": "47273",
          "LatencyAvg": "47273",
          "LatencyWorst": "47273",
          "PipelineII": "47273",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.844"
        },
        "Loops": [
          {
            "Name": "l_mean_var_i7",
            "TripCount": "12",
            "Latency": "37284",
            "PipelineII": "",
            "PipelineDepth": "3107"
          },
          {
            "Name": "l_norm_i8",
            "TripCount": "12",
            "Latency": "9972",
            "PipelineII": "",
            "PipelineDepth": "831"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "1450",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1300",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2": {
        "Latency": {
          "LatencyBest": "36866",
          "LatencyAvg": "36866",
          "LatencyWorst": "36866",
          "PipelineII": "36866",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.917"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_327_1_VITIS_LOOP_328_2",
            "TripCount": "36864",
            "Latency": "36864",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "51",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "195",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_j_init4": {
        "Latency": {
          "LatencyBest": "3074",
          "LatencyAvg": "3074",
          "LatencyWorst": "3074",
          "PipelineII": "3074",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.244"
        },
        "Loops": [{
            "Name": "l_j_init4",
            "TripCount": "3072",
            "Latency": "3072",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_S_k_0_k4_l_j12": {
        "Latency": {
          "LatencyBest": "2359309",
          "LatencyAvg": "2359309",
          "LatencyWorst": "2359309",
          "PipelineII": "2359309",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_S_k_0_k4_l_j12",
            "TripCount": "2359296",
            "Latency": "2359307",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "FF": "414",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "283",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_j_back4": {
        "Latency": {
          "LatencyBest": "3074",
          "LatencyAvg": "3074",
          "LatencyWorst": "3074",
          "PipelineII": "3074",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "l_j_back4",
            "TripCount": "3072",
            "Latency": "3072",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "31",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "85",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_j13": {
        "Latency": {
          "LatencyBest": "3080",
          "LatencyAvg": "3080",
          "LatencyWorst": "3080",
          "PipelineII": "3080",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_j13",
            "TripCount": "3072",
            "Latency": "3078",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "203",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "117",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pow_generic_double_s": {
        "Latency": {
          "LatencyBest": "85",
          "LatencyAvg": "85",
          "LatencyWorst": "85",
          "PipelineII": "1",
          "PipelineDepth": "86",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.421"
        },
        "Area": {
          "BRAM_18K": "30",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "10",
          "DSP": "63",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "28",
          "FF": "14035",
          "AVAIL_FF": "106400",
          "UTIL_FF": "13",
          "LUT": "9091",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "17",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "exp_generic_double_s": {
        "Latency": {
          "LatencyBest": "28",
          "LatencyAvg": "28",
          "LatencyWorst": "28",
          "PipelineII": "1",
          "PipelineDepth": "29",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.080"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "16",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "7",
          "FF": "3668",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "3506",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "generic_tanh_float_s": {
        "Latency": {
          "LatencyBest": "72",
          "LatencyAvg": "72",
          "LatencyWorst": "72",
          "PipelineII": "1",
          "PipelineDepth": "73",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "32",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "14",
          "FF": "10579",
          "AVAIL_FF": "106400",
          "UTIL_FF": "9",
          "LUT": "7692",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "14",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14": {
        "Latency": {
          "LatencyBest": "37067",
          "LatencyAvg": "37067",
          "LatencyWorst": "37067",
          "PipelineII": "37067",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.421"
        },
        "Loops": [{
            "Name": "l_S_i_j_0_i10_l_j14",
            "TripCount": "36864",
            "Latency": "37065",
            "PipelineII": "1",
            "PipelineDepth": "203"
          }],
        "Area": {
          "BRAM_18K": "35",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "12",
          "DSP": "120",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "54",
          "FF": "26712",
          "AVAIL_FF": "106400",
          "UTIL_FF": "25",
          "LUT": "18535",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "34",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2": {
        "Latency": {
          "LatencyBest": "9218",
          "LatencyAvg": "9218",
          "LatencyWorst": "9218",
          "PipelineII": "9218",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.639"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_391_1_VITIS_LOOP_392_2",
            "TripCount": "9216",
            "Latency": "9216",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "45",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "182",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_j_init5": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "770",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.024"
        },
        "Loops": [{
            "Name": "l_j_init5",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_S_k_0_k5_l_j15": {
        "Latency": {
          "LatencyBest": "2359309",
          "LatencyAvg": "2359309",
          "LatencyWorst": "2359309",
          "PipelineII": "2359309",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_S_k_0_k5_l_j15",
            "TripCount": "2359296",
            "Latency": "2359307",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "FF": "412",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "288",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_j_back5": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "770",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "l_j_back5",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "27",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "79",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_j16": {
        "Latency": {
          "LatencyBest": "776",
          "LatencyAvg": "776",
          "LatencyWorst": "776",
          "PipelineII": "776",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_j16",
            "TripCount": "768",
            "Latency": "774",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "199",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "111",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97": {
        "Latency": {
          "LatencyBest": "9225",
          "LatencyAvg": "9225",
          "LatencyWorst": "9225",
          "PipelineII": "9225",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_S_i_j_0_i6_l_j9",
            "TripCount": "9216",
            "Latency": "9223",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "233",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "214",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_1_Pipeline_VITIS_LOOP_269_1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.624"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_269_1",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_1_Pipeline_VITIS_LOOP_273_2": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.624"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_273_2",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_1_Pipeline_l_j10": {
        "Latency": {
          "LatencyBest": "3103",
          "LatencyAvg": "3103",
          "LatencyWorst": "3103",
          "PipelineII": "3103",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.844"
        },
        "Loops": [{
            "Name": "l_j10",
            "TripCount": "768",
            "Latency": "3101",
            "PipelineII": "4",
            "PipelineDepth": "34"
          }],
        "Area": {
          "FF": "493",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "392",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_1_Pipeline_l_j11": {
        "Latency": {
          "LatencyBest": "801",
          "LatencyAvg": "801",
          "LatencyWorst": "801",
          "PipelineII": "801",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_j11",
            "TripCount": "768",
            "Latency": "799",
            "PipelineII": "1",
            "PipelineDepth": "33"
          }],
        "Area": {
          "FF": "525",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "175",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_1": {
        "Latency": {
          "LatencyBest": "47273",
          "LatencyAvg": "47273",
          "LatencyWorst": "47273",
          "PipelineII": "47273",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.844"
        },
        "Loops": [
          {
            "Name": "l_mean_var_i7",
            "TripCount": "12",
            "Latency": "37284",
            "PipelineII": "",
            "PipelineDepth": "3107"
          },
          {
            "Name": "l_norm_i8",
            "TripCount": "12",
            "Latency": "9972",
            "PipelineII": "",
            "PipelineDepth": "831"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "1450",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1300",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "Bert_layer": {
        "Latency": {
          "LatencyBest": "85681622",
          "LatencyAvg": "85681622",
          "LatencyWorst": "85681622",
          "PipelineII": "85681623",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.844"
        },
        "Loops": [
          {
            "Name": "l_bias_i5",
            "TripCount": "12",
            "Latency": "7105932",
            "PipelineII": "",
            "PipelineDepth": "592161"
          },
          {
            "Name": "l_bias_i9",
            "TripCount": "12",
            "Latency": "28422540",
            "PipelineII": "",
            "PipelineDepth": "2368545"
          },
          {
            "Name": "l_bias_i11",
            "TripCount": "12",
            "Latency": "28339596",
            "PipelineII": "",
            "PipelineDepth": "2361633"
          }
        ],
        "Area": {
          "BRAM_18K": "606",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "216",
          "DSP": "142",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "64",
          "FF": "36697",
          "AVAIL_FF": "106400",
          "UTIL_FF": "34",
          "LUT": "33732",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "63",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-09-02 22:25:00 EDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1.2"
  }
}
