// Seed: 445783074
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input supply1 id_2,
    output wor id_3,
    input supply0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input wand id_7,
    output tri0 id_8,
    output wor id_9,
    input tri1 id_10
);
  wire id_12;
  assign id_9  = (id_7);
  assign id_8  = id_4;
  assign id_12 = id_4;
endmodule
module module_1 #(
    parameter id_7 = 32'd2
) (
    input uwire id_0,
    output tri0 id_1,
    output wand id_2,
    input tri0 id_3,
    input wand id_4,
    output wire id_5,
    input tri id_6,
    input wor _id_7,
    input supply1 id_8,
    input tri id_9,
    input supply1 id_10,
    input supply0 id_11,
    input wor id_12,
    input wire id_13,
    input supply0 id_14,
    input wor id_15,
    output wor id_16
);
  assign id_1  = id_10;
  assign id_16 = -1;
  module_0 modCall_1 (
      id_15,
      id_10,
      id_14,
      id_2,
      id_4,
      id_2,
      id_11,
      id_3,
      id_2,
      id_2,
      id_12
  );
  assign modCall_1.id_8 = 0;
  if (1) logic [id_7 : 1] id_18;
  ;
  assign id_2 = -1;
  localparam id_19 = 1;
  logic id_20;
endmodule
