// Seed: 3919663180
module module_0 (
    output wire id_0,
    input  wire id_1,
    input  wand id_2,
    input  wand id_3
);
  assign id_0 = 1;
  assign module_1.id_16 = 0;
endmodule
module module_1 #(
    parameter id_17 = 32'd69,
    parameter id_3  = 32'd63
) (
    input tri0 id_0,
    input wand id_1,
    input wor id_2,
    input tri _id_3,
    output uwire id_4,
    output wor id_5,
    output wor id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wand id_9,
    input uwire id_10,
    input wand id_11,
    input wand id_12,
    input wire id_13,
    output uwire id_14,
    output tri id_15,
    output supply0 id_16,
    input tri _id_17,
    input tri id_18,
    output wand id_19
);
  module_0 modCall_1 (
      id_4,
      id_11,
      id_18,
      id_2
  );
  integer [1 : id_17] id_21;
  ;
  logic [id_3 : id_3] id_22, id_23, id_24, id_25;
  logic id_26;
endmodule
