# Routing Mux Bits
.mux DIA_BIOLOGIC
JDIA F0B8

.mux DIB_IOLOGIC
JDIB F0B20

.mux DIC_BSIOLOGIC
JDIC F3B44

.mux DID_IOLOGIC
JDID F2B35

.mux ECLKA
G_BECLK0 -
G_BECLK1 F1B31

.mux ECLKC
G_BECLK0 -
G_BECLK1 F0B33

.mux JDIA
INDDA_BIOLOGIC F0B8
JPADDIA_PIO -

.mux JDIB
INDDB_IOLOGIC F0B20
JPADDIB_PIO -

.mux JDIC
INDDC_BSIOLOGIC F3B44
JPADDIC_PIO -

.mux JDID
INDDD_IOLOGIC F2B35
JPADDID_PIO -

.mux N1_JQ0
JDIA F0B8

.mux N1_JQ1
JDIB F0B20

.mux N1_JQ2
JDIC F3B44

.mux N1_JQ3
JDID F2B35


# Non-Routing Configuration
.config IOLOGICA.DELAY.DEL_VALUE 00000
F3B23
F2B23
F1B23
F1B24
F0B25

.config IOLOGICB.DELAY.DEL_VALUE 00000
F2B16
F3B16
F3B17
F2B17
F1B17

.config IOLOGICC.DELAY.DEL_VALUE 00000
F1B22
F3B22
F2B25
F3B26
F1B26

.config IOLOGICD.DELAY.DEL_VALUE 00000
F1B46
F3B42
F0B46
F1B42
F2B40

.config_enum IOLOGICA.CEIMUX CEMUX
1 F2B27
CEMUX -

.config_enum IOLOGICA.CEOMUX CEMUX
1 F1B29
CEMUX -

.config_enum IOLOGICA.CLKIMUX 0
0 -
CLK F1B32
INV F1B32

.config_enum IOLOGICA.CLKOMUX 0
0 -
CLK F3B27
INV F3B27

.config_enum IOLOGICA.FF.INREGMODE FF
FF -
LATCH F0B26

.config_enum IOLOGICA.FF.REGSET RESET
RESET -
SET F3B3

.config_enum IOLOGICA.GSR ENABLED
DISABLED F0B27
ENABLED -

.config_enum IOLOGICA.IDDR4.LVDS71 NONE
NO F3B33
NONE -
YES F2B33

.config_enum IOLOGICA.LSRIMUX 0
0 -
LSRMUX F0B32

.config_enum IOLOGICA.LSRMUX LSR
INV F0B30
LSR -

.config_enum IOLOGICA.LSROMUX 0
0 -
LSRMUX F3B34

.config_enum IOLOGICA.MODE IDDR4
IDDR2 F1B33
IDDR4 -
IDDR_ODDR F3B2
IREG_OREG -
NONE -

.config_enum IOLOGICA.OUTREG.OUTREGMODE FF
FF -
LATCH F2B32

.config_enum IOLOGICA.OUTREG.REGSET RESET
RESET -
SET F2B2

.config_enum IOLOGICA.SRMODE ASYNC
ASYNC -
LSR_OVER_CE F0B29

.config_enum IOLOGICA.TSMUX TS
INV F3B10
TS -

.config_enum IOLOGICA.TSREG.OUTREGMODE FF
FF -
LATCH F2B34

.config_enum IOLOGICA.TSREG.REGSET RESET
RESET -
SET F1B2

.config_enum IOLOGICB.CEIMUX CEMUX
1 F2B39
CEMUX -

.config_enum IOLOGICB.CEOMUX CEMUX
1 F1B41
CEMUX -

.config_enum IOLOGICB.CLKIMUX 0
0 -
CLK F1B44
INV F1B44

.config_enum IOLOGICB.CLKOMUX 0
0 -
CLK F3B39
INV F3B39

.config_enum IOLOGICB.FF.INREGMODE FF
FF -
LATCH F0B38

.config_enum IOLOGICB.FF.REGSET RESET
RESET -
SET F3B14

.config_enum IOLOGICB.GSR ENABLED
DISABLED F0B39
ENABLED -

.config_enum IOLOGICB.LSRIMUX 0
0 -
LSRMUX F0B44

.config_enum IOLOGICB.LSRMUX LSR
INV F0B42
LSR -

.config_enum IOLOGICB.LSROMUX 0
0 -
LSRMUX F3B46

.config_enum IOLOGICB.MODE IREG_OREG
IDDR_ODDR F2B14
IREG_OREG -
NONE -

.config_enum IOLOGICB.OUTREG.OUTREGMODE FF
FF -
LATCH F2B44

.config_enum IOLOGICB.OUTREG.REGSET RESET
RESET -
SET F1B14

.config_enum IOLOGICB.SRMODE ASYNC
ASYNC -
LSR_OVER_CE F0B41

.config_enum IOLOGICB.TSMUX TS
INV F2B22
TS -

.config_enum IOLOGICB.TSREG.OUTREGMODE FF
FF -
LATCH F2B46

.config_enum IOLOGICB.TSREG.REGSET RESET
RESET -
SET F0B14

.config_enum IOLOGICC.CEIMUX CEMUX
1 F3B28
CEMUX -

.config_enum IOLOGICC.CEOMUX CEMUX
1 F3B29
CEMUX -

.config_enum IOLOGICC.CLKIMUX 0
0 -
CLK F0B45
INV F0B45

.config_enum IOLOGICC.CLKOMUX 0
0 -
CLK F0B24
INV F0B24

.config_enum IOLOGICC.FF.INREGMODE FF
FF -
LATCH F1B25

.config_enum IOLOGICC.FF.REGSET RESET
RESET -
SET F2B42

.config_enum IOLOGICC.GSR ENABLED
DISABLED F0B36
ENABLED -

.config_enum IOLOGICC.LSRIMUX 0
0 -
LSRMUX F1B34

.config_enum IOLOGICC.LSRMUX LSR
INV F1B28
LSR -

.config_enum IOLOGICC.LSROMUX 0
0 -
LSRMUX F2B20

.config_enum IOLOGICC.MODE IREG_OREG
IDDR2 F3B32
IDDR_ODDR F3B43
IREG_OREG -
NONE -

.config_enum IOLOGICC.OUTREG.OUTREGMODE FF
FF -
LATCH F2B31

.config_enum IOLOGICC.OUTREG.REGSET RESET
RESET -
SET F2B41

.config_enum IOLOGICC.SRMODE ASYNC
ASYNC -
LSR_OVER_CE F2B29

.config_enum IOLOGICC.TSMUX TS
INV F3B38
TS -

.config_enum IOLOGICC.TSREG.OUTREGMODE FF
FF -
LATCH F1B20

.config_enum IOLOGICC.TSREG.REGSET RESET
RESET -
SET F2B38

.config_enum IOLOGICD.CEIMUX CEMUX
1 F1B30
CEMUX -

.config_enum IOLOGICD.CEOMUX CEMUX
1 F3B25
CEMUX -

.config_enum IOLOGICD.CLKIMUX 0
0 -
CLK F3B36
INV F3B36

.config_enum IOLOGICD.CLKOMUX 0
0 -
CLK F2B21
INV F2B21

.config_enum IOLOGICD.FF.INREGMODE FF
FF -
LATCH F3B35

.config_enum IOLOGICD.FF.REGSET RESET
RESET -
SET F1B43

.config_enum IOLOGICD.GSR ENABLED
DISABLED F2B30
ENABLED -

.config_enum IOLOGICD.LSRIMUX 0
0 -
LSRMUX F2B37

.config_enum IOLOGICD.LSRMUX LSR
INV F0B23
LSR -

.config_enum IOLOGICD.LSROMUX 0
0 -
LSRMUX F1B39

.config_enum IOLOGICD.MODE IREG_OREG
IDDR_ODDR F0B37
IREG_OREG -
NONE -

.config_enum IOLOGICD.OUTREG.OUTREGMODE FF
FF -
LATCH F3B30

.config_enum IOLOGICD.OUTREG.REGSET RESET
RESET -
SET F0B21

.config_enum IOLOGICD.SRMODE ASYNC
ASYNC -
LSR_OVER_CE F1B21

.config_enum IOLOGICD.TSMUX TS
INV F1B45
TS -

.config_enum IOLOGICD.TSREG.OUTREGMODE FF
FF -
LATCH F3B31

.config_enum IOLOGICD.TSREG.REGSET RESET
RESET -
SET F2B43

.config_enum PIOA.BASE_TYPE NONE
BIDIR_HSTL18D_I F0B6 F3B13 F4B2 F4B14 F4B18 F4B22 F4B24 F4B36 F5B6 F5B14 F5B18 F5B22 F5B24
BIDIR_HSTL18_I F0B6 F4B2 F4B6 F4B14 F4B18 F4B22 F4B24 F4B36
BIDIR_LVCMOS10R25 F0B6 F4B2 F4B6 F4B20 F4B24
BIDIR_LVCMOS10R33 F0B6 F4B2 F4B6 F4B20 F4B24
BIDIR_LVCMOS12 F0B6 F4B6 F4B8 F4B10 F4B14 F4B18 F4B22 F4B36 F4B40
BIDIR_LVCMOS12D F0B6 F3B13 F4B2 F4B10 F4B12 F4B14 F4B18 F4B20 F4B22 F4B24 F4B40 F5B6 F5B10 F5B12 F5B14 F5B18 F5B20 F5B22 F5B24
BIDIR_LVCMOS12R25 F0B6 F4B2 F4B6 F4B20 F4B24
BIDIR_LVCMOS12R33 F0B6 F4B2 F4B6 F4B20 F4B24
BIDIR_LVCMOS15 F0B6 F4B6 F4B8 F4B10 F4B12 F4B14 F4B22 F4B36 F4B40
BIDIR_LVCMOS15D F0B6 F3B13 F4B2 F4B10 F4B12 F4B14 F4B18 F4B20 F4B22 F4B24 F4B40 F5B6 F5B10 F5B12 F5B14 F5B18 F5B20 F5B22 F5B24
BIDIR_LVCMOS18 F0B6 F4B10 F4B18 F4B20 F4B22 F4B36 F4B40
BIDIR_LVCMOS18D F0B6 F3B13 F4B2 F4B10 F4B18 F4B20 F4B22 F4B24 F4B36 F4B40 F5B6 F5B10 F5B18 F5B20 F5B22 F5B24 F5B40
BIDIR_LVCMOS25 F0B6 F4B38 F4B40
BIDIR_LVCMOS25D F0B6 F3B13 F4B2 F4B24 F4B40 F5B6 F5B24 F5B40
BIDIR_LVCMOS33 F0B6 F4B38 F4B40
BIDIR_LVCMOS33D F0B6 F3B13 F4B2 F4B24 F4B40 F5B6 F5B24 F5B40
BIDIR_LVTTL33 F0B6 F4B38 F4B40
BIDIR_LVTTL33D F0B6 F3B13 F4B2 F4B24 F4B40 F5B6 F5B24 F5B40
BIDIR_MIPI F0B6 F3B13 F4B2 F4B10 F4B12 F4B14 F4B18 F4B20 F4B22 F4B24 F4B40 F5B6 F5B10 F5B12 F5B14 F5B18 F5B20 F5B22 F5B24
BIDIR_PCI33 F0B6 F4B10 F4B12 F4B14 F4B18 F4B20 F4B22 F4B40
BIDIR_SSTL18D_I F0B6 F3B13 F4B2 F4B24 F4B36 F5B6 F5B24
BIDIR_SSTL18_I F0B6 F4B2 F4B6 F4B14 F4B18 F4B22 F4B24 F4B36 F5B14 F5B18 F5B22
BIDIR_SSTL25D_I F0B6 F3B13 F4B2 F4B24 F5B6 F5B24
BIDIR_SSTL25_I F0B6 F4B2 F4B6 F4B24
INPUT_BLVDS25 F4B2 F4B12 F4B20 F4B24 F5B6 F5B12 F5B20 F5B24
INPUT_HSTL18D_I F4B2 F4B12 F4B20 F4B24 F4B36 F5B6 F5B12 F5B20 F5B24
INPUT_HSTL18D_II F4B2 F4B12 F4B20 F4B24 F4B36 F5B6 F5B12 F5B20 F5B24
INPUT_HSTL18_I F4B2 F4B6 F4B12 F4B20 F4B24 F4B36
INPUT_HSTL18_II F4B2 F4B6 F4B12 F4B20 F4B24 F4B36
INPUT_LVCMOS10R25 F4B2 F4B6 F4B12 F4B20 F4B40
INPUT_LVCMOS10R33 F4B2 F4B6 F4B12 F4B20 F4B40
INPUT_LVCMOS12 F4B6 F4B8 F4B12 F4B20 F4B36 F4B40
INPUT_LVCMOS12D F4B2 F4B12 F4B20 F4B24 F4B40 F5B6 F5B12 F5B20 F5B24 F5B40
INPUT_LVCMOS12R25 F4B2 F4B6 F4B12 F4B20 F4B40
INPUT_LVCMOS12R33 F4B2 F4B6 F4B12 F4B20 F4B40
INPUT_LVCMOS15 F4B6 F4B8 F4B12 F4B20 F4B36 F4B40
INPUT_LVCMOS15D F4B2 F4B12 F4B20 F4B24 F4B40 F5B6 F5B12 F5B20 F5B24 F5B40
INPUT_LVCMOS15R25 F4B2 F4B6 F4B12 F4B20 F4B40
INPUT_LVCMOS15R33 F4B2 F4B6 F4B12 F4B20 F4B40
INPUT_LVCMOS18 F4B12 F4B20 F4B36 F4B40
INPUT_LVCMOS18D F4B2 F4B12 F4B20 F4B24 F4B36 F4B40 F5B6 F5B12 F5B20 F5B24 F5B40
INPUT_LVCMOS18R25 F4B2 F4B6 F4B12 F4B20 F4B40
INPUT_LVCMOS18R33 F4B2 F4B6 F4B12 F4B20 F4B40
INPUT_LVCMOS25 F4B12 F4B20 F4B38 F4B40
INPUT_LVCMOS25D F4B2 F4B12 F4B20 F4B24 F4B40 F5B6 F5B12 F5B20 F5B24 F5B40
INPUT_LVCMOS25R33 F4B2 F4B6 F4B12 F4B20 F4B40
INPUT_LVCMOS33 F4B12 F4B20 F4B38 F4B40
INPUT_LVCMOS33D F4B2 F4B12 F4B20 F4B24 F4B40 F5B6 F5B12 F5B20 F5B24 F5B40
INPUT_LVDS25 F4B2 F4B12 F4B20 F4B24 F5B6 F5B12 F5B20 F5B24
INPUT_LVPECL33 F4B2 F4B12 F4B20 F4B24 F5B6 F5B12 F5B20 F5B24
INPUT_LVTTL33 F4B12 F4B20 F4B38 F4B40
INPUT_LVTTL33D F4B2 F4B12 F4B20 F4B24 F4B40 F5B6 F5B12 F5B20 F5B24 F5B40
INPUT_MIPI F4B2 F4B12 F4B20 F4B24 F5B6 F5B12 F5B20 F5B24
INPUT_MLVDS25 F4B2 F4B12 F4B20 F4B24 F5B6 F5B12 F5B20 F5B24
INPUT_PCI33 F4B12 F4B20 F4B40
INPUT_RSDS25 F4B2 F4B12 F4B20 F4B24 F5B6 F5B12 F5B20 F5B24
INPUT_SSTL18D_I F4B2 F4B12 F4B20 F4B24 F4B36 F5B6 F5B12 F5B20 F5B24
INPUT_SSTL18D_II F4B2 F4B12 F4B20 F4B24 F4B36 F5B6 F5B12 F5B20 F5B24
INPUT_SSTL18_I F4B2 F4B6 F4B12 F4B20 F4B24 F4B36
INPUT_SSTL18_II F4B2 F4B6 F4B12 F4B20 F4B24 F4B36
INPUT_SSTL25D_I F4B2 F4B12 F4B20 F4B24 F5B6 F5B12 F5B20 F5B24
INPUT_SSTL25D_II F4B2 F4B12 F4B20 F4B24 F5B6 F5B12 F5B20 F5B24
INPUT_SSTL25_I F4B2 F4B6 F4B12 F4B20 F4B24
INPUT_SSTL25_II F4B2 F4B6 F4B12 F4B20 F4B24
NONE -
OUTPUT_BLVDS25E F0B6 F3B13 F4B6 F4B10 F4B12 F4B14 F4B18 F4B20 F4B22 F4B24 F5B6 F5B10 F5B12 F5B14 F5B18 F5B20 F5B22 F5B24
OUTPUT_HSTL18D_I F0B6 F3B13 F4B6 F4B14 F4B18 F4B22 F4B24 F4B36 F5B6 F5B14 F5B18 F5B22 F5B24
OUTPUT_HSTL18_I F0B6 F4B14 F4B18 F4B22 F4B24 F4B36
OUTPUT_LVCMOS12 F0B6 F4B10 F4B14 F4B18 F4B22 F4B36
OUTPUT_LVCMOS12D F0B6 F3B13 F4B6 F4B10 F4B14 F4B18 F4B22 F4B24 F4B36 F5B6 F5B10 F5B14 F5B18 F5B22 F5B24
OUTPUT_LVCMOS15 F0B6 F4B10 F4B12 F4B14 F4B22 F4B36
OUTPUT_LVCMOS15D F0B6 F3B13 F4B6 F4B10 F4B12 F4B14 F4B22 F4B24 F4B36 F5B6 F5B10 F5B12 F5B14 F5B22 F5B24
OUTPUT_LVCMOS18 F0B6 F4B10 F4B18 F4B20 F4B22 F4B36
OUTPUT_LVCMOS18D F0B6 F3B13 F4B6 F4B10 F4B18 F4B20 F4B22 F4B24 F4B36 F5B6 F5B10 F5B18 F5B20 F5B22 F5B24
OUTPUT_LVCMOS25 F0B6
OUTPUT_LVCMOS25D F0B6 F3B13 F4B6 F4B24 F5B6 F5B24
OUTPUT_LVCMOS33 F0B6
OUTPUT_LVCMOS33D F0B6 F3B13 F4B6 F4B24 F5B6 F5B24
OUTPUT_LVDS25E F0B6 F3B13 F4B6 F4B24 F5B6 F5B24
OUTPUT_LVPECL33E F0B6 F3B13 F4B6 F4B10 F4B12 F4B14 F4B18 F4B20 F4B22 F4B24 F5B6 F5B10 F5B12 F5B14 F5B18 F5B20 F5B22 F5B24
OUTPUT_LVTTL33 F0B6
OUTPUT_LVTTL33D F0B6 F3B13 F4B6 F4B24 F5B6 F5B24
OUTPUT_MIPI F0B6 F4B24 F5B24
OUTPUT_MLVDS25E F0B6 F3B13 F4B6 F4B10 F4B12 F4B14 F4B18 F4B20 F4B22 F4B24 F5B6 F5B10 F5B12 F5B14 F5B18 F5B20 F5B22 F5B24
OUTPUT_PCI33 F0B6 F4B10 F4B12 F4B14 F4B18 F4B20 F4B22
OUTPUT_RSDS25E F0B6 F3B13 F4B6 F4B24 F5B6 F5B24
OUTPUT_SSTL18D_I F0B6 F3B13 F4B6 F4B24 F4B36 F5B6 F5B24
OUTPUT_SSTL18_I F0B6 F4B14 F4B18 F4B22 F4B24 F4B36 F5B14 F5B18 F5B22
OUTPUT_SSTL25D_I F0B6 F3B13 F4B6 F4B24 F5B6 F5B24
OUTPUT_SSTL25_I F0B6 F4B24

.config_enum PIOA.CLAMP OFF
OFF !F4B40
PCI F4B40

.config_enum PIOA.DATAMUX_ODDR PADDO
IOLDO F2B3
PADDO -

.config_enum PIOA.DATAMUX_OREG PADDO
IOLDO F1B7
PADDO -

.config_enum PIOA.DRIVE 8
12 F4B10 !F4B12 !F4B14 F4B18 !F4B20 !F4B22 !F4B36
16 F4B10 F4B12 F4B14 F4B18 F4B20 F4B22 !F4B36
2 !F4B10 !F4B12 !F4B14 !F4B18 !F4B20 !F4B22 F4B36
24 !F4B10 !F4B12 F4B14 !F4B18 !F4B20 F4B22 !F4B36
4 F4B10 F4B12 !F4B14 F4B18 F4B20 !F4B22 !F4B36
6 F4B10 !F4B12 F4B14 F4B18 !F4B20 F4B22 F4B36
8 !F4B10 !F4B12 !F4B14 !F4B18 !F4B20 !F4B22 !F4B36

.config_enum PIOA.HYSTERESIS SMALL
LARGE F4B34
SMALL !F4B34

.config_enum PIOA.OPENDRAIN OFF
OFF !F4B14 !F4B20 !F4B24
ON F4B14 F4B20 F4B24

.config_enum PIOA.PGMUX INBUF
INBUF -
PGBUF F4B26

.config_enum PIOA.PULLMODE FAILSAFE
DOWN !F4B16 !F4B24
FAILSAFE !F4B16 !F4B24
KEEPER F4B16 !F4B24
NONE !F4B16 F4B24
UP F4B16 F4B24

.config_enum PIOA.SLEWRATE SLOW
FAST F4B28
SLOW !F4B28

.config_enum PIOA.TRIMUX_TSREG PADDT
IOLTO F0B7
PADDT -

.config_enum PIOB.BASE_TYPE NONE
BIDIR_HSTL18_I F0B18 F5B2 F5B6 F5B14 F5B18 F5B22 F5B24 F5B36
BIDIR_LVCMOS10R25 F0B18 F5B2 F5B6 F5B20 F5B24
BIDIR_LVCMOS10R33 F0B18 F5B2 F5B6 F5B20 F5B24
BIDIR_LVCMOS12 F0B18 F5B6 F5B8 F5B10 F5B14 F5B18 F5B22 F5B36 F5B40
BIDIR_LVCMOS12R25 F0B18 F5B2 F5B6 F5B20 F5B24
BIDIR_LVCMOS12R33 F0B18 F5B2 F5B6 F5B20 F5B24
BIDIR_LVCMOS15 F0B18 F5B6 F5B8 F5B10 F5B12 F5B14 F5B22 F5B36 F5B40
BIDIR_LVCMOS18 F0B18 F5B10 F5B18 F5B20 F5B22 F5B36 F5B40
BIDIR_LVCMOS25 F0B18 F5B38 F5B40
BIDIR_LVCMOS33 F0B18 F5B38 F5B40
BIDIR_LVTTL33 F0B18 F5B38 F5B40
BIDIR_PCI33 F0B18 F5B10 F5B12 F5B14 F5B18 F5B20 F5B22 F5B40
BIDIR_SSTL18_I F0B18 F5B2 F5B6 F5B14 F5B18 F5B22 F5B24 F5B36
BIDIR_SSTL25_I F0B18 F5B2 F5B6 F5B24
INPUT_HSTL18_I F5B2 F5B6 F5B12 F5B20 F5B24 F5B36
INPUT_HSTL18_II F5B2 F5B6 F5B12 F5B20 F5B24 F5B36
INPUT_LVCMOS10R25 F5B2 F5B6 F5B12 F5B20 F5B40
INPUT_LVCMOS10R33 F5B2 F5B6 F5B12 F5B20 F5B40
INPUT_LVCMOS12 F5B6 F5B8 F5B12 F5B20 F5B36 F5B40
INPUT_LVCMOS12R25 F5B2 F5B6 F5B12 F5B20 F5B40
INPUT_LVCMOS12R33 F5B2 F5B6 F5B12 F5B20 F5B40
INPUT_LVCMOS15 F5B6 F5B8 F5B12 F5B20 F5B36 F5B40
INPUT_LVCMOS15R25 F5B2 F5B6 F5B12 F5B20 F5B40
INPUT_LVCMOS15R33 F5B2 F5B6 F5B12 F5B20 F5B40
INPUT_LVCMOS18 F5B12 F5B20 F5B36 F5B40
INPUT_LVCMOS18R25 F5B2 F5B6 F5B12 F5B20 F5B40
INPUT_LVCMOS18R33 F5B2 F5B6 F5B12 F5B20 F5B40
INPUT_LVCMOS25 F5B12 F5B20 F5B38 F5B40
INPUT_LVCMOS25R33 F5B2 F5B6 F5B12 F5B20 F5B40
INPUT_LVCMOS33 F5B12 F5B20 F5B38 F5B40
INPUT_LVTTL33 F5B12 F5B20 F5B38 F5B40
INPUT_PCI33 F5B12 F5B20 F5B40
INPUT_SSTL18_I F5B2 F5B6 F5B12 F5B20 F5B24 F5B36
INPUT_SSTL18_II F5B2 F5B6 F5B12 F5B20 F5B24 F5B36
INPUT_SSTL25_I F5B2 F5B6 F5B12 F5B20 F5B24
INPUT_SSTL25_II F5B2 F5B6 F5B12 F5B20 F5B24
NONE -
OUTPUT_HSTL18_I F0B18 F5B14 F5B18 F5B22 F5B24 F5B36
OUTPUT_LVCMOS12 F0B18 F5B10 F5B14 F5B18 F5B22 F5B36
OUTPUT_LVCMOS15 F0B18 F5B10 F5B12 F5B14 F5B22 F5B36
OUTPUT_LVCMOS18 F0B18 F5B10 F5B18 F5B20 F5B22 F5B36
OUTPUT_LVCMOS25 F0B18
OUTPUT_LVCMOS33 F0B18
OUTPUT_LVTTL33 F0B18
OUTPUT_PCI33 F0B18 F5B10 F5B12 F5B14 F5B18 F5B20 F5B22
OUTPUT_SSTL18_I F0B18 F5B14 F5B18 F5B22 F5B24 F5B36
OUTPUT_SSTL25_I F0B18 F5B24

.config_enum PIOB.CLAMP OFF
OFF !F5B40
PCI F5B40

.config_enum PIOB.DATAMUX_ODDR PADDO
IOLDO F3B15
PADDO -

.config_enum PIOB.DATAMUX_OREG PADDO
IOLDO F2B19
PADDO -

.config_enum PIOB.DRIVE 8
12 F5B10 !F5B12 !F5B14 F5B18 !F5B20 !F5B22 !F5B36
16 F5B10 F5B12 F5B14 F5B18 F5B20 F5B22 !F5B36
2 !F5B10 !F5B12 !F5B14 !F5B18 !F5B20 !F5B22 F5B36
24 !F5B10 !F5B12 F5B14 !F5B18 !F5B20 F5B22 !F5B36
4 F5B10 F5B12 !F5B14 F5B18 F5B20 !F5B22 !F5B36
6 F5B10 !F5B12 F5B14 F5B18 !F5B20 F5B22 F5B36
8 !F5B10 !F5B12 !F5B14 !F5B18 !F5B20 !F5B22 !F5B36

.config_enum PIOB.HYSTERESIS SMALL
LARGE F5B34
SMALL !F5B34

.config_enum PIOB.OPENDRAIN OFF
OFF !F5B14 !F5B20 !F5B24
ON F5B14 F5B20 F5B24

.config_enum PIOB.PGMUX INBUF
INBUF -
PGBUF F5B26

.config_enum PIOB.PULLMODE FAILSAFE
DOWN !F5B16 !F5B24
FAILSAFE !F5B16 !F5B24
KEEPER F5B16 !F5B24
NONE !F5B16 F5B24
UP F5B16 F5B24

.config_enum PIOB.SLEWRATE SLOW
FAST F5B28
SLOW !F5B28

.config_enum PIOB.TRIMUX_TSREG PADDT
IOLTO F1B19
PADDT -

.config_enum PIOC.BASE_TYPE NONE
BIDIR_HSTL18D_I F2B36 F2B45 F4B3 F4B15 F4B19 F4B23 F4B25 F4B37 F5B7 F5B15 F5B19 F5B23 F5B25
BIDIR_HSTL18_I F2B36 F4B3 F4B7 F4B15 F4B19 F4B23 F4B25 F4B37
BIDIR_LVCMOS10R25 F2B36 F4B3 F4B7 F4B21 F4B25
BIDIR_LVCMOS10R33 F2B36 F4B3 F4B7 F4B21 F4B25
BIDIR_LVCMOS12 F2B36 F4B7 F4B9 F4B11 F4B15 F4B19 F4B23 F4B37 F4B41
BIDIR_LVCMOS12D F2B36 F2B45 F4B3 F4B11 F4B13 F4B15 F4B19 F4B21 F4B23 F4B25 F4B41 F5B7 F5B11 F5B13 F5B15 F5B19 F5B21 F5B23 F5B25
BIDIR_LVCMOS12R25 F2B36 F4B3 F4B7 F4B21 F4B25
BIDIR_LVCMOS12R33 F2B36 F4B3 F4B7 F4B21 F4B25
BIDIR_LVCMOS15 F2B36 F4B7 F4B9 F4B11 F4B13 F4B15 F4B23 F4B37 F4B41
BIDIR_LVCMOS15D F2B36 F2B45 F4B3 F4B11 F4B13 F4B15 F4B19 F4B21 F4B23 F4B25 F4B41 F5B7 F5B11 F5B13 F5B15 F5B19 F5B21 F5B23 F5B25
BIDIR_LVCMOS18 F2B36 F4B11 F4B19 F4B21 F4B23 F4B37 F4B41
BIDIR_LVCMOS18D F2B36 F2B45 F4B3 F4B11 F4B19 F4B21 F4B23 F4B25 F4B37 F4B41 F5B7 F5B11 F5B19 F5B21 F5B23 F5B25 F5B41
BIDIR_LVCMOS25 F2B36 F4B39 F4B41
BIDIR_LVCMOS25D F2B36 F2B45 F4B3 F4B25 F4B41 F5B7 F5B25 F5B41
BIDIR_LVCMOS33 F2B36 F4B39 F4B41
BIDIR_LVCMOS33D F2B36 F2B45 F4B3 F4B25 F4B41 F5B7 F5B25 F5B41
BIDIR_LVTTL33 F2B36 F4B39 F4B41
BIDIR_LVTTL33D F2B36 F2B45 F4B3 F4B25 F4B41 F5B7 F5B25 F5B41
BIDIR_MIPI F2B36 F2B45 F4B3 F4B11 F4B13 F4B15 F4B19 F4B21 F4B23 F4B25 F4B41 F5B7 F5B11 F5B13 F5B15 F5B19 F5B21 F5B23 F5B25
BIDIR_PCI33 F2B36 F4B11 F4B13 F4B15 F4B19 F4B21 F4B23 F4B41
BIDIR_SSTL18D_I F2B36 F2B45 F4B3 F4B25 F4B37 F5B7 F5B25
BIDIR_SSTL18_I F2B36 F4B3 F4B7 F4B15 F4B19 F4B23 F4B25 F4B37 F5B15 F5B19 F5B23
BIDIR_SSTL25D_I F2B36 F2B45 F4B3 F4B25 F5B7 F5B25
BIDIR_SSTL25_I F2B36 F4B3 F4B7 F4B25
INPUT_BLVDS25 F4B3 F4B13 F4B21 F4B25 F5B7 F5B13 F5B21 F5B25
INPUT_HSTL18D_I F4B3 F4B13 F4B21 F4B25 F4B37 F5B7 F5B13 F5B21 F5B25
INPUT_HSTL18D_II F4B3 F4B13 F4B21 F4B25 F4B37 F5B7 F5B13 F5B21 F5B25
INPUT_HSTL18_I F4B3 F4B7 F4B13 F4B21 F4B25 F4B37
INPUT_HSTL18_II F4B3 F4B7 F4B13 F4B21 F4B25 F4B37
INPUT_LVCMOS10R25 F4B3 F4B7 F4B13 F4B21 F4B41
INPUT_LVCMOS10R33 F4B3 F4B7 F4B13 F4B21 F4B41
INPUT_LVCMOS12 F4B7 F4B9 F4B13 F4B21 F4B37 F4B41
INPUT_LVCMOS12D F4B3 F4B13 F4B21 F4B25 F4B41 F5B7 F5B13 F5B21 F5B25 F5B41
INPUT_LVCMOS12R25 F4B3 F4B7 F4B13 F4B21 F4B41
INPUT_LVCMOS12R33 F4B3 F4B7 F4B13 F4B21 F4B41
INPUT_LVCMOS15 F4B7 F4B9 F4B13 F4B21 F4B37 F4B41
INPUT_LVCMOS15D F4B3 F4B13 F4B21 F4B25 F4B41 F5B7 F5B13 F5B21 F5B25 F5B41
INPUT_LVCMOS15R25 F4B3 F4B7 F4B13 F4B21 F4B41
INPUT_LVCMOS15R33 F4B3 F4B7 F4B13 F4B21 F4B41
INPUT_LVCMOS18 F4B13 F4B21 F4B37 F4B41
INPUT_LVCMOS18D F4B3 F4B13 F4B21 F4B25 F4B37 F4B41 F5B7 F5B13 F5B21 F5B25 F5B41
INPUT_LVCMOS18R25 F4B3 F4B7 F4B13 F4B21 F4B41
INPUT_LVCMOS18R33 F4B3 F4B7 F4B13 F4B21 F4B41
INPUT_LVCMOS25 F4B13 F4B21 F4B39 F4B41
INPUT_LVCMOS25D F4B3 F4B13 F4B21 F4B25 F4B41 F5B7 F5B13 F5B21 F5B25 F5B41
INPUT_LVCMOS25R33 F4B3 F4B7 F4B13 F4B21 F4B41
INPUT_LVCMOS33 F4B13 F4B21 F4B39 F4B41
INPUT_LVCMOS33D F4B3 F4B13 F4B21 F4B25 F4B41 F5B7 F5B13 F5B21 F5B25 F5B41
INPUT_LVDS25 F4B3 F4B13 F4B21 F4B25 F5B7 F5B13 F5B21 F5B25
INPUT_LVPECL33 F4B3 F4B13 F4B21 F4B25 F5B7 F5B13 F5B21 F5B25
INPUT_LVTTL33 F4B13 F4B21 F4B39 F4B41
INPUT_LVTTL33D F4B3 F4B13 F4B21 F4B25 F4B41 F5B7 F5B13 F5B21 F5B25 F5B41
INPUT_MIPI F4B3 F4B13 F4B21 F4B25 F5B7 F5B13 F5B21 F5B25
INPUT_MLVDS25 F4B3 F4B13 F4B21 F4B25 F5B7 F5B13 F5B21 F5B25
INPUT_PCI33 F4B13 F4B21 F4B41
INPUT_RSDS25 F4B3 F4B13 F4B21 F4B25 F5B7 F5B13 F5B21 F5B25
INPUT_SSTL18D_I F4B3 F4B13 F4B21 F4B25 F4B37 F5B7 F5B13 F5B21 F5B25
INPUT_SSTL18D_II F4B3 F4B13 F4B21 F4B25 F4B37 F5B7 F5B13 F5B21 F5B25
INPUT_SSTL18_I F4B3 F4B7 F4B13 F4B21 F4B25 F4B37
INPUT_SSTL18_II F4B3 F4B7 F4B13 F4B21 F4B25 F4B37
INPUT_SSTL25D_I F4B3 F4B13 F4B21 F4B25 F5B7 F5B13 F5B21 F5B25
INPUT_SSTL25D_II F4B3 F4B13 F4B21 F4B25 F5B7 F5B13 F5B21 F5B25
INPUT_SSTL25_I F4B3 F4B7 F4B13 F4B21 F4B25
INPUT_SSTL25_II F4B3 F4B7 F4B13 F4B21 F4B25
NONE -
OUTPUT_BLVDS25E F2B36 F2B45 F4B7 F4B11 F4B13 F4B15 F4B19 F4B21 F4B23 F4B25 F5B7 F5B11 F5B13 F5B15 F5B19 F5B21 F5B23 F5B25
OUTPUT_HSTL18D_I F2B36 F2B45 F4B7 F4B15 F4B19 F4B23 F4B25 F4B37 F5B7 F5B15 F5B19 F5B23 F5B25
OUTPUT_HSTL18_I F2B36 F4B15 F4B19 F4B23 F4B25 F4B37
OUTPUT_LVCMOS12 F2B36 F4B11 F4B15 F4B19 F4B23 F4B37
OUTPUT_LVCMOS12D F2B36 F2B45 F4B7 F4B11 F4B15 F4B19 F4B23 F4B25 F4B37 F5B7 F5B11 F5B15 F5B19 F5B23 F5B25
OUTPUT_LVCMOS15 F2B36 F4B11 F4B13 F4B15 F4B23 F4B37
OUTPUT_LVCMOS15D F2B36 F2B45 F4B7 F4B11 F4B13 F4B15 F4B23 F4B25 F4B37 F5B7 F5B11 F5B13 F5B15 F5B23 F5B25
OUTPUT_LVCMOS18 F2B36 F4B11 F4B19 F4B21 F4B23 F4B37
OUTPUT_LVCMOS18D F2B36 F2B45 F4B7 F4B11 F4B19 F4B21 F4B23 F4B25 F4B37 F5B7 F5B11 F5B19 F5B21 F5B23 F5B25
OUTPUT_LVCMOS25 F2B36
OUTPUT_LVCMOS25D F2B36 F2B45 F4B7 F4B25 F5B7 F5B25
OUTPUT_LVCMOS33 F2B36
OUTPUT_LVCMOS33D F2B36 F2B45 F4B7 F4B25 F5B7 F5B25
OUTPUT_LVDS25E F2B36 F2B45 F4B7 F4B25 F5B7 F5B25
OUTPUT_LVPECL33E F2B36 F2B45 F4B7 F4B11 F4B13 F4B15 F4B19 F4B21 F4B23 F4B25 F5B7 F5B11 F5B13 F5B15 F5B19 F5B21 F5B23 F5B25
OUTPUT_LVTTL33 F2B36
OUTPUT_LVTTL33D F2B36 F2B45 F4B7 F4B25 F5B7 F5B25
OUTPUT_MIPI F2B36 F4B25 F5B25
OUTPUT_MLVDS25E F2B36 F2B45 F4B7 F4B11 F4B13 F4B15 F4B19 F4B21 F4B23 F4B25 F5B7 F5B11 F5B13 F5B15 F5B19 F5B21 F5B23 F5B25
OUTPUT_PCI33 F2B36 F4B11 F4B13 F4B15 F4B19 F4B21 F4B23
OUTPUT_RSDS25E F2B36 F2B45 F4B7 F4B25 F5B7 F5B25
OUTPUT_SSTL18D_I F2B36 F2B45 F4B7 F4B25 F4B37 F5B7 F5B25
OUTPUT_SSTL18_I F2B36 F4B15 F4B19 F4B23 F4B25 F4B37 F5B15 F5B19 F5B23
OUTPUT_SSTL25D_I F2B36 F2B45 F4B7 F4B25 F5B7 F5B25
OUTPUT_SSTL25_I F2B36 F4B25

.config_enum PIOC.CLAMP OFF
OFF !F4B41
PCI F4B41

.config_enum PIOC.DATAMUX_ODDR PADDO
IOLDO F3B40
PADDO -

.config_enum PIOC.DATAMUX_OREG PADDO
IOLDO F1B40
PADDO -

.config_enum PIOC.DRIVE 8
12 F4B11 !F4B13 !F4B15 F4B19 !F4B21 !F4B23 !F4B37
16 F4B11 F4B13 F4B15 F4B19 F4B21 F4B23 !F4B37
2 !F4B11 !F4B13 !F4B15 !F4B19 !F4B21 !F4B23 F4B37
24 !F4B11 !F4B13 F4B15 !F4B19 !F4B21 F4B23 !F4B37
4 F4B11 F4B13 !F4B15 F4B19 F4B21 !F4B23 !F4B37
6 F4B11 !F4B13 F4B15 F4B19 !F4B21 F4B23 F4B37
8 !F4B11 !F4B13 !F4B15 !F4B19 !F4B21 !F4B23 !F4B37

.config_enum PIOC.HYSTERESIS SMALL
LARGE F4B35
SMALL !F4B35

.config_enum PIOC.OPENDRAIN OFF
OFF !F4B15 !F4B21 !F4B25
ON F4B15 F4B21 F4B25

.config_enum PIOC.PGMUX INBUF
INBUF -
PGBUF F4B27

.config_enum PIOC.PULLMODE FAILSAFE
DOWN !F4B17 !F4B25
FAILSAFE !F4B17 !F4B25
KEEPER F4B17 !F4B25
NONE !F4B17 F4B25
UP F4B17 F4B25

.config_enum PIOC.SLEWRATE SLOW
FAST F4B29
SLOW !F4B29

.config_enum PIOC.TRIMUX_TSREG PADDT
IOLTO F0B40
PADDT -

.config_enum PIOD.BASE_TYPE NONE
BIDIR_HSTL18_I F1B35 F5B3 F5B7 F5B15 F5B19 F5B23 F5B25 F5B37
BIDIR_LVCMOS10R25 F1B35 F5B3 F5B7 F5B21 F5B25
BIDIR_LVCMOS10R33 F1B35 F5B3 F5B7 F5B21 F5B25
BIDIR_LVCMOS12 F1B35 F5B7 F5B9 F5B11 F5B15 F5B19 F5B23 F5B37 F5B41
BIDIR_LVCMOS12R25 F1B35 F5B3 F5B7 F5B21 F5B25
BIDIR_LVCMOS12R33 F1B35 F5B3 F5B7 F5B21 F5B25
BIDIR_LVCMOS15 F1B35 F5B7 F5B9 F5B11 F5B13 F5B15 F5B23 F5B37 F5B41
BIDIR_LVCMOS18 F1B35 F5B11 F5B19 F5B21 F5B23 F5B37 F5B41
BIDIR_LVCMOS25 F1B35 F5B39 F5B41
BIDIR_LVCMOS33 F1B35 F5B39 F5B41
BIDIR_LVTTL33 F1B35 F5B39 F5B41
BIDIR_PCI33 F1B35 F5B11 F5B13 F5B15 F5B19 F5B21 F5B23 F5B41
BIDIR_SSTL18_I F1B35 F5B3 F5B7 F5B15 F5B19 F5B23 F5B25 F5B37
BIDIR_SSTL25_I F1B35 F5B3 F5B7 F5B25
INPUT_HSTL18_I F5B3 F5B7 F5B13 F5B21 F5B25 F5B37
INPUT_HSTL18_II F5B3 F5B7 F5B13 F5B21 F5B25 F5B37
INPUT_LVCMOS10R25 F5B3 F5B7 F5B13 F5B21 F5B41
INPUT_LVCMOS10R33 F5B3 F5B7 F5B13 F5B21 F5B41
INPUT_LVCMOS12 F5B7 F5B9 F5B13 F5B21 F5B37 F5B41
INPUT_LVCMOS12R25 F5B3 F5B7 F5B13 F5B21 F5B41
INPUT_LVCMOS12R33 F5B3 F5B7 F5B13 F5B21 F5B41
INPUT_LVCMOS15 F5B7 F5B9 F5B13 F5B21 F5B37 F5B41
INPUT_LVCMOS15R25 F5B3 F5B7 F5B13 F5B21 F5B41
INPUT_LVCMOS15R33 F5B3 F5B7 F5B13 F5B21 F5B41
INPUT_LVCMOS18 F5B13 F5B21 F5B37 F5B41
INPUT_LVCMOS18R25 F5B3 F5B7 F5B13 F5B21 F5B41
INPUT_LVCMOS18R33 F5B3 F5B7 F5B13 F5B21 F5B41
INPUT_LVCMOS25 F5B13 F5B21 F5B39 F5B41
INPUT_LVCMOS25R33 F5B3 F5B7 F5B13 F5B21 F5B41
INPUT_LVCMOS33 F5B13 F5B21 F5B39 F5B41
INPUT_LVTTL33 F5B13 F5B21 F5B39 F5B41
INPUT_PCI33 F5B13 F5B21 F5B41
INPUT_SSTL18_I F5B3 F5B7 F5B13 F5B21 F5B25 F5B37
INPUT_SSTL18_II F5B3 F5B7 F5B13 F5B21 F5B25 F5B37
INPUT_SSTL25_I F5B3 F5B7 F5B13 F5B21 F5B25
INPUT_SSTL25_II F5B3 F5B7 F5B13 F5B21 F5B25
NONE -
OUTPUT_HSTL18_I F1B35 F5B15 F5B19 F5B23 F5B25 F5B37
OUTPUT_LVCMOS12 F1B35 F5B11 F5B15 F5B19 F5B23 F5B37
OUTPUT_LVCMOS15 F1B35 F5B11 F5B13 F5B15 F5B23 F5B37
OUTPUT_LVCMOS18 F1B35 F5B11 F5B19 F5B21 F5B23 F5B37
OUTPUT_LVCMOS25 F1B35
OUTPUT_LVCMOS33 F1B35
OUTPUT_LVTTL33 F1B35
OUTPUT_PCI33 F1B35 F5B11 F5B13 F5B15 F5B19 F5B21 F5B23
OUTPUT_SSTL18_I F1B35 F5B15 F5B19 F5B23 F5B25 F5B37
OUTPUT_SSTL25_I F1B35 F5B25

.config_enum PIOD.CLAMP OFF
OFF !F5B41
PCI F5B41

.config_enum PIOD.DATAMUX_ODDR PADDO
IOLDO F1B37
PADDO -

.config_enum PIOD.DATAMUX_OREG PADDO
IOLDO F3B45
PADDO -

.config_enum PIOD.DRIVE 8
12 F5B11 !F5B13 !F5B15 F5B19 !F5B21 !F5B23 !F5B37
16 F5B11 F5B13 F5B15 F5B19 F5B21 F5B23 !F5B37
2 !F5B11 !F5B13 !F5B15 !F5B19 !F5B21 !F5B23 F5B37
24 !F5B11 !F5B13 F5B15 !F5B19 !F5B21 F5B23 !F5B37
4 F5B11 F5B13 !F5B15 F5B19 F5B21 !F5B23 !F5B37
6 F5B11 !F5B13 F5B15 F5B19 !F5B21 F5B23 F5B37
8 !F5B11 !F5B13 !F5B15 !F5B19 !F5B21 !F5B23 !F5B37

.config_enum PIOD.HYSTERESIS SMALL
LARGE F5B35
SMALL !F5B35

.config_enum PIOD.OPENDRAIN OFF
OFF !F5B15 !F5B21 !F5B25
ON F5B15 F5B21 F5B25

.config_enum PIOD.PGMUX INBUF
INBUF -
PGBUF F5B27

.config_enum PIOD.PULLMODE FAILSAFE
DOWN !F5B17 !F5B25
FAILSAFE !F5B17 !F5B25
KEEPER F5B17 !F5B25
NONE !F5B17 F5B25
UP F5B17 F5B25

.config_enum PIOD.SLEWRATE SLOW
FAST F5B29
SLOW !F5B29

.config_enum PIOD.TRIMUX_TSREG PADDT
IOLTO F3B41
PADDT -


# Fixed Connections
.fixed_conn ECLKA_BIOLOGIC ECLKA

.fixed_conn ECLKC_BSIOLOGIC ECLKC

.fixed_conn G_INRDA_PIO G_INRD

.fixed_conn G_INRDB_PIO G_INRD

.fixed_conn G_INRDC_PIO G_INRD

.fixed_conn G_INRDD_PIO G_INRD

.fixed_conn G_PGA_PIO G_PG

.fixed_conn G_PGB_PIO G_PG

.fixed_conn G_PGC_PIO G_PG

.fixed_conn G_PGD_PIO G_PG

.fixed_conn IOLDOA_PIO IOLDOA_BIOLOGIC

.fixed_conn IOLDOB_PIO IOLDOB_IOLOGIC

.fixed_conn IOLDOC_PIO IOLDOC_BSIOLOGIC

.fixed_conn IOLDOD_PIO IOLDOD_IOLOGIC

.fixed_conn IOLTOA_PIO IOLTOA_BIOLOGIC

.fixed_conn IOLTOB_PIO IOLTOB_IOLOGIC

.fixed_conn IOLTOC_PIO IOLTOC_BSIOLOGIC

.fixed_conn IOLTOD_PIO IOLTOD_IOLOGIC

.fixed_conn JCEA_BIOLOGIC N1_JCE0

.fixed_conn JCEB_IOLOGIC N1_JCE1

.fixed_conn JCEC_BSIOLOGIC N1_JCE2

.fixed_conn JCED_IOLOGIC N1_JCE3

.fixed_conn JCLKA_BIOLOGIC N1_JCLK0

.fixed_conn JCLKB_IOLOGIC N1_JCLK1

.fixed_conn JCLKC_BSIOLOGIC N1_JCLK2

.fixed_conn JCLKD_IOLOGIC N1_JCLK3

.fixed_conn JDEL0A_BIOLOGIC N1_JD2

.fixed_conn JDEL0C_BSIOLOGIC N1_JD4

.fixed_conn JDEL1A_BIOLOGIC N1_JD3

.fixed_conn JDEL1C_BSIOLOGIC N1_JA5

.fixed_conn JDEL2A_BIOLOGIC N1_JA4

.fixed_conn JDEL2C_BSIOLOGIC N1_JB5

.fixed_conn JDEL3A_BIOLOGIC N1_JB4

.fixed_conn JDEL3C_BSIOLOGIC N1_JC5

.fixed_conn JDEL4A_BIOLOGIC N1_JC4

.fixed_conn JDEL4C_BSIOLOGIC N1_JD5

.fixed_conn JLSRA_BIOLOGIC N1_JLSR0

.fixed_conn JLSRB_IOLOGIC N1_JLSR1

.fixed_conn JLSRC_BSIOLOGIC N1_JLSR2

.fixed_conn JLSRD_IOLOGIC N1_JLSR3

.fixed_conn JONEGA_BIOLOGIC N1_JB0

.fixed_conn JONEGB_IOLOGIC N1_JB1

.fixed_conn JONEGC_BSIOLOGIC N1_JB2

.fixed_conn JONEGD_IOLOGIC N1_JB3

.fixed_conn JOPOSA_BIOLOGIC N1_JA0

.fixed_conn JOPOSB_IOLOGIC N1_JA1

.fixed_conn JOPOSC_BSIOLOGIC N1_JA2

.fixed_conn JOPOSD_IOLOGIC N1_JA3

.fixed_conn JPADDOA N1_JA0

.fixed_conn JPADDOB N1_JA1

.fixed_conn JPADDOC N1_JA2

.fixed_conn JPADDOD N1_JA3

.fixed_conn JPADDTA N1_JC0

.fixed_conn JPADDTB N1_JC1

.fixed_conn JPADDTC N1_JC2

.fixed_conn JPADDTD N1_JC3

.fixed_conn JSLIPA_BIOLOGIC N1_JD0

.fixed_conn JSLIPC_BSIOLOGIC N1_JD1

.fixed_conn JTSA_BIOLOGIC N1_JC0

.fixed_conn JTSB_IOLOGIC N1_JC1

.fixed_conn JTSC_BSIOLOGIC N1_JC2

.fixed_conn JTSD_IOLOGIC N1_JC3

.fixed_conn N1_JF0 JINA_BIOLOGIC

.fixed_conn N1_JF0 JRXD1A_BIOLOGIC

.fixed_conn N1_JF0 JRXDA5_BIOLOGIC

.fixed_conn N1_JF1 JINB_IOLOGIC

.fixed_conn N1_JF1 JRXD3A_BIOLOGIC

.fixed_conn N1_JF1 JRXDA7_BIOLOGIC

.fixed_conn N1_JF2 JINC_BSIOLOGIC

.fixed_conn N1_JF3 JIND_IOLOGIC

.fixed_conn N1_JF4 JIPA_BIOLOGIC

.fixed_conn N1_JF4 JRXD0A_BIOLOGIC

.fixed_conn N1_JF4 JRXDA4_BIOLOGIC

.fixed_conn N1_JF5 JIPB_IOLOGIC

.fixed_conn N1_JF5 JRXD2A_BIOLOGIC

.fixed_conn N1_JF5 JRXDA6_BIOLOGIC

.fixed_conn N1_JF6 JIPC_BSIOLOGIC

.fixed_conn N1_JF7 JIPD_IOLOGIC

.fixed_conn N1_JQ4 JRXD0C_BSIOLOGIC

.fixed_conn N1_JQ4 JRXDA0_BIOLOGIC

.fixed_conn N1_JQ5 JRXD1C_BSIOLOGIC

.fixed_conn N1_JQ5 JRXDA1_BIOLOGIC

.fixed_conn N1_JQ6 JRXD2C_BSIOLOGIC

.fixed_conn N1_JQ6 JRXDA2_BIOLOGIC

.fixed_conn N1_JQ7 JRXD3C_BSIOLOGIC

.fixed_conn N1_JQ7 JRXDA3_BIOLOGIC

.fixed_conn PADDIA_BIOLOGIC JPADDIA_PIO

.fixed_conn PADDIB_IOLOGIC JPADDIB_PIO

.fixed_conn PADDIC_BSIOLOGIC JPADDIC_PIO

.fixed_conn PADDID_IOLOGIC JPADDID_PIO

.fixed_conn PADDOA_PIO JPADDOA

.fixed_conn PADDOB_PIO JPADDOB

.fixed_conn PADDOC_PIO JPADDOC

.fixed_conn PADDOD_PIO JPADDOD

.fixed_conn PADDTA_PIO JPADDTA

.fixed_conn PADDTB_PIO JPADDTB

.fixed_conn PADDTC_PIO JPADDTC

.fixed_conn PADDTD_PIO JPADDTD

