<!DOCTYPE html>
<html><head><title>joekychen/linux » include › sound › cs46xx.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>cs46xx.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __SOUND_CS46XX_H</span>
<span class="cp">#define __SOUND_CS46XX_H</span>

<span class="cm">/*</span>
<span class="cm"> *  Copyright (c) by Jaroslav Kysela &lt;perex@perex.cz&gt;,</span>
<span class="cm"> *		     Cirrus Logic, Inc.</span>
<span class="cm"> *  Definitions for Cirrus Logic CS46xx chips</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *   it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *   the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *   (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *   but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *   GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *   You should have received a copy of the GNU General Public License</span>
<span class="cm"> *   along with this program; if not, write to the Free Software</span>
<span class="cm"> *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;pcm.h&quot;</span>
<span class="cp">#include &quot;pcm-indirect.h&quot;</span>
<span class="cp">#include &quot;rawmidi.h&quot;</span>
<span class="cp">#include &quot;ac97_codec.h&quot;</span>
<span class="cp">#include &quot;cs46xx_dsp_spos.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> *  Direct registers</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> *  The following define the offsets of the registers accessed via base address</span>
<span class="cm"> *  register zero on the CS46xx part.</span>
<span class="cm"> */</span>
<span class="cp">#define BA0_HISR				0x00000000</span>
<span class="cp">#define BA0_HSR0                                0x00000004</span>
<span class="cp">#define BA0_HICR                                0x00000008</span>
<span class="cp">#define BA0_DMSR                                0x00000100</span>
<span class="cp">#define BA0_HSAR                                0x00000110</span>
<span class="cp">#define BA0_HDAR                                0x00000114</span>
<span class="cp">#define BA0_HDMR                                0x00000118</span>
<span class="cp">#define BA0_HDCR                                0x0000011C</span>
<span class="cp">#define BA0_PFMC                                0x00000200</span>
<span class="cp">#define BA0_PFCV1                               0x00000204</span>
<span class="cp">#define BA0_PFCV2                               0x00000208</span>
<span class="cp">#define BA0_PCICFG00                            0x00000300</span>
<span class="cp">#define BA0_PCICFG04                            0x00000304</span>
<span class="cp">#define BA0_PCICFG08                            0x00000308</span>
<span class="cp">#define BA0_PCICFG0C                            0x0000030C</span>
<span class="cp">#define BA0_PCICFG10                            0x00000310</span>
<span class="cp">#define BA0_PCICFG14                            0x00000314</span>
<span class="cp">#define BA0_PCICFG18                            0x00000318</span>
<span class="cp">#define BA0_PCICFG1C                            0x0000031C</span>
<span class="cp">#define BA0_PCICFG20                            0x00000320</span>
<span class="cp">#define BA0_PCICFG24                            0x00000324</span>
<span class="cp">#define BA0_PCICFG28                            0x00000328</span>
<span class="cp">#define BA0_PCICFG2C                            0x0000032C</span>
<span class="cp">#define BA0_PCICFG30                            0x00000330</span>
<span class="cp">#define BA0_PCICFG34                            0x00000334</span>
<span class="cp">#define BA0_PCICFG38                            0x00000338</span>
<span class="cp">#define BA0_PCICFG3C                            0x0000033C</span>
<span class="cp">#define BA0_CLKCR1                              0x00000400</span>
<span class="cp">#define BA0_CLKCR2                              0x00000404</span>
<span class="cp">#define BA0_PLLM                                0x00000408</span>
<span class="cp">#define BA0_PLLCC                               0x0000040C</span>
<span class="cp">#define BA0_FRR                                 0x00000410 </span>
<span class="cp">#define BA0_CFL1                                0x00000414</span>
<span class="cp">#define BA0_CFL2                                0x00000418</span>
<span class="cp">#define BA0_SERMC1                              0x00000420</span>
<span class="cp">#define BA0_SERMC2                              0x00000424</span>
<span class="cp">#define BA0_SERC1                               0x00000428</span>
<span class="cp">#define BA0_SERC2                               0x0000042C</span>
<span class="cp">#define BA0_SERC3                               0x00000430</span>
<span class="cp">#define BA0_SERC4                               0x00000434</span>
<span class="cp">#define BA0_SERC5                               0x00000438</span>
<span class="cp">#define BA0_SERBSP                              0x0000043C</span>
<span class="cp">#define BA0_SERBST                              0x00000440</span>
<span class="cp">#define BA0_SERBCM                              0x00000444</span>
<span class="cp">#define BA0_SERBAD                              0x00000448</span>
<span class="cp">#define BA0_SERBCF                              0x0000044C</span>
<span class="cp">#define BA0_SERBWP                              0x00000450</span>
<span class="cp">#define BA0_SERBRP                              0x00000454</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define BA0_ASER_FADDR                          0x00000458</span>
<span class="cp">#endif</span>
<span class="cp">#define BA0_ACCTL                               0x00000460</span>
<span class="cp">#define BA0_ACSTS                               0x00000464</span>
<span class="cp">#define BA0_ACOSV                               0x00000468</span>
<span class="cp">#define BA0_ACCAD                               0x0000046C</span>
<span class="cp">#define BA0_ACCDA                               0x00000470</span>
<span class="cp">#define BA0_ACISV                               0x00000474</span>
<span class="cp">#define BA0_ACSAD                               0x00000478</span>
<span class="cp">#define BA0_ACSDA                               0x0000047C</span>
<span class="cp">#define BA0_JSPT                                0x00000480</span>
<span class="cp">#define BA0_JSCTL                               0x00000484</span>
<span class="cp">#define BA0_JSC1                                0x00000488</span>
<span class="cp">#define BA0_JSC2                                0x0000048C</span>
<span class="cp">#define BA0_MIDCR                               0x00000490</span>
<span class="cp">#define BA0_MIDSR                               0x00000494</span>
<span class="cp">#define BA0_MIDWP                               0x00000498</span>
<span class="cp">#define BA0_MIDRP                               0x0000049C</span>
<span class="cp">#define BA0_JSIO                                0x000004A0</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define BA0_ASER_MASTER                         0x000004A4</span>
<span class="cp">#endif</span>
<span class="cp">#define BA0_CFGI                                0x000004B0</span>
<span class="cp">#define BA0_SSVID                               0x000004B4</span>
<span class="cp">#define BA0_GPIOR                               0x000004B8</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define BA0_EGPIODR                             0x000004BC</span>
<span class="cp">#define BA0_EGPIOPTR                            0x000004C0</span>
<span class="cp">#define BA0_EGPIOTR                             0x000004C4</span>
<span class="cp">#define BA0_EGPIOWR                             0x000004C8</span>
<span class="cp">#define BA0_EGPIOSR                             0x000004CC</span>
<span class="cp">#define BA0_SERC6                               0x000004D0</span>
<span class="cp">#define BA0_SERC7                               0x000004D4</span>
<span class="cp">#define BA0_SERACC                              0x000004D8</span>
<span class="cp">#define BA0_ACCTL2                              0x000004E0</span>
<span class="cp">#define BA0_ACSTS2                              0x000004E4</span>
<span class="cp">#define BA0_ACOSV2                              0x000004E8</span>
<span class="cp">#define BA0_ACCAD2                              0x000004EC</span>
<span class="cp">#define BA0_ACCDA2                              0x000004F0</span>
<span class="cp">#define BA0_ACISV2                              0x000004F4</span>
<span class="cp">#define BA0_ACSAD2                              0x000004F8</span>
<span class="cp">#define BA0_ACSDA2                              0x000004FC</span>
<span class="cp">#define BA0_IOTAC0                              0x00000500</span>
<span class="cp">#define BA0_IOTAC1                              0x00000504</span>
<span class="cp">#define BA0_IOTAC2                              0x00000508</span>
<span class="cp">#define BA0_IOTAC3                              0x0000050C</span>
<span class="cp">#define BA0_IOTAC4                              0x00000510</span>
<span class="cp">#define BA0_IOTAC5                              0x00000514</span>
<span class="cp">#define BA0_IOTAC6                              0x00000518</span>
<span class="cp">#define BA0_IOTAC7                              0x0000051C</span>
<span class="cp">#define BA0_IOTAC8                              0x00000520</span>
<span class="cp">#define BA0_IOTAC9                              0x00000524</span>
<span class="cp">#define BA0_IOTAC10                             0x00000528</span>
<span class="cp">#define BA0_IOTAC11                             0x0000052C</span>
<span class="cp">#define BA0_IOTFR0                              0x00000540</span>
<span class="cp">#define BA0_IOTFR1                              0x00000544</span>
<span class="cp">#define BA0_IOTFR2                              0x00000548</span>
<span class="cp">#define BA0_IOTFR3                              0x0000054C</span>
<span class="cp">#define BA0_IOTFR4                              0x00000550</span>
<span class="cp">#define BA0_IOTFR5                              0x00000554</span>
<span class="cp">#define BA0_IOTFR6                              0x00000558</span>
<span class="cp">#define BA0_IOTFR7                              0x0000055C</span>
<span class="cp">#define BA0_IOTFIFO                             0x00000580</span>
<span class="cp">#define BA0_IOTRRD                              0x00000584</span>
<span class="cp">#define BA0_IOTFP                               0x00000588</span>
<span class="cp">#define BA0_IOTCR                               0x0000058C</span>
<span class="cp">#define BA0_DPCID                               0x00000590</span>
<span class="cp">#define BA0_DPCIA                               0x00000594</span>
<span class="cp">#define BA0_DPCIC                               0x00000598</span>
<span class="cp">#define BA0_PCPCIR                              0x00000600</span>
<span class="cp">#define BA0_PCPCIG                              0x00000604</span>
<span class="cp">#define BA0_PCPCIEN                             0x00000608</span>
<span class="cp">#define BA0_EPCIPMC                             0x00000610</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following define the offsets of the registers and memories accessed via</span>
<span class="cm"> *  base address register one on the CS46xx part.</span>
<span class="cm"> */</span>
<span class="cp">#define BA1_SP_DMEM0                            0x00000000</span>
<span class="cp">#define BA1_SP_DMEM1                            0x00010000</span>
<span class="cp">#define BA1_SP_PMEM                             0x00020000</span>
<span class="cp">#define BA1_SP_REG				0x00030000</span>
<span class="cp">#define BA1_SPCR                                0x00030000</span>
<span class="cp">#define BA1_DREG                                0x00030004</span>
<span class="cp">#define BA1_DSRWP                               0x00030008</span>
<span class="cp">#define BA1_TWPR                                0x0003000C</span>
<span class="cp">#define BA1_SPWR                                0x00030010</span>
<span class="cp">#define BA1_SPIR                                0x00030014</span>
<span class="cp">#define BA1_FGR1                                0x00030020</span>
<span class="cp">#define BA1_SPCS                                0x00030028</span>
<span class="cp">#define BA1_SDSR                                0x0003002C</span>
<span class="cp">#define BA1_FRMT                                0x00030030</span>
<span class="cp">#define BA1_FRCC                                0x00030034</span>
<span class="cp">#define BA1_FRSC                                0x00030038</span>
<span class="cp">#define BA1_OMNI_MEM                            0x000E0000</span>


<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the host interrupt status</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define HISR_VC_MASK                            0x0000FFFF</span>
<span class="cp">#define HISR_VC0                                0x00000001</span>
<span class="cp">#define HISR_VC1                                0x00000002</span>
<span class="cp">#define HISR_VC2                                0x00000004</span>
<span class="cp">#define HISR_VC3                                0x00000008</span>
<span class="cp">#define HISR_VC4                                0x00000010</span>
<span class="cp">#define HISR_VC5                                0x00000020</span>
<span class="cp">#define HISR_VC6                                0x00000040</span>
<span class="cp">#define HISR_VC7                                0x00000080</span>
<span class="cp">#define HISR_VC8                                0x00000100</span>
<span class="cp">#define HISR_VC9                                0x00000200</span>
<span class="cp">#define HISR_VC10                               0x00000400</span>
<span class="cp">#define HISR_VC11                               0x00000800</span>
<span class="cp">#define HISR_VC12                               0x00001000</span>
<span class="cp">#define HISR_VC13                               0x00002000</span>
<span class="cp">#define HISR_VC14                               0x00004000</span>
<span class="cp">#define HISR_VC15                               0x00008000</span>
<span class="cp">#define HISR_INT0                               0x00010000</span>
<span class="cp">#define HISR_INT1                               0x00020000</span>
<span class="cp">#define HISR_DMAI                               0x00040000</span>
<span class="cp">#define HISR_FROVR                              0x00080000</span>
<span class="cp">#define HISR_MIDI                               0x00100000</span>
<span class="cp">#ifdef NO_CS4612</span>
<span class="cp">#define HISR_RESERVED                           0x0FE00000</span>
<span class="cp">#else</span>
<span class="cp">#define HISR_SBINT                              0x00200000</span>
<span class="cp">#define HISR_RESERVED                           0x0FC00000</span>
<span class="cp">#endif</span>
<span class="cp">#define HISR_H0P                                0x40000000</span>
<span class="cp">#define HISR_INTENA                             0x80000000</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the host signal register 0.</span>
<span class="cm"> */</span>
<span class="cp">#define HSR0_VC_MASK                            0xFFFFFFFF</span>
<span class="cp">#define HSR0_VC16                               0x00000001</span>
<span class="cp">#define HSR0_VC17                               0x00000002</span>
<span class="cp">#define HSR0_VC18                               0x00000004</span>
<span class="cp">#define HSR0_VC19                               0x00000008</span>
<span class="cp">#define HSR0_VC20                               0x00000010</span>
<span class="cp">#define HSR0_VC21                               0x00000020</span>
<span class="cp">#define HSR0_VC22                               0x00000040</span>
<span class="cp">#define HSR0_VC23                               0x00000080</span>
<span class="cp">#define HSR0_VC24                               0x00000100</span>
<span class="cp">#define HSR0_VC25                               0x00000200</span>
<span class="cp">#define HSR0_VC26                               0x00000400</span>
<span class="cp">#define HSR0_VC27                               0x00000800</span>
<span class="cp">#define HSR0_VC28                               0x00001000</span>
<span class="cp">#define HSR0_VC29                               0x00002000</span>
<span class="cp">#define HSR0_VC30                               0x00004000</span>
<span class="cp">#define HSR0_VC31                               0x00008000</span>
<span class="cp">#define HSR0_VC32                               0x00010000</span>
<span class="cp">#define HSR0_VC33                               0x00020000</span>
<span class="cp">#define HSR0_VC34                               0x00040000</span>
<span class="cp">#define HSR0_VC35                               0x00080000</span>
<span class="cp">#define HSR0_VC36                               0x00100000</span>
<span class="cp">#define HSR0_VC37                               0x00200000</span>
<span class="cp">#define HSR0_VC38                               0x00400000</span>
<span class="cp">#define HSR0_VC39                               0x00800000</span>
<span class="cp">#define HSR0_VC40                               0x01000000</span>
<span class="cp">#define HSR0_VC41                               0x02000000</span>
<span class="cp">#define HSR0_VC42                               0x04000000</span>
<span class="cp">#define HSR0_VC43                               0x08000000</span>
<span class="cp">#define HSR0_VC44                               0x10000000</span>
<span class="cp">#define HSR0_VC45                               0x20000000</span>
<span class="cp">#define HSR0_VC46                               0x40000000</span>
<span class="cp">#define HSR0_VC47                               0x80000000</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the host interrupt control</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define HICR_IEV                                0x00000001</span>
<span class="cp">#define HICR_CHGM                               0x00000002</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the DMA status register.</span>
<span class="cm"> */</span>
<span class="cp">#define DMSR_HP                                 0x00000001</span>
<span class="cp">#define DMSR_HR                                 0x00000002</span>
<span class="cp">#define DMSR_SP                                 0x00000004</span>
<span class="cp">#define DMSR_SR                                 0x00000008</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the host DMA source address</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define HSAR_HOST_ADDR_MASK                     0xFFFFFFFF</span>
<span class="cp">#define HSAR_DSP_ADDR_MASK                      0x0000FFFF</span>
<span class="cp">#define HSAR_MEMID_MASK                         0x000F0000</span>
<span class="cp">#define HSAR_MEMID_SP_DMEM0                     0x00000000</span>
<span class="cp">#define HSAR_MEMID_SP_DMEM1                     0x00010000</span>
<span class="cp">#define HSAR_MEMID_SP_PMEM                      0x00020000</span>
<span class="cp">#define HSAR_MEMID_SP_DEBUG                     0x00030000</span>
<span class="cp">#define HSAR_MEMID_OMNI_MEM                     0x000E0000</span>
<span class="cp">#define HSAR_END                                0x40000000</span>
<span class="cp">#define HSAR_ERR                                0x80000000</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the host DMA destination address</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define HDAR_HOST_ADDR_MASK                     0xFFFFFFFF</span>
<span class="cp">#define HDAR_DSP_ADDR_MASK                      0x0000FFFF</span>
<span class="cp">#define HDAR_MEMID_MASK                         0x000F0000</span>
<span class="cp">#define HDAR_MEMID_SP_DMEM0                     0x00000000</span>
<span class="cp">#define HDAR_MEMID_SP_DMEM1                     0x00010000</span>
<span class="cp">#define HDAR_MEMID_SP_PMEM                      0x00020000</span>
<span class="cp">#define HDAR_MEMID_SP_DEBUG                     0x00030000</span>
<span class="cp">#define HDAR_MEMID_OMNI_MEM                     0x000E0000</span>
<span class="cp">#define HDAR_END                                0x40000000</span>
<span class="cp">#define HDAR_ERR                                0x80000000</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the host DMA control register.</span>
<span class="cm"> */</span>
<span class="cp">#define HDMR_AC_MASK                            0x0000F000</span>
<span class="cp">#define HDMR_AC_8_16                            0x00001000</span>
<span class="cp">#define HDMR_AC_M_S                             0x00002000</span>
<span class="cp">#define HDMR_AC_B_L                             0x00004000</span>
<span class="cp">#define HDMR_AC_S_U                             0x00008000</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the host DMA control register.</span>
<span class="cm"> */</span>
<span class="cp">#define HDCR_COUNT_MASK                         0x000003FF</span>
<span class="cp">#define HDCR_DONE                               0x00004000</span>
<span class="cp">#define HDCR_OPT                                0x00008000</span>
<span class="cp">#define HDCR_WBD                                0x00400000</span>
<span class="cp">#define HDCR_WBS                                0x00800000</span>
<span class="cp">#define HDCR_DMS_MASK                           0x07000000</span>
<span class="cp">#define HDCR_DMS_LINEAR                         0x00000000</span>
<span class="cp">#define HDCR_DMS_16_DWORDS                      0x01000000</span>
<span class="cp">#define HDCR_DMS_32_DWORDS                      0x02000000</span>
<span class="cp">#define HDCR_DMS_64_DWORDS                      0x03000000</span>
<span class="cp">#define HDCR_DMS_128_DWORDS                     0x04000000</span>
<span class="cp">#define HDCR_DMS_256_DWORDS                     0x05000000</span>
<span class="cp">#define HDCR_DMS_512_DWORDS                     0x06000000</span>
<span class="cp">#define HDCR_DMS_1024_DWORDS                    0x07000000</span>
<span class="cp">#define HDCR_DH                                 0x08000000</span>
<span class="cp">#define HDCR_SMS_MASK                           0x70000000</span>
<span class="cp">#define HDCR_SMS_LINEAR                         0x00000000</span>
<span class="cp">#define HDCR_SMS_16_DWORDS                      0x10000000</span>
<span class="cp">#define HDCR_SMS_32_DWORDS                      0x20000000</span>
<span class="cp">#define HDCR_SMS_64_DWORDS                      0x30000000</span>
<span class="cp">#define HDCR_SMS_128_DWORDS                     0x40000000</span>
<span class="cp">#define HDCR_SMS_256_DWORDS                     0x50000000</span>
<span class="cp">#define HDCR_SMS_512_DWORDS                     0x60000000</span>
<span class="cp">#define HDCR_SMS_1024_DWORDS                    0x70000000</span>
<span class="cp">#define HDCR_SH                                 0x80000000</span>
<span class="cp">#define HDCR_COUNT_SHIFT                        0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the performance monitor control</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define PFMC_C1SS_MASK                          0x0000001F</span>
<span class="cp">#define PFMC_C1EV                               0x00000020</span>
<span class="cp">#define PFMC_C1RS                               0x00008000</span>
<span class="cp">#define PFMC_C2SS_MASK                          0x001F0000</span>
<span class="cp">#define PFMC_C2EV                               0x00200000</span>
<span class="cp">#define PFMC_C2RS                               0x80000000</span>
<span class="cp">#define PFMC_C1SS_SHIFT                         0</span>
<span class="cp">#define PFMC_C2SS_SHIFT                         16</span>
<span class="cp">#define PFMC_BUS_GRANT                          0</span>
<span class="cp">#define PFMC_GRANT_AFTER_REQ                    1</span>
<span class="cp">#define PFMC_TRANSACTION                        2</span>
<span class="cp">#define PFMC_DWORD_TRANSFER                     3</span>
<span class="cp">#define PFMC_SLAVE_READ                         4</span>
<span class="cp">#define PFMC_SLAVE_WRITE                        5</span>
<span class="cp">#define PFMC_PREEMPTION                         6</span>
<span class="cp">#define PFMC_DISCONNECT_RETRY                   7</span>
<span class="cp">#define PFMC_INTERRUPT                          8</span>
<span class="cp">#define PFMC_BUS_OWNERSHIP                      9</span>
<span class="cp">#define PFMC_TRANSACTION_LAG                    10</span>
<span class="cp">#define PFMC_PCI_CLOCK                          11</span>
<span class="cp">#define PFMC_SERIAL_CLOCK                       12</span>
<span class="cp">#define PFMC_SP_CLOCK                           13</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the performance counter value 1</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define PFCV1_PC1V_MASK                         0xFFFFFFFF</span>
<span class="cp">#define PFCV1_PC1V_SHIFT                        0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the performance counter value 2</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define PFCV2_PC2V_MASK                         0xFFFFFFFF</span>
<span class="cp">#define PFCV2_PC2V_SHIFT                        0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the clock control register 1.</span>
<span class="cm"> */</span>
<span class="cp">#define CLKCR1_OSCS                             0x00000001</span>
<span class="cp">#define CLKCR1_OSCP                             0x00000002</span>
<span class="cp">#define CLKCR1_PLLSS_MASK                       0x0000000C</span>
<span class="cp">#define CLKCR1_PLLSS_SERIAL                     0x00000000</span>
<span class="cp">#define CLKCR1_PLLSS_CRYSTAL                    0x00000004</span>
<span class="cp">#define CLKCR1_PLLSS_PCI                        0x00000008</span>
<span class="cp">#define CLKCR1_PLLSS_RESERVED                   0x0000000C</span>
<span class="cp">#define CLKCR1_PLLP                             0x00000010</span>
<span class="cp">#define CLKCR1_SWCE                             0x00000020</span>
<span class="cp">#define CLKCR1_PLLOS                            0x00000040</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the clock control register 2.</span>
<span class="cm"> */</span>
<span class="cp">#define CLKCR2_PDIVS_MASK                       0x0000000F</span>
<span class="cp">#define CLKCR2_PDIVS_1                          0x00000001</span>
<span class="cp">#define CLKCR2_PDIVS_2                          0x00000002</span>
<span class="cp">#define CLKCR2_PDIVS_4                          0x00000004</span>
<span class="cp">#define CLKCR2_PDIVS_7                          0x00000007</span>
<span class="cp">#define CLKCR2_PDIVS_8                          0x00000008</span>
<span class="cp">#define CLKCR2_PDIVS_16                         0x00000000</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the PLL multiplier register.</span>
<span class="cm"> */</span>
<span class="cp">#define PLLM_MASK                               0x000000FF</span>
<span class="cp">#define PLLM_SHIFT                              0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the PLL capacitor coefficient</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define PLLCC_CDR_MASK                          0x00000007</span>
<span class="cp">#ifndef NO_CS4610</span>
<span class="cp">#define PLLCC_CDR_240_350_MHZ                   0x00000000</span>
<span class="cp">#define PLLCC_CDR_184_265_MHZ                   0x00000001</span>
<span class="cp">#define PLLCC_CDR_144_205_MHZ                   0x00000002</span>
<span class="cp">#define PLLCC_CDR_111_160_MHZ                   0x00000003</span>
<span class="cp">#define PLLCC_CDR_87_123_MHZ                    0x00000004</span>
<span class="cp">#define PLLCC_CDR_67_96_MHZ                     0x00000005</span>
<span class="cp">#define PLLCC_CDR_52_74_MHZ                     0x00000006</span>
<span class="cp">#define PLLCC_CDR_45_58_MHZ                     0x00000007</span>
<span class="cp">#endif</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define PLLCC_CDR_271_398_MHZ                   0x00000000</span>
<span class="cp">#define PLLCC_CDR_227_330_MHZ                   0x00000001</span>
<span class="cp">#define PLLCC_CDR_167_239_MHZ                   0x00000002</span>
<span class="cp">#define PLLCC_CDR_150_215_MHZ                   0x00000003</span>
<span class="cp">#define PLLCC_CDR_107_154_MHZ                   0x00000004</span>
<span class="cp">#define PLLCC_CDR_98_140_MHZ                    0x00000005</span>
<span class="cp">#define PLLCC_CDR_73_104_MHZ                    0x00000006</span>
<span class="cp">#define PLLCC_CDR_63_90_MHZ                     0x00000007</span>
<span class="cp">#endif</span>
<span class="cp">#define PLLCC_LPF_MASK                          0x000000F8</span>
<span class="cp">#ifndef NO_CS4610</span>
<span class="cp">#define PLLCC_LPF_23850_60000_KHZ               0x00000000</span>
<span class="cp">#define PLLCC_LPF_7960_26290_KHZ                0x00000008</span>
<span class="cp">#define PLLCC_LPF_4160_10980_KHZ                0x00000018</span>
<span class="cp">#define PLLCC_LPF_1740_4580_KHZ                 0x00000038</span>
<span class="cp">#define PLLCC_LPF_724_1910_KHZ                  0x00000078</span>
<span class="cp">#define PLLCC_LPF_317_798_KHZ                   0x000000F8</span>
<span class="cp">#endif</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define PLLCC_LPF_25580_64530_KHZ               0x00000000</span>
<span class="cp">#define PLLCC_LPF_14360_37270_KHZ               0x00000008</span>
<span class="cp">#define PLLCC_LPF_6100_16020_KHZ                0x00000018</span>
<span class="cp">#define PLLCC_LPF_2540_6690_KHZ                 0x00000038</span>
<span class="cp">#define PLLCC_LPF_1050_2780_KHZ                 0x00000078</span>
<span class="cp">#define PLLCC_LPF_450_1160_KHZ                  0x000000F8</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the feature reporting register.</span>
<span class="cm"> */</span>
<span class="cp">#define FRR_FAB_MASK                            0x00000003</span>
<span class="cp">#define FRR_MASK_MASK                           0x0000001C</span>
<span class="cp">#ifdef NO_CS4612</span>
<span class="cp">#define FRR_CFOP_MASK                           0x000000E0</span>
<span class="cp">#else</span>
<span class="cp">#define FRR_CFOP_MASK                           0x00000FE0</span>
<span class="cp">#endif</span>
<span class="cp">#define FRR_CFOP_NOT_DVD                        0x00000020</span>
<span class="cp">#define FRR_CFOP_A3D                            0x00000040</span>
<span class="cp">#define FRR_CFOP_128_PIN                        0x00000080</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define FRR_CFOP_CS4280                         0x00000800</span>
<span class="cp">#endif</span>
<span class="cp">#define FRR_FAB_SHIFT                           0</span>
<span class="cp">#define FRR_MASK_SHIFT                          2</span>
<span class="cp">#define FRR_CFOP_SHIFT                          5</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the configuration load 1</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define CFL1_CLOCK_SOURCE_MASK                  0x00000003</span>
<span class="cp">#define CFL1_CLOCK_SOURCE_CS423X                0x00000000</span>
<span class="cp">#define CFL1_CLOCK_SOURCE_AC97                  0x00000001</span>
<span class="cp">#define CFL1_CLOCK_SOURCE_CRYSTAL               0x00000002</span>
<span class="cp">#define CFL1_CLOCK_SOURCE_DUAL_AC97             0x00000003</span>
<span class="cp">#define CFL1_VALID_DATA_MASK                    0x000000FF</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the configuration load 2</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define CFL2_VALID_DATA_MASK                    0x000000FF</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the serial port master control</span>
<span class="cm"> *  register 1.</span>
<span class="cm"> */</span>
<span class="cp">#define SERMC1_MSPE                             0x00000001</span>
<span class="cp">#define SERMC1_PTC_MASK                         0x0000000E</span>
<span class="cp">#define SERMC1_PTC_CS423X                       0x00000000</span>
<span class="cp">#define SERMC1_PTC_AC97                         0x00000002</span>
<span class="cp">#define SERMC1_PTC_DAC                          0x00000004</span>
<span class="cp">#define SERMC1_PLB                              0x00000010</span>
<span class="cp">#define SERMC1_XLB                              0x00000020</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the serial port master control</span>
<span class="cm"> *  register 2.</span>
<span class="cm"> */</span>
<span class="cp">#define SERMC2_LROE                             0x00000001</span>
<span class="cp">#define SERMC2_MCOE                             0x00000002</span>
<span class="cp">#define SERMC2_MCDIV                            0x00000004</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the serial port 1 configuration</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define SERC1_SO1EN                             0x00000001</span>
<span class="cp">#define SERC1_SO1F_MASK                         0x0000000E</span>
<span class="cp">#define SERC1_SO1F_CS423X                       0x00000000</span>
<span class="cp">#define SERC1_SO1F_AC97                         0x00000002</span>
<span class="cp">#define SERC1_SO1F_DAC                          0x00000004</span>
<span class="cp">#define SERC1_SO1F_SPDIF                        0x00000006</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the serial port 2 configuration</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define SERC2_SI1EN                             0x00000001</span>
<span class="cp">#define SERC2_SI1F_MASK                         0x0000000E</span>
<span class="cp">#define SERC2_SI1F_CS423X                       0x00000000</span>
<span class="cp">#define SERC2_SI1F_AC97                         0x00000002</span>
<span class="cp">#define SERC2_SI1F_ADC                          0x00000004</span>
<span class="cp">#define SERC2_SI1F_SPDIF                        0x00000006</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the serial port 3 configuration</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define SERC3_SO2EN                             0x00000001</span>
<span class="cp">#define SERC3_SO2F_MASK                         0x00000006</span>
<span class="cp">#define SERC3_SO2F_DAC                          0x00000000</span>
<span class="cp">#define SERC3_SO2F_SPDIF                        0x00000002</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the serial port 4 configuration</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define SERC4_SO3EN                             0x00000001</span>
<span class="cp">#define SERC4_SO3F_MASK                         0x00000006</span>
<span class="cp">#define SERC4_SO3F_DAC                          0x00000000</span>
<span class="cp">#define SERC4_SO3F_SPDIF                        0x00000002</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the serial port 5 configuration</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define SERC5_SI2EN                             0x00000001</span>
<span class="cp">#define SERC5_SI2F_MASK                         0x00000006</span>
<span class="cp">#define SERC5_SI2F_ADC                          0x00000000</span>
<span class="cp">#define SERC5_SI2F_SPDIF                        0x00000002</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the serial port backdoor sample</span>
<span class="cm"> *  pointer register.</span>
<span class="cm"> */</span>
<span class="cp">#define SERBSP_FSP_MASK                         0x0000000F</span>
<span class="cp">#define SERBSP_FSP_SHIFT                        0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the serial port backdoor status</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define SERBST_RRDY                             0x00000001</span>
<span class="cp">#define SERBST_WBSY                             0x00000002</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the serial port backdoor command</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define SERBCM_RDC                              0x00000001</span>
<span class="cp">#define SERBCM_WRC                              0x00000002</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the serial port backdoor address</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#ifdef NO_CS4612</span>
<span class="cp">#define SERBAD_FAD_MASK                         0x000000FF</span>
<span class="cp">#else</span>
<span class="cp">#define SERBAD_FAD_MASK                         0x000001FF</span>
<span class="cp">#endif</span>
<span class="cp">#define SERBAD_FAD_SHIFT                        0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the serial port backdoor</span>
<span class="cm"> *  configuration register.</span>
<span class="cm"> */</span>
<span class="cp">#define SERBCF_HBP                              0x00000001</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the serial port backdoor write</span>
<span class="cm"> *  port register.</span>
<span class="cm"> */</span>
<span class="cp">#define SERBWP_FWD_MASK                         0x000FFFFF</span>
<span class="cp">#define SERBWP_FWD_SHIFT                        0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the serial port backdoor read</span>
<span class="cm"> *  port register.</span>
<span class="cm"> */</span>
<span class="cp">#define SERBRP_FRD_MASK                         0x000FFFFF</span>
<span class="cp">#define SERBRP_FRD_SHIFT                        0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the async FIFO address register.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define ASER_FADDR_A1_MASK                      0x000001FF</span>
<span class="cp">#define ASER_FADDR_EN1                          0x00008000</span>
<span class="cp">#define ASER_FADDR_A2_MASK                      0x01FF0000</span>
<span class="cp">#define ASER_FADDR_EN2                          0x80000000</span>
<span class="cp">#define ASER_FADDR_A1_SHIFT                     0</span>
<span class="cp">#define ASER_FADDR_A2_SHIFT                     16</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the AC97 control register.</span>
<span class="cm"> */</span>
<span class="cp">#define ACCTL_RSTN                              0x00000001</span>
<span class="cp">#define ACCTL_ESYN                              0x00000002</span>
<span class="cp">#define ACCTL_VFRM                              0x00000004</span>
<span class="cp">#define ACCTL_DCV                               0x00000008</span>
<span class="cp">#define ACCTL_CRW                               0x00000010</span>
<span class="cp">#define ACCTL_ASYN                              0x00000020</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define ACCTL_TC                                0x00000040</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the AC97 status register.</span>
<span class="cm"> */</span>
<span class="cp">#define ACSTS_CRDY                              0x00000001</span>
<span class="cp">#define ACSTS_VSTS                              0x00000002</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define ACSTS_WKUP                              0x00000004</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the AC97 output slot valid</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define ACOSV_SLV3                              0x00000001</span>
<span class="cp">#define ACOSV_SLV4                              0x00000002</span>
<span class="cp">#define ACOSV_SLV5                              0x00000004</span>
<span class="cp">#define ACOSV_SLV6                              0x00000008</span>
<span class="cp">#define ACOSV_SLV7                              0x00000010</span>
<span class="cp">#define ACOSV_SLV8                              0x00000020</span>
<span class="cp">#define ACOSV_SLV9                              0x00000040</span>
<span class="cp">#define ACOSV_SLV10                             0x00000080</span>
<span class="cp">#define ACOSV_SLV11                             0x00000100</span>
<span class="cp">#define ACOSV_SLV12                             0x00000200</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the AC97 command address</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define ACCAD_CI_MASK                           0x0000007F</span>
<span class="cp">#define ACCAD_CI_SHIFT                          0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the AC97 command data register.</span>
<span class="cm"> */</span>
<span class="cp">#define ACCDA_CD_MASK                           0x0000FFFF</span>
<span class="cp">#define ACCDA_CD_SHIFT                          0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the AC97 input slot valid</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define ACISV_ISV3                              0x00000001</span>
<span class="cp">#define ACISV_ISV4                              0x00000002</span>
<span class="cp">#define ACISV_ISV5                              0x00000004</span>
<span class="cp">#define ACISV_ISV6                              0x00000008</span>
<span class="cp">#define ACISV_ISV7                              0x00000010</span>
<span class="cp">#define ACISV_ISV8                              0x00000020</span>
<span class="cp">#define ACISV_ISV9                              0x00000040</span>
<span class="cp">#define ACISV_ISV10                             0x00000080</span>
<span class="cp">#define ACISV_ISV11                             0x00000100</span>
<span class="cp">#define ACISV_ISV12                             0x00000200</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the AC97 status address</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define ACSAD_SI_MASK                           0x0000007F</span>
<span class="cp">#define ACSAD_SI_SHIFT                          0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the AC97 status data register.</span>
<span class="cm"> */</span>
<span class="cp">#define ACSDA_SD_MASK                           0x0000FFFF</span>
<span class="cp">#define ACSDA_SD_SHIFT                          0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the joystick poll/trigger</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define JSPT_CAX                                0x00000001</span>
<span class="cp">#define JSPT_CAY                                0x00000002</span>
<span class="cp">#define JSPT_CBX                                0x00000004</span>
<span class="cp">#define JSPT_CBY                                0x00000008</span>
<span class="cp">#define JSPT_BA1                                0x00000010</span>
<span class="cp">#define JSPT_BA2                                0x00000020</span>
<span class="cp">#define JSPT_BB1                                0x00000040</span>
<span class="cp">#define JSPT_BB2                                0x00000080</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the joystick control register.</span>
<span class="cm"> */</span>
<span class="cp">#define JSCTL_SP_MASK                           0x00000003</span>
<span class="cp">#define JSCTL_SP_SLOW                           0x00000000</span>
<span class="cp">#define JSCTL_SP_MEDIUM_SLOW                    0x00000001</span>
<span class="cp">#define JSCTL_SP_MEDIUM_FAST                    0x00000002</span>
<span class="cp">#define JSCTL_SP_FAST                           0x00000003</span>
<span class="cp">#define JSCTL_ARE                               0x00000004</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the joystick coordinate pair 1</span>
<span class="cm"> *  readback register.</span>
<span class="cm"> */</span>
<span class="cp">#define JSC1_Y1V_MASK                           0x0000FFFF</span>
<span class="cp">#define JSC1_X1V_MASK                           0xFFFF0000</span>
<span class="cp">#define JSC1_Y1V_SHIFT                          0</span>
<span class="cp">#define JSC1_X1V_SHIFT                          16</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the joystick coordinate pair 2</span>
<span class="cm"> *  readback register.</span>
<span class="cm"> */</span>
<span class="cp">#define JSC2_Y2V_MASK                           0x0000FFFF</span>
<span class="cp">#define JSC2_X2V_MASK                           0xFFFF0000</span>
<span class="cp">#define JSC2_Y2V_SHIFT                          0</span>
<span class="cp">#define JSC2_X2V_SHIFT                          16</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the MIDI control register.</span>
<span class="cm"> */</span>
<span class="cp">#define MIDCR_TXE                               0x00000001	</span><span class="cm">/* Enable transmitting. */</span><span class="cp"></span>
<span class="cp">#define MIDCR_RXE                               0x00000002	</span><span class="cm">/* Enable receiving. */</span><span class="cp"></span>
<span class="cp">#define MIDCR_RIE                               0x00000004	</span><span class="cm">/* Interrupt upon tx ready. */</span><span class="cp"></span>
<span class="cp">#define MIDCR_TIE                               0x00000008	</span><span class="cm">/* Interrupt upon rx ready. */</span><span class="cp"></span>
<span class="cp">#define MIDCR_MLB                               0x00000010	</span><span class="cm">/* Enable midi loopback. */</span><span class="cp"></span>
<span class="cp">#define MIDCR_MRST                              0x00000020	</span><span class="cm">/* Reset interface. */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the MIDI status register.</span>
<span class="cm"> */</span>
<span class="cp">#define MIDSR_TBF                               0x00000001	</span><span class="cm">/* Tx FIFO is full. */</span><span class="cp"></span>
<span class="cp">#define MIDSR_RBE                               0x00000002	</span><span class="cm">/* Rx FIFO is empty. */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the MIDI write port register.</span>
<span class="cm"> */</span>
<span class="cp">#define MIDWP_MWD_MASK                          0x000000FF</span>
<span class="cp">#define MIDWP_MWD_SHIFT                         0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the MIDI read port register.</span>
<span class="cm"> */</span>
<span class="cp">#define MIDRP_MRD_MASK                          0x000000FF</span>
<span class="cp">#define MIDRP_MRD_SHIFT                         0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the joystick GPIO register.</span>
<span class="cm"> */</span>
<span class="cp">#define JSIO_DAX                                0x00000001</span>
<span class="cp">#define JSIO_DAY                                0x00000002</span>
<span class="cp">#define JSIO_DBX                                0x00000004</span>
<span class="cp">#define JSIO_DBY                                0x00000008</span>
<span class="cp">#define JSIO_AXOE                               0x00000010</span>
<span class="cp">#define JSIO_AYOE                               0x00000020</span>
<span class="cp">#define JSIO_BXOE                               0x00000040</span>
<span class="cp">#define JSIO_BYOE                               0x00000080</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the master async/sync serial</span>
<span class="cm"> *  port enable register.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define ASER_MASTER_ME                          0x00000001</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the configuration interface</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define CFGI_CLK                                0x00000001</span>
<span class="cp">#define CFGI_DOUT                               0x00000002</span>
<span class="cp">#define CFGI_DIN_EEN                            0x00000004</span>
<span class="cp">#define CFGI_EELD                               0x00000008</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the subsystem ID and vendor ID</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define SSVID_VID_MASK                          0x0000FFFF</span>
<span class="cp">#define SSVID_SID_MASK                          0xFFFF0000</span>
<span class="cp">#define SSVID_VID_SHIFT                         0</span>
<span class="cp">#define SSVID_SID_SHIFT                         16</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the GPIO pin interface register.</span>
<span class="cm"> */</span>
<span class="cp">#define GPIOR_VOLDN                             0x00000001</span>
<span class="cp">#define GPIOR_VOLUP                             0x00000002</span>
<span class="cp">#define GPIOR_SI2D                              0x00000004</span>
<span class="cp">#define GPIOR_SI2OE                             0x00000008</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the extended GPIO pin direction</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define EGPIODR_GPOE0                           0x00000001</span>
<span class="cp">#define EGPIODR_GPOE1                           0x00000002</span>
<span class="cp">#define EGPIODR_GPOE2                           0x00000004</span>
<span class="cp">#define EGPIODR_GPOE3                           0x00000008</span>
<span class="cp">#define EGPIODR_GPOE4                           0x00000010</span>
<span class="cp">#define EGPIODR_GPOE5                           0x00000020</span>
<span class="cp">#define EGPIODR_GPOE6                           0x00000040</span>
<span class="cp">#define EGPIODR_GPOE7                           0x00000080</span>
<span class="cp">#define EGPIODR_GPOE8                           0x00000100</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the extended GPIO pin polarity/</span>
<span class="cm"> *  type register.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define EGPIOPTR_GPPT0                          0x00000001</span>
<span class="cp">#define EGPIOPTR_GPPT1                          0x00000002</span>
<span class="cp">#define EGPIOPTR_GPPT2                          0x00000004</span>
<span class="cp">#define EGPIOPTR_GPPT3                          0x00000008</span>
<span class="cp">#define EGPIOPTR_GPPT4                          0x00000010</span>
<span class="cp">#define EGPIOPTR_GPPT5                          0x00000020</span>
<span class="cp">#define EGPIOPTR_GPPT6                          0x00000040</span>
<span class="cp">#define EGPIOPTR_GPPT7                          0x00000080</span>
<span class="cp">#define EGPIOPTR_GPPT8                          0x00000100</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the extended GPIO pin sticky</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define EGPIOTR_GPS0                            0x00000001</span>
<span class="cp">#define EGPIOTR_GPS1                            0x00000002</span>
<span class="cp">#define EGPIOTR_GPS2                            0x00000004</span>
<span class="cp">#define EGPIOTR_GPS3                            0x00000008</span>
<span class="cp">#define EGPIOTR_GPS4                            0x00000010</span>
<span class="cp">#define EGPIOTR_GPS5                            0x00000020</span>
<span class="cp">#define EGPIOTR_GPS6                            0x00000040</span>
<span class="cp">#define EGPIOTR_GPS7                            0x00000080</span>
<span class="cp">#define EGPIOTR_GPS8                            0x00000100</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the extended GPIO ping wakeup</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define EGPIOWR_GPW0                            0x00000001</span>
<span class="cp">#define EGPIOWR_GPW1                            0x00000002</span>
<span class="cp">#define EGPIOWR_GPW2                            0x00000004</span>
<span class="cp">#define EGPIOWR_GPW3                            0x00000008</span>
<span class="cp">#define EGPIOWR_GPW4                            0x00000010</span>
<span class="cp">#define EGPIOWR_GPW5                            0x00000020</span>
<span class="cp">#define EGPIOWR_GPW6                            0x00000040</span>
<span class="cp">#define EGPIOWR_GPW7                            0x00000080</span>
<span class="cp">#define EGPIOWR_GPW8                            0x00000100</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the extended GPIO pin status</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define EGPIOSR_GPS0                            0x00000001</span>
<span class="cp">#define EGPIOSR_GPS1                            0x00000002</span>
<span class="cp">#define EGPIOSR_GPS2                            0x00000004</span>
<span class="cp">#define EGPIOSR_GPS3                            0x00000008</span>
<span class="cp">#define EGPIOSR_GPS4                            0x00000010</span>
<span class="cp">#define EGPIOSR_GPS5                            0x00000020</span>
<span class="cp">#define EGPIOSR_GPS6                            0x00000040</span>
<span class="cp">#define EGPIOSR_GPS7                            0x00000080</span>
<span class="cp">#define EGPIOSR_GPS8                            0x00000100</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the serial port 6 configuration</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define SERC6_ASDO2EN                           0x00000001</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the serial port 7 configuration</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define SERC7_ASDI2EN                           0x00000001</span>
<span class="cp">#define SERC7_POSILB                            0x00000002</span>
<span class="cp">#define SERC7_SIPOLB                            0x00000004</span>
<span class="cp">#define SERC7_SOSILB                            0x00000008</span>
<span class="cp">#define SERC7_SISOLB                            0x00000010</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the serial port AC link</span>
<span class="cm"> *  configuration register.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define SERACC_CHIP_TYPE_MASK                  0x00000001</span>
<span class="cp">#define SERACC_CHIP_TYPE_1_03                  0x00000000</span>
<span class="cp">#define SERACC_CHIP_TYPE_2_0                   0x00000001</span>
<span class="cp">#define SERACC_TWO_CODECS                      0x00000002</span>
<span class="cp">#define SERACC_MDM                             0x00000004</span>
<span class="cp">#define SERACC_HSP                             0x00000008</span>
<span class="cp">#define SERACC_ODT                             0x00000010 </span><span class="cm">/* only CS4630 */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the AC97 control register 2.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define ACCTL2_RSTN                             0x00000001</span>
<span class="cp">#define ACCTL2_ESYN                             0x00000002</span>
<span class="cp">#define ACCTL2_VFRM                             0x00000004</span>
<span class="cp">#define ACCTL2_DCV                              0x00000008</span>
<span class="cp">#define ACCTL2_CRW                              0x00000010</span>
<span class="cp">#define ACCTL2_ASYN                             0x00000020</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the AC97 status register 2.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define ACSTS2_CRDY                             0x00000001</span>
<span class="cp">#define ACSTS2_VSTS                             0x00000002</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the AC97 output slot valid</span>
<span class="cm"> *  register 2.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define ACOSV2_SLV3                             0x00000001</span>
<span class="cp">#define ACOSV2_SLV4                             0x00000002</span>
<span class="cp">#define ACOSV2_SLV5                             0x00000004</span>
<span class="cp">#define ACOSV2_SLV6                             0x00000008</span>
<span class="cp">#define ACOSV2_SLV7                             0x00000010</span>
<span class="cp">#define ACOSV2_SLV8                             0x00000020</span>
<span class="cp">#define ACOSV2_SLV9                             0x00000040</span>
<span class="cp">#define ACOSV2_SLV10                            0x00000080</span>
<span class="cp">#define ACOSV2_SLV11                            0x00000100</span>
<span class="cp">#define ACOSV2_SLV12                            0x00000200</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the AC97 command address</span>
<span class="cm"> *  register 2.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define ACCAD2_CI_MASK                          0x0000007F</span>
<span class="cp">#define ACCAD2_CI_SHIFT                         0</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the AC97 command data register</span>
<span class="cm"> *  2.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define ACCDA2_CD_MASK                          0x0000FFFF</span>
<span class="cp">#define ACCDA2_CD_SHIFT                         0  </span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the AC97 input slot valid</span>
<span class="cm"> *  register 2.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define ACISV2_ISV3                             0x00000001</span>
<span class="cp">#define ACISV2_ISV4                             0x00000002</span>
<span class="cp">#define ACISV2_ISV5                             0x00000004</span>
<span class="cp">#define ACISV2_ISV6                             0x00000008</span>
<span class="cp">#define ACISV2_ISV7                             0x00000010</span>
<span class="cp">#define ACISV2_ISV8                             0x00000020</span>
<span class="cp">#define ACISV2_ISV9                             0x00000040</span>
<span class="cp">#define ACISV2_ISV10                            0x00000080</span>
<span class="cp">#define ACISV2_ISV11                            0x00000100</span>
<span class="cp">#define ACISV2_ISV12                            0x00000200</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the AC97 status address</span>
<span class="cm"> *  register 2.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define ACSAD2_SI_MASK                          0x0000007F</span>
<span class="cp">#define ACSAD2_SI_SHIFT                         0</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the AC97 status data register 2.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define ACSDA2_SD_MASK                          0x0000FFFF</span>
<span class="cp">#define ACSDA2_SD_SHIFT                         0</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the I/O trap address and control</span>
<span class="cm"> *  registers (all 12).</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define IOTAC_SA_MASK                           0x0000FFFF</span>
<span class="cp">#define IOTAC_MSK_MASK                          0x000F0000</span>
<span class="cp">#define IOTAC_IODC_MASK                         0x06000000</span>
<span class="cp">#define IOTAC_IODC_16_BIT                       0x00000000</span>
<span class="cp">#define IOTAC_IODC_10_BIT                       0x02000000</span>
<span class="cp">#define IOTAC_IODC_12_BIT                       0x04000000</span>
<span class="cp">#define IOTAC_WSPI                              0x08000000</span>
<span class="cp">#define IOTAC_RSPI                              0x10000000</span>
<span class="cp">#define IOTAC_WSE                               0x20000000</span>
<span class="cp">#define IOTAC_WE                                0x40000000</span>
<span class="cp">#define IOTAC_RE                                0x80000000</span>
<span class="cp">#define IOTAC_SA_SHIFT                          0</span>
<span class="cp">#define IOTAC_MSK_SHIFT                         16</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the I/O trap fast read registers</span>
<span class="cm"> *  (all 8).</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define IOTFR_D_MASK                            0x0000FFFF</span>
<span class="cp">#define IOTFR_A_MASK                            0x000F0000</span>
<span class="cp">#define IOTFR_R_MASK                            0x0F000000</span>
<span class="cp">#define IOTFR_ALL                               0x40000000</span>
<span class="cp">#define IOTFR_VL                                0x80000000</span>
<span class="cp">#define IOTFR_D_SHIFT                           0</span>
<span class="cp">#define IOTFR_A_SHIFT                           16</span>
<span class="cp">#define IOTFR_R_SHIFT                           24</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the I/O trap FIFO register.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define IOTFIFO_BA_MASK                         0x00003FFF</span>
<span class="cp">#define IOTFIFO_S_MASK                          0x00FF0000</span>
<span class="cp">#define IOTFIFO_OF                              0x40000000</span>
<span class="cp">#define IOTFIFO_SPIOF                           0x80000000</span>
<span class="cp">#define IOTFIFO_BA_SHIFT                        0</span>
<span class="cp">#define IOTFIFO_S_SHIFT                         16</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the I/O trap retry read data</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define IOTRRD_D_MASK                           0x0000FFFF</span>
<span class="cp">#define IOTRRD_RDV                              0x80000000</span>
<span class="cp">#define IOTRRD_D_SHIFT                          0</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the I/O trap FIFO pointer</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define IOTFP_CA_MASK                           0x00003FFF</span>
<span class="cp">#define IOTFP_PA_MASK                           0x3FFF0000</span>
<span class="cp">#define IOTFP_CA_SHIFT                          0</span>
<span class="cp">#define IOTFP_PA_SHIFT                          16</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the I/O trap control register.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define IOTCR_ITD                               0x00000001</span>
<span class="cp">#define IOTCR_HRV                               0x00000002</span>
<span class="cp">#define IOTCR_SRV                               0x00000004</span>
<span class="cp">#define IOTCR_DTI                               0x00000008</span>
<span class="cp">#define IOTCR_DFI                               0x00000010</span>
<span class="cp">#define IOTCR_DDP                               0x00000020</span>
<span class="cp">#define IOTCR_JTE                               0x00000040</span>
<span class="cp">#define IOTCR_PPE                               0x00000080</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the direct PCI data register.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define DPCID_D_MASK                            0xFFFFFFFF</span>
<span class="cp">#define DPCID_D_SHIFT                           0</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the direct PCI address register.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define DPCIA_A_MASK                            0xFFFFFFFF</span>
<span class="cp">#define DPCIA_A_SHIFT                           0</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the direct PCI command register.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define DPCIC_C_MASK                            0x0000000F</span>
<span class="cp">#define DPCIC_C_IOREAD                          0x00000002</span>
<span class="cp">#define DPCIC_C_IOWRITE                         0x00000003</span>
<span class="cp">#define DPCIC_BE_MASK                           0x000000F0</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the PC/PCI request register.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define PCPCIR_RDC_MASK                         0x00000007</span>
<span class="cp">#define PCPCIR_C_MASK                           0x00007000</span>
<span class="cp">#define PCPCIR_REQ                              0x00008000</span>
<span class="cp">#define PCPCIR_RDC_SHIFT                        0</span>
<span class="cp">#define PCPCIR_C_SHIFT                          12</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the PC/PCI grant register.</span>
<span class="cm"> */</span> 
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define PCPCIG_GDC_MASK                         0x00000007</span>
<span class="cp">#define PCPCIG_VL                               0x00008000</span>
<span class="cp">#define PCPCIG_GDC_SHIFT                        0</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the PC/PCI master enable</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define PCPCIEN_EN                              0x00000001</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the extended PCI power</span>
<span class="cm"> *  management control register.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define EPCIPMC_GWU                             0x00000001</span>
<span class="cp">#define EPCIPMC_FSPC                            0x00000002</span>
<span class="cp">#endif </span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the SP control register.</span>
<span class="cm"> */</span>
<span class="cp">#define SPCR_RUN                                0x00000001</span>
<span class="cp">#define SPCR_STPFR                              0x00000002</span>
<span class="cp">#define SPCR_RUNFR                              0x00000004</span>
<span class="cp">#define SPCR_TICK                               0x00000008</span>
<span class="cp">#define SPCR_DRQEN                              0x00000020</span>
<span class="cp">#define SPCR_RSTSP                              0x00000040</span>
<span class="cp">#define SPCR_OREN                               0x00000080</span>
<span class="cp">#ifndef NO_CS4612</span>
<span class="cp">#define SPCR_PCIINT                             0x00000100</span>
<span class="cp">#define SPCR_OINTD                              0x00000200</span>
<span class="cp">#define SPCR_CRE                                0x00008000</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the debug index register.</span>
<span class="cm"> */</span>
<span class="cp">#define DREG_REGID_MASK                         0x0000007F</span>
<span class="cp">#define DREG_DEBUG                              0x00000080</span>
<span class="cp">#define DREG_RGBK_MASK                          0x00000700</span>
<span class="cp">#define DREG_TRAP                               0x00000800</span>
<span class="cp">#if !defined(NO_CS4612)</span>
<span class="cp">#if !defined(NO_CS4615)</span>
<span class="cp">#define DREG_TRAPX                              0x00001000</span>
<span class="cp">#endif</span>
<span class="cp">#endif</span>
<span class="cp">#define DREG_REGID_SHIFT                        0</span>
<span class="cp">#define DREG_RGBK_SHIFT                         8</span>
<span class="cp">#define DREG_RGBK_REGID_MASK                    0x0000077F</span>
<span class="cp">#define DREG_REGID_R0                           0x00000010</span>
<span class="cp">#define DREG_REGID_R1                           0x00000011</span>
<span class="cp">#define DREG_REGID_R2                           0x00000012</span>
<span class="cp">#define DREG_REGID_R3                           0x00000013</span>
<span class="cp">#define DREG_REGID_R4                           0x00000014</span>
<span class="cp">#define DREG_REGID_R5                           0x00000015</span>
<span class="cp">#define DREG_REGID_R6                           0x00000016</span>
<span class="cp">#define DREG_REGID_R7                           0x00000017</span>
<span class="cp">#define DREG_REGID_R8                           0x00000018</span>
<span class="cp">#define DREG_REGID_R9                           0x00000019</span>
<span class="cp">#define DREG_REGID_RA                           0x0000001A</span>
<span class="cp">#define DREG_REGID_RB                           0x0000001B</span>
<span class="cp">#define DREG_REGID_RC                           0x0000001C</span>
<span class="cp">#define DREG_REGID_RD                           0x0000001D</span>
<span class="cp">#define DREG_REGID_RE                           0x0000001E</span>
<span class="cp">#define DREG_REGID_RF                           0x0000001F</span>
<span class="cp">#define DREG_REGID_RA_BUS_LOW                   0x00000020</span>
<span class="cp">#define DREG_REGID_RA_BUS_HIGH                  0x00000038</span>
<span class="cp">#define DREG_REGID_YBUS_LOW                     0x00000050</span>
<span class="cp">#define DREG_REGID_YBUS_HIGH                    0x00000058</span>
<span class="cp">#define DREG_REGID_TRAP_0                       0x00000100</span>
<span class="cp">#define DREG_REGID_TRAP_1                       0x00000101</span>
<span class="cp">#define DREG_REGID_TRAP_2                       0x00000102</span>
<span class="cp">#define DREG_REGID_TRAP_3                       0x00000103</span>
<span class="cp">#define DREG_REGID_TRAP_4                       0x00000104</span>
<span class="cp">#define DREG_REGID_TRAP_5                       0x00000105</span>
<span class="cp">#define DREG_REGID_TRAP_6                       0x00000106</span>
<span class="cp">#define DREG_REGID_TRAP_7                       0x00000107</span>
<span class="cp">#define DREG_REGID_INDIRECT_ADDRESS             0x0000010E</span>
<span class="cp">#define DREG_REGID_TOP_OF_STACK                 0x0000010F</span>
<span class="cp">#if !defined(NO_CS4612)</span>
<span class="cp">#if !defined(NO_CS4615)</span>
<span class="cp">#define DREG_REGID_TRAP_8                       0x00000110</span>
<span class="cp">#define DREG_REGID_TRAP_9                       0x00000111</span>
<span class="cp">#define DREG_REGID_TRAP_10                      0x00000112</span>
<span class="cp">#define DREG_REGID_TRAP_11                      0x00000113</span>
<span class="cp">#define DREG_REGID_TRAP_12                      0x00000114</span>
<span class="cp">#define DREG_REGID_TRAP_13                      0x00000115</span>
<span class="cp">#define DREG_REGID_TRAP_14                      0x00000116</span>
<span class="cp">#define DREG_REGID_TRAP_15                      0x00000117</span>
<span class="cp">#define DREG_REGID_TRAP_16                      0x00000118</span>
<span class="cp">#define DREG_REGID_TRAP_17                      0x00000119</span>
<span class="cp">#define DREG_REGID_TRAP_18                      0x0000011A</span>
<span class="cp">#define DREG_REGID_TRAP_19                      0x0000011B</span>
<span class="cp">#define DREG_REGID_TRAP_20                      0x0000011C</span>
<span class="cp">#define DREG_REGID_TRAP_21                      0x0000011D</span>
<span class="cp">#define DREG_REGID_TRAP_22                      0x0000011E</span>
<span class="cp">#define DREG_REGID_TRAP_23                      0x0000011F</span>
<span class="cp">#endif</span>
<span class="cp">#endif</span>
<span class="cp">#define DREG_REGID_RSA0_LOW                     0x00000200</span>
<span class="cp">#define DREG_REGID_RSA0_HIGH                    0x00000201</span>
<span class="cp">#define DREG_REGID_RSA1_LOW                     0x00000202</span>
<span class="cp">#define DREG_REGID_RSA1_HIGH                    0x00000203</span>
<span class="cp">#define DREG_REGID_RSA2                         0x00000204</span>
<span class="cp">#define DREG_REGID_RSA3                         0x00000205</span>
<span class="cp">#define DREG_REGID_RSI0_LOW                     0x00000206</span>
<span class="cp">#define DREG_REGID_RSI0_HIGH                    0x00000207</span>
<span class="cp">#define DREG_REGID_RSI1                         0x00000208</span>
<span class="cp">#define DREG_REGID_RSI2                         0x00000209</span>
<span class="cp">#define DREG_REGID_SAGUSTATUS                   0x0000020A</span>
<span class="cp">#define DREG_REGID_RSCONFIG01_LOW               0x0000020B</span>
<span class="cp">#define DREG_REGID_RSCONFIG01_HIGH              0x0000020C</span>
<span class="cp">#define DREG_REGID_RSCONFIG23_LOW               0x0000020D</span>
<span class="cp">#define DREG_REGID_RSCONFIG23_HIGH              0x0000020E</span>
<span class="cp">#define DREG_REGID_RSDMA01E                     0x0000020F</span>
<span class="cp">#define DREG_REGID_RSDMA23E                     0x00000210</span>
<span class="cp">#define DREG_REGID_RSD0_LOW                     0x00000211</span>
<span class="cp">#define DREG_REGID_RSD0_HIGH                    0x00000212</span>
<span class="cp">#define DREG_REGID_RSD1_LOW                     0x00000213</span>
<span class="cp">#define DREG_REGID_RSD1_HIGH                    0x00000214</span>
<span class="cp">#define DREG_REGID_RSD2_LOW                     0x00000215</span>
<span class="cp">#define DREG_REGID_RSD2_HIGH                    0x00000216</span>
<span class="cp">#define DREG_REGID_RSD3_LOW                     0x00000217</span>
<span class="cp">#define DREG_REGID_RSD3_HIGH                    0x00000218</span>
<span class="cp">#define DREG_REGID_SRAR_HIGH                    0x0000021A</span>
<span class="cp">#define DREG_REGID_SRAR_LOW                     0x0000021B</span>
<span class="cp">#define DREG_REGID_DMA_STATE                    0x0000021C</span>
<span class="cp">#define DREG_REGID_CURRENT_DMA_STREAM           0x0000021D</span>
<span class="cp">#define DREG_REGID_NEXT_DMA_STREAM              0x0000021E</span>
<span class="cp">#define DREG_REGID_CPU_STATUS                   0x00000300</span>
<span class="cp">#define DREG_REGID_MAC_MODE                     0x00000301</span>
<span class="cp">#define DREG_REGID_STACK_AND_REPEAT             0x00000302</span>
<span class="cp">#define DREG_REGID_INDEX0                       0x00000304</span>
<span class="cp">#define DREG_REGID_INDEX1                       0x00000305</span>
<span class="cp">#define DREG_REGID_DMA_STATE_0_3                0x00000400</span>
<span class="cp">#define DREG_REGID_DMA_STATE_4_7                0x00000404</span>
<span class="cp">#define DREG_REGID_DMA_STATE_8_11               0x00000408</span>
<span class="cp">#define DREG_REGID_DMA_STATE_12_15              0x0000040C</span>
<span class="cp">#define DREG_REGID_DMA_STATE_16_19              0x00000410</span>
<span class="cp">#define DREG_REGID_DMA_STATE_20_23              0x00000414</span>
<span class="cp">#define DREG_REGID_DMA_STATE_24_27              0x00000418</span>
<span class="cp">#define DREG_REGID_DMA_STATE_28_31              0x0000041C</span>
<span class="cp">#define DREG_REGID_DMA_STATE_32_35              0x00000420</span>
<span class="cp">#define DREG_REGID_DMA_STATE_36_39              0x00000424</span>
<span class="cp">#define DREG_REGID_DMA_STATE_40_43              0x00000428</span>
<span class="cp">#define DREG_REGID_DMA_STATE_44_47              0x0000042C</span>
<span class="cp">#define DREG_REGID_DMA_STATE_48_51              0x00000430</span>
<span class="cp">#define DREG_REGID_DMA_STATE_52_55              0x00000434</span>
<span class="cp">#define DREG_REGID_DMA_STATE_56_59              0x00000438</span>
<span class="cp">#define DREG_REGID_DMA_STATE_60_63              0x0000043C</span>
<span class="cp">#define DREG_REGID_DMA_STATE_64_67              0x00000440</span>
<span class="cp">#define DREG_REGID_DMA_STATE_68_71              0x00000444</span>
<span class="cp">#define DREG_REGID_DMA_STATE_72_75              0x00000448</span>
<span class="cp">#define DREG_REGID_DMA_STATE_76_79              0x0000044C</span>
<span class="cp">#define DREG_REGID_DMA_STATE_80_83              0x00000450</span>
<span class="cp">#define DREG_REGID_DMA_STATE_84_87              0x00000454</span>
<span class="cp">#define DREG_REGID_DMA_STATE_88_91              0x00000458</span>
<span class="cp">#define DREG_REGID_DMA_STATE_92_95              0x0000045C</span>
<span class="cp">#define DREG_REGID_TRAP_SELECT                  0x00000500</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_0                 0x00000500</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_1                 0x00000501</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_2                 0x00000502</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_3                 0x00000503</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_4                 0x00000504</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_5                 0x00000505</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_6                 0x00000506</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_7                 0x00000507</span>
<span class="cp">#if !defined(NO_CS4612)</span>
<span class="cp">#if !defined(NO_CS4615)</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_8                 0x00000510</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_9                 0x00000511</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_10                0x00000512</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_11                0x00000513</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_12                0x00000514</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_13                0x00000515</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_14                0x00000516</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_15                0x00000517</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_16                0x00000518</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_17                0x00000519</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_18                0x0000051A</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_19                0x0000051B</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_20                0x0000051C</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_21                0x0000051D</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_22                0x0000051E</span>
<span class="cp">#define DREG_REGID_TRAP_WRITE_23                0x0000051F</span>
<span class="cp">#endif</span>
<span class="cp">#endif</span>
<span class="cp">#define DREG_REGID_MAC0_ACC0_LOW                0x00000600</span>
<span class="cp">#define DREG_REGID_MAC0_ACC1_LOW                0x00000601</span>
<span class="cp">#define DREG_REGID_MAC0_ACC2_LOW                0x00000602</span>
<span class="cp">#define DREG_REGID_MAC0_ACC3_LOW                0x00000603</span>
<span class="cp">#define DREG_REGID_MAC1_ACC0_LOW                0x00000604</span>
<span class="cp">#define DREG_REGID_MAC1_ACC1_LOW                0x00000605</span>
<span class="cp">#define DREG_REGID_MAC1_ACC2_LOW                0x00000606</span>
<span class="cp">#define DREG_REGID_MAC1_ACC3_LOW                0x00000607</span>
<span class="cp">#define DREG_REGID_MAC0_ACC0_MID                0x00000608</span>
<span class="cp">#define DREG_REGID_MAC0_ACC1_MID                0x00000609</span>
<span class="cp">#define DREG_REGID_MAC0_ACC2_MID                0x0000060A</span>
<span class="cp">#define DREG_REGID_MAC0_ACC3_MID                0x0000060B</span>
<span class="cp">#define DREG_REGID_MAC1_ACC0_MID                0x0000060C</span>
<span class="cp">#define DREG_REGID_MAC1_ACC1_MID                0x0000060D</span>
<span class="cp">#define DREG_REGID_MAC1_ACC2_MID                0x0000060E</span>
<span class="cp">#define DREG_REGID_MAC1_ACC3_MID                0x0000060F</span>
<span class="cp">#define DREG_REGID_MAC0_ACC0_HIGH               0x00000610</span>
<span class="cp">#define DREG_REGID_MAC0_ACC1_HIGH               0x00000611</span>
<span class="cp">#define DREG_REGID_MAC0_ACC2_HIGH               0x00000612</span>
<span class="cp">#define DREG_REGID_MAC0_ACC3_HIGH               0x00000613</span>
<span class="cp">#define DREG_REGID_MAC1_ACC0_HIGH               0x00000614</span>
<span class="cp">#define DREG_REGID_MAC1_ACC1_HIGH               0x00000615</span>
<span class="cp">#define DREG_REGID_MAC1_ACC2_HIGH               0x00000616</span>
<span class="cp">#define DREG_REGID_MAC1_ACC3_HIGH               0x00000617</span>
<span class="cp">#define DREG_REGID_RSHOUT_LOW                   0x00000620</span>
<span class="cp">#define DREG_REGID_RSHOUT_MID                   0x00000628</span>
<span class="cp">#define DREG_REGID_RSHOUT_HIGH                  0x00000630</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the DMA stream requestor write</span>
<span class="cm"> */</span>
<span class="cp">#define DSRWP_DSR_MASK                          0x0000000F</span>
<span class="cp">#define DSRWP_DSR_BG_RQ                         0x00000001</span>
<span class="cp">#define DSRWP_DSR_PRIORITY_MASK                 0x00000006</span>
<span class="cp">#define DSRWP_DSR_PRIORITY_0                    0x00000000</span>
<span class="cp">#define DSRWP_DSR_PRIORITY_1                    0x00000002</span>
<span class="cp">#define DSRWP_DSR_PRIORITY_2                    0x00000004</span>
<span class="cp">#define DSRWP_DSR_PRIORITY_3                    0x00000006</span>
<span class="cp">#define DSRWP_DSR_RQ_PENDING                    0x00000008</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the trap write port register.</span>
<span class="cm"> */</span>
<span class="cp">#define TWPR_TW_MASK                            0x0000FFFF</span>
<span class="cp">#define TWPR_TW_SHIFT                           0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the stack pointer write</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define SPWR_STKP_MASK                          0x0000000F</span>
<span class="cp">#define SPWR_STKP_SHIFT                         0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the SP interrupt register.</span>
<span class="cm"> */</span>
<span class="cp">#define SPIR_FRI                                0x00000001</span>
<span class="cp">#define SPIR_DOI                                0x00000002</span>
<span class="cp">#define SPIR_GPI2                               0x00000004</span>
<span class="cp">#define SPIR_GPI3                               0x00000008</span>
<span class="cp">#define SPIR_IP0                                0x00000010</span>
<span class="cp">#define SPIR_IP1                                0x00000020</span>
<span class="cp">#define SPIR_IP2                                0x00000040</span>
<span class="cp">#define SPIR_IP3                                0x00000080</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the functional group 1 register.</span>
<span class="cm"> */</span>
<span class="cp">#define FGR1_F1S_MASK                           0x0000FFFF</span>
<span class="cp">#define FGR1_F1S_SHIFT                          0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the SP clock status register.</span>
<span class="cm"> */</span>
<span class="cp">#define SPCS_FRI                                0x00000001</span>
<span class="cp">#define SPCS_DOI                                0x00000002</span>
<span class="cp">#define SPCS_GPI2                               0x00000004</span>
<span class="cp">#define SPCS_GPI3                               0x00000008</span>
<span class="cp">#define SPCS_IP0                                0x00000010</span>
<span class="cp">#define SPCS_IP1                                0x00000020</span>
<span class="cp">#define SPCS_IP2                                0x00000040</span>
<span class="cp">#define SPCS_IP3                                0x00000080</span>
<span class="cp">#define SPCS_SPRUN                              0x00000100</span>
<span class="cp">#define SPCS_SLEEP                              0x00000200</span>
<span class="cp">#define SPCS_FG                                 0x00000400</span>
<span class="cp">#define SPCS_ORUN                               0x00000800</span>
<span class="cp">#define SPCS_IRQ                                0x00001000</span>
<span class="cp">#define SPCS_FGN_MASK                           0x0000E000</span>
<span class="cp">#define SPCS_FGN_SHIFT                          13</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the SP DMA requestor status</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define SDSR_DCS_MASK                           0x000000FF</span>
<span class="cp">#define SDSR_DCS_SHIFT                          0</span>
<span class="cp">#define SDSR_DCS_NONE                           0x00000007</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the frame timer register.</span>
<span class="cm"> */</span>
<span class="cp">#define FRMT_FTV_MASK                           0x0000FFFF</span>
<span class="cp">#define FRMT_FTV_SHIFT                          0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the frame timer current count</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define FRCC_FCC_MASK                           0x0000FFFF</span>
<span class="cp">#define FRCC_FCC_SHIFT                          0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the frame timer save count</span>
<span class="cm"> *  register.</span>
<span class="cm"> */</span>
<span class="cp">#define FRSC_FCS_MASK                           0x0000FFFF</span>
<span class="cp">#define FRSC_FCS_SHIFT                          0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following define the various flags stored in the scatter/gather</span>
<span class="cm"> *  descriptors.</span>
<span class="cm"> */</span>
<span class="cp">#define DMA_SG_NEXT_ENTRY_MASK                  0x00000FF8</span>
<span class="cp">#define DMA_SG_SAMPLE_END_MASK                  0x0FFF0000</span>
<span class="cp">#define DMA_SG_SAMPLE_END_FLAG                  0x10000000</span>
<span class="cp">#define DMA_SG_LOOP_END_FLAG                    0x20000000</span>
<span class="cp">#define DMA_SG_SIGNAL_END_FLAG                  0x40000000</span>
<span class="cp">#define DMA_SG_SIGNAL_PAGE_FLAG                 0x80000000</span>
<span class="cp">#define DMA_SG_NEXT_ENTRY_SHIFT                 3</span>
<span class="cp">#define DMA_SG_SAMPLE_END_SHIFT                 16</span>

<span class="cm">/*</span>
<span class="cm"> *  The following define the offsets of the fields within the on-chip generic</span>
<span class="cm"> *  DMA requestor.</span>
<span class="cm"> */</span>
<span class="cp">#define DMA_RQ_CONTROL1                         0x00000000</span>
<span class="cp">#define DMA_RQ_CONTROL2                         0x00000004</span>
<span class="cp">#define DMA_RQ_SOURCE_ADDR                      0x00000008</span>
<span class="cp">#define DMA_RQ_DESTINATION_ADDR                 0x0000000C</span>
<span class="cp">#define DMA_RQ_NEXT_PAGE_ADDR                   0x00000010</span>
<span class="cp">#define DMA_RQ_NEXT_PAGE_SGDESC                 0x00000014</span>
<span class="cp">#define DMA_RQ_LOOP_START_ADDR                  0x00000018</span>
<span class="cp">#define DMA_RQ_POST_LOOP_ADDR                   0x0000001C</span>
<span class="cp">#define DMA_RQ_PAGE_MAP_ADDR                    0x00000020</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the first control word of the</span>
<span class="cm"> *  on-chip generic DMA requestor.</span>
<span class="cm"> */</span>
<span class="cp">#define DMA_RQ_C1_COUNT_MASK                    0x000003FF</span>
<span class="cp">#define DMA_RQ_C1_DESTINATION_SCATTER           0x00001000</span>
<span class="cp">#define DMA_RQ_C1_SOURCE_GATHER                 0x00002000</span>
<span class="cp">#define DMA_RQ_C1_DONE_FLAG                     0x00004000</span>
<span class="cp">#define DMA_RQ_C1_OPTIMIZE_STATE                0x00008000</span>
<span class="cp">#define DMA_RQ_C1_SAMPLE_END_STATE_MASK         0x00030000</span>
<span class="cp">#define DMA_RQ_C1_FULL_PAGE                     0x00000000</span>
<span class="cp">#define DMA_RQ_C1_BEFORE_SAMPLE_END             0x00010000</span>
<span class="cp">#define DMA_RQ_C1_PAGE_MAP_ERROR                0x00020000</span>
<span class="cp">#define DMA_RQ_C1_AT_SAMPLE_END                 0x00030000</span>
<span class="cp">#define DMA_RQ_C1_LOOP_END_STATE_MASK           0x000C0000</span>
<span class="cp">#define DMA_RQ_C1_NOT_LOOP_END                  0x00000000</span>
<span class="cp">#define DMA_RQ_C1_BEFORE_LOOP_END               0x00040000</span>
<span class="cp">#define DMA_RQ_C1_2PAGE_LOOP_BEGIN              0x00080000</span>
<span class="cp">#define DMA_RQ_C1_LOOP_BEGIN                    0x000C0000</span>
<span class="cp">#define DMA_RQ_C1_PAGE_MAP_MASK                 0x00300000</span>
<span class="cp">#define DMA_RQ_C1_PM_NONE_PENDING               0x00000000</span>
<span class="cp">#define DMA_RQ_C1_PM_NEXT_PENDING               0x00100000</span>
<span class="cp">#define DMA_RQ_C1_PM_RESERVED                   0x00200000</span>
<span class="cp">#define DMA_RQ_C1_PM_LOOP_NEXT_PENDING          0x00300000</span>
<span class="cp">#define DMA_RQ_C1_WRITEBACK_DEST_FLAG           0x00400000</span>
<span class="cp">#define DMA_RQ_C1_WRITEBACK_SRC_FLAG            0x00800000</span>
<span class="cp">#define DMA_RQ_C1_DEST_SIZE_MASK                0x07000000</span>
<span class="cp">#define DMA_RQ_C1_DEST_LINEAR                   0x00000000</span>
<span class="cp">#define DMA_RQ_C1_DEST_MOD16                    0x01000000</span>
<span class="cp">#define DMA_RQ_C1_DEST_MOD32                    0x02000000</span>
<span class="cp">#define DMA_RQ_C1_DEST_MOD64                    0x03000000</span>
<span class="cp">#define DMA_RQ_C1_DEST_MOD128                   0x04000000</span>
<span class="cp">#define DMA_RQ_C1_DEST_MOD256                   0x05000000</span>
<span class="cp">#define DMA_RQ_C1_DEST_MOD512                   0x06000000</span>
<span class="cp">#define DMA_RQ_C1_DEST_MOD1024                  0x07000000</span>
<span class="cp">#define DMA_RQ_C1_DEST_ON_HOST                  0x08000000</span>
<span class="cp">#define DMA_RQ_C1_SOURCE_SIZE_MASK              0x70000000</span>
<span class="cp">#define DMA_RQ_C1_SOURCE_LINEAR                 0x00000000</span>
<span class="cp">#define DMA_RQ_C1_SOURCE_MOD16                  0x10000000</span>
<span class="cp">#define DMA_RQ_C1_SOURCE_MOD32                  0x20000000</span>
<span class="cp">#define DMA_RQ_C1_SOURCE_MOD64                  0x30000000</span>
<span class="cp">#define DMA_RQ_C1_SOURCE_MOD128                 0x40000000</span>
<span class="cp">#define DMA_RQ_C1_SOURCE_MOD256                 0x50000000</span>
<span class="cp">#define DMA_RQ_C1_SOURCE_MOD512                 0x60000000</span>
<span class="cp">#define DMA_RQ_C1_SOURCE_MOD1024                0x70000000</span>
<span class="cp">#define DMA_RQ_C1_SOURCE_ON_HOST                0x80000000</span>
<span class="cp">#define DMA_RQ_C1_COUNT_SHIFT                   0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the second control word of the</span>
<span class="cm"> *  on-chip generic DMA requestor.</span>
<span class="cm"> */</span>
<span class="cp">#define DMA_RQ_C2_VIRTUAL_CHANNEL_MASK          0x0000003F</span>
<span class="cp">#define DMA_RQ_C2_VIRTUAL_SIGNAL_MASK           0x00000300</span>
<span class="cp">#define DMA_RQ_C2_NO_VIRTUAL_SIGNAL             0x00000000</span>
<span class="cp">#define DMA_RQ_C2_SIGNAL_EVERY_DMA              0x00000100</span>
<span class="cp">#define DMA_RQ_C2_SIGNAL_SOURCE_PINGPONG        0x00000200</span>
<span class="cp">#define DMA_RQ_C2_SIGNAL_DEST_PINGPONG          0x00000300</span>
<span class="cp">#define DMA_RQ_C2_AUDIO_CONVERT_MASK            0x0000F000</span>
<span class="cp">#define DMA_RQ_C2_AC_NONE                       0x00000000</span>
<span class="cp">#define DMA_RQ_C2_AC_8_TO_16_BIT                0x00001000</span>
<span class="cp">#define DMA_RQ_C2_AC_MONO_TO_STEREO             0x00002000</span>
<span class="cp">#define DMA_RQ_C2_AC_ENDIAN_CONVERT             0x00004000</span>
<span class="cp">#define DMA_RQ_C2_AC_SIGNED_CONVERT             0x00008000</span>
<span class="cp">#define DMA_RQ_C2_LOOP_END_MASK                 0x0FFF0000</span>
<span class="cp">#define DMA_RQ_C2_LOOP_MASK                     0x30000000</span>
<span class="cp">#define DMA_RQ_C2_NO_LOOP                       0x00000000</span>
<span class="cp">#define DMA_RQ_C2_ONE_PAGE_LOOP                 0x10000000</span>
<span class="cp">#define DMA_RQ_C2_TWO_PAGE_LOOP                 0x20000000</span>
<span class="cp">#define DMA_RQ_C2_MULTI_PAGE_LOOP               0x30000000</span>
<span class="cp">#define DMA_RQ_C2_SIGNAL_LOOP_BACK              0x40000000</span>
<span class="cp">#define DMA_RQ_C2_SIGNAL_POST_BEGIN_PAGE        0x80000000</span>
<span class="cp">#define DMA_RQ_C2_VIRTUAL_CHANNEL_SHIFT         0</span>
<span class="cp">#define DMA_RQ_C2_LOOP_END_SHIFT                16</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the source and destination words</span>
<span class="cm"> *  of the on-chip generic DMA requestor.</span>
<span class="cm"> */</span>
<span class="cp">#define DMA_RQ_SD_ADDRESS_MASK                  0x0000FFFF</span>
<span class="cp">#define DMA_RQ_SD_MEMORY_ID_MASK                0x000F0000</span>
<span class="cp">#define DMA_RQ_SD_SP_PARAM_ADDR                 0x00000000</span>
<span class="cp">#define DMA_RQ_SD_SP_SAMPLE_ADDR                0x00010000</span>
<span class="cp">#define DMA_RQ_SD_SP_PROGRAM_ADDR               0x00020000</span>
<span class="cp">#define DMA_RQ_SD_SP_DEBUG_ADDR                 0x00030000</span>
<span class="cp">#define DMA_RQ_SD_OMNIMEM_ADDR                  0x000E0000</span>
<span class="cp">#define DMA_RQ_SD_END_FLAG                      0x40000000</span>
<span class="cp">#define DMA_RQ_SD_ERROR_FLAG                    0x80000000</span>
<span class="cp">#define DMA_RQ_SD_ADDRESS_SHIFT                 0</span>

<span class="cm">/*</span>
<span class="cm"> *  The following defines are for the flags in the page map address word of the</span>
<span class="cm"> *  on-chip generic DMA requestor.</span>
<span class="cm"> */</span>
<span class="cp">#define DMA_RQ_PMA_LOOP_THIRD_PAGE_ENTRY_MASK   0x00000FF8</span>
<span class="cp">#define DMA_RQ_PMA_PAGE_TABLE_MASK              0xFFFFF000</span>
<span class="cp">#define DMA_RQ_PMA_LOOP_THIRD_PAGE_ENTRY_SHIFT  3</span>
<span class="cp">#define DMA_RQ_PMA_PAGE_TABLE_SHIFT             12</span>

<span class="cp">#define BA1_VARIDEC_BUF_1       0x000</span>

<span class="cp">#define BA1_PDTC                0x0c0    </span><span class="cm">/* BA1_PLAY_DMA_TRANSACTION_COUNT_REG */</span><span class="cp"></span>
<span class="cp">#define BA1_PFIE                0x0c4    </span><span class="cm">/* BA1_PLAY_FORMAT_&amp;_INTERRUPT_ENABLE_REG */</span><span class="cp"></span>
<span class="cp">#define BA1_PBA                 0x0c8    </span><span class="cm">/* BA1_PLAY_BUFFER_ADDRESS */</span><span class="cp"></span>
<span class="cp">#define BA1_PVOL                0x0f8    </span><span class="cm">/* BA1_PLAY_VOLUME_REG */</span><span class="cp"></span>
<span class="cp">#define BA1_PSRC                0x288    </span><span class="cm">/* BA1_PLAY_SAMPLE_RATE_CORRECTION_REG */</span><span class="cp"></span>
<span class="cp">#define BA1_PCTL                0x2a4    </span><span class="cm">/* BA1_PLAY_CONTROL_REG */</span><span class="cp"></span>
<span class="cp">#define BA1_PPI                 0x2b4    </span><span class="cm">/* BA1_PLAY_PHASE_INCREMENT_REG */</span><span class="cp"></span>

<span class="cp">#define BA1_CCTL                0x064    </span><span class="cm">/* BA1_CAPTURE_CONTROL_REG */</span><span class="cp"></span>
<span class="cp">#define BA1_CIE                 0x104    </span><span class="cm">/* BA1_CAPTURE_INTERRUPT_ENABLE_REG */</span><span class="cp"></span>
<span class="cp">#define BA1_CBA                 0x10c    </span><span class="cm">/* BA1_CAPTURE_BUFFER_ADDRESS */</span><span class="cp"></span>
<span class="cp">#define BA1_CSRC                0x2c8    </span><span class="cm">/* BA1_CAPTURE_SAMPLE_RATE_CORRECTION_REG */</span><span class="cp"></span>
<span class="cp">#define BA1_CCI                 0x2d8    </span><span class="cm">/* BA1_CAPTURE_COEFFICIENT_INCREMENT_REG */</span><span class="cp"></span>
<span class="cp">#define BA1_CD                  0x2e0    </span><span class="cm">/* BA1_CAPTURE_DELAY_REG */</span><span class="cp"></span>
<span class="cp">#define BA1_CPI                 0x2f4    </span><span class="cm">/* BA1_CAPTURE_PHASE_INCREMENT_REG */</span><span class="cp"></span>
<span class="cp">#define BA1_CVOL                0x2f8    </span><span class="cm">/* BA1_CAPTURE_VOLUME_REG */</span><span class="cp"></span>

<span class="cp">#define BA1_CFG1                0x134    </span><span class="cm">/* BA1_CAPTURE_FRAME_GROUP_1_REG */</span><span class="cp"></span>
<span class="cp">#define BA1_CFG2                0x138    </span><span class="cm">/* BA1_CAPTURE_FRAME_GROUP_2_REG */</span><span class="cp"></span>
<span class="cp">#define BA1_CCST                0x13c    </span><span class="cm">/* BA1_CAPTURE_CONSTANT_REG */</span><span class="cp"></span>
<span class="cp">#define BA1_CSPB                0x340    </span><span class="cm">/* BA1_CAPTURE_SPB_ADDRESS */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define CS46XX_MODE_OUTPUT	(1&lt;&lt;0)	 </span><span class="cm">/* MIDI UART - output */</span><span class="cp"> </span>
<span class="cp">#define CS46XX_MODE_INPUT	(1&lt;&lt;1)	 </span><span class="cm">/* MIDI UART - input */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define SAVE_REG_MAX             0x10</span>
<span class="cp">#define POWER_DOWN_ALL         0x7f0f</span>

<span class="cm">/* maxinum number of AC97 codecs connected, AC97 2.0 defined 4 */</span>
<span class="cp">#define MAX_NR_AC97				            4</span>
<span class="cp">#define CS46XX_PRIMARY_CODEC_INDEX          0</span>
<span class="cp">#define CS46XX_SECONDARY_CODEC_INDEX		1</span>
<span class="cp">#define CS46XX_SECONDARY_CODEC_OFFSET		0x80</span>
<span class="cp">#define CS46XX_DSP_CAPTURE_CHANNEL          1</span>

<span class="cm">/* capture */</span>
<span class="cp">#define CS46XX_DSP_CAPTURE_CHANNEL          1</span>

<span class="cm">/* mixer */</span>
<span class="cp">#define CS46XX_MIXER_SPDIF_INPUT_ELEMENT    1</span>
<span class="cp">#define CS46XX_MIXER_SPDIF_OUTPUT_ELEMENT   2</span>


<span class="k">struct</span> <span class="n">snd_cs46xx_pcm</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">snd_dma_buffer</span> <span class="n">hw_buf</span><span class="p">;</span>
  
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctl</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">shift</span><span class="p">;</span>	<span class="cm">/* Shift count to trasform frames in bytes */</span>
	<span class="k">struct</span> <span class="n">snd_pcm_indirect</span> <span class="n">pcm_rec</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">dsp_pcm_channel_descriptor</span> <span class="o">*</span> <span class="n">pcm_channel</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">pcm_channel_id</span><span class="p">;</span>    <span class="cm">/* Fron Rear, Center Lfe  ... */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">snd_cs46xx_region</span> <span class="p">{</span>
	<span class="kt">char</span> <span class="n">name</span><span class="p">[</span><span class="mi">24</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">remap_addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">resource</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">snd_cs46xx</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ba0_addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ba1_addr</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">snd_cs46xx_region</span> <span class="n">ba0</span><span class="p">;</span>
			<span class="k">struct</span> <span class="n">snd_cs46xx_region</span> <span class="n">data0</span><span class="p">;</span>
			<span class="k">struct</span> <span class="n">snd_cs46xx_region</span> <span class="n">data1</span><span class="p">;</span>
			<span class="k">struct</span> <span class="n">snd_cs46xx_region</span> <span class="n">pmem</span><span class="p">;</span>
			<span class="k">struct</span> <span class="n">snd_cs46xx_region</span> <span class="n">reg</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">name</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">snd_cs46xx_region</span> <span class="n">idx</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
	<span class="p">}</span> <span class="n">region</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">;</span>
	
	<span class="k">struct</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">snd_dma_buffer</span> <span class="n">hw_buf</span><span class="p">;</span>

		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctl</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">shift</span><span class="p">;</span>	<span class="cm">/* Shift count to trasform frames in bytes */</span>
		<span class="k">struct</span> <span class="n">snd_pcm_indirect</span> <span class="n">pcm_rec</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">capt</span><span class="p">;</span>


	<span class="kt">int</span> <span class="n">nr_ac97_codecs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">snd_ac97_bus</span> <span class="o">*</span><span class="n">ac97_bus</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">snd_ac97</span> <span class="o">*</span><span class="n">ac97</span><span class="p">[</span><span class="n">MAX_NR_AC97</span><span class="p">];</span>

	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">snd_card</span> <span class="o">*</span><span class="n">card</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">snd_pcm</span> <span class="o">*</span><span class="n">pcm</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">snd_rawmidi</span> <span class="o">*</span><span class="n">rmidi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">snd_rawmidi_substream</span> <span class="o">*</span><span class="n">midi_input</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">snd_rawmidi_substream</span> <span class="o">*</span><span class="n">midi_output</span><span class="p">;</span>

	<span class="n">spinlock_t</span> <span class="n">reg_lock</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">midcr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">uartm</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">amplifier</span><span class="p">;</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">amplifier_ctrl</span><span class="p">)(</span><span class="k">struct</span> <span class="n">snd_cs46xx</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">active_ctrl</span><span class="p">)(</span><span class="k">struct</span> <span class="n">snd_cs46xx</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
  	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">mixer_init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">snd_cs46xx</span> <span class="o">*</span><span class="p">);</span>

	<span class="kt">int</span> <span class="n">acpi_port</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">eapd_switch</span><span class="p">;</span> <span class="cm">/* for amplifier hack */</span>
	<span class="kt">int</span> <span class="n">accept_valid</span><span class="p">;</span>	<span class="cm">/* accept mmap valid (for OSS) */</span>
	<span class="kt">int</span> <span class="n">in_suspend</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">gameport</span> <span class="o">*</span><span class="n">gameport</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_SND_CS46XX_NEW_DSP</span>
	<span class="k">struct</span> <span class="n">mutex</span> <span class="n">spos_mutex</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">dsp_spos_instance</span> <span class="o">*</span> <span class="n">dsp_spos_instance</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">snd_pcm</span> <span class="o">*</span><span class="n">pcm_rear</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">snd_pcm</span> <span class="o">*</span><span class="n">pcm_center_lfe</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">snd_pcm</span> <span class="o">*</span><span class="n">pcm_iec958</span><span class="p">;</span>
<span class="cp">#else </span><span class="cm">/* for compatibility */</span><span class="cp"></span>
	<span class="k">struct</span> <span class="n">snd_cs46xx_pcm</span> <span class="o">*</span><span class="n">playback_pcm</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">play_ctl</span><span class="p">;</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_PM</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">saved_regs</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">snd_cs46xx_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_card</span> <span class="o">*</span><span class="n">card</span><span class="p">,</span>
		      <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci</span><span class="p">,</span>
		      <span class="kt">int</span> <span class="n">external_amp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">thinkpad</span><span class="p">,</span>
		      <span class="k">struct</span> <span class="n">snd_cs46xx</span> <span class="o">**</span><span class="n">rcodec</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">snd_cs46xx_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci</span><span class="p">,</span> <span class="n">pm_message_t</span> <span class="n">state</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">snd_cs46xx_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">snd_cs46xx_pcm</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_cs46xx</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">int</span> <span class="n">device</span><span class="p">,</span> <span class="k">struct</span> <span class="n">snd_pcm</span> <span class="o">**</span><span class="n">rpcm</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">snd_cs46xx_pcm_rear</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_cs46xx</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">int</span> <span class="n">device</span><span class="p">,</span> <span class="k">struct</span> <span class="n">snd_pcm</span> <span class="o">**</span><span class="n">rpcm</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">snd_cs46xx_pcm_iec958</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_cs46xx</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">int</span> <span class="n">device</span><span class="p">,</span> <span class="k">struct</span> <span class="n">snd_pcm</span> <span class="o">**</span><span class="n">rpcm</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">snd_cs46xx_pcm_center_lfe</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_cs46xx</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">int</span> <span class="n">device</span><span class="p">,</span> <span class="k">struct</span> <span class="n">snd_pcm</span> <span class="o">**</span><span class="n">rpcm</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">snd_cs46xx_mixer</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_cs46xx</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">int</span> <span class="n">spdif_device</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">snd_cs46xx_midi</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_cs46xx</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">int</span> <span class="n">device</span><span class="p">,</span> <span class="k">struct</span> <span class="n">snd_rawmidi</span> <span class="o">**</span><span class="n">rmidi</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">snd_cs46xx_start_dsp</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_cs46xx</span> <span class="o">*</span><span class="n">chip</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">snd_cs46xx_gameport</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_cs46xx</span> <span class="o">*</span><span class="n">chip</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* __SOUND_CS46XX_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
