INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:37:16 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 buffer7/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_addr_2_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 1.464ns (23.360%)  route 4.803ns (76.640%))
  Logic Levels:           13  (CARRY4=3 LUT3=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1791, unset)         0.508     0.508    buffer7/clk
                         FDRE                                         r  buffer7/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer7/dataReg_reg[0]/Q
                         net (fo=6, unplaced)         0.420     1.154    buffer7/control/Memory_reg[0][5][0]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.273 r  buffer7/control/Memory[1][0]_i_1/O
                         net (fo=14, unplaced)        0.295     1.568    buffer7/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.611 f  buffer7/control/result0_carry_i_9/O
                         net (fo=1, unplaced)         0.244     1.855    buffer7/control/result0_carry_i_9_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.898 r  buffer7/control/result0_carry_i_2/O
                         net (fo=1, unplaced)         0.459     2.357    cmpi0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.602 f  cmpi0/result0_carry/CO[3]
                         net (fo=26, unplaced)        0.654     3.256    buffer26/fifo/CO[0]
                         LUT5 (Prop_lut5_I2_O)        0.043     3.299 f  buffer26/fifo/transmitValue_i_3__6/O
                         net (fo=3, unplaced)         0.262     3.561    buffer28/fifo/transmitValue_i_2__13_0
                         LUT5 (Prop_lut5_I2_O)        0.043     3.604 f  buffer28/fifo/Memory[0][5]_i_5/O
                         net (fo=5, unplaced)         0.405     4.009    control_merge0/tehb/control/dataReg[5]_i_5_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.052 r  control_merge0/tehb/control/outs[5]_i_9/O
                         net (fo=4, unplaced)         0.246     4.298    control_merge0/tehb/control/outs[5]_i_9_n_0
                         LUT3 (Prop_lut3_I0_O)        0.050     4.348 f  control_merge0/tehb/control/outs[5]_i_6/O
                         net (fo=15, unplaced)        0.297     4.645    fork1/control/generateBlocks[0].regblock/fullReg_reg
                         LUT4 (Prop_lut4_I1_O)        0.047     4.692 f  fork1/control/generateBlocks[0].regblock/ldq_addr_3_q[4]_i_3__0/O
                         net (fo=30, unplaced)        0.314     5.006    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/ldq_addr_valid_3_q_reg_0
                         LUT3 (Prop_lut3_I2_O)        0.043     5.049 r  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry_i_3/O
                         net (fo=1, unplaced)         0.459     5.508    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.753 r  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry/CO[3]
                         net (fo=1, unplaced)         0.007     5.760    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     5.914 f  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry__0/O[3]
                         net (fo=2, unplaced)         0.467     6.381    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry__0_n_4
                         LUT5 (Prop_lut5_I3_O)        0.120     6.501 r  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/ldq_addr_2_q[4]_i_1/O
                         net (fo=5, unplaced)         0.274     6.775    lsq2/handshake_lsq_lsq2_core/ldq_addr_wen_2
                         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_2_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=1791, unset)         0.483    11.683    lsq2/handshake_lsq_lsq2_core/clk
                         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_2_q_reg[0]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    11.455    lsq2/handshake_lsq_lsq2_core/ldq_addr_2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -6.775    
  -------------------------------------------------------------------
                         slack                                  4.680    




