<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/ip/uart/dv/env/seq_lib/uart_rx_start_bit_filter_vseq.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a>
<a name="l-5"></a><span class="c1">// test start bit length &lt; 0.5 will be ignored</span>
<a name="l-6"></a><span class="k">class</span> <span class="n">uart_rx_start_bit_filter_vseq</span> <span class="k">extends</span> <span class="n">uart_sanity_vseq</span><span class="p">;</span>
<a name="l-7"></a>  <span class="no">`uvm_object_utils</span><span class="p">(</span><span class="n">uart_rx_start_bit_filter_vseq</span><span class="p">)</span>
<a name="l-8"></a>
<a name="l-9"></a>  <span class="no">`uvm_object_new</span>
<a name="l-10"></a>
<a name="l-11"></a>  <span class="c1">// add noise before sending rx byte</span>
<a name="l-12"></a>  <span class="c1">// when start bit is detected, design will check it again after 0.5 uart clock</span>
<a name="l-13"></a>  <span class="c1">// if it&#39;s not low, consider it as glitch and ignore it</span>
<a name="l-14"></a>  <span class="k">virtual</span> <span class="k">task</span> <span class="n">send_rx_byte</span><span class="p">(</span><span class="k">byte</span> <span class="n">data</span><span class="p">);</span>
<a name="l-15"></a>    <span class="n">uint64</span> <span class="n">uart_clk_period_ps</span> <span class="o">=</span> <span class="n">cfg</span><span class="p">.</span><span class="n">m_uart_agent_cfg</span><span class="p">.</span><span class="n">vif</span><span class="p">.</span><span class="n">uart_clk_period_ns</span> <span class="o">*</span> <span class="mh">1000</span><span class="p">;</span>
<a name="l-16"></a>
<a name="l-17"></a>    <span class="c1">// monitor doesn&#39;t have start bit filter, need to disable it while driving filtered start bit</span>
<a name="l-18"></a>    <span class="n">cfg</span><span class="p">.</span><span class="n">m_uart_agent_cfg</span><span class="p">.</span><span class="n">en_rx_monitor</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-19"></a>    <span class="k">repeat</span> <span class="p">(</span><span class="n">$urandom_range</span><span class="p">(</span><span class="mh">10</span><span class="p">,</span> <span class="mh">100</span><span class="p">))</span> <span class="k">begin</span>
<a name="l-20"></a>      <span class="c1">// drive 0 for up to 0.4 uart clk and 1 for 0.8 clk. Design samples start bit (0) first,</span>
<a name="l-21"></a>      <span class="c1">// after 0.5 clk, design will sample 1 and should drop this start bit</span>
<a name="l-22"></a>      <span class="c1">// need stable period &gt; 0.5, use 0.8 clk to have enough margin</span>
<a name="l-23"></a>      <span class="n">cfg</span><span class="p">.</span><span class="n">m_uart_agent_cfg</span><span class="p">.</span><span class="n">vif</span><span class="p">.</span><span class="n">drive_uart_rx_glitch</span><span class="p">(</span>
<a name="l-24"></a>          <span class="p">.</span><span class="n">max_glitch_ps</span><span class="p">(</span><span class="n">uart_clk_period_ps</span> <span class="o">*</span> <span class="mf">0.4</span><span class="p">),</span>
<a name="l-25"></a>          <span class="p">.</span><span class="n">stable_ps_after_glitch</span><span class="p">(</span><span class="n">uart_clk_period_ps</span> <span class="o">*</span> <span class="mf">0.8</span><span class="p">));</span>
<a name="l-26"></a>    <span class="k">end</span>
<a name="l-27"></a>    <span class="n">cfg</span><span class="p">.</span><span class="n">m_uart_agent_cfg</span><span class="p">.</span><span class="n">en_rx_monitor</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-28"></a>    <span class="n">csr_rd_check</span><span class="p">(.</span><span class="n">ptr</span><span class="p">(</span><span class="n">ral</span><span class="p">.</span><span class="n">status</span><span class="p">.</span><span class="n">rxidle</span><span class="p">),</span> <span class="p">.</span><span class="n">compare_value</span><span class="p">(</span><span class="mh">1</span><span class="p">));</span>
<a name="l-29"></a>
<a name="l-30"></a>    <span class="k">super</span><span class="p">.</span><span class="n">send_rx_byte</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
<a name="l-31"></a>  <span class="k">endtask</span>
<a name="l-32"></a>
<a name="l-33"></a>  <span class="c1">// disable txidle check as it will also read rxidle which value is unexpected</span>
<a name="l-34"></a>  <span class="c1">// during the long start bit glitch, rxidle will be low. mon/scb isn&#39;t supported</span>
<a name="l-35"></a>  <span class="c1">// for checking this glitch for rxidle. Check it in test instead.</span>
<a name="l-36"></a>  <span class="k">virtual</span> <span class="k">task</span> <span class="n">spinwait_txidle</span><span class="p">();</span>
<a name="l-37"></a>  <span class="k">endtask</span>
<a name="l-38"></a>
<a name="l-39"></a><span class="k">endclass</span> <span class="o">:</span> <span class="n">uart_rx_start_bit_filter_vseq</span>
</pre></div>
</td></tr></table>
  </body>
</html>