// Seed: 3474535424
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = (-1) - 1'b0;
  assign id_2 = 1 ? id_3 : id_1 ? id_1 : id_3;
  parameter id_4 = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd72,
    parameter id_13 = 32'd27,
    parameter id_4  = 32'd34,
    parameter id_8  = 32'd40
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    _id_11,
    id_12
);
  inout wire id_12;
  input wire _id_11;
  output wire id_10;
  output wire id_9;
  inout wire _id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire _id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  output tri1 id_1;
  logic [id_8 : id_4] _id_13 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_5
  );
  wire id_14;
  assign id_3[{~id_11, id_13}] = 1 > id_1++ ? 1 : id_5 < "";
  logic id_15, id_16;
endmodule
