User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/iso_area/LeakagePower/RRAM/1024KB/1024KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 1MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for leakage power ...
Using cell file: ./cell_defs/RRAM.cell
numSolutions = 10032 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Leakage
Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4 (2Fx2F)
Cell Aspect Ratio  : 1
Cell Turned-On Resistance : 1Mohm
Cell Turned-Off Resistance: 10Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.4V
Reset Mode: Voltage
  - Reset Voltage: 2V
  - Reset Pulse: 10ns
Set Mode: Voltage
  - Set Voltage: 2V
  - Set Pulse: 10ns
Access Type: None Access Device

=============
CONFIGURATION
=============
Bank Organization: 8 x 32
 - Row Activation   : 1 / 8
 - Column Activation: 32 / 32
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 256 Rows x 32 Columns
Mux Level:
 - Senseamp Mux      : 32
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 527um x 446.977um = 235557um^2
 |--- Mat Area      = 65.875um x 13.968um = 920.144um^2   (6.89445%)
 |--- Subarray Area = 29.8066um x 6.98402um = 208.169um^2   (7.61865%)
 - Area Efficiency = 6.89445%
Timing:
 -  Read Latency = 1.92016ns
 |--- H-Tree Latency = 122.403ps
 |--- Mat Latency    = 1.79776ns
    |--- Predecoder Latency = 159.606ps
    |--- Subarray Latency   = 1.63815ns
       |--- Row Decoder Latency = 93.4503ps
       |--- Bitline Latency     = 8.95125ps,0ps,0ps
       |--- Senseamp Latency    = 1.45399ns
       |--- Mux Latency         = 81.7621ps
       |--- Precharge Latency   = 699.57ps
       |--- Read Pulse   = 0ps
 - Write Latency = 20.5289ns
 |--- H-Tree Latency = 61.2014ps
 |--- Mat Latency    = 20.4677ns
    |--- Predecoder Latency = 159.606ps
    |--- Subarray Latency   = 20.3081ns
       |--- Row Decoder Latency = 93.4503ps
       |--- Charge Latency      = 239.921ps
 - Read Bandwidth  = 7.12926GB/s
 - Write Bandwidth = 787.865MB/s
Power:
 -  Read Dynamic Energy = 46.0839pJ
 |--- H-Tree Dynamic Energy = 23.4212pJ
 |--- Mat Dynamic Energy    = 0.708209pJ per mat
    |--- Predecoder Dynamic Energy = 0.0229808pJ
    |--- Subarray Dynamic Energy   = 0.171307pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.00290688pJ
       |--- Mux Decoder Dynamic Energy = 0.00365898pJ
       |--- Bitline & Cell Read Energy = 0.000465276pJ
       |--- Senseamp Dynamic Energy    = 0.150363pJ
       |--- Mux Dynamic Energy         = 0.0008718pJ
       |--- Precharge Dynamic Energy   = 0.0130196pJ
 - Write Dynamic Energy = 483.286pJ
 |--- H-Tree Dynamic Energy = 23.4212pJ
 |--- Mat Dynamic Energy    = 14.3708pJ per mat
    |--- Predecoder Dynamic Energy = 0.0229808pJ
    |--- Subarray Dynamic Energy   = 3.58695pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.00290688pJ
       |--- Mux Decoder Dynamic Energy = 0.00365898pJ
       |--- Mux Dynamic Energy         = 0.0008718pJ
 - Leakage Power = 166.78uW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 651.483nW per mat

Finished!
