// Seed: 1772794205
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input supply0 module_0,
    input tri id_4
);
  assign id_1 = id_3;
  wire id_6;
  wire id_7;
endmodule
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input supply0 id_2
    , id_21,
    input tri0 id_3,
    output tri1 id_4,
    output supply1 id_5,
    output tri id_6,
    output wire id_7,
    output wire id_8,
    output wire id_9,
    input tri0 id_10,
    input wand module_1,
    output supply0 id_12,
    input uwire id_13,
    output supply1 id_14,
    input supply0 id_15,
    input wor id_16,
    input wire id_17,
    output tri id_18,
    output tri1 id_19
);
  wire id_22, id_23, id_24;
  module_0(
      id_0, id_12, id_2, id_10, id_3
  );
endmodule
