{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 19:25:01 2015 " "Info: Processing started: Thu May 14 19:25:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleCPU -c SingleCycleCPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleCPU -c SingleCycleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_Latch-arch " "Info: Found design unit 1: D_Latch-arch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 D_Latch " "Info: Found entity 1: D_Latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_slave_dff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file master_slave_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Master_Slave_DFF-arch " "Info: Found design unit 1: Master_Slave_DFF-arch" {  } { { "Master_Slave_DFF.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/Master_Slave_DFF.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Master_Slave_DFF " "Info: Found entity 1: Master_Slave_DFF" {  } { { "Master_Slave_DFF.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/Master_Slave_DFF.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_cell.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram_cell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_cell-arch " "Info: Found design unit 1: sram_cell-arch" {  } { { "sram_cell.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_cell.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sram_cell " "Info: Found entity 1: sram_cell" {  } { { "sram_cell.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_cell.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_register-arch " "Info: Found design unit 1: sram_register-arch" {  } { { "sram_register.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_register.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sram_register " "Info: Found entity 1: sram_register" {  } { { "sram_register.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_register.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode4to16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decode4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode4to16-arch " "Info: Found design unit 1: decode4to16-arch" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decode4to16 " "Info: Found entity 1: decode4to16" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_chip.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram_chip.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sram_chip " "Info: Found entity 1: sram_chip" {  } { { "sram_chip.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_chip.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 converter-ARCH " "Info: Found design unit 1: converter-ARCH" {  } { { "sign_ext.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sign_ext.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sign_ext-ARCH " "Info: Found design unit 2: sign_ext-ARCH" {  } { { "sign_ext.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sign_ext.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 converter " "Info: Found entity 1: converter" {  } { { "sign_ext.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sign_ext.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sign_ext " "Info: Found entity 2: sign_ext" {  } { { "sign_ext.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sign_ext.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Info: Found entity 1: mux16" {  } { { "mux16.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/mux16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub16.vhd 8 4 " "Info: Found 8 design units, including 4 entities, in source file addsub16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorGate-ARCH " "Info: Found design unit 1: xorGate-ARCH" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 full_adder-ARCH " "Info: Found design unit 2: full_adder-ARCH" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 convert-ARCH " "Info: Found design unit 3: convert-ARCH" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 addsub16-struct " "Info: Found design unit 4: addsub16-struct" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 78 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xorGate " "Info: Found entity 1: xorGate" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Info: Found entity 2: full_adder" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 convert " "Info: Found entity 3: convert" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 addsub16 " "Info: Found entity 4: addsub16" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file instruction_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Info: Found entity 1: instruction_register" {  } { { "instruction_register.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/instruction_register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruct_msdff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instruct_msdff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruct_MSDFF-arch " "Info: Found design unit 1: instruct_MSDFF-arch" {  } { { "instruct_MSDFF.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/instruct_MSDFF.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instruct_MSDFF " "Info: Found entity 1: instruct_MSDFF" {  } { { "instruct_MSDFF.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/instruct_MSDFF.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_chip sram_chip:inst1 " "Info: Elaborating entity \"sram_chip\" for hierarchy \"sram_chip:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 192 736 952 352 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_register sram_chip:inst1\|sram_register:inst " "Info: Elaborating entity \"sram_register\" for hierarchy \"sram_chip:inst1\|sram_register:inst\"" {  } { { "sram_chip.bdf" "inst" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_chip.bdf" { { 168 680 880 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_cell sram_chip:inst1\|sram_register:inst\|sram_cell:cell0 " "Info: Elaborating entity \"sram_cell\" for hierarchy \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\"" {  } { { "sram_register.vhd" "cell0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_register.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notQ sram_cell.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at sram_cell.vhd(16): object \"notQ\" assigned a value but never read" {  } { { "sram_cell.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_cell.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Master_Slave_DFF sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell " "Info: Elaborating entity \"Master_Slave_DFF\" for hierarchy \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\"" {  } { { "sram_cell.vhd" "cell" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_cell.vhd" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notInter Master_Slave_DFF.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at Master_Slave_DFF.vhd(16): object \"notInter\" assigned a value but never read" {  } { { "Master_Slave_DFF.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/Master_Slave_DFF.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Latch sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master " "Info: Elaborating entity \"D_Latch\" for hierarchy \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\"" {  } { { "Master_Slave_DFF.vhd" "Master" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/Master_Slave_DFF.vhd" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16 mux16:inst7 " "Info: Elaborating entity \"mux16\" for hierarchy \"mux16:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { -16 688 888 80 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:inst8 " "Info: Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 224 224 448 352 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruct_MSDFF instruction_register:inst8\|instruct_MSDFF:inst4 " "Info: Elaborating entity \"instruct_MSDFF\" for hierarchy \"instruction_register:inst8\|instruct_MSDFF:inst4\"" {  } { { "instruction_register.bdf" "inst4" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/instruction_register.bdf" { { 32 360 456 128 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notInter instruct_MSDFF.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at instruct_MSDFF.vhd(16): object \"notInter\" assigned a value but never read" {  } { { "instruct_MSDFF.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/instruct_MSDFF.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext sign_ext:inst2 " "Info: Elaborating entity \"sign_ext\" for hierarchy \"sign_ext:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 0 512 656 96 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter sign_ext:inst2\|converter:extend0 " "Info: Elaborating entity \"converter\" for hierarchy \"sign_ext:inst2\|converter:extend0\"" {  } { { "sign_ext.vhd" "extend0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sign_ext.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub16 addsub16:inst " "Info: Elaborating entity \"addsub16\" for hierarchy \"addsub16:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 176 1016 1160 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorGate addsub16:inst\|xorGate:GX0 " "Info: Elaborating entity \"xorGate\" for hierarchy \"addsub16:inst\|xorGate:GX0\"" {  } { { "addsub16.vhd" "GX0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder addsub16:inst\|full_adder:FA0 " "Info: Elaborating entity \"full_adder\" for hierarchy \"addsub16:inst\|full_adder:FA0\"" {  } { { "addsub16.vhd" "FA0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert addsub16:inst\|convert:DISPLAY0 " "Info: Elaborating entity \"convert\" for hierarchy \"addsub16:inst\|convert:DISPLAY0\"" {  } { { "addsub16.vhd" "DISPLAY0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode4to16 decode4to16:inst3 " "Info: Elaborating entity \"decode4to16\" for hierarchy \"decode4to16:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 160 512 656 256 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[15\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[15\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[14\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[14\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[13\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[13\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[12\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[12\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[11\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[11\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[10\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[10\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[9\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[9\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[8\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[8\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[7\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[7\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[6\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[6\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[5\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[5\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[4\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[4\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[3\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[3\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[2\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[2\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[1\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[1\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[0\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[0\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[15\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[15\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[14\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[14\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[13\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[13\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[12\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[12\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[11\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[11\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[10\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[10\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[9\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[9\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[8\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[8\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[7\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[7\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[6\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[6\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[5\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[5\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[4\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[4\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[3\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[3\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[2\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[2\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[1\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[1\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[0\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[0\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[15\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[15\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[14\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[14\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[13\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[13\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[12\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[12\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[11\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[11\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[10\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[10\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[9\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[9\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[8\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[8\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[7\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[7\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[6\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[6\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[5\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[5\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[4\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[4\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[3\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[3\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[2\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[2\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[1\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[1\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[0\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[0\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SingleCycleCPU " "Warning: Ignored assignments for entity \"SingleCycleCPU\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity SingleCycleCPU -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity SingleCycleCPU -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity SingleCycleCPU -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity SingleCycleCPU -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[1\] " "Warning (15610): No output dependent on input pin \"Instruction\[1\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 248 8 176 264 "Instruction\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[0\] " "Warning (15610): No output dependent on input pin \"Instruction\[0\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 248 8 176 264 "Instruction\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1227 " "Info: Implemented 1227 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Info: Implemented 60 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1149 " "Info: Implemented 1149 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 19:25:30 2015 " "Info: Processing ended: Thu May 14 19:25:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Info: Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Info: Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
