
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.504029                       # Number of seconds simulated
sim_ticks                                504029039500                       # Number of ticks simulated
final_tick                               3740565835500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 103268                       # Simulator instruction rate (inst/s)
host_op_rate                                   123370                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18474118                       # Simulator tick rate (ticks/s)
host_mem_usage                                2644044                       # Number of bytes of host memory used
host_seconds                                 27282.98                       # Real time elapsed on the host
sim_insts                                  2817460191                       # Number of instructions simulated
sim_ops                                    3365903219                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher    464459328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker      4255168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        24896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst     15983552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    241625472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker       300480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker       105088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     18336000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      6565952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker       437376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker        17024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     27918464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     49640512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker       155584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker        46528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     48554880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      4515712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          882942016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     15983552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     18336000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     27918464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     48554880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     110792896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    551981824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       551981824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher      7257177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker        66487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       249743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3775398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker         4695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker         1642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       286500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       102593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker         6834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker          266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       436226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       775633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker         2431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       758670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        70558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13795969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8624716                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8624716                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher     921493191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker      8442307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        49394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst     31711570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    479387998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       596156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker       208496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     36378856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     13026932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       867760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        33776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     55390586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     98487405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       308681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        92312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     96333497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      8959230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1751768146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     31711570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     36378856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     55390586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     96333497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        219814509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1095138932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1095138932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1095138932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    921493191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker      8442307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        49394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     31711570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    479387998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       596156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker       208496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     36378856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     13026932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       867760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        33776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     55390586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     98487405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       308681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        92312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     96333497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      8959230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2846907078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    13795969                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8624717                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13795969                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8624717                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              882531904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  410112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               551979776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               882942016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            551981888                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   6408                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            937672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            878536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            824094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            744495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            739606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            749973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1006940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            852531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            917254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1076975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           793996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           881924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           705941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           854077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           873796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           951751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            542958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            549485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            536512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            526559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            528634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            549273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            544237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            542622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            545926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           542745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           554038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           523285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           534410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           536327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           544834                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1552                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  504029043500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13795969                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8624717                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2834872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3405966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1766556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1273104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1024028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  815664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  669676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  608129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  531414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  415326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 255955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 116493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  45051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  21706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  74358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 129953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 178563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 235698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 319068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 386445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 445496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 498783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 548982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 598806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 648966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 710795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 792437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 824767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 819478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 730524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 159878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 101508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  68196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  48582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  36005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  27539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  21741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  17395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4705                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     11068499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    129.603172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.017357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.431634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8224700     74.31%     74.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1632010     14.74%     89.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       428224      3.87%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       180320      1.63%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       196323      1.77%     96.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        88924      0.80%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        54610      0.49%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        62805      0.57%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       200583      1.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     11068499                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       535675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.780296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.531961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       535668    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        535675                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       535675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.100591                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.087460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.799879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        521282     97.31%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          9942      1.86%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          2865      0.53%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           842      0.16%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25           325      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27           149      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            71      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            49      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            36      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            17      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            10      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39            14      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102-103            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        535675                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 1162122559798                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1420676828548                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                68947805000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     84275.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               103025.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1750.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1095.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1751.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1095.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.55                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  8250955                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3094790                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.88                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      22480.54                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              41407367400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              22593305625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             52603465200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27867103920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          32965367760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         339099272280                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5372160750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           521908042935                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1034.069421                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   6680954424                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16830580000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  480515786826                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              42323820840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              23093354625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             55112670600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            28020641040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          32965367760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         340725853350                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           3945335250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           526187043465                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower           1042.547511                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   4477328406                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16830580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  482719412844                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2334                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    9636864                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         2403                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::ON   504718640000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     349                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements         11840234                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1021.525064                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          142225310                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11841227                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.011028                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3237888588000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1021.525064                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.997583                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997583                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          993                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          584                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.969727                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        349478479                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       349478479                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     95812855                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       95812855                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     45862824                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      45862824                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data        40900                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        40900                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       234655                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       234655                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       233436                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       233436                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    141675679                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       141675679                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    141716579                       # number of overall hits
system.cpu0.dcache.overall_hits::total      141716579                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     25188452                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     25188452                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1377654                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1377654                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data        53477                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        53477                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         4736                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4736                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         4724                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4724                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     26566106                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26566106                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     26619583                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26619583                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 1305492696500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1305492696500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  31338649157                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31338649157                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    187078500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    187078500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     30360500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     30360500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        56500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        56500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 1336831345657                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1336831345657                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 1336831345657                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1336831345657                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    121001307                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    121001307                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     47240478                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     47240478                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data        94377                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        94377                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       239391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       239391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       238160                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       238160                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    168241785                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    168241785                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    168336162                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    168336162                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.208167                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.208167                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.029163                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.029163                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.566632                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.566632                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.019784                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.019784                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.019835                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.019835                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.157904                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.157904                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.158133                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.158133                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 51829.016587                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51829.016587                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 22747.837379                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22747.837379                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 39501.372466                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39501.372466                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  6426.862828                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6426.862828                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50320.936973                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50320.936973                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50219.845505                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50219.845505                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1053204                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     33501844                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            21550                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets         335447                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.872575                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    99.872242                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks     11840234                       # number of writebacks
system.cpu0.dcache.writebacks::total         11840234                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data     13712003                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13712003                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data      1033026                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1033026                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         3626                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         3626                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     14745029                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14745029                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     14745029                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14745029                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data     11476449                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11476449                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       344628                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       344628                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data        36654                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        36654                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1110                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1110                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         4724                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4724                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data     11821077                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11821077                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data     11857731                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11857731                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         3220                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         3220                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         4038                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         4038                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         7258                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7258                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 495751180000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 495751180000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   8432523169                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8432523169                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data   3602006500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   3602006500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     46582500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     46582500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     25639500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     25639500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        53500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        53500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 504183703169                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 504183703169                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 507785709669                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 507785709669                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    451971000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    451971000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    451971000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    451971000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.094846                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.094846                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.007295                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.007295                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.388379                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.388379                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.004637                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004637                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.019835                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.019835                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.070262                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.070262                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.070441                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.070441                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43197.262498                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43197.262498                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 24468.479546                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24468.479546                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 98270.488896                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 98270.488896                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 41966.216216                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41966.216216                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  5427.497883                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5427.497883                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 42651.249389                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42651.249389                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 42823.176683                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42823.176683                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 140363.664596                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 140363.664596                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 62272.113530                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 62272.113530                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements      1472137                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.979373                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs     20487099                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs      1472152                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs    13.916429                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker    15.979373                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.998711                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.998711                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           15                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::0            3                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::1            5                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses    177168170                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses    177168170                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker     20486869                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total     20486869                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker     20486869                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total     20486869                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker     20486869                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total     20486869                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker      1474802                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total      1474802                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker      1474802                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total      1474802                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker      1474802                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total      1474802                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus0.dtb.walker  24217991000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total  24217991000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus0.dtb.walker  24217991000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total  24217991000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus0.dtb.walker  24217991000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total  24217991000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker     21961671                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total     21961671                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker     21961671                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total     21961671                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker     21961671                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total     21961671                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.067153                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.067153                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.067153                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.067153                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.067153                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.067153                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 16421.181284                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 16421.181284                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus0.dtb.walker 16421.181284                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 16421.181284                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus0.dtb.walker 16421.181284                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 16421.181284                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks      1472137                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total      1472137                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus0.dtb.walker      1474802                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total      1474802                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus0.dtb.walker      1474802                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total      1474802                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus0.dtb.walker      1474802                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total      1474802                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker  21268387000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total  21268387000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus0.dtb.walker  21268387000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total  21268387000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus0.dtb.walker  21268387000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total  21268387000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.067153                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.067153                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.067153                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.067153                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.067153                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.067153                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14421.181284                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14421.181284                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14421.181284                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 14421.181284                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14421.181284                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 14421.181284                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           809608                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.932800                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          233324965                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           810120                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           288.012844                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3236541761500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.932800                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999869                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999869                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          198                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        469096362                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       469096362                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    233303008                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      233303008                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    233303008                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       233303008                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    233303008                       # number of overall hits
system.cpu0.icache.overall_hits::total      233303008                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       840358                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       840358                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       840358                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        840358                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       840358                       # number of overall misses
system.cpu0.icache.overall_misses::total       840358                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  38778305060                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  38778305060                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  38778305060                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  38778305060                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  38778305060                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  38778305060                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    234143366                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    234143366                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    234143366                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    234143366                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    234143366                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    234143366                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003589                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003589                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003589                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003589                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003589                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003589                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46144.982329                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46144.982329                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46144.982329                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46144.982329                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46144.982329                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46144.982329                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs      3463268                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets         1924                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs            39421                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    87.853378                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   137.428571                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       809608                       # number of writebacks
system.cpu0.icache.writebacks::total           809608                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        30729                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        30729                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        30729                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        30729                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        30729                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        30729                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       809629                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       809629                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       809629                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       809629                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       809629                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       809629                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  36075151497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  36075151497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  36075151497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  36075151497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  36075151497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  36075151497                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.003458                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003458                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.003458                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003458                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.003458                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003458                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44557.632566                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44557.632566                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44557.632566                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44557.632566                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44557.632566                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44557.632566                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          444                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    10.117505                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs        57766                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          452                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs   127.800885                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle 3237133201500                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker    10.117505                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.632344                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.632344                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023     0.500000                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses       475961                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses       475961                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker        57739                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total        57739                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker        57739                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total        57739                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker        57739                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total        57739                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker         1561                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total         1561                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker         1561                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total         1561                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker         1561                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total         1561                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus0.itb.walker     56119000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total     56119000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus0.itb.walker     56119000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total     56119000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus0.itb.walker     56119000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total     56119000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker        59300                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total        59300                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker        59300                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total        59300                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker        59300                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total        59300                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.026324                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.026324                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.026324                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.026324                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.026324                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.026324                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 35950.672646                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total 35950.672646                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus0.itb.walker 35950.672646                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total 35950.672646                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus0.itb.walker 35950.672646                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total 35950.672646                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks          444                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total          444                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus0.itb.walker         1561                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total         1561                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus0.itb.walker         1561                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total         1561                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus0.itb.walker         1561                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total         1561                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     52997000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total     52997000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus0.itb.walker     52997000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total     52997000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus0.itb.walker     52997000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total     52997000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.026324                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.026324                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.026324                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.026324                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.026324                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.026324                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 33950.672646                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 33950.672646                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 33950.672646                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 33950.672646                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 33950.672646                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 33950.672646                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   504718640000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     446                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           382610                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1014.757823                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          188503135                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           383619                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           491.381123                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3239596312000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data  1014.757823                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.990974                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.990974                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1009                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          624                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.985352                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        379291594                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       379291594                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     97991641                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       97991641                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     89991412                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      89991412                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data        49155                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        49155                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       213121                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       213121                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       211720                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       211720                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    187983053                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       187983053                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    188032208                       # number of overall hits
system.cpu1.dcache.overall_hits::total      188032208                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       359431                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       359431                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       589054                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       589054                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        34691                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        34691                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         5200                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         5200                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         3766                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3766                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       948485                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        948485                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       983176                       # number of overall misses
system.cpu1.dcache.overall_misses::total       983176                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18490676500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18490676500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  13859048908                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  13859048908                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data    249070500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    249070500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     24469500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     24469500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  32349725408                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  32349725408                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  32349725408                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  32349725408                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     98351072                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     98351072                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     90580466                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     90580466                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        83846                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        83846                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       218321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       218321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       215486                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       215486                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    188931538                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    188931538                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    189015384                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    189015384                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.003655                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003655                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.006503                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006503                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.413747                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.413747                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.023818                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.023818                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.017477                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.017477                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005020                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005020                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005202                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005202                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 51444.300853                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 51444.300853                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 23527.637378                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 23527.637378                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 47898.173077                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47898.173077                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6497.477430                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6497.477430                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34106.733800                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34106.733800                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32903.290365                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32903.290365                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1481                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3319782                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          64979                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    51.068966                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    51.090075                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       382610                       # number of writebacks
system.cpu1.dcache.writebacks::total           382610                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       156007                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       156007                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       423337                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       423337                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         3806                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         3806                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       579344                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       579344                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       579344                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       579344                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       203424                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       203424                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       165717                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       165717                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        30174                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        30174                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         1394                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1394                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         3766                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3766                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       369141                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       369141                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       399315                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       399315                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data          618                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total          618                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          661                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          661                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         1279                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         1279                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9063206000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9063206000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   3909401421                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3909401421                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data   2888846000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   2888846000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     87732000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     87732000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     20703500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     20703500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  12972607421                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12972607421                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  15861453421                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  15861453421                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     61226000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     61226000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     61226000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     61226000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002068                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002068                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.001830                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001830                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.359874                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.359874                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.006385                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006385                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.017477                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.017477                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001954                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001954                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002113                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 44553.277883                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 44553.277883                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23590.829070                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23590.829070                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 95739.577119                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 95739.577119                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 62935.437590                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62935.437590                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5497.477430                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5497.477430                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 35142.689165                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35142.689165                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39721.656890                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39721.656890                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 99071.197411                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 99071.197411                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 47870.211102                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 47870.211102                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements        10097                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.960348                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs       127222                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs        10113                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    12.580045                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker    15.960348                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.997522                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.997522                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::0            6                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::1            5                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses      1132720                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses      1132720                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus1.dtb.walker       126893                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total       126893                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus1.dtb.walker       126893                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total       126893                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus1.dtb.walker       126893                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total       126893                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus1.dtb.walker        13064                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total        13064                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus1.dtb.walker        13064                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total        13064                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus1.dtb.walker        13064                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total        13064                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus1.dtb.walker    690864500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total    690864500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus1.dtb.walker    690864500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total    690864500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus1.dtb.walker    690864500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total    690864500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus1.dtb.walker       139957                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total       139957                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus1.dtb.walker       139957                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total       139957                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus1.dtb.walker       139957                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total       139957                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.093343                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.093343                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus1.dtb.walker     0.093343                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.093343                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus1.dtb.walker     0.093343                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.093343                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 52883.075628                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 52883.075628                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus1.dtb.walker 52883.075628                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 52883.075628                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus1.dtb.walker 52883.075628                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 52883.075628                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks        10097                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total        10097                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus1.dtb.walker        13064                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total        13064                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus1.dtb.walker        13064                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total        13064                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus1.dtb.walker        13064                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total        13064                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker    664736500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total    664736500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus1.dtb.walker    664736500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total    664736500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus1.dtb.walker    664736500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total    664736500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.093343                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.093343                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.093343                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.093343                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.093343                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.093343                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 50883.075628                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 50883.075628                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 50883.075628                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 50883.075628                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 50883.075628                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 50883.075628                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements          2051490                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.998740                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          499620345                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2052002                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           243.479463                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.998740                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          310                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1005611499                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1005611499                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    499604245                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      499604245                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    499604245                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       499604245                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    499604245                       # number of overall hits
system.cpu1.icache.overall_hits::total      499604245                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      2175749                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2175749                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      2175749                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2175749                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      2175749                       # number of overall misses
system.cpu1.icache.overall_misses::total      2175749                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  54271411482                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  54271411482                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  54271411482                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  54271411482                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  54271411482                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  54271411482                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    501779994                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    501779994                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    501779994                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    501779994                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    501779994                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    501779994                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004336                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004336                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004336                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004336                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004336                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004336                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 24943.783259                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24943.783259                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 24943.783259                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24943.783259                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 24943.783259                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24943.783259                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      7691422                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets         8619                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs           125280                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets             64                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    61.393854                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets   134.671875                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks      2051490                       # number of writebacks
system.cpu1.icache.writebacks::total          2051490                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst       124237                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       124237                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst       124237                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       124237                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst       124237                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       124237                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      2051512                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2051512                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      2051512                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2051512                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      2051512                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2051512                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  47585005374                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  47585005374                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  47585005374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  47585005374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  47585005374                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  47585005374                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.004088                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004088                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.004088                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004088                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.004088                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004088                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 23195.089950                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23195.089950                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 23195.089950                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23195.089950                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 23195.089950                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23195.089950                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements         2756                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    15.895059                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs        28372                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs         2769                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs    10.246298                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker    15.895059                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.993441                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.993441                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::1            6                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::2            5                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses       268605                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses       268605                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus1.itb.walker        28188                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total        28188                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus1.itb.walker        28188                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total        28188                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus1.itb.walker        28188                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total        28188                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus1.itb.walker         4789                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total         4789                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus1.itb.walker         4789                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total         4789                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus1.itb.walker         4789                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total         4789                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus1.itb.walker    236174000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total    236174000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus1.itb.walker    236174000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total    236174000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus1.itb.walker    236174000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total    236174000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus1.itb.walker        32977                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total        32977                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus1.itb.walker        32977                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total        32977                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus1.itb.walker        32977                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total        32977                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus1.itb.walker     0.145222                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.145222                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus1.itb.walker     0.145222                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.145222                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus1.itb.walker     0.145222                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.145222                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 49315.932345                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 49315.932345                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus1.itb.walker 49315.932345                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 49315.932345                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus1.itb.walker 49315.932345                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 49315.932345                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks         2756                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total         2756                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus1.itb.walker         4789                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total         4789                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus1.itb.walker         4789                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total         4789                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus1.itb.walker         4789                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total         4789                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker    226596000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total    226596000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus1.itb.walker    226596000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total    226596000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus1.itb.walker    226596000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total    226596000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.145222                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.145222                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.145222                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.145222                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.145222                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.145222                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 47315.932345                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 47315.932345                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 47315.932345                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total 47315.932345                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 47315.932345                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total 47315.932345                       # average overall mshr miss latency
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   504718640000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     339                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          7722506                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1021.995025                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          219968569                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7723526                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            28.480330                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3238433900000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data  1021.995025                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.998042                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998042                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          968                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        558914881                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       558914881                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     57175009                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       57175009                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    153733945                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     153733945                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data       822842                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       822842                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      4035756                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      4035756                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      4050858                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      4050858                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    210908954                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       210908954                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    211731796                       # number of overall hits
system.cpu2.dcache.overall_hits::total      211731796                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1056300                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1056300                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     54569810                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     54569810                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data       106718                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       106718                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        34605                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        34605                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         6469                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         6469                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     55626110                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      55626110                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     55732828                       # number of overall misses
system.cpu2.dcache.overall_misses::total     55732828                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  61478067500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  61478067500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 1169200375085                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 1169200375085                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   1599674500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1599674500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     82542500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     82542500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 1230678442585                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1230678442585                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 1230678442585                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1230678442585                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     58231309                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     58231309                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    208303755                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    208303755                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data       929560                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       929560                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      4070361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      4070361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      4057327                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      4057327                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    266535064                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    266535064                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    267464624                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    267464624                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018140                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018140                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.261972                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.261972                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.114805                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.114805                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.008502                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.008502                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.001594                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001594                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.208701                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.208701                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.208375                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.208375                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 58201.332481                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 58201.332481                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 21425.773245                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 21425.773245                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 46226.686895                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 46226.686895                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 12759.700108                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12759.700108                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 22124.114783                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 22124.114783                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 22081.751218                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 22081.751218                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1254                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets    239923481                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets        6779033                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    89.571429                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    35.391992                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      7722506                       # number of writebacks
system.cpu2.dcache.writebacks::total          7722506                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       296774                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       296774                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data     47565373                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total     47565373                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        33787                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        33787                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     47862147                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     47862147                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     47862147                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     47862147                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       759526                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       759526                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      7004437                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      7004437                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        79097                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        79097                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          818                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          818                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         6469                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         6469                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      7763963                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7763963                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      7843060                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7843060                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          326                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          326                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          370                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          370                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          696                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          696                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  50032962000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50032962000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 153392108085                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 153392108085                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data   5158694000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   5158694000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     40663000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     40663000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     76073500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     76073500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 203425070085                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 203425070085                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 208583764085                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 208583764085                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     30255000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     30255000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     30255000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     30255000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.013043                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013043                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.033626                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033626                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.085091                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.085091                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.000201                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000201                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.001594                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001594                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.029129                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.029129                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.029324                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.029324                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 65873.929266                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 65873.929266                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21899.277285                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21899.277285                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 65219.843989                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 65219.843989                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 49710.268949                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49710.268949                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 11759.700108                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 11759.700108                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26201.190048                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26201.190048                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26594.691879                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26594.691879                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 92806.748466                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 92806.748466                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 43469.827586                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 43469.827586                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements        15467                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.925905                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs       863168                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs        15482                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    55.753003                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker    15.925905                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.995369                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.995369                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           15                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses      8126138                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses      8126138                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus2.dtb.walker       862963                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total       862963                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus2.dtb.walker       862963                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total       862963                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus2.dtb.walker       862963                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total       862963                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus2.dtb.walker       135826                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total       135826                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus2.dtb.walker       135826                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total       135826                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus2.dtb.walker       135826                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total       135826                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus2.dtb.walker   1523282000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total   1523282000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus2.dtb.walker   1523282000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total   1523282000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus2.dtb.walker   1523282000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total   1523282000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus2.dtb.walker       998789                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total       998789                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus2.dtb.walker       998789                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total       998789                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus2.dtb.walker       998789                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total       998789                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.135991                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.135991                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus2.dtb.walker     0.135991                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.135991                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus2.dtb.walker     0.135991                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.135991                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 11214.951482                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 11214.951482                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus2.dtb.walker 11214.951482                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 11214.951482                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus2.dtb.walker 11214.951482                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 11214.951482                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks        15467                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total        15467                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus2.dtb.walker       135826                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total       135826                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus2.dtb.walker       135826                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total       135826                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus2.dtb.walker       135826                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total       135826                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker   1251630000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total   1251630000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus2.dtb.walker   1251630000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total   1251630000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus2.dtb.walker   1251630000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total   1251630000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.135991                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.135991                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.135991                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.135991                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.135991                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.135991                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9214.951482                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9214.951482                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9214.951482                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9214.951482                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9214.951482                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9214.951482                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          1803978                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.989463                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          189836438                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1804490                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           105.202267                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3236976114500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.989463                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999979                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          220                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          292                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        385487218                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       385487218                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    189822951                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      189822951                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    189822951                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       189822951                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    189822951                       # number of overall hits
system.cpu2.icache.overall_hits::total      189822951                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      2018659                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2018659                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      2018659                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2018659                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      2018659                       # number of overall misses
system.cpu2.icache.overall_misses::total      2018659                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  69425999917                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  69425999917                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  69425999917                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  69425999917                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  69425999917                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  69425999917                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    191841610                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    191841610                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    191841610                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    191841610                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    191841610                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    191841610                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.010523                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.010523                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.010523                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.010523                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.010523                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.010523                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 34392.138502                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 34392.138502                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 34392.138502                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 34392.138502                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 34392.138502                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 34392.138502                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs      2626040                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          779                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            44581                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    58.904915                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets   111.285714                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      1803978                       # number of writebacks
system.cpu2.icache.writebacks::total          1803978                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       214661                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       214661                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       214661                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       214661                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       214661                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       214661                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      1803998                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1803998                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      1803998                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1803998                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      1803998                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1803998                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  55686900277                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  55686900277                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  55686900277                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  55686900277                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  55686900277                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  55686900277                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.009404                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.009404                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.009404                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.009404                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.009404                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.009404                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 30868.604221                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 30868.604221                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 30868.604221                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 30868.604221                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 30868.604221                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 30868.604221                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements          498                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse    12.659092                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         7830                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          510                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    15.352941                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle 3236990676000                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker    12.659092                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.791193                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.791193                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3           10                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        77541                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        77541                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus2.itb.walker         7698                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         7698                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus2.itb.walker         7698                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         7698                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus2.itb.walker         7698                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         7698                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus2.itb.walker         1773                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total         1773                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus2.itb.walker         1773                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total         1773                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus2.itb.walker         1773                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total         1773                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus2.itb.walker     39845000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total     39845000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus2.itb.walker     39845000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total     39845000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus2.itb.walker     39845000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total     39845000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus2.itb.walker         9471                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         9471                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus2.itb.walker         9471                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         9471                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus2.itb.walker         9471                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         9471                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus2.itb.walker     0.187203                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.187203                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus2.itb.walker     0.187203                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.187203                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus2.itb.walker     0.187203                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.187203                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 22473.209250                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 22473.209250                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus2.itb.walker 22473.209250                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 22473.209250                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus2.itb.walker 22473.209250                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 22473.209250                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.writebacks::writebacks          498                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total          498                       # number of writebacks
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus2.itb.walker         1773                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total         1773                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus2.itb.walker         1773                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total         1773                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus2.itb.walker         1773                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total         1773                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker     36299000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total     36299000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus2.itb.walker     36299000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total     36299000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus2.itb.walker     36299000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total     36299000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.187203                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.187203                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.187203                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.187203                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.187203                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.187203                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 20473.209250                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 20473.209250                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 20473.209250                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 20473.209250                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 20473.209250                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 20473.209250                       # average overall mshr miss latency
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   504718640000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     868                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements           155322                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          958.048805                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          372853998                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           156340                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          2384.891889                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   958.048805                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.935595                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.935595                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1018                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          693                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          276                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        747024469                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       747024469                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    192822236                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      192822236                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    176332626                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     176332626                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data        32620                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        32620                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      1809967                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1809967                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      1809144                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1809144                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    369154862                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       369154862                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    369187482                       # number of overall hits
system.cpu3.dcache.overall_hits::total      369187482                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       221561                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       221561                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       354567                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       354567                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data        40038                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        40038                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         3657                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3657                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         2786                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2786                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       576128                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        576128                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       616166                       # number of overall misses
system.cpu3.dcache.overall_misses::total       616166                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  14454203500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14454203500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   7830777440                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   7830777440                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    196354000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    196354000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     19652000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     19652000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        51000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        51000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  22284980940                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  22284980940                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  22284980940                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  22284980940                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    193043797                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    193043797                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    176687193                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    176687193                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data        72658                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        72658                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      1813624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1813624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      1811930                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1811930                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    369730990                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    369730990                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    369803648                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    369803648                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.001148                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.001148                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.002007                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.002007                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.551047                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.551047                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.002016                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.002016                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.001538                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001538                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.001558                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.001558                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.001666                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.001666                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 65238.031513                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 65238.031513                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 22085.466047                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 22085.466047                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 53692.644244                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 53692.644244                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  7053.840632                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7053.840632                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 38680.607330                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 38680.607330                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 36167.170762                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 36167.170762                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         2626                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2825266                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          49855                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   154.470588                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    56.669662                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks       155322                       # number of writebacks
system.cpu3.dcache.writebacks::total           155322                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       138614                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       138614                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       296563                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       296563                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         2644                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         2644                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       435177                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       435177                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       435177                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       435177                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        82947                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        82947                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        58004                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        58004                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data        29171                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        29171                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1013                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1013                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         2786                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2786                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       140951                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       140951                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       170122                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       170122                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data          268                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          268                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          294                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          294                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          562                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          562                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5276965000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5276965000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   1552909455                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1552909455                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data   2935082500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   2935082500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     64903000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     64903000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     16868000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     16868000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        49000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        49000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6829874455                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6829874455                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   9764956955                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9764956955                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     18525000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     18525000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     18525000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     18525000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000328                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000328                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.401484                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.401484                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.000559                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.000559                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.001538                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001538                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.000381                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000381                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.000460                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000460                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 63618.515438                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 63618.515438                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 26772.454572                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26772.454572                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 100616.451270                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 100616.451270                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 64070.088845                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64070.088845                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  6054.558507                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6054.558507                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 48455.665125                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 48455.665125                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 57399.730517                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 57399.730517                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 69123.134328                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 69123.134328                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 32962.633452                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 32962.633452                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements         4642                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.946295                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs       930221                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs         4657                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs   199.746833                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker    15.946295                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.996643                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.996643                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           15                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::0            4                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::1           10                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses      7496659                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses      7496659                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus3.dtb.walker       929006                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total       929006                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus3.dtb.walker       929006                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total       929006                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus3.dtb.walker       929006                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total       929006                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus3.dtb.walker         7179                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total         7179                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus3.dtb.walker         7179                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total         7179                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus3.dtb.walker         7179                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total         7179                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus3.dtb.walker    331838500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total    331838500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus3.dtb.walker    331838500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total    331838500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus3.dtb.walker    331838500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total    331838500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus3.dtb.walker       936185                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total       936185                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus3.dtb.walker       936185                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total       936185                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus3.dtb.walker       936185                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total       936185                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.007668                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.007668                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus3.dtb.walker     0.007668                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.007668                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus3.dtb.walker     0.007668                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.007668                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 46223.499095                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 46223.499095                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus3.dtb.walker 46223.499095                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 46223.499095                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus3.dtb.walker 46223.499095                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 46223.499095                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks         4642                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total         4642                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus3.dtb.walker         7179                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total         7179                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus3.dtb.walker         7179                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total         7179                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus3.dtb.walker         7179                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total         7179                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker    317480500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total    317480500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus3.dtb.walker    317480500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total    317480500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus3.dtb.walker    317480500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total    317480500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.007668                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.007668                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.007668                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.007668                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.007668                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.007668                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 44223.499095                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 44223.499095                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 44223.499095                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 44223.499095                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 44223.499095                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 44223.499095                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements          7835241                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999379                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          423040801                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          7835753                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            53.988532                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.999379                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999999                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          419                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        869888522                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       869888522                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    423012306                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      423012306                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    423012306                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       423012306                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    423012306                       # number of overall hits
system.cpu3.icache.overall_hits::total      423012306                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      8014326                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      8014326                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      8014326                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       8014326                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      8014326                       # number of overall misses
system.cpu3.icache.overall_misses::total      8014326                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst 159595383724                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 159595383724                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst 159595383724                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 159595383724                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst 159595383724                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 159595383724                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    431026632                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    431026632                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    431026632                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    431026632                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    431026632                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    431026632                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.018594                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.018594                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.018594                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.018594                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.018594                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.018594                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 19913.762395                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 19913.762395                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 19913.762395                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 19913.762395                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 19913.762395                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 19913.762395                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs     11974651                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets         6151                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs           528510                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets             30                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    22.657378                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets   205.033333                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks      7835241                       # number of writebacks
system.cpu3.icache.writebacks::total          7835241                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       179069                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       179069                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       179069                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       179069                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       179069                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       179069                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      7835257                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      7835257                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      7835257                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      7835257                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      7835257                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      7835257                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst 146792685934                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 146792685934                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst 146792685934                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 146792685934                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst 146792685934                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 146792685934                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.018178                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.018178                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.018178                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.018178                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.018178                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.018178                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 18734.891010                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 18734.891010                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 18734.891010                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 18734.891010                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 18734.891010                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 18734.891010                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements          929                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse    15.013591                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs        16233                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs          943                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs    17.214210                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker    15.013591                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.938349                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.938349                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::1            4                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses       152793                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses       152793                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus3.itb.walker        15984                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total        15984                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus3.itb.walker        15984                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total        15984                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus3.itb.walker        15984                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total        15984                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus3.itb.walker         2769                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total         2769                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus3.itb.walker         2769                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total         2769                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus3.itb.walker         2769                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total         2769                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus3.itb.walker    101750000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total    101750000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus3.itb.walker    101750000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total    101750000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus3.itb.walker    101750000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total    101750000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus3.itb.walker        18753                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total        18753                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus3.itb.walker        18753                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total        18753                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus3.itb.walker        18753                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total        18753                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus3.itb.walker     0.147656                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.147656                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus3.itb.walker     0.147656                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.147656                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus3.itb.walker     0.147656                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.147656                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 36746.117732                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total 36746.117732                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus3.itb.walker 36746.117732                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total 36746.117732                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus3.itb.walker 36746.117732                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total 36746.117732                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.writebacks::writebacks          929                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total          929                       # number of writebacks
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus3.itb.walker         2769                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total         2769                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus3.itb.walker         2769                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total         2769                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus3.itb.walker         2769                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total         2769                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker     96212000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total     96212000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus3.itb.walker     96212000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total     96212000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus3.itb.walker     96212000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total     96212000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.147656                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.147656                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.147656                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.147656                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.147656                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.147656                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 34746.117732                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 34746.117732                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 34746.117732                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total 34746.117732                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 34746.117732                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total 34746.117732                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 4311                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4311                       # Transaction distribution
system.iobus.trans_dist::WriteReq              155053                       # Transaction distribution
system.iobus.trans_dist::WriteResp             155053                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio         3482                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        11648                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        15130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       303598                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       303598                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  318728                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         3482                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         6496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9978                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      9646648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      9646648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  9656626                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3887062                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             9759182                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy           787307913                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10653000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy           153022000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements               151778                       # number of replacements
system.iocache.tags.tagsinuse               15.993175                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               151794                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3236719826000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.993175                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.999573                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999573                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1366191                       # Number of tag accesses
system.iocache.tags.data_accesses             1366191                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide         1223                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1223                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide       150576                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       150576                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide       151799                       # number of demand (read+write) misses
system.iocache.demand_misses::total            151799                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide       151799                       # number of overall misses
system.iocache.overall_misses::total           151799                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide    139459039                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    139459039                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide  18212636874                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  18212636874                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide  18352095913                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  18352095913                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide  18352095913                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  18352095913                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide         1223                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1223                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide       151799                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          151799                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide       151799                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         151799                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 114030.285364                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 114030.285364                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 120953.119182                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 120953.119182                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 120897.343942                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120897.343942                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 120897.343942                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120897.343942                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3439                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  123                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    27.959350                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks          150555                       # number of writebacks
system.iocache.writebacks::total               150555                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide         1223                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total         1223                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide       150576                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       150576                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide       151799                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       151799                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide       151799                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       151799                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     78309039                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     78309039                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide  10675443144                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  10675443144                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide  10753752183                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  10753752183                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide  10753752183                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  10753752183                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 64030.285364                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 64030.285364                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 70897.375040                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 70897.375040                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 70842.048913                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70842.048913                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 70842.048913                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70842.048913                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued         53689133                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            55100425                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit              1231712                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                717                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4502239                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  12149876                       # number of replacements
system.l2.tags.tagsinuse                 31535.529877                       # Cycle average of tags in use
system.l2.tags.total_refs                    27094880                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12181174                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.224324                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31377.722783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   157.807094                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.957572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.004816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.962388                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           772                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            95                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30431                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          285                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          418                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2255                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13078                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14813                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.023560                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.002899                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.928680                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 573331685                       # Number of tag accesses
system.l2.tags.data_accesses                573331685                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     11815756                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11815756                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     20656942                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         20656942                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   44                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       294685                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       134973                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data      6302637                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        42148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6774443                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.dtb.walker      1404780                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.itb.walker          301                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       559251                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.dtb.walker         4119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.itb.walker         1270                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst      1764350                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.dtb.walker         7801                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.itb.walker          389                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      1367325                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.dtb.walker         1950                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.itb.walker          556                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      7075898                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12187990                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      7715317                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       139252                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       201618                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data        43284                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8099471                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker      1404780                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker          301                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst       559251                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      8010002                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker         4119                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         1270                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      1764350                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       274225                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker         7801                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker          389                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      1367325                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      6504255                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker         1950                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker          556                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      7075898                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        85432                       # number of demand (read+write) hits
system.l2.demand_hits::total                 27061904                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker      1404780                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker          301                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst       559251                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      8010002                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker         4119                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         1270                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      1764350                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       274225                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker         7801                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker          389                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      1367325                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      6504255                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker         1950                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker          556                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      7075898                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        85432                       # number of overall hits
system.l2.overall_hits::total                27061904                       # number of overall hits
system.l2.WritebackDirty_misses::writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackClean_misses::writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.UpgradeReq_misses::switch_cpus0.data         3505                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         4172                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data       111154                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         3349                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             122180                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          537                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          436                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         2731                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          405                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             4109                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        41349                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        21985                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       587282                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        10152                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              660768                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.dtb.walker        66504                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.itb.walker          389                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       250348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.dtb.walker         4705                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.itb.walker         1655                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       287140                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.dtb.walker         6837                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.itb.walker          266                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       436672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.dtb.walker         2434                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.itb.walker          728                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       759350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1817028                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      3785569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        85221                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       628605                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data        63298                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4562693                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker        66504                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          389                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst       250348                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      3826918                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker         4705                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker         1655                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       287140                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       107206                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker         6837                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker          266                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       436672                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1215887                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker         2434                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          728                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       759350                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        73450                       # number of demand (read+write) misses
system.l2.demand_misses::total                7040489                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker        66504                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          389                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst       250348                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      3826918                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker         4705                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker         1655                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       287140                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       107206                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker         6837                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker          266                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       436672                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1215887                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker         2434                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          728                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       759350                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        73450                       # number of overall misses
system.l2.overall_misses::total               7040489                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      4643500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      8246500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      7112000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      5106500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     25108500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      4238999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      3176000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data     32921000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      2719000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     43054999                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   5815305205                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   2648575476                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  98801055845                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   1100195494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  108365132020                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.dtb.walker   8067800500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.itb.walker     45557000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst  31550391990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.dtb.walker    595056000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.itb.walker    202476000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst  33778953477                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.dtb.walker    666231000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.itb.walker     27180000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst  44782788491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.dtb.walker    280922500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.itb.walker     82851500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst  92087757458                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 212167965916                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data 430408746455                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data  10713414921                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data  52532879494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data   7788039442                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 501443080312                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker   8067800500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     45557000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  31550391990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 436224051660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker    595056000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker    202476000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst  33778953477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  13361990397                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker    666231000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker     27180000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  44782788491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 151333935339                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker    280922500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker     82851500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst  92087757458                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   8888234936                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     821976178248                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker   8067800500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     45557000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  31550391990                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 436224051660                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker    595056000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker    202476000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst  33778953477                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  13361990397                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker    666231000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker     27180000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  44782788491                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 151333935339                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker    280922500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker     82851500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst  92087757458                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   8888234936                       # number of overall miss cycles
system.l2.overall_miss_latency::total    821976178248                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     11815757                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11815757                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     20656943                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     20656943                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         3509                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         4191                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data       111164                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         3360                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           122224                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          537                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          436                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         2731                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          405                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4109                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       336034                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       156958                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      6889919                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        52300                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7435211                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.dtb.walker      1471284                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.itb.walker          690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       809599                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.dtb.walker         8824                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.itb.walker         2925                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      2051490                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.dtb.walker        14638                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.itb.walker          655                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      1803997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.dtb.walker         4384                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.itb.walker         1284                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      7835248                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14005018                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data     11500886                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       224473                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       830223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       106582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12662164                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker      1471284                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker          690                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst       809599                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     11836920                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker         8824                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         2925                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      2051490                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       381431                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker        14638                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker          655                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      1803997                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      7720142                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker         4384                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         1284                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      7835248                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       158882                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             34102393                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker      1471284                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker          690                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       809599                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     11836920                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker         8824                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         2925                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      2051490                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       381431                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker        14638                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker          655                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      1803997                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      7720142                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker         4384                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         1284                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      7835248                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       158882                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            34102393                       # number of overall (read+write) accesses
system.l2.WritebackDirty_miss_rate::writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackClean_miss_rate::writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.998860                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.995466                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.999910                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.996726                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999640                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.123050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.140069                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.085238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.194111                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.088870                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.dtb.walker     0.045201                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.itb.walker     0.563768                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.309225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.dtb.walker     0.533205                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.itb.walker     0.565812                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.139967                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.dtb.walker     0.467072                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.itb.walker     0.406107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.242058                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.dtb.walker     0.555201                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.itb.walker     0.566978                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.096915                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.129741                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.329155                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.379649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.757152                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.593890                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.360341                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.045201                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.563768                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.309225                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.323304                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.533205                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.565812                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.139967                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.281063                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.467072                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.406107                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.242058                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.157495                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.555201                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.566978                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.096915                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.462293                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.206451                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.045201                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.563768                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.309225                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.323304                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.533205                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.565812                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.139967                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.281063                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.467072                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.406107                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.242058                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.157495                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.555201                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.566978                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.096915                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.462293                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.206451                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1324.821683                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1976.629914                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data    63.983302                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1524.783517                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   205.504174                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  7893.852886                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  7284.403670                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 12054.558770                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  6713.580247                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10478.218301                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 140639.560933                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 120471.934319                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 168234.435663                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 108372.290583                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 163998.759050                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.dtb.walker 121313.011247                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.itb.walker 117113.110540                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 126026.139574                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.dtb.walker 126473.113709                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.itb.walker 122341.993958                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 117639.316978                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.dtb.walker 97444.931988                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.itb.walker 102180.451128                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 102554.751601                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.dtb.walker 115415.981923                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.itb.walker 113807.005495                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 121271.821239                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 116766.481263                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 113697.239822                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 125713.320907                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 83570.572130                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 123037.685898                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109900.683722                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 121313.011247                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 117113.110540                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 126026.139574                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 113988.345624                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 126473.113709                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 122341.993958                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 117639.316978                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 124638.456775                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 97444.931988                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 102180.451128                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 102554.751601                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 124463.815584                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 115415.981923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 113807.005495                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 121271.821239                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 121010.686671                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116749.870392                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 121313.011247                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 117113.110540                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 126026.139574                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 113988.345624                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 126473.113709                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 122341.993958                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 117639.316978                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 124638.456775                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 97444.931988                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 102180.451128                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 102554.751601                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 124463.815584                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 115415.981923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 113807.005495                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 121271.821239                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 121010.686671                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116749.870392                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             303837                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3129                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      97.103547                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     58468                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks              8474160                       # number of writebacks
system.l2.writebacks::total                   8474160                       # number of writebacks
system.l2.UpgradeReq_mshr_hits::switch_cpus1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data         8353                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data         2155                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data       434743                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data         1280                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           446531                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.dtb.walker           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.inst          605                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.dtb.walker           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.itb.walker           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.inst          640                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.dtb.walker            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.inst          446                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.dtb.walker            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.itb.walker            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.inst          673                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2411                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus0.data        43044                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus1.data         1073                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus2.data          716                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus3.data          631                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        45464                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          605                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data        51397                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          640                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         3228                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          446                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data       435459                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          673                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         1911                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              494406                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          605                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data        51397                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          640                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         3228                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          446                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data       435459                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          673                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         1911                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             494406                       # number of overall MSHR hits
system.l2.WritebackDirty_mshr_misses::writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackClean_mshr_misses::writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher      7369647                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7369647                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         3505                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         4171                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data       111154                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         3348                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        122178                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          537                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          436                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data         2731                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          405                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         4109                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        32996                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        19830                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       152539                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         8872                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         214237                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.dtb.walker        66487                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.itb.walker          389                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst       249743                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.dtb.walker         4695                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.itb.walker         1642                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst       286500                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.dtb.walker         6834                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.itb.walker          266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst       436226                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.dtb.walker         2431                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.itb.walker          727                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst       758677                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1814617                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data      3742525                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data        84148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data       627889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data        62667                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4517229                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker        66487                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          389                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst       249743                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      3775521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker         4695                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker         1642                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst       286500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       103978                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker         6834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker          266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       436226                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       780428                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker         2431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst       758677                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        71539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6546083                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher      7369647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker        66487                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst       249743                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      3775521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker         4695                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker         1642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst       286500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       103978                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker         6834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker          266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       436226                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       780428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker         2431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst       758677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        71539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13915730                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         3220                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data          618                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          326                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data          268                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         4432                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         4038                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          661                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          370                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          294                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         5363                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         7258                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         1279                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          696                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          562                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9795                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 1203966394994                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1203966394994                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     58477000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     69681500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data   1880600498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     56214999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2064973997                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      8526500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      7015500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data     43788500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      6451499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     65781999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   4251953553                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   2227980525                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  16875197539                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    884106524                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24239238141                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.dtb.walker   7667508610                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.itb.walker     43222501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst  29994104711                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.dtb.walker    566363511                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.itb.walker    191568502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst  32004564322                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.dtb.walker    625032502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.itb.walker     25584000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst  42129894270                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.dtb.walker    266202003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.itb.walker     78482000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst  87470637349                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 201063164281                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data 404282486236                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data  10106970151                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data  48707634100                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data   7350212106                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 470447302593                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker   7667508610                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     43222501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst  29994104711                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 408534439789                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker    566363511                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker    191568502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst  32004564322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  12334950676                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker    625032502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker     25584000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  42129894270                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  65582831639                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker    266202003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker     78482000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst  87470637349                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   8234318630                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 695749705015                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 1203966394994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker   7667508610                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     43222501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst  29994104711                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 408534439789                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker    566363511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker    191568502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst  32004564322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  12334950676                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker    625032502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker     25584000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  42129894270                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  65582831639                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker    266202003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker     78482000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst  87470637349                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   8234318630                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1899716100009                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    424079509                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     55860503                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     27431500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     16213500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    523585012                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    424079509                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     55860503                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     27431500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     16213500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    523585012                       # number of overall MSHR uncacheable cycles
system.l2.WritebackDirty_mshr_miss_rate::writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_mshr_miss_rate::writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.998860                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.995228                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.999910                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.996429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999624                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.098192                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.126340                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.022139                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.169637                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.028814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.045190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.itb.walker     0.563768                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.308477                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.532072                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.itb.walker     0.561368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.139655                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.466867                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.itb.walker     0.406107                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.241811                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.554516                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.itb.walker     0.566199                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.096829                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.129569                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.325412                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.374869                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.756290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.587970                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.356750                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.045190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.563768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.308477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.318961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.532072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.561368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.139655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.272600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.466867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.406107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.241811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.101090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.554516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.566199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.096829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.450265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.191954                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.045190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.563768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.308477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.318961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.532072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.561368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.139655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.272600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.466867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.406107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.241811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.101090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.554516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.566199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.096829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.450265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.408057                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 163368.258343                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 163368.258343                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 16683.880171                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16706.185567                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16918.873797                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 16790.620968                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16901.357012                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 15878.026071                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16090.596330                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16033.870377                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 15929.627160                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 16009.247749                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 128862.697084                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 112354.035552                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 110628.741102                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 99651.321461                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113142.165644                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 115323.425782                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 111111.827763                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 120099.881522                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 120631.205751                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 116667.784409                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 111708.775993                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91459.248171                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 96180.451128                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 96578.136723                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 109503.086384                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 107953.232462                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 115293.645845                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 110801.984265                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 108023.990818                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 120109.451811                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 77573.638175                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 117289.994830                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104145.108117                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 115323.425782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 111111.827763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 120099.881522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108206.109776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 120631.205751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 116667.784409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 111708.775993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 118630.389852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91459.248171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 96180.451128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 96578.136723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 84034.442177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 109503.086384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 107953.232462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 115293.645845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 115102.512336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106284.888996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 163368.258343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 115323.425782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 111111.827763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 120099.881522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108206.109776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 120631.205751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 116667.784409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 111708.775993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 118630.389852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91459.248171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 96180.451128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 96578.136723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 84034.442177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 109503.086384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 107953.232462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 115293.645845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 115102.512336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 136515.734353                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 131701.710870                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 90389.163430                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 84145.705521                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 60498.134328                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 118137.412455                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 58429.251722                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 43675.139171                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 39413.074713                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 28849.644128                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 53454.314650                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests      26411217                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     14090891                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         1661                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4432                       # Transaction distribution
system.membus.trans_dist::ReadResp           13595461                       # Transaction distribution
system.membus.trans_dist::WriteReq               5363                       # Transaction distribution
system.membus.trans_dist::WriteResp              5363                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8624716                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3676939                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           141644                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          17740                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            207021                       # Transaction distribution
system.membus.trans_dist::ReadExResp           206606                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13591028                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        150576                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       303577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       303577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        15130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         4460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39902058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     39921648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               40225225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9978                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         8920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1425288448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1425307346                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1434942866                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            27493                       # Total snoops (count)
system.membus.snoopTraffic                     106560                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14117804                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000591                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024313                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14109454     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    8350      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            14117804                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13858756                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3809376                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy         66826692935                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization              13.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy            6693678                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        73001572411                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             14.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.branchPred.lookups      147520519                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    116982558                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      7449622                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups    103101878                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       74186788                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    71.954837                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        7047473                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       340179                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      3250779                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      3100744                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       150035                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted        17755                       # Number of mispredicted indirect branches.
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.walks         20097031                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksShort     20097031                       # Table walker walks initiated with short descriptors
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level1        15443                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level2     10973114                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksSquashedBefore      9108474                       # Table walks squashed before starting
system.switch_cpus0.dtb.walker.walkWaitTime::samples     10988557                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::mean  4451.980729                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::stdev 11834.347206                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0-131071     10974753     99.87%     99.87% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::131072-262143         9691      0.09%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::262144-393215         3201      0.03%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::393216-524287          711      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::524288-655359          175      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::655360-786431           16      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::786432-917503            7      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::917504-1.04858e+06            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::1.04858e+06-1.17965e+06            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total     10988557                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::samples     19271256                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 10846.869555                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean  7917.638114                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev 18000.076289                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-131071     19199532     99.63%     99.63% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::131072-262143        51520      0.27%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::262144-393215        14882      0.08%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::393216-524287         3731      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::524288-655359         1258      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::655360-786431          245      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::786432-917503           67      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::917504-1.04858e+06            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::1.04858e+06-1.17965e+06           17      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total     19271256                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walksPending::samples 504025899500                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     0.782863                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::stdev     1.048399                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0-1 461473477500     91.56%     91.56% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::2-3  25573326000      5.07%     96.63% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::4-5  13734792500      2.73%     99.36% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::6-7   2704606500      0.54%     99.89% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::8-9    238337500      0.05%     99.94% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::10-11    123617000      0.02%     99.96% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::12-13     62266000      0.01%     99.98% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::14-15     92127500      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::16-17     21446000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::18-19       289500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::20-21      1581500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::22-23        32000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total 504025899500                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walkPageSizes::4K     10823617     99.86%     99.86% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1M        15175      0.14%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total     10838792                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data     20097031                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total     20097031                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data     10838792                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total     10838792                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total     30935823                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits           127024654                       # DTB read hits
system.switch_cpus0.dtb.read_misses          19917976                       # DTB read misses
system.switch_cpus0.dtb.write_hits           49646124                       # DTB write hits
system.switch_cpus0.dtb.write_misses           179055                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 166                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            2617                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid        14945                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries           10422                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults              156                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults          7858                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults              992                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses       146942630                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       49825179                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                176670778                       # DTB hits
system.switch_cpus0.dtb.misses               20097031                       # DTB misses
system.switch_cpus0.dtb.accesses            196767809                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.walks            30696                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksShort        30696                       # Table walker walks initiated with short descriptors
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level1          600                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level2        29350                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksSquashedBefore          746                       # Table walks squashed before starting
system.switch_cpus0.itb.walker.walkWaitTime::samples        29950                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::mean   332.203673                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::stdev  9856.104322                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0-65535        29903     99.84%     99.84% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::65536-131071           23      0.08%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::131072-196607            6      0.02%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::196608-262143            5      0.02%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::262144-327679            6      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::327680-393215            2      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::393216-458751            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::458752-524287            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::524288-589823            2      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::655360-720895            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total        29950                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkCompletionTime::samples         4232                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 12113.657845                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean  6541.853961                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev 32717.780525                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-65535         4045     95.58%     95.58% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::65536-131071          128      3.02%     98.61% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::131072-196607           31      0.73%     99.34% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::196608-262143           13      0.31%     99.65% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::262144-327679            3      0.07%     99.72% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::327680-393215            6      0.14%     99.86% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::393216-458751            3      0.07%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::458752-524287            1      0.02%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::524288-589823            2      0.05%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total         4232                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walksPending::samples  35744904236                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::mean     0.864235                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::stdev     0.342787                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0   4855915816     13.58%     13.58% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::1  30886028420     86.41%     99.99% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::2      2921500      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::3        38500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total  35744904236                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walkPageSizes::4K         2912     83.53%     83.53% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::1M          574     16.47%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total         3486                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst        30696                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total        30696                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst         3486                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total         3486                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total        34182                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.inst_hits           234158380                       # ITB inst hits
system.switch_cpus0.itb.inst_misses             30696                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 166                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            2617                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid        14945                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries            3005                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults            13536                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       234189076                       # ITB inst accesses
system.switch_cpus0.itb.hits                234158380                       # DTB hits
system.switch_cpus0.itb.misses                  30696                       # DTB misses
system.switch_cpus0.itb.accesses            234189076                       # DTB accesses
system.switch_cpus0.numPwrStateTransitions          698                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          349                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 940946.137536                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 7680350.113533                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows          202     57.88%     57.88% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          147     42.12%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    137991000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          349                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 503862927797                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED    328390202                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles              1007401635                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     25022322                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             700245338                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          147520519                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     84335005                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            924981275                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       15475346                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles            300452                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        87601                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles      1086592                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       279374                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles        71369                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        234143817                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       195090                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes           1640                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    959566658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.782858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.163734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       600502022     62.58%     62.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       142986187     14.90%     77.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        40017521      4.17%     81.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       176060928     18.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    959566658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146437                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.695100                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        44467436                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    625813048                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        258082623                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     23893730                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7309821                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     19125857                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       429012                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     635576872                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts     24682403                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7309821                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        75093434                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      563863171                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     21636501                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        248503465                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     43160266                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     605730027                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts     11990103                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents     20179611                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       5566158                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       3442726                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      10913033                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    670692366                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   2688259160                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    649803146                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         4360                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    516798713                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       153893649                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       633239                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       589774                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         52339207                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    139969344                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     56191611                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      2357838                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1905189                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         593177748                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       873345                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        566494925                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      6141369                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    119824093                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    273698766                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        28907                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    959566658                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.590365                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.968103                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    647098838     67.44%     67.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    131627644     13.72%     81.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    114074936     11.89%     93.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     60343584      6.29%     99.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6421623      0.67%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5           33      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    959566658                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       52807021     43.26%     43.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         83647      0.07%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     43.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      46095861     37.76%     81.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     23089876     18.91%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           68      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    358985180     63.37%     63.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1114125      0.20%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          506      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    152200717     26.87%     90.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     54194329      9.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     566494925                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.562333                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          122076405                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.215494                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   2220757810                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    713881383                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    526542890                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads        16472                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         6034                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         4528                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     688560699                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses          10563                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      3289623                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     30079881                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        24003                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        12551                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      5883563                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       731854                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1231389                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7309821                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles      231205296                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      5007377                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    594079896                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    139969344                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     56191611                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       362425                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents       1272463                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      2852023                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        12551                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      5557542                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      2135392                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      7692934                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    534797627                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    127229960                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     11600613                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                28803                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           179848649                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       102156474                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          52618689                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.530868                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             527350455                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            526547418                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        313813384                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        512424671                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              0.522679                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.612409                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts    106770362                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       844436                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      7021770                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    942218175                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.503322                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.347128                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    743589692     78.92%     78.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    101660100     10.79%     89.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     37429101      3.97%     93.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     16054018      1.70%     95.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     16605032      1.76%     97.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      5647488      0.60%     97.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      5684870      0.60%     98.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      3590653      0.38%     98.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     11957221      1.27%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    942218175                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    441236759                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     474239483                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             160197507                       # Number of memory references committed
system.switch_cpus0.commit.loads            109889461                       # Number of loads committed
system.switch_cpus0.commit.membars             473445                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          93110423                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              4528                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        391238821                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      4161041                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    312928716     65.99%     65.99% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1112754      0.23%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          506      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    109889461     23.17%     89.39% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     50308046     10.61%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    474239483                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     11957221                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1507979489                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1179362965                       # The number of ROB writes
system.switch_cpus0.timesIdled                 251243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               47834977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              656633                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          441224271                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            474226995                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.283196                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.283196                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.437982                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.437982                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       576038615                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      293157520                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             3493                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            1712                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       2021389417                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       281136699                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads     1816932984                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        618731                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      232901846                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    171078697                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect     16681370                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups    145331221                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits      104208473                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    71.704120                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       31668350                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect      3887820                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2223960                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      1937895                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       286065                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted       230625                       # Number of mispredicted indirect branches.
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.walks           115893                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksShort       115893                       # Table walker walks initiated with short descriptors
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level1         8637                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level2        65660                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksSquashedBefore        41596                       # Table walks squashed before starting
system.switch_cpus1.dtb.walker.walkWaitTime::samples        74297                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::mean   925.293080                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::stdev 11857.966659                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0-32767        73912     99.48%     99.48% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::32768-65535           50      0.07%     99.55% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::65536-98303          139      0.19%     99.74% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::98304-131071           65      0.09%     99.82% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::131072-163839           20      0.03%     99.85% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::163840-196607           32      0.04%     99.89% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::196608-229375           18      0.02%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::229376-262143           25      0.03%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::262144-294911            5      0.01%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::294912-327679            8      0.01%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::327680-360447            8      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::360448-393215            6      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::393216-425983            5      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::425984-458751            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::491520-524287            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total        74297                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::samples        40282                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 30091.976565                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean 10203.493890                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 61090.805957                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-65535        33183     82.38%     82.38% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::65536-131071         5101     12.66%     95.04% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::131072-196607          846      2.10%     97.14% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::196608-262143          510      1.27%     98.41% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::262144-327679          277      0.69%     99.09% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::327680-393215          198      0.49%     99.59% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::393216-458751           97      0.24%     99.83% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::458752-524287           35      0.09%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::524288-589823           21      0.05%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::589824-655359            5      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::655360-720895            8      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::720896-786431            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total        40282                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walksPending::samples 259498587128                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     0.538464                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::stdev     0.516555                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0-1 259337669128     99.94%     99.94% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::2-3     99464500      0.04%     99.98% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::4-5     27456000      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::6-7      8343500      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::8-9      9508500      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::10-11      1877500      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::12-13      2330000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::14-15     11722500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::16-17       185000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::18-19        30500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total 259498587128                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walkPageSizes::4K        17064     76.21%     76.21% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1M         5328     23.79%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total        22392                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data       115893                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total       115893                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data        22392                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total        22392                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total       138285                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits           104902904                       # DTB read hits
system.switch_cpus1.dtb.read_misses             89494                       # DTB read misses
system.switch_cpus1.dtb.write_hits           92559778                       # DTB write hits
system.switch_cpus1.dtb.write_misses            26399                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 166                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            2617                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid        14945                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            8749                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults             5978                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          1925                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults             3634                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses       104992398                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses       92586177                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                197462682                       # DTB hits
system.switch_cpus1.dtb.misses                 115893                       # DTB misses
system.switch_cpus1.dtb.accesses            197578575                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.walks            18947                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksShort        18947                       # Table walker walks initiated with short descriptors
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level1         1253                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level2        15862                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksSquashedBefore         1832                       # Table walks squashed before starting
system.switch_cpus1.itb.walker.walkWaitTime::samples        17115                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::mean  1051.270815                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::stdev 13040.715404                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0-65535        16996     99.30%     99.30% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::65536-131071           83      0.48%     99.79% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::131072-196607           21      0.12%     99.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::196608-262143            4      0.02%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::262144-327679            6      0.04%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::327680-393215            3      0.02%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::393216-458751            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::524288-589823            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total        17115                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkCompletionTime::samples        10751                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 26063.854525                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean  9676.803887                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev 59524.960107                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-65535         9288     86.39%     86.39% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::65536-131071          976      9.08%     95.47% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::131072-196607          224      2.08%     97.55% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::196608-262143          107      1.00%     98.55% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::262144-327679           78      0.73%     99.27% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::327680-393215           38      0.35%     99.63% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::393216-458751           11      0.10%     99.73% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::458752-524287            8      0.07%     99.80% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::524288-589823           11      0.10%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::589824-655359            5      0.05%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::720896-786431            2      0.02%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::786432-851967            2      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::917504-983039            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total        10751                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walksPending::samples  79114891696                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::mean     0.901182                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::stdev     0.300210                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0-1  79104443696     99.99%     99.99% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::2-3      8620500      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::4-5      1346500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::6-7       221500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::8-9        67000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::10-11        39000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::12-13        75000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::14-15        38000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::16-17        40500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total  79114891696                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walkPageSizes::4K         8149     91.37%     91.37% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::1M          770      8.63%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total         8919                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst        18947                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total        18947                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst         8919                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total         8919                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total        27866                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.inst_hits           501788615                       # ITB inst hits
system.switch_cpus1.itb.inst_misses             18947                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 166                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            2617                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid        14945                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            6099                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults             3829                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       501807562                       # ITB inst accesses
system.switch_cpus1.itb.hits                501788615                       # DTB hits
system.switch_cpus1.itb.misses                  18947                       # DTB misses
system.switch_cpus1.itb.accesses            501807562                       # DTB accesses
system.switch_cpus1.numPwrStateTransitions          893                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          447                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 6191895.503356                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 41326678.490868                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows          290     64.88%     64.88% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          157     35.12%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    510125500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          447                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 501543223210                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   2767777290                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles              1003086999                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     50427240                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1565389859                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          232901846                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches    137814718                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            887273489                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       34024526                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles            277276                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles       173243                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       218066                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       597442                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles       220581                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        501781712                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       364243                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes           7124                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    956199600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.874025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.103340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       105398924     11.02%     11.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       333638629     34.89%     45.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        93183067      9.75%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       423978980     44.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    956199600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.232185                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.560572                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        91458998                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    112310514                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        695691116                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     40186002                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles      16552970                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     34958936                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       476914                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1621113437                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts     72402124                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles      16552970                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       160316264                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       33169184                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     28176048                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        666881604                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     51103530                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    1552467016                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts     31617204                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      3969026                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      29764873                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         79462                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       4748174                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   2284508290                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   7444318625                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   2297296242                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups        16822                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   1781441143                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       503067144                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      1526085                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       650209                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         75918642                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    128949323                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    104541637                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      3092275                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     28608279                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        1518294582                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      1057698                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       1331682887                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued     25171405                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    300143138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined   1011023681                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        50758                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    956199600                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.392683                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.000554                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    234452866     24.52%     24.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    233761520     24.45%     48.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    374238788     39.14%     88.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    105544327     11.04%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8199685      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2414      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    956199600                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu      230136120     75.97%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult          8860      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      43503564     14.36%     90.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     29298630      9.67%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass          199      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1100775594     82.66%     82.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     15619730      1.17%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc      1002119      0.08%     83.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     83.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    118996086      8.94%     92.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     95289158      7.16%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1331682887                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.327585                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          302947174                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.227492                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   3947624013                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1819498574                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1304552822                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        59940                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes        20604                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses        18401                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1634591047                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses          38815                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      1236106                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     28799263                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         4762                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        23922                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores     12795937                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads      4897836                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       144700                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles      16552970                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       25498983                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       302436                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1519421787                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    128949323                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts    104541637                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       579961                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          8947                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       282641                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        23922                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect     12951605                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      3769103                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts     16720708                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   1314395046                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    113799213                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     17174806                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                69507                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           207314208                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       165758971                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          93514995                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.310350                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1305661661                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1304571223                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        892715204                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       2307976658                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              1.300556                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.386796                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts    267289381                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls      1006940                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts     16222077                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    915202279                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.332231                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.505952                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    296240052     32.37%     32.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    297498943     32.51%     64.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    205026772     22.40%     87.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     51897756      5.67%     92.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     24752654      2.70%     95.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     12277820      1.34%     96.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      9238547      1.01%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      5973805      0.65%     98.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     12295930      1.34%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    915202279                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   1072679053                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1219260828                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             191895760                       # Number of memory references committed
system.switch_cpus1.commit.loads            100150060                       # Number of loads committed
system.switch_cpus1.commit.membars             430258                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         159304126                       # Number of branches committed
system.switch_cpus1.commit.fp_insts             18400                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       1114010196                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     28629667                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1011772686     82.98%     82.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     14590348      1.20%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc      1002034      0.08%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    100150060      8.21%     92.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     91745700      7.52%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1219260828                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     12295930                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          2387976608                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         3013914590                       # The number of ROB writes
system.switch_cpus1.timesIdled                 364208                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               46887399                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles             5535397                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         1072627364                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1219209139                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.935168                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.935168                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.069326                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.069326                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      1790292665                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1027273518                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads            13934                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            5168                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       4305858749                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       866799459                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     1865282493                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        806313                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      107628658                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     70038964                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      4034196                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     88518829                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       45286993                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    51.160859                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       12377678                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect      3141711                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      8851505                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      5419144                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses      3432361                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted       124075                       # Number of mispredicted indirect branches.
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.walks          3667188                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksShort      3667188                       # Table walker walks initiated with short descriptors
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level1         8237                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level2       495276                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksSquashedBefore      3163675                       # Table walks squashed before starting
system.switch_cpus2.dtb.walker.walkWaitTime::samples       503513                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::mean  3761.845275                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::stdev  8928.065485                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0-65535       501605     99.62%     99.62% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::65536-131071         1640      0.33%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::131072-196607          130      0.03%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::196608-262143           68      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::262144-327679           36      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::327680-393215           22      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::393216-458751            8      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::524288-589823            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::589824-655359            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total       503513                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::samples      1970138                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean  7819.314180                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean  7136.222914                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev  9166.578587                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-65535      1957125     99.34%     99.34% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::65536-131071        11357      0.58%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::131072-196607          890      0.05%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::196608-262143          444      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::262144-327679          194      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::327680-393215          106      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::393216-458751           13      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::458752-524287            3      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::589824-655359            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::655360-720895            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total      1970138                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walksPending::samples 461282656540                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.340944                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     1.031890                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0-1 457784663540     99.24%     99.24% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::2-3    384425500      0.08%     99.33% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::4-5    346866500      0.08%     99.40% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::6-7    352206000      0.08%     99.48% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::8-9    343373500      0.07%     99.55% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::10-11    432355500      0.09%     99.64% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::12-13    291722000      0.06%     99.71% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::14-15   1345104500      0.29%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::16-17      1882500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::18-19        57000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total 461282656540                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walkPageSizes::4K       165717     96.84%     96.84% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1M         5411      3.16%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total       171128                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data      3667188                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total      3667188                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data       171128                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total       171128                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total      3838316                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            66672833                       # DTB read hits
system.switch_cpus2.dtb.read_misses             78183                       # DTB read misses
system.switch_cpus2.dtb.write_hits          213361482                       # DTB write hits
system.switch_cpus2.dtb.write_misses          3589005                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 166                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva            2617                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid        14945                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries           22931                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults              177                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults          2450                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults              718                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        66751016                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses      216950487                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                280034315                       # DTB hits
system.switch_cpus2.dtb.misses                3667188                       # DTB misses
system.switch_cpus2.dtb.accesses            283701503                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.walks             5976                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksShort         5976                       # Table walker walks initiated with short descriptors
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level1          763                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level2         4354                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksSquashedBefore          859                       # Table walks squashed before starting
system.switch_cpus2.itb.walker.walkWaitTime::samples         5117                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::mean   999.316005                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::stdev 12142.376376                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0-32767         5080     99.28%     99.28% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::32768-65535            5      0.10%     99.37% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::65536-98303           16      0.31%     99.69% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::98304-131071            3      0.06%     99.75% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::131072-163839            2      0.04%     99.79% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::163840-196607            5      0.10%     99.88% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::196608-229375            4      0.08%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::229376-262143            1      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::360448-393215            1      0.02%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total         5117                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkCompletionTime::samples         3957                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean 12685.873136                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean  6943.837911                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev 31165.415519                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-32767         3781     95.55%     95.55% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::32768-65535            7      0.18%     95.73% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::65536-98303           59      1.49%     97.22% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::98304-131071           45      1.14%     98.36% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::131072-163839            9      0.23%     98.58% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::163840-196607           27      0.68%     99.27% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::196608-229375           10      0.25%     99.52% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::229376-262143           10      0.25%     99.77% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::262144-294911            3      0.08%     99.85% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::294912-327679            1      0.03%     99.87% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::327680-360447            2      0.05%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::360448-393215            1      0.03%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::393216-425983            1      0.03%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::425984-458751            1      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total         3957                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walksPending::samples  13321246052                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::mean     0.733231                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::stdev     0.442667                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0   3555830500     26.69%     26.69% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::1   9763496052     73.29%     99.99% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::2      1710500      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::3       209000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total  13321246052                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walkPageSizes::4K         2412     77.86%     77.86% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::1M          686     22.14%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total         3098                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst         5976                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total         5976                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst         3098                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total         3098                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total         9074                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.inst_hits           191854883                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              5976                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 166                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva            2617                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid        14945                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            2872                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults            11659                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses       191860859                       # ITB inst accesses
system.switch_cpus2.itb.hits                191854883                       # DTB hits
system.switch_cpus2.itb.misses                   5976                       # DTB misses
system.switch_cpus2.itb.accesses            191860859                       # DTB accesses
system.switch_cpus2.numPwrStateTransitions          679                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          340                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 8020509.508824                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 39998834.181618                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows          233     68.53%     68.53% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          107     31.47%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    424688000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          340                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 501506260767                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   2726973233                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles              1003012922                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     47036874                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             582238523                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          107628658                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     63083815                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            887801743                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10558652                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             62532                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        58321                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       356815                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       313191                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles        79355                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        191842208                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       330862                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           1556                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    940988157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.811956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.190121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       588486977     62.54%     62.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       123987864     13.18%     75.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        45487088      4.83%     80.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       183026228     19.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    940988157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.107305                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.580490                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        76085902                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    610386591                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        189724387                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     59720993                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       5070284                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     12282233                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       211286                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     610350674                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts     14429975                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       5070284                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       118105308                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       87174270                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    184168578                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        207254728                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    339214989                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     596799024                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts      1190638                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      4214591                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         60670                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         24957                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     309941827                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    455063656                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   3029773684                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    863418232                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         4170                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    419018816                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        36044826                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      7352914                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      6531580                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        123098494                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     73268503                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    218543320                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     13000543                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3909986                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         572862400                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     14412767                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        578861440                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      2422394                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23732138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     75625602                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       300622                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    940988157                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.615163                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.874393                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    561498048     59.67%     59.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    226034732     24.02%     83.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    110590229     11.75%     95.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     39814886      4.23%     99.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      3049718      0.32%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          544      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    940988157                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       35368682     15.91%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            24      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      20666630      9.30%     25.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite    166280904     74.79%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          353      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    291829719     50.41%     50.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        22636      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          507      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     67987521     11.75%     62.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    219020704     37.84%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     578861440                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.577123                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          222316240                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.384058                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2323435624                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    611108712                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    569266935                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        14046                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         5316                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         4384                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     801168427                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           8900                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      2991883                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7275585                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        75777                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       106818                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      4665593                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       334099                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      6861421                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       5070284                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1759244                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81988                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    587452132                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     73268503                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts    218543320                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      6459756                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9382                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        60319                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       106818                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      3586341                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       256683                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      3843024                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    570799262                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     67421403                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      4395167                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               176965                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           282510975                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        75540448                       # Number of branches executed
system.switch_cpus2.iew.exec_stores         215089572                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.569085                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             570078163                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            569271319                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        205315500                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        374993832                       # num instructions consuming a value
system.switch_cpus2.iew.wb_rate              0.567561                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.547517                       # average fanout of values written-back
system.switch_cpus2.commit.commitSquashedInsts     13663072                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls     14112145                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      3825154                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    934951834                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.602920                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.189104                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    602887345     64.48%     64.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    230928585     24.70%     89.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     50047837      5.35%     94.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     20394458      2.18%     96.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     13937614      1.49%     98.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      3519394      0.38%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2630855      0.28%     98.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      2485042      0.27%     99.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      8120704      0.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    934951834                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    413024614                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     563701115                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             279870637                       # Number of memory references committed
system.switch_cpus2.commit.loads             65992915                       # Number of loads committed
system.switch_cpus2.commit.membars            7531213                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          74853770                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              4384                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        502061527                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      7003668                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    283807808     50.35%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        22164      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc          506      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     65992915     11.71%     62.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    213877722     37.94%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    563701115                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      8120704                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1496397557                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1160549009                       # The number of ROB writes
system.switch_cpus2.timesIdled                 445195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               62024765                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             5453839                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          412866512                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            563543013                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.429388                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.429388                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.411626                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.411626                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       795441695                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      251470454                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             3420                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            1232                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads       1933647725                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       163136447                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads     1837564929                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      11302821                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      273926500                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    191369383                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect     13365420                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups    219430424                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits      127449296                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    58.081871                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       30029809                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect      4617544                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups     16988241                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits     13435614                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses      3552627                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted       579122                       # Number of mispredicted indirect branches.
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.walks           749424                       # Table walker walks requested
system.switch_cpus3.dtb.walker.walksShort       749424                       # Table walker walks initiated with short descriptors
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level1       105727                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level2       415229                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksSquashedBefore       228468                       # Table walks squashed before starting
system.switch_cpus3.dtb.walker.walkWaitTime::samples       520956                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::mean   129.030091                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::stdev  4443.123628                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::0-65535       520588     99.93%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::65536-131071          246      0.05%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::131072-196607           48      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::196608-262143           46      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::262144-327679           11      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::327680-393215            9      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::393216-458751            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::524288-589823            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::589824-655359            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::total       520956                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::samples        26536                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::mean 34864.033765                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::gmean 10694.010452                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::stdev 69847.343957                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::0-65535        21172     79.79%     79.79% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::65536-131071         3583     13.50%     93.29% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::131072-196607          805      3.03%     96.32% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::196608-262143          449      1.69%     98.01% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::262144-327679          205      0.77%     98.79% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::327680-393215          115      0.43%     99.22% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::393216-458751           78      0.29%     99.51% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::458752-524287           71      0.27%     99.78% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::524288-589823           49      0.18%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::589824-655359            3      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::655360-720895            5      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::786432-851967            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::total        26536                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walksPending::samples 504022682500                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::mean     0.688299                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::stdev     0.474733                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::0-1 503776419000     99.95%     99.95% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::2-3    180919000      0.04%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::4-5     24180000      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::6-7     13380000      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::8-9      7810000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::10-11      3335000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::12-13      1755500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::14-15     14577500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::16-17       306500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::total 504022682500                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walkPageSizes::4K         9368     71.13%     71.13% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::1M         3802     28.87%    100.00% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::total        13170                       # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data       749424                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total       749424                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data        13170                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total        13170                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total       762594                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits           204102065                       # DTB read hits
system.switch_cpus3.dtb.read_misses            662734                       # DTB read misses
system.switch_cpus3.dtb.write_hits          183833190                       # DTB write hits
system.switch_cpus3.dtb.write_misses            86690                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 166                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva            2617                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid        14945                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries            8912                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults             3279                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults          1559                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults              756                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses       204764799                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses      183919880                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                387935255                       # DTB hits
system.switch_cpus3.dtb.misses                 749424                       # DTB misses
system.switch_cpus3.dtb.accesses            388684679                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.walks            10911                       # Table walker walks requested
system.switch_cpus3.itb.walker.walksShort        10911                       # Table walker walks initiated with short descriptors
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level1          729                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level2         9012                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksSquashedBefore         1170                       # Table walks squashed before starting
system.switch_cpus3.itb.walker.walkWaitTime::samples         9741                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::mean  1968.945693                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::stdev 17158.408168                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::0-32767         9587     98.42%     98.42% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::32768-65535           27      0.28%     98.70% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::65536-98303           60      0.62%     99.31% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::98304-131071           17      0.17%     99.49% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::131072-163839           16      0.16%     99.65% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::163840-196607           17      0.17%     99.83% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::196608-229375            4      0.04%     99.87% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::229376-262143            6      0.06%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::262144-294911            3      0.03%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::294912-327679            2      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::327680-360447            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::425984-458751            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::total         9741                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkCompletionTime::samples         8182                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::mean 12989.366903                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::gmean  6834.503691                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::stdev 32514.092128                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::0-32767         7756     94.79%     94.79% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::32768-65535           20      0.24%     95.04% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::65536-98303          150      1.83%     96.87% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::98304-131071          112      1.37%     98.24% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::131072-163839           26      0.32%     98.56% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::163840-196607           56      0.68%     99.24% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::196608-229375           20      0.24%     99.49% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::229376-262143           11      0.13%     99.62% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::262144-294911           12      0.15%     99.77% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::294912-327679            9      0.11%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::327680-360447            4      0.05%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::360448-393215            6      0.07%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::total         8182                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walksPending::samples  22789449348                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::mean     0.808565                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::stdev     0.394285                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::0   4369722000     19.17%     19.17% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::1  18413228848     80.80%     99.97% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::2      6060500      0.03%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::3       388500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::4        13000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::5        36500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::total  22789449348                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walkPageSizes::4K         6369     90.83%     90.83% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::1M          643      9.17%    100.00% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::total         7012                       # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst        10911                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total        10911                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst         7012                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total         7012                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total        17923                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.inst_hits           431045463                       # ITB inst hits
system.switch_cpus3.itb.inst_misses             10911                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 166                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva            2617                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid        14945                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            6578                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults            15983                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses       431056374                       # ITB inst accesses
system.switch_cpus3.itb.hits                431045463                       # DTB hits
system.switch_cpus3.itb.misses                  10911                       # DTB misses
system.switch_cpus3.itb.accesses            431056374                       # DTB accesses
system.switch_cpus3.numPwrStateTransitions         1736                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples          868                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 3651858.870968                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 25906177.760835                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::underflows          500     57.60%     57.60% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          368     42.40%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    336750500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total          868                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 500892565999                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED   3169813500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles              1001719284                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    133324322                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1182482204                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          273926500                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    170914719                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            715631887                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       26897682                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles            129824                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles       180291                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       226479                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       450786                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles       537237                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        431027424                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1413398                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes           2762                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    863929667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.693644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.206238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       191289410     22.14%     22.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1       227521112     26.34%     48.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        99689027     11.54%     60.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3       345430118     39.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    863929667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.273456                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.180453                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       155068856                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     93479079                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        583043936                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     20219545                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles      12118251                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     37263292                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred      1349210                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1320129510                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts     51047506                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles      12118251                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       199831375                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       14864074                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     59252949                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        558055961                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     19807057                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1274633927                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts     21276386                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      2525040                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        574996                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        356302                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       5420227                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1485160365                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   5923610045                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1510941511                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         4591                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1286288354                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       198872011                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      1994453                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      1953683                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         35499625                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    227716810                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    210804709                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads      8872339                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      5350423                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1244215606                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      5594366                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1191805916                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      8399282                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    142008399                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    369560979                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        32806                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    863929667                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.379517                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.142955                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    270107449     31.26%     31.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    171088115     19.80%     51.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    264701842     30.64%     81.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3    140814945     16.30%     98.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     17217298      1.99%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5           18      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    863929667                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu      138649851     40.89%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            56      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      83927750     24.75%     65.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite    116531954     34.36%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          165      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    765382999     64.22%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1668931      0.14%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            3      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            5      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            4      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          784      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            3      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    222110687     18.64%     83.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    202642335     17.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1191805916                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.189760                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          339109611                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.284534                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   3595031309                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1391833802                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1157970507                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads        19083                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         7041                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         5215                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1530903119                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses          12243                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      5919822                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     30971217                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         4114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        22602                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores     16866663                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads      3111105                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       106008                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles      12118251                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        9776324                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        53874                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1249886289                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    227716810                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts    210804709                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      1936176                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4903                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        42444                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        22602                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      9362124                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      3154945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts     12517069                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1167517865                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    213026531                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     23573990                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                76317                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           412300470                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       209771443                       # Number of branches executed
system.switch_cpus3.iew.exec_stores         199273939                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.165514                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1160327096                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1157975722                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        619990104                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1183660450                       # num instructions consuming a value
system.switch_cpus3.iew.wb_rate              1.155988                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.523791                       # average fanout of values written-back
system.switch_cpus3.commit.commitSquashedInsts    114296170                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      5561560                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts     12034830                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    842760820                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.314526                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.864147                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    380228055     45.12%     45.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    219487186     26.04%     71.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     91248909     10.83%     81.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     60949100      7.23%     89.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     30671309      3.64%     92.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     17259038      2.05%     94.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     11374656      1.35%     96.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      6570002      0.78%     97.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     24972565      2.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    842760820                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    889879453                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1107831200                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             390683639                       # Number of memory references committed
system.switch_cpus3.commit.loads            196745593                       # Number of loads committed
system.switch_cpus3.commit.membars            3627152                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         198370395                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              5213                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        956082434                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     19236317                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    715607946     64.60%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      1538822      0.14%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            2      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            5      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            4      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc          780      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            2      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    196745593     17.76%     82.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    193938046     17.51%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1107831200                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     24972565                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          2039380964                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2465417369                       # The number of ROB writes
system.switch_cpus3.timesIdled                 845411                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles              137789617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             6339258                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          889849826                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1107801573                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.125717                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.125717                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.888323                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.888323                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1311766095                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      676191880                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             3352                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2447                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       4104367788                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       649557736                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads     2131535433                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       3758435                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     68545848                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     33985820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      2102660                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         117590                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       114937                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2653                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3740565835500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               4432                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          26849359                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5363                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5363                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20289917                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22292202                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3675716                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10090648                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          134005                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         17740                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         151744                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7439018                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7439018                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14142158                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12702787                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         6684                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2428837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     35560068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         2695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side      4418223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6154491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1175946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side        10470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        31985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      5411973                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     23408415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         2926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side       165931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     23505747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       493075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side         4982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side        16205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             102791969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    103629312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1515400893                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        72576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side    188378944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    262590720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     48916472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side       363584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side      1210944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    230910400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    988339129                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        73792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side      1926720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side   1002911360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     20114404                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side       141632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side       577664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4365558546                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22455398                       # Total snoops (count)
system.tol2bus.snoopTraffic                 553965760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         56694631                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.043696                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.242279                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               54600168     96.31%     96.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1788348      3.15%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 242063      0.43%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  56527      0.10%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3880      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2385      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    971      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    289      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           56694631                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        68390085243                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1898322                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1218549272                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17843735456                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2350482                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2213894599                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        3083281432                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         598954939                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           7218429                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          19686320                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        2713202043                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       11682517208                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          2665488                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        203859259                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy      11768981140                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            2.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        254850224                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          4165476                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         10809916                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
