// memory data file (do not edit the following line - required for mem load use)
// instance=/pipelinedprocessor/Fetch/RAM1/ram
// format=mti addressradix=h dataradix=s version=1.0 wordsperline=4
0: 0000000000010000 0000000000000000 0000000100000000 0000000000000000 
4: 0000000000000000 0000000000000000 0000000000000000 0000000000000000 
8: 0000000000000000 0000000000000000 0000000000000000 0000000000000000 
c: 0000000000000000 0000000000000000 0000000000000000 0000000000000000 
10: 0001000000000000 0000000000000000 0001100000000000 1000100000000000 
14: 1001000000000000 1010100000000000 1010100100000000 1000100100000000 
18: 1001000000000000 1001100100000000 1010000000000000 1010000100000000 
1c: 0000000000000000 0000000000000000 0000000000000000 0000000000000000 
20: 0000000000000000 