# Ting-An Cheng (Anson)

> Digital IC Design Engineer & Open Source Enthusiast specializing in RTL design, verification, and automation.

## Tech Stack

![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-blue?style=flat)
![Verilog](https://img.shields.io/badge/-Verilog-green?style=flat)
![Python](https://img.shields.io/badge/-Python-3776AB?style=flat&logo=python&logoColor=white)
![C++](https://img.shields.io/badge/-C++-00599C?style=flat&logo=c%2B%2B&logoColor=white)
![Linux](https://img.shields.io/badge/-Linux-FCC624?style=flat&logo=linux&logoColor=black)
![Git](https://img.shields.io/badge/-Git-F05032?style=flat&logo=git&logoColor=white)
![GitHub Actions](https://img.shields.io/badge/-GitHub_Actions-2088FF?style=flat&logo=github-actions&logoColor=white)

## Featured Work

| Project | What it solves | Tech Stack | Link |
| :--- | :--- | :--- | :--- |
| **ADPLL** | Implements an All-Digital Phase-Locked Loop for precise clock synchronization in digital systems. | ![Verilog](https://img.shields.io/badge/-Verilog-green?style=flat) | [View Code](https://github.com/anlit75/ADPLL) |
| **SV-TBLab** | Provides hands-on labs for mastering SystemVerilog testbench creation and verification methodologies. | ![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-blue?style=flat) | [View Code](https://github.com/anlit75/SV-TBLab) |
| **RepoGallery** | Automates the creation of a personal portfolio website by aggregating GitHub repository data. | ![Python](https://img.shields.io/badge/-Python-3776AB?style=flat&logo=python&logoColor=white) ![GitHub Actions](https://img.shields.io/badge/-GitHub_Actions-2088FF?style=flat&logo=github-actions&logoColor=white) | [View Code](https://github.com/anlit75/RepoGallery) |

## Latest Content

<!-- blogroll -->

## Connect

[![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=flat&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/anlit75)
[![Email](https://img.shields.io/badge/Email-D14836?style=flat&logo=gmail&logoColor=white)](mailto:611415132@alum.ccu.edu.tw)
[![Website](https://img.shields.io/badge/Website-333333?style=flat&logo=googleearth&logoColor=white)](https://anlit75.github.io/)
