
Test_Encodeur.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000809c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  08008280  08008280  00009280  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008674  08008674  0000a1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008674  08008674  00009674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800867c  0800867c  0000a1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800867c  0800867c  0000967c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008680  08008680  00009680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  08008684  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000039c  200001e0  08008864  0000a1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000057c  08008864  0000a57c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000139c6  00000000  00000000  0000a210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a29  00000000  00000000  0001dbd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001148  00000000  00000000  00020600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d6e  00000000  00000000  00021748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f5d7  00000000  00000000  000224b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013f7d  00000000  00000000  00041a8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7dfd  00000000  00000000  00055a0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011d807  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005904  00000000  00000000  0011d84c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  00123150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008264 	.word	0x08008264

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	08008264 	.word	0x08008264

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <ENCODER_Init>:
  * @brief  Initialise et démarre les périphériques encodeur et le timer de base de temps.
  * @param  None
  * @retval None
  */
void ENCODER_Init(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
    // Démarrage des encodeurs
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL); // Encodeur 1 (TIM4)
 8000f28:	213c      	movs	r1, #60	@ 0x3c
 8000f2a:	480f      	ldr	r0, [pc, #60]	@ (8000f68 <ENCODER_Init+0x44>)
 8000f2c:	f002 fe42 	bl	8003bb4 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); // Encodeur 2 (TIM2)
 8000f30:	213c      	movs	r1, #60	@ 0x3c
 8000f32:	480e      	ldr	r0, [pc, #56]	@ (8000f6c <ENCODER_Init+0x48>)
 8000f34:	f002 fe3e 	bl	8003bb4 <HAL_TIM_Encoder_Start>

    // Réinitialisation des compteurs et initialisation des variables précédentes
    // Note: __HAL_TIM_GET_COUNTER() renvoie le type approprié (16-bit pour TIM4, 32-bit pour TIM2)
    __HAL_TIM_SET_COUNTER(&htim4, 0);
 8000f38:	4b0b      	ldr	r3, [pc, #44]	@ (8000f68 <ENCODER_Init+0x44>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000f40:	4b0a      	ldr	r3, [pc, #40]	@ (8000f6c <ENCODER_Init+0x48>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2200      	movs	r2, #0
 8000f46:	625a      	str	r2, [r3, #36]	@ 0x24

    prev_count_4 = __HAL_TIM_GET_COUNTER(&htim4);
 8000f48:	4b07      	ldr	r3, [pc, #28]	@ (8000f68 <ENCODER_Init+0x44>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f4e:	b29a      	uxth	r2, r3
 8000f50:	4b07      	ldr	r3, [pc, #28]	@ (8000f70 <ENCODER_Init+0x4c>)
 8000f52:	801a      	strh	r2, [r3, #0]
    prev_count_2 = __HAL_TIM_GET_COUNTER(&htim2);
 8000f54:	4b05      	ldr	r3, [pc, #20]	@ (8000f6c <ENCODER_Init+0x48>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f5a:	4a06      	ldr	r2, [pc, #24]	@ (8000f74 <ENCODER_Init+0x50>)
 8000f5c:	6013      	str	r3, [r2, #0]

    // Démarrage du Timer d'échantillonnage en mode Interrupt
    HAL_TIM_Base_Start_IT(&htim6);
 8000f5e:	4806      	ldr	r0, [pc, #24]	@ (8000f78 <ENCODER_Init+0x54>)
 8000f60:	f002 fbc0 	bl	80036e4 <HAL_TIM_Base_Start_IT>
}
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	200002b0 	.word	0x200002b0
 8000f6c:	20000218 	.word	0x20000218
 8000f70:	2000020c 	.word	0x2000020c
 8000f74:	20000210 	.word	0x20000210
 8000f78:	200002fc 	.word	0x200002fc

08000f7c <ENCODER_Reset>:
  * @brief  Réinitialise les compteurs encodeurs et les variables internes.
  * @param  None
  * @retval None
  */
void ENCODER_Reset(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COUNTER(&htim4, 0);
 8000f80:	4b14      	ldr	r3, [pc, #80]	@ (8000fd4 <ENCODER_Reset+0x58>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	2200      	movs	r2, #0
 8000f86:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000f88:	4b13      	ldr	r3, [pc, #76]	@ (8000fd8 <ENCODER_Reset+0x5c>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	625a      	str	r2, [r3, #36]	@ 0x24
    
    prev_count_4 = 0;
 8000f90:	4b12      	ldr	r3, [pc, #72]	@ (8000fdc <ENCODER_Reset+0x60>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	801a      	strh	r2, [r3, #0]
    prev_count_2 = 0;
 8000f96:	4b12      	ldr	r3, [pc, #72]	@ (8000fe0 <ENCODER_Reset+0x64>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
    delta_ticks_4 = 0;
 8000f9c:	4b11      	ldr	r3, [pc, #68]	@ (8000fe4 <ENCODER_Reset+0x68>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	801a      	strh	r2, [r3, #0]
    delta_ticks_2 = 0;
 8000fa2:	4b11      	ldr	r3, [pc, #68]	@ (8000fe8 <ENCODER_Reset+0x6c>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
    
    rpm_motor1 = 0.0f;
 8000fa8:	4b10      	ldr	r3, [pc, #64]	@ (8000fec <ENCODER_Reset+0x70>)
 8000faa:	f04f 0200 	mov.w	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
    rad_s_motor1 = 0.0f;
 8000fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff0 <ENCODER_Reset+0x74>)
 8000fb2:	f04f 0200 	mov.w	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
    rpm_motor2 = 0.0f;
 8000fb8:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff4 <ENCODER_Reset+0x78>)
 8000fba:	f04f 0200 	mov.w	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
    rad_s_motor2 = 0.0f;
 8000fc0:	4b0d      	ldr	r3, [pc, #52]	@ (8000ff8 <ENCODER_Reset+0x7c>)
 8000fc2:	f04f 0200 	mov.w	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
}
 8000fc8:	bf00      	nop
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	200002b0 	.word	0x200002b0
 8000fd8:	20000218 	.word	0x20000218
 8000fdc:	2000020c 	.word	0x2000020c
 8000fe0:	20000210 	.word	0x20000210
 8000fe4:	2000020e 	.word	0x2000020e
 8000fe8:	20000214 	.word	0x20000214
 8000fec:	200001fc 	.word	0x200001fc
 8000ff0:	20000200 	.word	0x20000200
 8000ff4:	20000204 	.word	0x20000204
 8000ff8:	20000208 	.word	0x20000208

08000ffc <ENCODER_Speed_Calculation>:
  * Cette fonction est appelée par HAL_TIM_PeriodElapsedCallback.
  * @param  htim: Handle du Timer déclencheur (doit être TIM6)
  * @retval None
  */
void ENCODER_Speed_Calculation(TIM_HandleTypeDef *htim)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b085      	sub	sp, #20
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a33      	ldr	r2, [pc, #204]	@ (80010d8 <ENCODER_Speed_Calculation+0xdc>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d15e      	bne.n	80010cc <ENCODER_Speed_Calculation+0xd0>
    {
        /* --- MOTEUR 1 (TIM4 - 16-bit) --- */
        uint16_t current_count_4 = __HAL_TIM_GET_COUNTER(&htim4);
 800100e:	4b33      	ldr	r3, [pc, #204]	@ (80010dc <ENCODER_Speed_Calculation+0xe0>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001014:	81fb      	strh	r3, [r7, #14]

        // La soustraction (int16_t) gère le débordement 16-bit.
        delta_ticks_4 = (int16_t)(current_count_4 - prev_count_4);
 8001016:	4b32      	ldr	r3, [pc, #200]	@ (80010e0 <ENCODER_Speed_Calculation+0xe4>)
 8001018:	881b      	ldrh	r3, [r3, #0]
 800101a:	b29b      	uxth	r3, r3
 800101c:	89fa      	ldrh	r2, [r7, #14]
 800101e:	1ad3      	subs	r3, r2, r3
 8001020:	b29b      	uxth	r3, r3
 8001022:	b21a      	sxth	r2, r3
 8001024:	4b2f      	ldr	r3, [pc, #188]	@ (80010e4 <ENCODER_Speed_Calculation+0xe8>)
 8001026:	801a      	strh	r2, [r3, #0]
        prev_count_4 = current_count_4;
 8001028:	4a2d      	ldr	r2, [pc, #180]	@ (80010e0 <ENCODER_Speed_Calculation+0xe4>)
 800102a:	89fb      	ldrh	r3, [r7, #14]
 800102c:	8013      	strh	r3, [r2, #0]

        // Calcul du RPM (MOTEUR 1)
        rpm_motor1 = ((float)delta_ticks_4 / ENCODER_PPR) / DELTA_T * 60.0f;
 800102e:	4b2d      	ldr	r3, [pc, #180]	@ (80010e4 <ENCODER_Speed_Calculation+0xe8>)
 8001030:	881b      	ldrh	r3, [r3, #0]
 8001032:	b21b      	sxth	r3, r3
 8001034:	ee07 3a90 	vmov	s15, r3
 8001038:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800103c:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80010e8 <ENCODER_Speed_Calculation+0xec>
 8001040:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001044:	eddf 6a29 	vldr	s13, [pc, #164]	@ 80010ec <ENCODER_Speed_Calculation+0xf0>
 8001048:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800104c:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 80010f0 <ENCODER_Speed_Calculation+0xf4>
 8001050:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001054:	4b27      	ldr	r3, [pc, #156]	@ (80010f4 <ENCODER_Speed_Calculation+0xf8>)
 8001056:	edc3 7a00 	vstr	s15, [r3]

        // Calcul des Radians par seconde (MOTEUR 1)
        rad_s_motor1 = rpm_motor1 * 0.10472f;
 800105a:	4b26      	ldr	r3, [pc, #152]	@ (80010f4 <ENCODER_Speed_Calculation+0xf8>)
 800105c:	edd3 7a00 	vldr	s15, [r3]
 8001060:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 80010f8 <ENCODER_Speed_Calculation+0xfc>
 8001064:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001068:	4b24      	ldr	r3, [pc, #144]	@ (80010fc <ENCODER_Speed_Calculation+0x100>)
 800106a:	edc3 7a00 	vstr	s15, [r3]


        /* --- MOTEUR 2 (TIM2 - 32-bit) --- */
        uint32_t current_count_2 = __HAL_TIM_GET_COUNTER(&htim2);
 800106e:	4b24      	ldr	r3, [pc, #144]	@ (8001100 <ENCODER_Speed_Calculation+0x104>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001074:	60bb      	str	r3, [r7, #8]

        // La soustraction (int32_t) gère le débordement 32-bit.
        delta_ticks_2 = (int32_t)(current_count_2 - prev_count_2);
 8001076:	4b23      	ldr	r3, [pc, #140]	@ (8001104 <ENCODER_Speed_Calculation+0x108>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	68ba      	ldr	r2, [r7, #8]
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	461a      	mov	r2, r3
 8001080:	4b21      	ldr	r3, [pc, #132]	@ (8001108 <ENCODER_Speed_Calculation+0x10c>)
 8001082:	601a      	str	r2, [r3, #0]
        prev_count_2 = current_count_2;
 8001084:	4a1f      	ldr	r2, [pc, #124]	@ (8001104 <ENCODER_Speed_Calculation+0x108>)
 8001086:	68bb      	ldr	r3, [r7, #8]
 8001088:	6013      	str	r3, [r2, #0]

        // Calcul du RPM (MOTEUR 2)
        rpm_motor2 = (-(float)delta_ticks_2 / ENCODER_PPR) / DELTA_T * 60.0f;
 800108a:	4b1f      	ldr	r3, [pc, #124]	@ (8001108 <ENCODER_Speed_Calculation+0x10c>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	ee07 3a90 	vmov	s15, r3
 8001092:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001096:	eef1 7a67 	vneg.f32	s15, s15
 800109a:	eddf 6a13 	vldr	s13, [pc, #76]	@ 80010e8 <ENCODER_Speed_Calculation+0xec>
 800109e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80010a2:	eddf 6a12 	vldr	s13, [pc, #72]	@ 80010ec <ENCODER_Speed_Calculation+0xf0>
 80010a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010aa:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 80010f0 <ENCODER_Speed_Calculation+0xf4>
 80010ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010b2:	4b16      	ldr	r3, [pc, #88]	@ (800110c <ENCODER_Speed_Calculation+0x110>)
 80010b4:	edc3 7a00 	vstr	s15, [r3]

        // Calcul des Radians par seconde (MOTEUR 2)
        rad_s_motor2 = rpm_motor2 * 0.10472f;
 80010b8:	4b14      	ldr	r3, [pc, #80]	@ (800110c <ENCODER_Speed_Calculation+0x110>)
 80010ba:	edd3 7a00 	vldr	s15, [r3]
 80010be:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80010f8 <ENCODER_Speed_Calculation+0xfc>
 80010c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010c6:	4b12      	ldr	r3, [pc, #72]	@ (8001110 <ENCODER_Speed_Calculation+0x114>)
 80010c8:	edc3 7a00 	vstr	s15, [r3]
    }
}
 80010cc:	bf00      	nop
 80010ce:	3714      	adds	r7, #20
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	40001000 	.word	0x40001000
 80010dc:	200002b0 	.word	0x200002b0
 80010e0:	2000020c 	.word	0x2000020c
 80010e4:	2000020e 	.word	0x2000020e
 80010e8:	45000000 	.word	0x45000000
 80010ec:	3c23d70a 	.word	0x3c23d70a
 80010f0:	42700000 	.word	0x42700000
 80010f4:	200001fc 	.word	0x200001fc
 80010f8:	3dd67770 	.word	0x3dd67770
 80010fc:	20000200 	.word	0x20000200
 8001100:	20000218 	.word	0x20000218
 8001104:	20000210 	.word	0x20000210
 8001108:	20000214 	.word	0x20000214
 800110c:	20000204 	.word	0x20000204
 8001110:	20000208 	.word	0x20000208

08001114 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800111c:	1d39      	adds	r1, r7, #4
 800111e:	f04f 33ff 	mov.w	r3, #4294967295
 8001122:	2201      	movs	r2, #1
 8001124:	4803      	ldr	r0, [pc, #12]	@ (8001134 <__io_putchar+0x20>)
 8001126:	f003 fd2f 	bl	8004b88 <HAL_UART_Transmit>
	return ch;
 800112a:	687b      	ldr	r3, [r7, #4]
}
 800112c:	4618      	mov	r0, r3
 800112e:	3708      	adds	r7, #8
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000348 	.word	0x20000348

08001138 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
    // Délégation du calcul de vitesse au module encoder.c
    ENCODER_Speed_Calculation(htim);
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f7ff ff5b 	bl	8000ffc <ENCODER_Speed_Calculation>
}
 8001146:	bf00      	nop
 8001148:	3708      	adds	r7, #8
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
	...

08001150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001150:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001154:	b08e      	sub	sp, #56	@ 0x38
 8001156:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001158:	f000 ff75 	bl	8002046 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800115c:	f000 f8f0 	bl	8001340 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001160:	f000 fae2 	bl	8001728 <MX_GPIO_Init>
  MX_TIM4_Init();
 8001164:	f000 fa08 	bl	8001578 <MX_TIM4_Init>
  MX_TIM2_Init();
 8001168:	f000 f936 	bl	80013d8 <MX_TIM2_Init>
  MX_TIM6_Init();
 800116c:	f000 fa5a 	bl	8001624 <MX_TIM6_Init>
  MX_TIM3_Init();
 8001170:	f000 f986 	bl	8001480 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001174:	f000 fa8c 	bl	8001690 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
   //Initialisation des modules
 MOTOR_Init();   // Initialise et démarre le PWM (TIM3)
 8001178:	f000 fb18 	bl	80017ac <MOTOR_Init>
 ENCODER_Init(); // Initialise et démarre les encodeurs (TIM2, TIM4) et la base de temps (TIM6)
 800117c:	f7ff fed2 	bl	8000f24 <ENCODER_Init>

 // Initialisation du PID
 // PWM Max = 1000 (selon motor.c/h), dt = 0.01s (10ms)
 PID_Init(&hPID_Mot1, TUNING_Kp, TUNING_Ki, TUNING_Kd, 0.01f, -1000.0f, 1000.0f);
 8001180:	4b62      	ldr	r3, [pc, #392]	@ (800130c <main+0x1bc>)
 8001182:	edd3 7a00 	vldr	s15, [r3]
 8001186:	4b62      	ldr	r3, [pc, #392]	@ (8001310 <main+0x1c0>)
 8001188:	ed93 7a00 	vldr	s14, [r3]
 800118c:	4b61      	ldr	r3, [pc, #388]	@ (8001314 <main+0x1c4>)
 800118e:	edd3 6a00 	vldr	s13, [r3]
 8001192:	eddf 2a61 	vldr	s5, [pc, #388]	@ 8001318 <main+0x1c8>
 8001196:	ed9f 2a61 	vldr	s4, [pc, #388]	@ 800131c <main+0x1cc>
 800119a:	eddf 1a61 	vldr	s3, [pc, #388]	@ 8001320 <main+0x1d0>
 800119e:	eeb0 1a66 	vmov.f32	s2, s13
 80011a2:	eef0 0a47 	vmov.f32	s1, s14
 80011a6:	eeb0 0a67 	vmov.f32	s0, s15
 80011aa:	485e      	ldr	r0, [pc, #376]	@ (8001324 <main+0x1d4>)
 80011ac:	f000 fba8 	bl	8001900 <PID_Init>
 PID_Init(&hPID_Mot2, TUNING_Kp, TUNING_Ki, TUNING_Kd, 0.01f, -1000.0f, 1000.0f);
 80011b0:	4b56      	ldr	r3, [pc, #344]	@ (800130c <main+0x1bc>)
 80011b2:	edd3 7a00 	vldr	s15, [r3]
 80011b6:	4b56      	ldr	r3, [pc, #344]	@ (8001310 <main+0x1c0>)
 80011b8:	ed93 7a00 	vldr	s14, [r3]
 80011bc:	4b55      	ldr	r3, [pc, #340]	@ (8001314 <main+0x1c4>)
 80011be:	edd3 6a00 	vldr	s13, [r3]
 80011c2:	eddf 2a55 	vldr	s5, [pc, #340]	@ 8001318 <main+0x1c8>
 80011c6:	ed9f 2a55 	vldr	s4, [pc, #340]	@ 800131c <main+0x1cc>
 80011ca:	eddf 1a55 	vldr	s3, [pc, #340]	@ 8001320 <main+0x1d0>
 80011ce:	eeb0 1a66 	vmov.f32	s2, s13
 80011d2:	eef0 0a47 	vmov.f32	s1, s14
 80011d6:	eeb0 0a67 	vmov.f32	s0, s15
 80011da:	4853      	ldr	r0, [pc, #332]	@ (8001328 <main+0x1d8>)
 80011dc:	f000 fb90 	bl	8001900 <PID_Init>

 printf("Demarrage Tuning PID (Ki=200)...\r\n");
 80011e0:	4852      	ldr	r0, [pc, #328]	@ (800132c <main+0x1dc>)
 80011e2:	f005 f8cd 	bl	8006380 <puts>
 HAL_Delay(2000);
 80011e6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011ea:	f000 ff9d 	bl	8002128 <HAL_Delay>
 
 // Reset complet des encodeurs et PIDs
 ENCODER_Reset();
 80011ee:	f7ff fec5 	bl	8000f7c <ENCODER_Reset>
 PID_Reset(&hPID_Mot1);
 80011f2:	484c      	ldr	r0, [pc, #304]	@ (8001324 <main+0x1d4>)
 80011f4:	f000 fbb0 	bl	8001958 <PID_Reset>
 PID_Reset(&hPID_Mot2);
 80011f8:	484b      	ldr	r0, [pc, #300]	@ (8001328 <main+0x1d8>)
 80011fa:	f000 fbad 	bl	8001958 <PID_Reset>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t last_tick = HAL_GetTick();
 80011fe:	f000 ff87 	bl	8002110 <HAL_GetTick>
 8001202:	6178      	str	r0, [r7, #20]

  while (1)
  {
      // Boucle cadencée à 10ms (100Hz)
      if ((HAL_GetTick() - last_tick) >= 10)
 8001204:	f000 ff84 	bl	8002110 <HAL_GetTick>
 8001208:	4602      	mov	r2, r0
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	1ad3      	subs	r3, r2, r3
 800120e:	2b09      	cmp	r3, #9
 8001210:	d9f8      	bls.n	8001204 <main+0xb4>
      {
          last_tick = HAL_GetTick();
 8001212:	f000 ff7d 	bl	8002110 <HAL_GetTick>
 8001216:	6178      	str	r0, [r7, #20]

          // 1. Mise à jour des gains (si modifiés en Live Watch)
          hPID_Mot1.Kp = TUNING_Kp;
 8001218:	4b3c      	ldr	r3, [pc, #240]	@ (800130c <main+0x1bc>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a41      	ldr	r2, [pc, #260]	@ (8001324 <main+0x1d4>)
 800121e:	6013      	str	r3, [r2, #0]
          hPID_Mot1.Ki = TUNING_Ki;
 8001220:	4b3b      	ldr	r3, [pc, #236]	@ (8001310 <main+0x1c0>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a3f      	ldr	r2, [pc, #252]	@ (8001324 <main+0x1d4>)
 8001226:	6053      	str	r3, [r2, #4]
          hPID_Mot1.Kd = TUNING_Kd;
 8001228:	4b3a      	ldr	r3, [pc, #232]	@ (8001314 <main+0x1c4>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a3d      	ldr	r2, [pc, #244]	@ (8001324 <main+0x1d4>)
 800122e:	6093      	str	r3, [r2, #8]

          hPID_Mot2.Kp = TUNING_Kp;
 8001230:	4b36      	ldr	r3, [pc, #216]	@ (800130c <main+0x1bc>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a3c      	ldr	r2, [pc, #240]	@ (8001328 <main+0x1d8>)
 8001236:	6013      	str	r3, [r2, #0]
          hPID_Mot2.Ki = TUNING_Ki;
 8001238:	4b35      	ldr	r3, [pc, #212]	@ (8001310 <main+0x1c0>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a3a      	ldr	r2, [pc, #232]	@ (8001328 <main+0x1d8>)
 800123e:	6053      	str	r3, [r2, #4]
          hPID_Mot2.Kd = TUNING_Kd;
 8001240:	4b34      	ldr	r3, [pc, #208]	@ (8001314 <main+0x1c4>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a38      	ldr	r2, [pc, #224]	@ (8001328 <main+0x1d8>)
 8001246:	6093      	str	r3, [r2, #8]

          // 2. Calcul PID
          // Moteur A (Droit) asservi sur rad_s_motor2
          float pwm_cmd_A = PID_Compute(&hPID_Mot1, TUNING_TARGET, rad_s_motor2);
 8001248:	4b39      	ldr	r3, [pc, #228]	@ (8001330 <main+0x1e0>)
 800124a:	edd3 7a00 	vldr	s15, [r3]
 800124e:	4b39      	ldr	r3, [pc, #228]	@ (8001334 <main+0x1e4>)
 8001250:	ed93 7a00 	vldr	s14, [r3]
 8001254:	eef0 0a47 	vmov.f32	s1, s14
 8001258:	eeb0 0a67 	vmov.f32	s0, s15
 800125c:	4831      	ldr	r0, [pc, #196]	@ (8001324 <main+0x1d4>)
 800125e:	f000 fb8d 	bl	800197c <PID_Compute>
 8001262:	ed87 0a04 	vstr	s0, [r7, #16]
          // Moteur B (Gauche) asservi sur rad_s_motor1
          float pwm_cmd_B = PID_Compute(&hPID_Mot2, TUNING_TARGET, rad_s_motor1);
 8001266:	4b32      	ldr	r3, [pc, #200]	@ (8001330 <main+0x1e0>)
 8001268:	edd3 7a00 	vldr	s15, [r3]
 800126c:	4b32      	ldr	r3, [pc, #200]	@ (8001338 <main+0x1e8>)
 800126e:	ed93 7a00 	vldr	s14, [r3]
 8001272:	eef0 0a47 	vmov.f32	s1, s14
 8001276:	eeb0 0a67 	vmov.f32	s0, s15
 800127a:	482b      	ldr	r0, [pc, #172]	@ (8001328 <main+0x1d8>)
 800127c:	f000 fb7e 	bl	800197c <PID_Compute>
 8001280:	ed87 0a03 	vstr	s0, [r7, #12]

          // 3. Application aux moteurs
          MOTOR_Set_Speed_A((int16_t)pwm_cmd_A);
 8001284:	edd7 7a04 	vldr	s15, [r7, #16]
 8001288:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800128c:	ee17 3a90 	vmov	r3, s15
 8001290:	b21b      	sxth	r3, r3
 8001292:	4618      	mov	r0, r3
 8001294:	f000 fab0 	bl	80017f8 <MOTOR_Set_Speed_A>
          MOTOR_Set_Speed_B((int16_t)pwm_cmd_B);
 8001298:	edd7 7a03 	vldr	s15, [r7, #12]
 800129c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012a0:	ee17 3a90 	vmov	r3, s15
 80012a4:	b21b      	sxth	r3, r3
 80012a6:	4618      	mov	r0, r3
 80012a8:	f000 fae8 	bl	800187c <MOTOR_Set_Speed_B>

          // 4. Sortie Série pour Traceur
          // Ajout de l'affichage de l'Intégrale PID A pour comprendre la saturation
          // Format: Target, Mes A, Mes B, Pwm A, Integral A
          printf("%.2f,%.2f,%.2f,%.0f,%.2f\r\n", TUNING_TARGET, rad_s_motor2, rad_s_motor1, pwm_cmd_A, hPID_Mot1.integral);
 80012ac:	4b20      	ldr	r3, [pc, #128]	@ (8001330 <main+0x1e0>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff f971 	bl	8000598 <__aeabi_f2d>
 80012b6:	e9c7 0100 	strd	r0, r1, [r7]
 80012ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001334 <main+0x1e4>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff f96a 	bl	8000598 <__aeabi_f2d>
 80012c4:	4604      	mov	r4, r0
 80012c6:	460d      	mov	r5, r1
 80012c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001338 <main+0x1e8>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff f963 	bl	8000598 <__aeabi_f2d>
 80012d2:	4680      	mov	r8, r0
 80012d4:	4689      	mov	r9, r1
 80012d6:	6938      	ldr	r0, [r7, #16]
 80012d8:	f7ff f95e 	bl	8000598 <__aeabi_f2d>
 80012dc:	4682      	mov	sl, r0
 80012de:	468b      	mov	fp, r1
 80012e0:	4b10      	ldr	r3, [pc, #64]	@ (8001324 <main+0x1d4>)
 80012e2:	691b      	ldr	r3, [r3, #16]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff f957 	bl	8000598 <__aeabi_f2d>
 80012ea:	4602      	mov	r2, r0
 80012ec:	460b      	mov	r3, r1
 80012ee:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80012f2:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80012f6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80012fa:	e9cd 4500 	strd	r4, r5, [sp]
 80012fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001302:	480e      	ldr	r0, [pc, #56]	@ (800133c <main+0x1ec>)
 8001304:	f004 ffd4 	bl	80062b0 <iprintf>
      if ((HAL_GetTick() - last_tick) >= 10)
 8001308:	e77c      	b.n	8001204 <main+0xb4>
 800130a:	bf00      	nop
 800130c:	20000000 	.word	0x20000000
 8001310:	20000004 	.word	0x20000004
 8001314:	200003dc 	.word	0x200003dc
 8001318:	447a0000 	.word	0x447a0000
 800131c:	c47a0000 	.word	0xc47a0000
 8001320:	3c23d70a 	.word	0x3c23d70a
 8001324:	200003e0 	.word	0x200003e0
 8001328:	20000404 	.word	0x20000404
 800132c:	08008280 	.word	0x08008280
 8001330:	20000008 	.word	0x20000008
 8001334:	20000208 	.word	0x20000208
 8001338:	20000200 	.word	0x20000200
 800133c:	080082a4 	.word	0x080082a4

08001340 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b094      	sub	sp, #80	@ 0x50
 8001344:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001346:	f107 0318 	add.w	r3, r7, #24
 800134a:	2238      	movs	r2, #56	@ 0x38
 800134c:	2100      	movs	r1, #0
 800134e:	4618      	mov	r0, r3
 8001350:	f005 f8f6 	bl	8006540 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001354:	1d3b      	adds	r3, r7, #4
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]
 800135c:	609a      	str	r2, [r3, #8]
 800135e:	60da      	str	r2, [r3, #12]
 8001360:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001362:	2000      	movs	r0, #0
 8001364:	f001 f994 	bl	8002690 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001368:	2302      	movs	r3, #2
 800136a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800136c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001370:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001372:	2340      	movs	r3, #64	@ 0x40
 8001374:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001376:	2302      	movs	r3, #2
 8001378:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800137a:	2302      	movs	r3, #2
 800137c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800137e:	2304      	movs	r3, #4
 8001380:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001382:	2355      	movs	r3, #85	@ 0x55
 8001384:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001386:	2302      	movs	r3, #2
 8001388:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800138a:	2302      	movs	r3, #2
 800138c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800138e:	2302      	movs	r3, #2
 8001390:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001392:	f107 0318 	add.w	r3, r7, #24
 8001396:	4618      	mov	r0, r3
 8001398:	f001 fa2e 	bl	80027f8 <HAL_RCC_OscConfig>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80013a2:	f000 f9fd 	bl	80017a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013a6:	230f      	movs	r3, #15
 80013a8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013aa:	2303      	movs	r3, #3
 80013ac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013ae:	2300      	movs	r3, #0
 80013b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013b2:	2300      	movs	r3, #0
 80013b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013b6:	2300      	movs	r3, #0
 80013b8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	2104      	movs	r1, #4
 80013be:	4618      	mov	r0, r3
 80013c0:	f001 fd2c 	bl	8002e1c <HAL_RCC_ClockConfig>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80013ca:	f000 f9e9 	bl	80017a0 <Error_Handler>
  }
}
 80013ce:	bf00      	nop
 80013d0:	3750      	adds	r7, #80	@ 0x50
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
	...

080013d8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b08c      	sub	sp, #48	@ 0x30
 80013dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80013de:	f107 030c 	add.w	r3, r7, #12
 80013e2:	2224      	movs	r2, #36	@ 0x24
 80013e4:	2100      	movs	r1, #0
 80013e6:	4618      	mov	r0, r3
 80013e8:	f005 f8aa 	bl	8006540 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013ec:	463b      	mov	r3, r7
 80013ee:	2200      	movs	r2, #0
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	605a      	str	r2, [r3, #4]
 80013f4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013f6:	4b21      	ldr	r3, [pc, #132]	@ (800147c <MX_TIM2_Init+0xa4>)
 80013f8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013fc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013fe:	4b1f      	ldr	r3, [pc, #124]	@ (800147c <MX_TIM2_Init+0xa4>)
 8001400:	2200      	movs	r2, #0
 8001402:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001404:	4b1d      	ldr	r3, [pc, #116]	@ (800147c <MX_TIM2_Init+0xa4>)
 8001406:	2200      	movs	r2, #0
 8001408:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800140a:	4b1c      	ldr	r3, [pc, #112]	@ (800147c <MX_TIM2_Init+0xa4>)
 800140c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001410:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001412:	4b1a      	ldr	r3, [pc, #104]	@ (800147c <MX_TIM2_Init+0xa4>)
 8001414:	2200      	movs	r2, #0
 8001416:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001418:	4b18      	ldr	r3, [pc, #96]	@ (800147c <MX_TIM2_Init+0xa4>)
 800141a:	2200      	movs	r2, #0
 800141c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800141e:	2303      	movs	r3, #3
 8001420:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001422:	2300      	movs	r3, #0
 8001424:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001426:	2301      	movs	r3, #1
 8001428:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800142a:	2300      	movs	r3, #0
 800142c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 800142e:	2304      	movs	r3, #4
 8001430:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001432:	2300      	movs	r3, #0
 8001434:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001436:	2301      	movs	r3, #1
 8001438:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800143a:	2300      	movs	r3, #0
 800143c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 800143e:	2304      	movs	r3, #4
 8001440:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001442:	f107 030c 	add.w	r3, r7, #12
 8001446:	4619      	mov	r1, r3
 8001448:	480c      	ldr	r0, [pc, #48]	@ (800147c <MX_TIM2_Init+0xa4>)
 800144a:	f002 fb0d 	bl	8003a68 <HAL_TIM_Encoder_Init>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001454:	f000 f9a4 	bl	80017a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001458:	2300      	movs	r3, #0
 800145a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800145c:	2300      	movs	r3, #0
 800145e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001460:	463b      	mov	r3, r7
 8001462:	4619      	mov	r1, r3
 8001464:	4805      	ldr	r0, [pc, #20]	@ (800147c <MX_TIM2_Init+0xa4>)
 8001466:	f003 fa77 	bl	8004958 <HAL_TIMEx_MasterConfigSynchronization>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001470:	f000 f996 	bl	80017a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001474:	bf00      	nop
 8001476:	3730      	adds	r7, #48	@ 0x30
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	20000218 	.word	0x20000218

08001480 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b08a      	sub	sp, #40	@ 0x28
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001486:	f107 031c 	add.w	r3, r7, #28
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	605a      	str	r2, [r3, #4]
 8001490:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001492:	463b      	mov	r3, r7
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]
 8001498:	605a      	str	r2, [r3, #4]
 800149a:	609a      	str	r2, [r3, #8]
 800149c:	60da      	str	r2, [r3, #12]
 800149e:	611a      	str	r2, [r3, #16]
 80014a0:	615a      	str	r2, [r3, #20]
 80014a2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014a4:	4b32      	ldr	r3, [pc, #200]	@ (8001570 <MX_TIM3_Init+0xf0>)
 80014a6:	4a33      	ldr	r2, [pc, #204]	@ (8001574 <MX_TIM3_Init+0xf4>)
 80014a8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 80014aa:	4b31      	ldr	r3, [pc, #196]	@ (8001570 <MX_TIM3_Init+0xf0>)
 80014ac:	2207      	movs	r2, #7
 80014ae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014b0:	4b2f      	ldr	r3, [pc, #188]	@ (8001570 <MX_TIM3_Init+0xf0>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80014b6:	4b2e      	ldr	r3, [pc, #184]	@ (8001570 <MX_TIM3_Init+0xf0>)
 80014b8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80014bc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014be:	4b2c      	ldr	r3, [pc, #176]	@ (8001570 <MX_TIM3_Init+0xf0>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001570 <MX_TIM3_Init+0xf0>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80014ca:	4829      	ldr	r0, [pc, #164]	@ (8001570 <MX_TIM3_Init+0xf0>)
 80014cc:	f002 f974 	bl	80037b8 <HAL_TIM_PWM_Init>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80014d6:	f000 f963 	bl	80017a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014da:	2300      	movs	r3, #0
 80014dc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014de:	2300      	movs	r3, #0
 80014e0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014e2:	f107 031c 	add.w	r3, r7, #28
 80014e6:	4619      	mov	r1, r3
 80014e8:	4821      	ldr	r0, [pc, #132]	@ (8001570 <MX_TIM3_Init+0xf0>)
 80014ea:	f003 fa35 	bl	8004958 <HAL_TIMEx_MasterConfigSynchronization>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80014f4:	f000 f954 	bl	80017a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014f8:	2360      	movs	r3, #96	@ 0x60
 80014fa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80014fc:	2300      	movs	r3, #0
 80014fe:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001500:	2300      	movs	r3, #0
 8001502:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001504:	2300      	movs	r3, #0
 8001506:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001508:	463b      	mov	r3, r7
 800150a:	2200      	movs	r2, #0
 800150c:	4619      	mov	r1, r3
 800150e:	4818      	ldr	r0, [pc, #96]	@ (8001570 <MX_TIM3_Init+0xf0>)
 8001510:	f002 fd2e 	bl	8003f70 <HAL_TIM_PWM_ConfigChannel>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800151a:	f000 f941 	bl	80017a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800151e:	463b      	mov	r3, r7
 8001520:	2204      	movs	r2, #4
 8001522:	4619      	mov	r1, r3
 8001524:	4812      	ldr	r0, [pc, #72]	@ (8001570 <MX_TIM3_Init+0xf0>)
 8001526:	f002 fd23 	bl	8003f70 <HAL_TIM_PWM_ConfigChannel>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001530:	f000 f936 	bl	80017a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001534:	463b      	mov	r3, r7
 8001536:	2208      	movs	r2, #8
 8001538:	4619      	mov	r1, r3
 800153a:	480d      	ldr	r0, [pc, #52]	@ (8001570 <MX_TIM3_Init+0xf0>)
 800153c:	f002 fd18 	bl	8003f70 <HAL_TIM_PWM_ConfigChannel>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8001546:	f000 f92b 	bl	80017a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800154a:	463b      	mov	r3, r7
 800154c:	220c      	movs	r2, #12
 800154e:	4619      	mov	r1, r3
 8001550:	4807      	ldr	r0, [pc, #28]	@ (8001570 <MX_TIM3_Init+0xf0>)
 8001552:	f002 fd0d 	bl	8003f70 <HAL_TIM_PWM_ConfigChannel>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 800155c:	f000 f920 	bl	80017a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001560:	4803      	ldr	r0, [pc, #12]	@ (8001570 <MX_TIM3_Init+0xf0>)
 8001562:	f000 fb89 	bl	8001c78 <HAL_TIM_MspPostInit>

}
 8001566:	bf00      	nop
 8001568:	3728      	adds	r7, #40	@ 0x28
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20000264 	.word	0x20000264
 8001574:	40000400 	.word	0x40000400

08001578 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b08c      	sub	sp, #48	@ 0x30
 800157c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800157e:	f107 030c 	add.w	r3, r7, #12
 8001582:	2224      	movs	r2, #36	@ 0x24
 8001584:	2100      	movs	r1, #0
 8001586:	4618      	mov	r0, r3
 8001588:	f004 ffda 	bl	8006540 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800158c:	463b      	mov	r3, r7
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]
 8001594:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001596:	4b21      	ldr	r3, [pc, #132]	@ (800161c <MX_TIM4_Init+0xa4>)
 8001598:	4a21      	ldr	r2, [pc, #132]	@ (8001620 <MX_TIM4_Init+0xa8>)
 800159a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800159c:	4b1f      	ldr	r3, [pc, #124]	@ (800161c <MX_TIM4_Init+0xa4>)
 800159e:	2200      	movs	r2, #0
 80015a0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a2:	4b1e      	ldr	r3, [pc, #120]	@ (800161c <MX_TIM4_Init+0xa4>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80015a8:	4b1c      	ldr	r3, [pc, #112]	@ (800161c <MX_TIM4_Init+0xa4>)
 80015aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015ae:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015b0:	4b1a      	ldr	r3, [pc, #104]	@ (800161c <MX_TIM4_Init+0xa4>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015b6:	4b19      	ldr	r3, [pc, #100]	@ (800161c <MX_TIM4_Init+0xa4>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80015bc:	2303      	movs	r3, #3
 80015be:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015c0:	2300      	movs	r3, #0
 80015c2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80015c4:	2301      	movs	r3, #1
 80015c6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80015c8:	2300      	movs	r3, #0
 80015ca:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 80015cc:	2304      	movs	r3, #4
 80015ce:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80015d0:	2300      	movs	r3, #0
 80015d2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80015d4:	2301      	movs	r3, #1
 80015d6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80015d8:	2300      	movs	r3, #0
 80015da:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 80015dc:	2304      	movs	r3, #4
 80015de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80015e0:	f107 030c 	add.w	r3, r7, #12
 80015e4:	4619      	mov	r1, r3
 80015e6:	480d      	ldr	r0, [pc, #52]	@ (800161c <MX_TIM4_Init+0xa4>)
 80015e8:	f002 fa3e 	bl	8003a68 <HAL_TIM_Encoder_Init>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80015f2:	f000 f8d5 	bl	80017a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015f6:	2300      	movs	r3, #0
 80015f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015fa:	2300      	movs	r3, #0
 80015fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80015fe:	463b      	mov	r3, r7
 8001600:	4619      	mov	r1, r3
 8001602:	4806      	ldr	r0, [pc, #24]	@ (800161c <MX_TIM4_Init+0xa4>)
 8001604:	f003 f9a8 	bl	8004958 <HAL_TIMEx_MasterConfigSynchronization>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800160e:	f000 f8c7 	bl	80017a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001612:	bf00      	nop
 8001614:	3730      	adds	r7, #48	@ 0x30
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	200002b0 	.word	0x200002b0
 8001620:	40000800 	.word	0x40000800

08001624 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800162a:	1d3b      	adds	r3, r7, #4
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	605a      	str	r2, [r3, #4]
 8001632:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001634:	4b14      	ldr	r3, [pc, #80]	@ (8001688 <MX_TIM6_Init+0x64>)
 8001636:	4a15      	ldr	r2, [pc, #84]	@ (800168c <MX_TIM6_Init+0x68>)
 8001638:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 99;
 800163a:	4b13      	ldr	r3, [pc, #76]	@ (8001688 <MX_TIM6_Init+0x64>)
 800163c:	2263      	movs	r2, #99	@ 0x63
 800163e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001640:	4b11      	ldr	r3, [pc, #68]	@ (8001688 <MX_TIM6_Init+0x64>)
 8001642:	2200      	movs	r2, #0
 8001644:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 8001646:	4b10      	ldr	r3, [pc, #64]	@ (8001688 <MX_TIM6_Init+0x64>)
 8001648:	f242 720f 	movw	r2, #9999	@ 0x270f
 800164c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800164e:	4b0e      	ldr	r3, [pc, #56]	@ (8001688 <MX_TIM6_Init+0x64>)
 8001650:	2200      	movs	r2, #0
 8001652:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001654:	480c      	ldr	r0, [pc, #48]	@ (8001688 <MX_TIM6_Init+0x64>)
 8001656:	f001 ffed 	bl	8003634 <HAL_TIM_Base_Init>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001660:	f000 f89e 	bl	80017a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001664:	2300      	movs	r3, #0
 8001666:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001668:	2300      	movs	r3, #0
 800166a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800166c:	1d3b      	adds	r3, r7, #4
 800166e:	4619      	mov	r1, r3
 8001670:	4805      	ldr	r0, [pc, #20]	@ (8001688 <MX_TIM6_Init+0x64>)
 8001672:	f003 f971 	bl	8004958 <HAL_TIMEx_MasterConfigSynchronization>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800167c:	f000 f890 	bl	80017a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001680:	bf00      	nop
 8001682:	3710      	adds	r7, #16
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	200002fc 	.word	0x200002fc
 800168c:	40001000 	.word	0x40001000

08001690 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001694:	4b22      	ldr	r3, [pc, #136]	@ (8001720 <MX_USART1_UART_Init+0x90>)
 8001696:	4a23      	ldr	r2, [pc, #140]	@ (8001724 <MX_USART1_UART_Init+0x94>)
 8001698:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800169a:	4b21      	ldr	r3, [pc, #132]	@ (8001720 <MX_USART1_UART_Init+0x90>)
 800169c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001720 <MX_USART1_UART_Init+0x90>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001720 <MX_USART1_UART_Init+0x90>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001720 <MX_USART1_UART_Init+0x90>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001720 <MX_USART1_UART_Init+0x90>)
 80016b6:	220c      	movs	r2, #12
 80016b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ba:	4b19      	ldr	r3, [pc, #100]	@ (8001720 <MX_USART1_UART_Init+0x90>)
 80016bc:	2200      	movs	r2, #0
 80016be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016c0:	4b17      	ldr	r3, [pc, #92]	@ (8001720 <MX_USART1_UART_Init+0x90>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016c6:	4b16      	ldr	r3, [pc, #88]	@ (8001720 <MX_USART1_UART_Init+0x90>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016cc:	4b14      	ldr	r3, [pc, #80]	@ (8001720 <MX_USART1_UART_Init+0x90>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016d2:	4b13      	ldr	r3, [pc, #76]	@ (8001720 <MX_USART1_UART_Init+0x90>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016d8:	4811      	ldr	r0, [pc, #68]	@ (8001720 <MX_USART1_UART_Init+0x90>)
 80016da:	f003 fa05 	bl	8004ae8 <HAL_UART_Init>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80016e4:	f000 f85c 	bl	80017a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016e8:	2100      	movs	r1, #0
 80016ea:	480d      	ldr	r0, [pc, #52]	@ (8001720 <MX_USART1_UART_Init+0x90>)
 80016ec:	f003 fffe 	bl	80056ec <HAL_UARTEx_SetTxFifoThreshold>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80016f6:	f000 f853 	bl	80017a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016fa:	2100      	movs	r1, #0
 80016fc:	4808      	ldr	r0, [pc, #32]	@ (8001720 <MX_USART1_UART_Init+0x90>)
 80016fe:	f004 f833 	bl	8005768 <HAL_UARTEx_SetRxFifoThreshold>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001708:	f000 f84a 	bl	80017a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800170c:	4804      	ldr	r0, [pc, #16]	@ (8001720 <MX_USART1_UART_Init+0x90>)
 800170e:	f003 ffb4 	bl	800567a <HAL_UARTEx_DisableFifoMode>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001718:	f000 f842 	bl	80017a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800171c:	bf00      	nop
 800171e:	bd80      	pop	{r7, pc}
 8001720:	20000348 	.word	0x20000348
 8001724:	40013800 	.word	0x40013800

08001728 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b088      	sub	sp, #32
 800172c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172e:	f107 030c 	add.w	r3, r7, #12
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]
 8001736:	605a      	str	r2, [r3, #4]
 8001738:	609a      	str	r2, [r3, #8]
 800173a:	60da      	str	r2, [r3, #12]
 800173c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800173e:	4b16      	ldr	r3, [pc, #88]	@ (8001798 <MX_GPIO_Init+0x70>)
 8001740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001742:	4a15      	ldr	r2, [pc, #84]	@ (8001798 <MX_GPIO_Init+0x70>)
 8001744:	f043 0301 	orr.w	r3, r3, #1
 8001748:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800174a:	4b13      	ldr	r3, [pc, #76]	@ (8001798 <MX_GPIO_Init+0x70>)
 800174c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	60bb      	str	r3, [r7, #8]
 8001754:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001756:	4b10      	ldr	r3, [pc, #64]	@ (8001798 <MX_GPIO_Init+0x70>)
 8001758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175a:	4a0f      	ldr	r2, [pc, #60]	@ (8001798 <MX_GPIO_Init+0x70>)
 800175c:	f043 0302 	orr.w	r3, r3, #2
 8001760:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001762:	4b0d      	ldr	r3, [pc, #52]	@ (8001798 <MX_GPIO_Init+0x70>)
 8001764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001766:	f003 0302 	and.w	r3, r3, #2
 800176a:	607b      	str	r3, [r7, #4]
 800176c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800176e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001772:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001774:	2312      	movs	r3, #18
 8001776:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001778:	2300      	movs	r3, #0
 800177a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177c:	2300      	movs	r3, #0
 800177e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001780:	2304      	movs	r3, #4
 8001782:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001784:	f107 030c 	add.w	r3, r7, #12
 8001788:	4619      	mov	r1, r3
 800178a:	4804      	ldr	r0, [pc, #16]	@ (800179c <MX_GPIO_Init+0x74>)
 800178c:	f000 fdfe 	bl	800238c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001790:	bf00      	nop
 8001792:	3720      	adds	r7, #32
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	40021000 	.word	0x40021000
 800179c:	48000400 	.word	0x48000400

080017a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017a4:	b672      	cpsid	i
}
 80017a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017a8:	bf00      	nop
 80017aa:	e7fd      	b.n	80017a8 <Error_Handler+0x8>

080017ac <MOTOR_Init>:
  * @brief  Initialise et démarre les canaux PWM.
  * @param  None
  * @retval None
  */
void MOTOR_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
    // Démarrage des canaux PWM utilisés
    HAL_TIM_PWM_Start(&htim3, MOTOR_CH_A_REV);
 80017b0:	2100      	movs	r1, #0
 80017b2:	4810      	ldr	r0, [pc, #64]	@ (80017f4 <MOTOR_Init+0x48>)
 80017b4:	f002 f858 	bl	8003868 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, MOTOR_CH_A_FWD);
 80017b8:	2104      	movs	r1, #4
 80017ba:	480e      	ldr	r0, [pc, #56]	@ (80017f4 <MOTOR_Init+0x48>)
 80017bc:	f002 f854 	bl	8003868 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, MOTOR_CH_B_FWD);
 80017c0:	2108      	movs	r1, #8
 80017c2:	480c      	ldr	r0, [pc, #48]	@ (80017f4 <MOTOR_Init+0x48>)
 80017c4:	f002 f850 	bl	8003868 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, MOTOR_CH_B_REV);
 80017c8:	210c      	movs	r1, #12
 80017ca:	480a      	ldr	r0, [pc, #40]	@ (80017f4 <MOTOR_Init+0x48>)
 80017cc:	f002 f84c 	bl	8003868 <HAL_TIM_PWM_Start>

    // Initialisation des rapports cycliques à zéro
    __HAL_TIM_SET_COMPARE(&htim3, MOTOR_CH_A_REV, 0);
 80017d0:	4b08      	ldr	r3, [pc, #32]	@ (80017f4 <MOTOR_Init+0x48>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2200      	movs	r2, #0
 80017d6:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, MOTOR_CH_A_FWD, 0);
 80017d8:	4b06      	ldr	r3, [pc, #24]	@ (80017f4 <MOTOR_Init+0x48>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2200      	movs	r2, #0
 80017de:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim3, MOTOR_CH_B_FWD, 0);
 80017e0:	4b04      	ldr	r3, [pc, #16]	@ (80017f4 <MOTOR_Init+0x48>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	2200      	movs	r2, #0
 80017e6:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, MOTOR_CH_B_REV, 0);
 80017e8:	4b02      	ldr	r3, [pc, #8]	@ (80017f4 <MOTOR_Init+0x48>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2200      	movs	r2, #0
 80017ee:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80017f0:	bf00      	nop
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	20000264 	.word	0x20000264

080017f8 <MOTOR_Set_Speed_A>:
  * @brief  Régle la vitesse et la direction du Moteur 1.
  * @param  speed: Valeur entre -1000 (arrière) et 1000 (avant).
  * @retval None
  */
void MOTOR_Set_Speed_A(int16_t speed)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	4603      	mov	r3, r0
 8001800:	80fb      	strh	r3, [r7, #6]
    // Limite la vitesse aux valeurs possibles [ -PWM_PERIOD ; +PWM_PERIOD ]
    if (speed > PWM_PERIOD) speed = PWM_PERIOD;
 8001802:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001806:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800180a:	dd02      	ble.n	8001812 <MOTOR_Set_Speed_A+0x1a>
 800180c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001810:	80fb      	strh	r3, [r7, #6]
    if (speed < -PWM_PERIOD) speed = -PWM_PERIOD;
 8001812:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001816:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 800181a:	da02      	bge.n	8001822 <MOTOR_Set_Speed_A+0x2a>
 800181c:	f64f 4318 	movw	r3, #64536	@ 0xfc18
 8001820:	80fb      	strh	r3, [r7, #6]

    if (speed > 0) // Avance
 8001822:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001826:	2b00      	cmp	r3, #0
 8001828:	dd09      	ble.n	800183e <MOTOR_Set_Speed_A+0x46>
    {
        // Canal 'Reverse' à zéro
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_CH_A_REV, 0);
 800182a:	4b13      	ldr	r3, [pc, #76]	@ (8001878 <MOTOR_Set_Speed_A+0x80>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2200      	movs	r2, #0
 8001830:	635a      	str	r2, [r3, #52]	@ 0x34
        // Canal 'Forward' à la vitesse positive
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_CH_A_FWD, speed);
 8001832:	4b11      	ldr	r3, [pc, #68]	@ (8001878 <MOTOR_Set_Speed_A+0x80>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800183a:	639a      	str	r2, [r3, #56]	@ 0x38
    else // Arrêt
    {
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_CH_A_REV, 0);
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_CH_A_FWD, 0);
    }
}
 800183c:	e016      	b.n	800186c <MOTOR_Set_Speed_A+0x74>
    else if (speed < 0) // Arrière
 800183e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001842:	2b00      	cmp	r3, #0
 8001844:	da0a      	bge.n	800185c <MOTOR_Set_Speed_A+0x64>
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_CH_A_FWD, 0);
 8001846:	4b0c      	ldr	r3, [pc, #48]	@ (8001878 <MOTOR_Set_Speed_A+0x80>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2200      	movs	r2, #0
 800184c:	639a      	str	r2, [r3, #56]	@ 0x38
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_CH_A_REV, -speed);
 800184e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001852:	425a      	negs	r2, r3
 8001854:	4b08      	ldr	r3, [pc, #32]	@ (8001878 <MOTOR_Set_Speed_A+0x80>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800185a:	e007      	b.n	800186c <MOTOR_Set_Speed_A+0x74>
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_CH_A_REV, 0);
 800185c:	4b06      	ldr	r3, [pc, #24]	@ (8001878 <MOTOR_Set_Speed_A+0x80>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2200      	movs	r2, #0
 8001862:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_CH_A_FWD, 0);
 8001864:	4b04      	ldr	r3, [pc, #16]	@ (8001878 <MOTOR_Set_Speed_A+0x80>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	2200      	movs	r2, #0
 800186a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800186c:	bf00      	nop
 800186e:	370c      	adds	r7, #12
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr
 8001878:	20000264 	.word	0x20000264

0800187c <MOTOR_Set_Speed_B>:
  * @brief  Régle la vitesse et la direction du Moteur 2.
  * @param  speed: Valeur entre -1000 (arrière) et 1000 (avant).
  * @retval None
  */
void MOTOR_Set_Speed_B(int16_t speed)
{
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
 8001882:	4603      	mov	r3, r0
 8001884:	80fb      	strh	r3, [r7, #6]
    // Mêmes limites que le Moteur 1
    if (speed > PWM_PERIOD) speed = PWM_PERIOD;
 8001886:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800188a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800188e:	dd02      	ble.n	8001896 <MOTOR_Set_Speed_B+0x1a>
 8001890:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001894:	80fb      	strh	r3, [r7, #6]
    if (speed < -PWM_PERIOD) speed = -PWM_PERIOD;
 8001896:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800189a:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 800189e:	da02      	bge.n	80018a6 <MOTOR_Set_Speed_B+0x2a>
 80018a0:	f64f 4318 	movw	r3, #64536	@ 0xfc18
 80018a4:	80fb      	strh	r3, [r7, #6]

    if (speed > 0) // Avance
 80018a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	dd09      	ble.n	80018c2 <MOTOR_Set_Speed_B+0x46>
    {
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_CH_B_REV, 0);
 80018ae:	4b13      	ldr	r3, [pc, #76]	@ (80018fc <MOTOR_Set_Speed_B+0x80>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	2200      	movs	r2, #0
 80018b4:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_CH_B_FWD, speed);
 80018b6:	4b11      	ldr	r3, [pc, #68]	@ (80018fc <MOTOR_Set_Speed_B+0x80>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80018be:	63da      	str	r2, [r3, #60]	@ 0x3c
    else // Arrêt
    {
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_CH_B_REV, 0);
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_CH_B_FWD, 0);
    }
}
 80018c0:	e016      	b.n	80018f0 <MOTOR_Set_Speed_B+0x74>
    else if (speed < 0) // Arrière
 80018c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	da0a      	bge.n	80018e0 <MOTOR_Set_Speed_B+0x64>
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_CH_B_FWD, 0);
 80018ca:	4b0c      	ldr	r3, [pc, #48]	@ (80018fc <MOTOR_Set_Speed_B+0x80>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2200      	movs	r2, #0
 80018d0:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_CH_B_REV, -speed);
 80018d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018d6:	425a      	negs	r2, r3
 80018d8:	4b08      	ldr	r3, [pc, #32]	@ (80018fc <MOTOR_Set_Speed_B+0x80>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80018de:	e007      	b.n	80018f0 <MOTOR_Set_Speed_B+0x74>
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_CH_B_REV, 0);
 80018e0:	4b06      	ldr	r3, [pc, #24]	@ (80018fc <MOTOR_Set_Speed_B+0x80>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	2200      	movs	r2, #0
 80018e6:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_CH_B_FWD, 0);
 80018e8:	4b04      	ldr	r3, [pc, #16]	@ (80018fc <MOTOR_Set_Speed_B+0x80>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2200      	movs	r2, #0
 80018ee:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80018f0:	bf00      	nop
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr
 80018fc:	20000264 	.word	0x20000264

08001900 <PID_Init>:
#include "pid.h"

void PID_Init(PID_Controller_t *pid, float kp, float ki, float kd, float dt, float out_min, float out_max) {
 8001900:	b580      	push	{r7, lr}
 8001902:	b088      	sub	sp, #32
 8001904:	af00      	add	r7, sp, #0
 8001906:	61f8      	str	r0, [r7, #28]
 8001908:	ed87 0a06 	vstr	s0, [r7, #24]
 800190c:	edc7 0a05 	vstr	s1, [r7, #20]
 8001910:	ed87 1a04 	vstr	s2, [r7, #16]
 8001914:	edc7 1a03 	vstr	s3, [r7, #12]
 8001918:	ed87 2a02 	vstr	s4, [r7, #8]
 800191c:	edc7 2a01 	vstr	s5, [r7, #4]
    pid->Kp = kp;
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	69ba      	ldr	r2, [r7, #24]
 8001924:	601a      	str	r2, [r3, #0]
    pid->Ki = ki;
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	697a      	ldr	r2, [r7, #20]
 800192a:	605a      	str	r2, [r3, #4]
    pid->Kd = kd;
 800192c:	69fb      	ldr	r3, [r7, #28]
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	609a      	str	r2, [r3, #8]
    pid->dt = dt;
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	68fa      	ldr	r2, [r7, #12]
 8001936:	621a      	str	r2, [r3, #32]
    pid->out_min = out_min;
 8001938:	69fb      	ldr	r3, [r7, #28]
 800193a:	68ba      	ldr	r2, [r7, #8]
 800193c:	615a      	str	r2, [r3, #20]
    pid->out_max = out_max;
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	687a      	ldr	r2, [r7, #4]
 8001942:	619a      	str	r2, [r3, #24]
    
    // On limite l'intégrale à la même valeur que la sortie max par défaut
    pid->integral_max = out_max; 
 8001944:	69fb      	ldr	r3, [r7, #28]
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	61da      	str	r2, [r3, #28]
    
    PID_Reset(pid);
 800194a:	69f8      	ldr	r0, [r7, #28]
 800194c:	f000 f804 	bl	8001958 <PID_Reset>
}
 8001950:	bf00      	nop
 8001952:	3720      	adds	r7, #32
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}

08001958 <PID_Reset>:

void PID_Reset(PID_Controller_t *pid) {
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
    pid->prev_error = 0.0f;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f04f 0200 	mov.w	r2, #0
 8001966:	60da      	str	r2, [r3, #12]
    pid->integral = 0.0f;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f04f 0200 	mov.w	r2, #0
 800196e:	611a      	str	r2, [r3, #16]
}
 8001970:	bf00      	nop
 8001972:	370c      	adds	r7, #12
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr

0800197c <PID_Compute>:

float PID_Compute(PID_Controller_t *pid, float setpoint, float measured) {
 800197c:	b480      	push	{r7}
 800197e:	b08b      	sub	sp, #44	@ 0x2c
 8001980:	af00      	add	r7, sp, #0
 8001982:	60f8      	str	r0, [r7, #12]
 8001984:	ed87 0a02 	vstr	s0, [r7, #8]
 8001988:	edc7 0a01 	vstr	s1, [r7, #4]
    // 1. Calcul de l'erreur
    float error = setpoint - measured;
 800198c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001990:	edd7 7a01 	vldr	s15, [r7, #4]
 8001994:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001998:	edc7 7a08 	vstr	s15, [r7, #32]

    // 2. Calcul du terme Proportionnel
    float P = pid->Kp * error;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	edd3 7a00 	vldr	s15, [r3]
 80019a2:	ed97 7a08 	vldr	s14, [r7, #32]
 80019a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019aa:	edc7 7a07 	vstr	s15, [r7, #28]

    // 3. Calcul du terme Intégral avec Anti-Windup
    pid->integral += error * pid->dt;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	ed93 7a04 	vldr	s14, [r3, #16]
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	edd3 6a08 	vldr	s13, [r3, #32]
 80019ba:	edd7 7a08 	vldr	s15, [r7, #32]
 80019be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	edc3 7a04 	vstr	s15, [r3, #16]
    
    // Limitation de l'intégrale (Anti-windup)
    if (pid->integral > pid->integral_max) pid->integral = pid->integral_max;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	ed93 7a04 	vldr	s14, [r3, #16]
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	edd3 7a07 	vldr	s15, [r3, #28]
 80019d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019e0:	dd04      	ble.n	80019ec <PID_Compute+0x70>
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	69da      	ldr	r2, [r3, #28]
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	611a      	str	r2, [r3, #16]
 80019ea:	e014      	b.n	8001a16 <PID_Compute+0x9a>
    else if (pid->integral < -pid->integral_max) pid->integral = -pid->integral_max;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	ed93 7a04 	vldr	s14, [r3, #16]
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	edd3 7a07 	vldr	s15, [r3, #28]
 80019f8:	eef1 7a67 	vneg.f32	s15, s15
 80019fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a04:	d507      	bpl.n	8001a16 <PID_Compute+0x9a>
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	edd3 7a07 	vldr	s15, [r3, #28]
 8001a0c:	eef1 7a67 	vneg.f32	s15, s15
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	edc3 7a04 	vstr	s15, [r3, #16]
    
    float I = pid->Ki * pid->integral;
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001a22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a26:	edc7 7a06 	vstr	s15, [r7, #24]

    // 4. Calcul du terme Dérivé
    float derivative = (error - pid->prev_error) / pid->dt;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001a30:	ed97 7a08 	vldr	s14, [r7, #32]
 8001a34:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	ed93 7a08 	vldr	s14, [r3, #32]
 8001a3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a42:	edc7 7a05 	vstr	s15, [r7, #20]
    float D = pid->Kd * derivative;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a4c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a54:	edc7 7a04 	vstr	s15, [r7, #16]

    // 5. Calcul de la sortie totale
    float output = P + I + D;
 8001a58:	ed97 7a07 	vldr	s14, [r7, #28]
 8001a5c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a64:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a6c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // 6. Saturation de la sortie
    if (output > pid->out_max) output = pid->out_max;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	edd3 7a06 	vldr	s15, [r3, #24]
 8001a76:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001a7a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a82:	dd03      	ble.n	8001a8c <PID_Compute+0x110>
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	699b      	ldr	r3, [r3, #24]
 8001a88:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a8a:	e00c      	b.n	8001aa6 <PID_Compute+0x12a>
    else if (output < pid->out_min) output = pid->out_min;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001a92:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001a96:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a9e:	d502      	bpl.n	8001aa6 <PID_Compute+0x12a>
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	695b      	ldr	r3, [r3, #20]
 8001aa4:	627b      	str	r3, [r7, #36]	@ 0x24

    // 7. Sauvegarde de l'erreur pour le prochain tour
    pid->prev_error = error;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	6a3a      	ldr	r2, [r7, #32]
 8001aaa:	60da      	str	r2, [r3, #12]

    return output;
 8001aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aae:	ee07 3a90 	vmov	s15, r3
}
 8001ab2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ab6:	372c      	adds	r7, #44	@ 0x2c
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr

08001ac0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ac6:	4b0f      	ldr	r3, [pc, #60]	@ (8001b04 <HAL_MspInit+0x44>)
 8001ac8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aca:	4a0e      	ldr	r2, [pc, #56]	@ (8001b04 <HAL_MspInit+0x44>)
 8001acc:	f043 0301 	orr.w	r3, r3, #1
 8001ad0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8001b04 <HAL_MspInit+0x44>)
 8001ad4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ad6:	f003 0301 	and.w	r3, r3, #1
 8001ada:	607b      	str	r3, [r7, #4]
 8001adc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ade:	4b09      	ldr	r3, [pc, #36]	@ (8001b04 <HAL_MspInit+0x44>)
 8001ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ae2:	4a08      	ldr	r2, [pc, #32]	@ (8001b04 <HAL_MspInit+0x44>)
 8001ae4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ae8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001aea:	4b06      	ldr	r3, [pc, #24]	@ (8001b04 <HAL_MspInit+0x44>)
 8001aec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001af2:	603b      	str	r3, [r7, #0]
 8001af4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001af6:	f000 fe6f 	bl	80027d8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001afa:	bf00      	nop
 8001afc:	3708      	adds	r7, #8
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40021000 	.word	0x40021000

08001b08 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08c      	sub	sp, #48	@ 0x30
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b10:	f107 031c 	add.w	r3, r7, #28
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
 8001b1e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b28:	d129      	bne.n	8001b7e <HAL_TIM_Encoder_MspInit+0x76>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b2a:	4b2e      	ldr	r3, [pc, #184]	@ (8001be4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001b2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b2e:	4a2d      	ldr	r2, [pc, #180]	@ (8001be4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001b30:	f043 0301 	orr.w	r3, r3, #1
 8001b34:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b36:	4b2b      	ldr	r3, [pc, #172]	@ (8001be4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b3a:	f003 0301 	and.w	r3, r3, #1
 8001b3e:	61bb      	str	r3, [r7, #24]
 8001b40:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b42:	4b28      	ldr	r3, [pc, #160]	@ (8001be4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b46:	4a27      	ldr	r2, [pc, #156]	@ (8001be4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001b48:	f043 0301 	orr.w	r3, r3, #1
 8001b4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b4e:	4b25      	ldr	r3, [pc, #148]	@ (8001be4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b52:	f003 0301 	and.w	r3, r3, #1
 8001b56:	617b      	str	r3, [r7, #20]
 8001b58:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5e:	2302      	movs	r3, #2
 8001b60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b62:	2300      	movs	r3, #0
 8001b64:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b66:	2300      	movs	r3, #0
 8001b68:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b6e:	f107 031c 	add.w	r3, r7, #28
 8001b72:	4619      	mov	r1, r3
 8001b74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b78:	f000 fc08 	bl	800238c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001b7c:	e02e      	b.n	8001bdc <HAL_TIM_Encoder_MspInit+0xd4>
  else if(htim_encoder->Instance==TIM4)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a19      	ldr	r2, [pc, #100]	@ (8001be8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d129      	bne.n	8001bdc <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001b88:	4b16      	ldr	r3, [pc, #88]	@ (8001be4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b8c:	4a15      	ldr	r2, [pc, #84]	@ (8001be4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001b8e:	f043 0304 	orr.w	r3, r3, #4
 8001b92:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b94:	4b13      	ldr	r3, [pc, #76]	@ (8001be4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001b96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b98:	f003 0304 	and.w	r3, r3, #4
 8001b9c:	613b      	str	r3, [r7, #16]
 8001b9e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba0:	4b10      	ldr	r3, [pc, #64]	@ (8001be4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001ba2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ba4:	4a0f      	ldr	r2, [pc, #60]	@ (8001be4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001ba6:	f043 0301 	orr.w	r3, r3, #1
 8001baa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bac:	4b0d      	ldr	r3, [pc, #52]	@ (8001be4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001bae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bb0:	f003 0301 	and.w	r3, r3, #1
 8001bb4:	60fb      	str	r3, [r7, #12]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001bb8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001bbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8001bca:	230a      	movs	r3, #10
 8001bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bce:	f107 031c 	add.w	r3, r7, #28
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bd8:	f000 fbd8 	bl	800238c <HAL_GPIO_Init>
}
 8001bdc:	bf00      	nop
 8001bde:	3730      	adds	r7, #48	@ 0x30
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	40021000 	.word	0x40021000
 8001be8:	40000800 	.word	0x40000800

08001bec <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a0a      	ldr	r2, [pc, #40]	@ (8001c24 <HAL_TIM_PWM_MspInit+0x38>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d10b      	bne.n	8001c16 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8001c28 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c02:	4a09      	ldr	r2, [pc, #36]	@ (8001c28 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c04:	f043 0302 	orr.w	r3, r3, #2
 8001c08:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c0a:	4b07      	ldr	r3, [pc, #28]	@ (8001c28 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	60fb      	str	r3, [r7, #12]
 8001c14:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001c16:	bf00      	nop
 8001c18:	3714      	adds	r7, #20
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	40000400 	.word	0x40000400
 8001c28:	40021000 	.word	0x40021000

08001c2c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a0d      	ldr	r2, [pc, #52]	@ (8001c70 <HAL_TIM_Base_MspInit+0x44>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d113      	bne.n	8001c66 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c74 <HAL_TIM_Base_MspInit+0x48>)
 8001c40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c42:	4a0c      	ldr	r2, [pc, #48]	@ (8001c74 <HAL_TIM_Base_MspInit+0x48>)
 8001c44:	f043 0310 	orr.w	r3, r3, #16
 8001c48:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c74 <HAL_TIM_Base_MspInit+0x48>)
 8001c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c4e:	f003 0310 	and.w	r3, r3, #16
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001c56:	2200      	movs	r2, #0
 8001c58:	2100      	movs	r1, #0
 8001c5a:	2036      	movs	r0, #54	@ 0x36
 8001c5c:	f000 fb61 	bl	8002322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001c60:	2036      	movs	r0, #54	@ 0x36
 8001c62:	f000 fb78 	bl	8002356 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8001c66:	bf00      	nop
 8001c68:	3710      	adds	r7, #16
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	40001000 	.word	0x40001000
 8001c74:	40021000 	.word	0x40021000

08001c78 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b08a      	sub	sp, #40	@ 0x28
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c80:	f107 0314 	add.w	r3, r7, #20
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
 8001c8a:	609a      	str	r2, [r3, #8]
 8001c8c:	60da      	str	r2, [r3, #12]
 8001c8e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a1f      	ldr	r2, [pc, #124]	@ (8001d14 <HAL_TIM_MspPostInit+0x9c>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d138      	bne.n	8001d0c <HAL_TIM_MspPostInit+0x94>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c9a:	4b1f      	ldr	r3, [pc, #124]	@ (8001d18 <HAL_TIM_MspPostInit+0xa0>)
 8001c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c9e:	4a1e      	ldr	r2, [pc, #120]	@ (8001d18 <HAL_TIM_MspPostInit+0xa0>)
 8001ca0:	f043 0301 	orr.w	r3, r3, #1
 8001ca4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ca6:	4b1c      	ldr	r3, [pc, #112]	@ (8001d18 <HAL_TIM_MspPostInit+0xa0>)
 8001ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	613b      	str	r3, [r7, #16]
 8001cb0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb2:	4b19      	ldr	r3, [pc, #100]	@ (8001d18 <HAL_TIM_MspPostInit+0xa0>)
 8001cb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb6:	4a18      	ldr	r2, [pc, #96]	@ (8001d18 <HAL_TIM_MspPostInit+0xa0>)
 8001cb8:	f043 0302 	orr.w	r3, r3, #2
 8001cbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cbe:	4b16      	ldr	r3, [pc, #88]	@ (8001d18 <HAL_TIM_MspPostInit+0xa0>)
 8001cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cc2:	f003 0302 	and.w	r3, r3, #2
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cca:	23c0      	movs	r3, #192	@ 0xc0
 8001ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cce:	2302      	movs	r3, #2
 8001cd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001cda:	2302      	movs	r3, #2
 8001cdc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cde:	f107 0314 	add.w	r3, r7, #20
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ce8:	f000 fb50 	bl	800238c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001cec:	2303      	movs	r3, #3
 8001cee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d00:	f107 0314 	add.w	r3, r7, #20
 8001d04:	4619      	mov	r1, r3
 8001d06:	4805      	ldr	r0, [pc, #20]	@ (8001d1c <HAL_TIM_MspPostInit+0xa4>)
 8001d08:	f000 fb40 	bl	800238c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001d0c:	bf00      	nop
 8001d0e:	3728      	adds	r7, #40	@ 0x28
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	40000400 	.word	0x40000400
 8001d18:	40021000 	.word	0x40021000
 8001d1c:	48000400 	.word	0x48000400

08001d20 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b09a      	sub	sp, #104	@ 0x68
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d28:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	605a      	str	r2, [r3, #4]
 8001d32:	609a      	str	r2, [r3, #8]
 8001d34:	60da      	str	r2, [r3, #12]
 8001d36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d38:	f107 0310 	add.w	r3, r7, #16
 8001d3c:	2244      	movs	r2, #68	@ 0x44
 8001d3e:	2100      	movs	r1, #0
 8001d40:	4618      	mov	r0, r3
 8001d42:	f004 fbfd 	bl	8006540 <memset>
  if(huart->Instance==USART1)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a1f      	ldr	r2, [pc, #124]	@ (8001dc8 <HAL_UART_MspInit+0xa8>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d137      	bne.n	8001dc0 <HAL_UART_MspInit+0xa0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001d50:	2301      	movs	r3, #1
 8001d52:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001d54:	2300      	movs	r3, #0
 8001d56:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d58:	f107 0310 	add.w	r3, r7, #16
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f001 fa79 	bl	8003254 <HAL_RCCEx_PeriphCLKConfig>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d68:	f7ff fd1a 	bl	80017a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d6c:	4b17      	ldr	r3, [pc, #92]	@ (8001dcc <HAL_UART_MspInit+0xac>)
 8001d6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d70:	4a16      	ldr	r2, [pc, #88]	@ (8001dcc <HAL_UART_MspInit+0xac>)
 8001d72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d76:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d78:	4b14      	ldr	r3, [pc, #80]	@ (8001dcc <HAL_UART_MspInit+0xac>)
 8001d7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d80:	60fb      	str	r3, [r7, #12]
 8001d82:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d84:	4b11      	ldr	r3, [pc, #68]	@ (8001dcc <HAL_UART_MspInit+0xac>)
 8001d86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d88:	4a10      	ldr	r2, [pc, #64]	@ (8001dcc <HAL_UART_MspInit+0xac>)
 8001d8a:	f043 0301 	orr.w	r3, r3, #1
 8001d8e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d90:	4b0e      	ldr	r3, [pc, #56]	@ (8001dcc <HAL_UART_MspInit+0xac>)
 8001d92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d94:	f003 0301 	and.w	r3, r3, #1
 8001d98:	60bb      	str	r3, [r7, #8]
 8001d9a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001d9c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001da0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da2:	2302      	movs	r3, #2
 8001da4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da6:	2300      	movs	r3, #0
 8001da8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001daa:	2300      	movs	r3, #0
 8001dac:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001dae:	2307      	movs	r3, #7
 8001db0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001db6:	4619      	mov	r1, r3
 8001db8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dbc:	f000 fae6 	bl	800238c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001dc0:	bf00      	nop
 8001dc2:	3768      	adds	r7, #104	@ 0x68
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	40013800 	.word	0x40013800
 8001dcc:	40021000 	.word	0x40021000

08001dd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001dd4:	bf00      	nop
 8001dd6:	e7fd      	b.n	8001dd4 <NMI_Handler+0x4>

08001dd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ddc:	bf00      	nop
 8001dde:	e7fd      	b.n	8001ddc <HardFault_Handler+0x4>

08001de0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001de4:	bf00      	nop
 8001de6:	e7fd      	b.n	8001de4 <MemManage_Handler+0x4>

08001de8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dec:	bf00      	nop
 8001dee:	e7fd      	b.n	8001dec <BusFault_Handler+0x4>

08001df0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001df4:	bf00      	nop
 8001df6:	e7fd      	b.n	8001df4 <UsageFault_Handler+0x4>

08001df8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dfc:	bf00      	nop
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr

08001e06 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e06:	b480      	push	{r7}
 8001e08:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e0a:	bf00      	nop
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e18:	bf00      	nop
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr

08001e22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e22:	b580      	push	{r7, lr}
 8001e24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e26:	f000 f961 	bl	80020ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e2a:	bf00      	nop
 8001e2c:	bd80      	pop	{r7, pc}
	...

08001e30 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001e34:	4802      	ldr	r0, [pc, #8]	@ (8001e40 <TIM6_DAC_IRQHandler+0x10>)
 8001e36:	f001 ff4b 	bl	8003cd0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	200002fc 	.word	0x200002fc

08001e44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  return 1;
 8001e48:	2301      	movs	r3, #1
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <_kill>:

int _kill(int pid, int sig)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e5e:	f004 fbc1 	bl	80065e4 <__errno>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2216      	movs	r2, #22
 8001e66:	601a      	str	r2, [r3, #0]
  return -1;
 8001e68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3708      	adds	r7, #8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <_exit>:

void _exit (int status)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f7ff ffe7 	bl	8001e54 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e86:	bf00      	nop
 8001e88:	e7fd      	b.n	8001e86 <_exit+0x12>

08001e8a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e8a:	b580      	push	{r7, lr}
 8001e8c:	b086      	sub	sp, #24
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	60f8      	str	r0, [r7, #12]
 8001e92:	60b9      	str	r1, [r7, #8]
 8001e94:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e96:	2300      	movs	r3, #0
 8001e98:	617b      	str	r3, [r7, #20]
 8001e9a:	e00a      	b.n	8001eb2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e9c:	f3af 8000 	nop.w
 8001ea0:	4601      	mov	r1, r0
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	1c5a      	adds	r2, r3, #1
 8001ea6:	60ba      	str	r2, [r7, #8]
 8001ea8:	b2ca      	uxtb	r2, r1
 8001eaa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	3301      	adds	r3, #1
 8001eb0:	617b      	str	r3, [r7, #20]
 8001eb2:	697a      	ldr	r2, [r7, #20]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	dbf0      	blt.n	8001e9c <_read+0x12>
  }

  return len;
 8001eba:	687b      	ldr	r3, [r7, #4]
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3718      	adds	r7, #24
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b086      	sub	sp, #24
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	60f8      	str	r0, [r7, #12]
 8001ecc:	60b9      	str	r1, [r7, #8]
 8001ece:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	617b      	str	r3, [r7, #20]
 8001ed4:	e009      	b.n	8001eea <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	1c5a      	adds	r2, r3, #1
 8001eda:	60ba      	str	r2, [r7, #8]
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f7ff f918 	bl	8001114 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	617b      	str	r3, [r7, #20]
 8001eea:	697a      	ldr	r2, [r7, #20]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	dbf1      	blt.n	8001ed6 <_write+0x12>
  }
  return len;
 8001ef2:	687b      	ldr	r3, [r7, #4]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3718      	adds	r7, #24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <_close>:

int _close(int file)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	370c      	adds	r7, #12
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr

08001f14 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f24:	605a      	str	r2, [r3, #4]
  return 0;
 8001f26:	2300      	movs	r3, #0
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <_isatty>:

int _isatty(int file)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f3c:	2301      	movs	r3, #1
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr

08001f4a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	b085      	sub	sp, #20
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	60f8      	str	r0, [r7, #12]
 8001f52:	60b9      	str	r1, [r7, #8]
 8001f54:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f56:	2300      	movs	r3, #0
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3714      	adds	r7, #20
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr

08001f64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b086      	sub	sp, #24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f6c:	4a14      	ldr	r2, [pc, #80]	@ (8001fc0 <_sbrk+0x5c>)
 8001f6e:	4b15      	ldr	r3, [pc, #84]	@ (8001fc4 <_sbrk+0x60>)
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f78:	4b13      	ldr	r3, [pc, #76]	@ (8001fc8 <_sbrk+0x64>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d102      	bne.n	8001f86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f80:	4b11      	ldr	r3, [pc, #68]	@ (8001fc8 <_sbrk+0x64>)
 8001f82:	4a12      	ldr	r2, [pc, #72]	@ (8001fcc <_sbrk+0x68>)
 8001f84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f86:	4b10      	ldr	r3, [pc, #64]	@ (8001fc8 <_sbrk+0x64>)
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	693a      	ldr	r2, [r7, #16]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d207      	bcs.n	8001fa4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f94:	f004 fb26 	bl	80065e4 <__errno>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	220c      	movs	r2, #12
 8001f9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa2:	e009      	b.n	8001fb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fa4:	4b08      	ldr	r3, [pc, #32]	@ (8001fc8 <_sbrk+0x64>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001faa:	4b07      	ldr	r3, [pc, #28]	@ (8001fc8 <_sbrk+0x64>)
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	4a05      	ldr	r2, [pc, #20]	@ (8001fc8 <_sbrk+0x64>)
 8001fb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3718      	adds	r7, #24
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	20008000 	.word	0x20008000
 8001fc4:	00000400 	.word	0x00000400
 8001fc8:	20000428 	.word	0x20000428
 8001fcc:	20000580 	.word	0x20000580

08001fd0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001fd4:	4b06      	ldr	r3, [pc, #24]	@ (8001ff0 <SystemInit+0x20>)
 8001fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fda:	4a05      	ldr	r2, [pc, #20]	@ (8001ff0 <SystemInit+0x20>)
 8001fdc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fe0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fe4:	bf00      	nop
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	e000ed00 	.word	0xe000ed00

08001ff4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001ff4:	480d      	ldr	r0, [pc, #52]	@ (800202c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001ff6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ff8:	f7ff ffea 	bl	8001fd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ffc:	480c      	ldr	r0, [pc, #48]	@ (8002030 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ffe:	490d      	ldr	r1, [pc, #52]	@ (8002034 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002000:	4a0d      	ldr	r2, [pc, #52]	@ (8002038 <LoopForever+0xe>)
  movs r3, #0
 8002002:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002004:	e002      	b.n	800200c <LoopCopyDataInit>

08002006 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002006:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002008:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800200a:	3304      	adds	r3, #4

0800200c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800200c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800200e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002010:	d3f9      	bcc.n	8002006 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002012:	4a0a      	ldr	r2, [pc, #40]	@ (800203c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002014:	4c0a      	ldr	r4, [pc, #40]	@ (8002040 <LoopForever+0x16>)
  movs r3, #0
 8002016:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002018:	e001      	b.n	800201e <LoopFillZerobss>

0800201a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800201a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800201c:	3204      	adds	r2, #4

0800201e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800201e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002020:	d3fb      	bcc.n	800201a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002022:	f004 fae5 	bl	80065f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002026:	f7ff f893 	bl	8001150 <main>

0800202a <LoopForever>:

LoopForever:
    b LoopForever
 800202a:	e7fe      	b.n	800202a <LoopForever>
  ldr   r0, =_estack
 800202c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002030:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002034:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002038:	08008684 	.word	0x08008684
  ldr r2, =_sbss
 800203c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002040:	2000057c 	.word	0x2000057c

08002044 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002044:	e7fe      	b.n	8002044 <ADC1_2_IRQHandler>

08002046 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002046:	b580      	push	{r7, lr}
 8002048:	b082      	sub	sp, #8
 800204a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800204c:	2300      	movs	r3, #0
 800204e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002050:	2003      	movs	r0, #3
 8002052:	f000 f95b 	bl	800230c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002056:	200f      	movs	r0, #15
 8002058:	f000 f80e 	bl	8002078 <HAL_InitTick>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d002      	beq.n	8002068 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	71fb      	strb	r3, [r7, #7]
 8002066:	e001      	b.n	800206c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002068:	f7ff fd2a 	bl	8001ac0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800206c:	79fb      	ldrb	r3, [r7, #7]

}
 800206e:	4618      	mov	r0, r3
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
	...

08002078 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002080:	2300      	movs	r3, #0
 8002082:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002084:	4b16      	ldr	r3, [pc, #88]	@ (80020e0 <HAL_InitTick+0x68>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d022      	beq.n	80020d2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800208c:	4b15      	ldr	r3, [pc, #84]	@ (80020e4 <HAL_InitTick+0x6c>)
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	4b13      	ldr	r3, [pc, #76]	@ (80020e0 <HAL_InitTick+0x68>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002098:	fbb1 f3f3 	udiv	r3, r1, r3
 800209c:	fbb2 f3f3 	udiv	r3, r2, r3
 80020a0:	4618      	mov	r0, r3
 80020a2:	f000 f966 	bl	8002372 <HAL_SYSTICK_Config>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d10f      	bne.n	80020cc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2b0f      	cmp	r3, #15
 80020b0:	d809      	bhi.n	80020c6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020b2:	2200      	movs	r2, #0
 80020b4:	6879      	ldr	r1, [r7, #4]
 80020b6:	f04f 30ff 	mov.w	r0, #4294967295
 80020ba:	f000 f932 	bl	8002322 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020be:	4a0a      	ldr	r2, [pc, #40]	@ (80020e8 <HAL_InitTick+0x70>)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6013      	str	r3, [r2, #0]
 80020c4:	e007      	b.n	80020d6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	73fb      	strb	r3, [r7, #15]
 80020ca:	e004      	b.n	80020d6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	73fb      	strb	r3, [r7, #15]
 80020d0:	e001      	b.n	80020d6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80020d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3710      	adds	r7, #16
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	20000014 	.word	0x20000014
 80020e4:	2000000c 	.word	0x2000000c
 80020e8:	20000010 	.word	0x20000010

080020ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020f0:	4b05      	ldr	r3, [pc, #20]	@ (8002108 <HAL_IncTick+0x1c>)
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	4b05      	ldr	r3, [pc, #20]	@ (800210c <HAL_IncTick+0x20>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4413      	add	r3, r2
 80020fa:	4a03      	ldr	r2, [pc, #12]	@ (8002108 <HAL_IncTick+0x1c>)
 80020fc:	6013      	str	r3, [r2, #0]
}
 80020fe:	bf00      	nop
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr
 8002108:	2000042c 	.word	0x2000042c
 800210c:	20000014 	.word	0x20000014

08002110 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
  return uwTick;
 8002114:	4b03      	ldr	r3, [pc, #12]	@ (8002124 <HAL_GetTick+0x14>)
 8002116:	681b      	ldr	r3, [r3, #0]
}
 8002118:	4618      	mov	r0, r3
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	2000042c 	.word	0x2000042c

08002128 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002130:	f7ff ffee 	bl	8002110 <HAL_GetTick>
 8002134:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002140:	d004      	beq.n	800214c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002142:	4b09      	ldr	r3, [pc, #36]	@ (8002168 <HAL_Delay+0x40>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	68fa      	ldr	r2, [r7, #12]
 8002148:	4413      	add	r3, r2
 800214a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800214c:	bf00      	nop
 800214e:	f7ff ffdf 	bl	8002110 <HAL_GetTick>
 8002152:	4602      	mov	r2, r0
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	68fa      	ldr	r2, [r7, #12]
 800215a:	429a      	cmp	r2, r3
 800215c:	d8f7      	bhi.n	800214e <HAL_Delay+0x26>
  {
  }
}
 800215e:	bf00      	nop
 8002160:	bf00      	nop
 8002162:	3710      	adds	r7, #16
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	20000014 	.word	0x20000014

0800216c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	f003 0307 	and.w	r3, r3, #7
 800217a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800217c:	4b0c      	ldr	r3, [pc, #48]	@ (80021b0 <__NVIC_SetPriorityGrouping+0x44>)
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002182:	68ba      	ldr	r2, [r7, #8]
 8002184:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002188:	4013      	ands	r3, r2
 800218a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002194:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002198:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800219c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800219e:	4a04      	ldr	r2, [pc, #16]	@ (80021b0 <__NVIC_SetPriorityGrouping+0x44>)
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	60d3      	str	r3, [r2, #12]
}
 80021a4:	bf00      	nop
 80021a6:	3714      	adds	r7, #20
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr
 80021b0:	e000ed00 	.word	0xe000ed00

080021b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021b8:	4b04      	ldr	r3, [pc, #16]	@ (80021cc <__NVIC_GetPriorityGrouping+0x18>)
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	0a1b      	lsrs	r3, r3, #8
 80021be:	f003 0307 	and.w	r3, r3, #7
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr
 80021cc:	e000ed00 	.word	0xe000ed00

080021d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	4603      	mov	r3, r0
 80021d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	db0b      	blt.n	80021fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021e2:	79fb      	ldrb	r3, [r7, #7]
 80021e4:	f003 021f 	and.w	r2, r3, #31
 80021e8:	4907      	ldr	r1, [pc, #28]	@ (8002208 <__NVIC_EnableIRQ+0x38>)
 80021ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ee:	095b      	lsrs	r3, r3, #5
 80021f0:	2001      	movs	r0, #1
 80021f2:	fa00 f202 	lsl.w	r2, r0, r2
 80021f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80021fa:	bf00      	nop
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	e000e100 	.word	0xe000e100

0800220c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	6039      	str	r1, [r7, #0]
 8002216:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221c:	2b00      	cmp	r3, #0
 800221e:	db0a      	blt.n	8002236 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	b2da      	uxtb	r2, r3
 8002224:	490c      	ldr	r1, [pc, #48]	@ (8002258 <__NVIC_SetPriority+0x4c>)
 8002226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222a:	0112      	lsls	r2, r2, #4
 800222c:	b2d2      	uxtb	r2, r2
 800222e:	440b      	add	r3, r1
 8002230:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002234:	e00a      	b.n	800224c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	b2da      	uxtb	r2, r3
 800223a:	4908      	ldr	r1, [pc, #32]	@ (800225c <__NVIC_SetPriority+0x50>)
 800223c:	79fb      	ldrb	r3, [r7, #7]
 800223e:	f003 030f 	and.w	r3, r3, #15
 8002242:	3b04      	subs	r3, #4
 8002244:	0112      	lsls	r2, r2, #4
 8002246:	b2d2      	uxtb	r2, r2
 8002248:	440b      	add	r3, r1
 800224a:	761a      	strb	r2, [r3, #24]
}
 800224c:	bf00      	nop
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr
 8002258:	e000e100 	.word	0xe000e100
 800225c:	e000ed00 	.word	0xe000ed00

08002260 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002260:	b480      	push	{r7}
 8002262:	b089      	sub	sp, #36	@ 0x24
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	f003 0307 	and.w	r3, r3, #7
 8002272:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	f1c3 0307 	rsb	r3, r3, #7
 800227a:	2b04      	cmp	r3, #4
 800227c:	bf28      	it	cs
 800227e:	2304      	movcs	r3, #4
 8002280:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	3304      	adds	r3, #4
 8002286:	2b06      	cmp	r3, #6
 8002288:	d902      	bls.n	8002290 <NVIC_EncodePriority+0x30>
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	3b03      	subs	r3, #3
 800228e:	e000      	b.n	8002292 <NVIC_EncodePriority+0x32>
 8002290:	2300      	movs	r3, #0
 8002292:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002294:	f04f 32ff 	mov.w	r2, #4294967295
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	fa02 f303 	lsl.w	r3, r2, r3
 800229e:	43da      	mvns	r2, r3
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	401a      	ands	r2, r3
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022a8:	f04f 31ff 	mov.w	r1, #4294967295
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	fa01 f303 	lsl.w	r3, r1, r3
 80022b2:	43d9      	mvns	r1, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022b8:	4313      	orrs	r3, r2
         );
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3724      	adds	r7, #36	@ 0x24
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
	...

080022c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	3b01      	subs	r3, #1
 80022d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022d8:	d301      	bcc.n	80022de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022da:	2301      	movs	r3, #1
 80022dc:	e00f      	b.n	80022fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022de:	4a0a      	ldr	r2, [pc, #40]	@ (8002308 <SysTick_Config+0x40>)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	3b01      	subs	r3, #1
 80022e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022e6:	210f      	movs	r1, #15
 80022e8:	f04f 30ff 	mov.w	r0, #4294967295
 80022ec:	f7ff ff8e 	bl	800220c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022f0:	4b05      	ldr	r3, [pc, #20]	@ (8002308 <SysTick_Config+0x40>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022f6:	4b04      	ldr	r3, [pc, #16]	@ (8002308 <SysTick_Config+0x40>)
 80022f8:	2207      	movs	r2, #7
 80022fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022fc:	2300      	movs	r3, #0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3708      	adds	r7, #8
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	e000e010 	.word	0xe000e010

0800230c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f7ff ff29 	bl	800216c <__NVIC_SetPriorityGrouping>
}
 800231a:	bf00      	nop
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}

08002322 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002322:	b580      	push	{r7, lr}
 8002324:	b086      	sub	sp, #24
 8002326:	af00      	add	r7, sp, #0
 8002328:	4603      	mov	r3, r0
 800232a:	60b9      	str	r1, [r7, #8]
 800232c:	607a      	str	r2, [r7, #4]
 800232e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002330:	f7ff ff40 	bl	80021b4 <__NVIC_GetPriorityGrouping>
 8002334:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	68b9      	ldr	r1, [r7, #8]
 800233a:	6978      	ldr	r0, [r7, #20]
 800233c:	f7ff ff90 	bl	8002260 <NVIC_EncodePriority>
 8002340:	4602      	mov	r2, r0
 8002342:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002346:	4611      	mov	r1, r2
 8002348:	4618      	mov	r0, r3
 800234a:	f7ff ff5f 	bl	800220c <__NVIC_SetPriority>
}
 800234e:	bf00      	nop
 8002350:	3718      	adds	r7, #24
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}

08002356 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002356:	b580      	push	{r7, lr}
 8002358:	b082      	sub	sp, #8
 800235a:	af00      	add	r7, sp, #0
 800235c:	4603      	mov	r3, r0
 800235e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002364:	4618      	mov	r0, r3
 8002366:	f7ff ff33 	bl	80021d0 <__NVIC_EnableIRQ>
}
 800236a:	bf00      	nop
 800236c:	3708      	adds	r7, #8
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}

08002372 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002372:	b580      	push	{r7, lr}
 8002374:	b082      	sub	sp, #8
 8002376:	af00      	add	r7, sp, #0
 8002378:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f7ff ffa4 	bl	80022c8 <SysTick_Config>
 8002380:	4603      	mov	r3, r0
}
 8002382:	4618      	mov	r0, r3
 8002384:	3708      	adds	r7, #8
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
	...

0800238c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800238c:	b480      	push	{r7}
 800238e:	b087      	sub	sp, #28
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002396:	2300      	movs	r3, #0
 8002398:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800239a:	e15a      	b.n	8002652 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	2101      	movs	r1, #1
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	fa01 f303 	lsl.w	r3, r1, r3
 80023a8:	4013      	ands	r3, r2
 80023aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	f000 814c 	beq.w	800264c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f003 0303 	and.w	r3, r3, #3
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d005      	beq.n	80023cc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	d130      	bne.n	800242e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	005b      	lsls	r3, r3, #1
 80023d6:	2203      	movs	r2, #3
 80023d8:	fa02 f303 	lsl.w	r3, r2, r3
 80023dc:	43db      	mvns	r3, r3
 80023de:	693a      	ldr	r2, [r7, #16]
 80023e0:	4013      	ands	r3, r2
 80023e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	68da      	ldr	r2, [r3, #12]
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	005b      	lsls	r3, r3, #1
 80023ec:	fa02 f303 	lsl.w	r3, r2, r3
 80023f0:	693a      	ldr	r2, [r7, #16]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	693a      	ldr	r2, [r7, #16]
 80023fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002402:	2201      	movs	r2, #1
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	fa02 f303 	lsl.w	r3, r2, r3
 800240a:	43db      	mvns	r3, r3
 800240c:	693a      	ldr	r2, [r7, #16]
 800240e:	4013      	ands	r3, r2
 8002410:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	091b      	lsrs	r3, r3, #4
 8002418:	f003 0201 	and.w	r2, r3, #1
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	fa02 f303 	lsl.w	r3, r2, r3
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	4313      	orrs	r3, r2
 8002426:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f003 0303 	and.w	r3, r3, #3
 8002436:	2b03      	cmp	r3, #3
 8002438:	d017      	beq.n	800246a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	005b      	lsls	r3, r3, #1
 8002444:	2203      	movs	r2, #3
 8002446:	fa02 f303 	lsl.w	r3, r2, r3
 800244a:	43db      	mvns	r3, r3
 800244c:	693a      	ldr	r2, [r7, #16]
 800244e:	4013      	ands	r3, r2
 8002450:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	689a      	ldr	r2, [r3, #8]
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	005b      	lsls	r3, r3, #1
 800245a:	fa02 f303 	lsl.w	r3, r2, r3
 800245e:	693a      	ldr	r2, [r7, #16]
 8002460:	4313      	orrs	r3, r2
 8002462:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	693a      	ldr	r2, [r7, #16]
 8002468:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f003 0303 	and.w	r3, r3, #3
 8002472:	2b02      	cmp	r3, #2
 8002474:	d123      	bne.n	80024be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	08da      	lsrs	r2, r3, #3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	3208      	adds	r2, #8
 800247e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002482:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	f003 0307 	and.w	r3, r3, #7
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	220f      	movs	r2, #15
 800248e:	fa02 f303 	lsl.w	r3, r2, r3
 8002492:	43db      	mvns	r3, r3
 8002494:	693a      	ldr	r2, [r7, #16]
 8002496:	4013      	ands	r3, r2
 8002498:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	691a      	ldr	r2, [r3, #16]
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	f003 0307 	and.w	r3, r3, #7
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	fa02 f303 	lsl.w	r3, r2, r3
 80024aa:	693a      	ldr	r2, [r7, #16]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	08da      	lsrs	r2, r3, #3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	3208      	adds	r2, #8
 80024b8:	6939      	ldr	r1, [r7, #16]
 80024ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	005b      	lsls	r3, r3, #1
 80024c8:	2203      	movs	r2, #3
 80024ca:	fa02 f303 	lsl.w	r3, r2, r3
 80024ce:	43db      	mvns	r3, r3
 80024d0:	693a      	ldr	r2, [r7, #16]
 80024d2:	4013      	ands	r3, r2
 80024d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f003 0203 	and.w	r2, r3, #3
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	fa02 f303 	lsl.w	r3, r2, r3
 80024e6:	693a      	ldr	r2, [r7, #16]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	693a      	ldr	r2, [r7, #16]
 80024f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	f000 80a6 	beq.w	800264c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002500:	4b5b      	ldr	r3, [pc, #364]	@ (8002670 <HAL_GPIO_Init+0x2e4>)
 8002502:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002504:	4a5a      	ldr	r2, [pc, #360]	@ (8002670 <HAL_GPIO_Init+0x2e4>)
 8002506:	f043 0301 	orr.w	r3, r3, #1
 800250a:	6613      	str	r3, [r2, #96]	@ 0x60
 800250c:	4b58      	ldr	r3, [pc, #352]	@ (8002670 <HAL_GPIO_Init+0x2e4>)
 800250e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002510:	f003 0301 	and.w	r3, r3, #1
 8002514:	60bb      	str	r3, [r7, #8]
 8002516:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002518:	4a56      	ldr	r2, [pc, #344]	@ (8002674 <HAL_GPIO_Init+0x2e8>)
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	089b      	lsrs	r3, r3, #2
 800251e:	3302      	adds	r3, #2
 8002520:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002524:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	f003 0303 	and.w	r3, r3, #3
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	220f      	movs	r2, #15
 8002530:	fa02 f303 	lsl.w	r3, r2, r3
 8002534:	43db      	mvns	r3, r3
 8002536:	693a      	ldr	r2, [r7, #16]
 8002538:	4013      	ands	r3, r2
 800253a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002542:	d01f      	beq.n	8002584 <HAL_GPIO_Init+0x1f8>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	4a4c      	ldr	r2, [pc, #304]	@ (8002678 <HAL_GPIO_Init+0x2ec>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d019      	beq.n	8002580 <HAL_GPIO_Init+0x1f4>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	4a4b      	ldr	r2, [pc, #300]	@ (800267c <HAL_GPIO_Init+0x2f0>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d013      	beq.n	800257c <HAL_GPIO_Init+0x1f0>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	4a4a      	ldr	r2, [pc, #296]	@ (8002680 <HAL_GPIO_Init+0x2f4>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d00d      	beq.n	8002578 <HAL_GPIO_Init+0x1ec>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	4a49      	ldr	r2, [pc, #292]	@ (8002684 <HAL_GPIO_Init+0x2f8>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d007      	beq.n	8002574 <HAL_GPIO_Init+0x1e8>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	4a48      	ldr	r2, [pc, #288]	@ (8002688 <HAL_GPIO_Init+0x2fc>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d101      	bne.n	8002570 <HAL_GPIO_Init+0x1e4>
 800256c:	2305      	movs	r3, #5
 800256e:	e00a      	b.n	8002586 <HAL_GPIO_Init+0x1fa>
 8002570:	2306      	movs	r3, #6
 8002572:	e008      	b.n	8002586 <HAL_GPIO_Init+0x1fa>
 8002574:	2304      	movs	r3, #4
 8002576:	e006      	b.n	8002586 <HAL_GPIO_Init+0x1fa>
 8002578:	2303      	movs	r3, #3
 800257a:	e004      	b.n	8002586 <HAL_GPIO_Init+0x1fa>
 800257c:	2302      	movs	r3, #2
 800257e:	e002      	b.n	8002586 <HAL_GPIO_Init+0x1fa>
 8002580:	2301      	movs	r3, #1
 8002582:	e000      	b.n	8002586 <HAL_GPIO_Init+0x1fa>
 8002584:	2300      	movs	r3, #0
 8002586:	697a      	ldr	r2, [r7, #20]
 8002588:	f002 0203 	and.w	r2, r2, #3
 800258c:	0092      	lsls	r2, r2, #2
 800258e:	4093      	lsls	r3, r2
 8002590:	693a      	ldr	r2, [r7, #16]
 8002592:	4313      	orrs	r3, r2
 8002594:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002596:	4937      	ldr	r1, [pc, #220]	@ (8002674 <HAL_GPIO_Init+0x2e8>)
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	089b      	lsrs	r3, r3, #2
 800259c:	3302      	adds	r3, #2
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80025a4:	4b39      	ldr	r3, [pc, #228]	@ (800268c <HAL_GPIO_Init+0x300>)
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	43db      	mvns	r3, r3
 80025ae:	693a      	ldr	r2, [r7, #16]
 80025b0:	4013      	ands	r3, r2
 80025b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d003      	beq.n	80025c8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80025c0:	693a      	ldr	r2, [r7, #16]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	4313      	orrs	r3, r2
 80025c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80025c8:	4a30      	ldr	r2, [pc, #192]	@ (800268c <HAL_GPIO_Init+0x300>)
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80025ce:	4b2f      	ldr	r3, [pc, #188]	@ (800268c <HAL_GPIO_Init+0x300>)
 80025d0:	68db      	ldr	r3, [r3, #12]
 80025d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	43db      	mvns	r3, r3
 80025d8:	693a      	ldr	r2, [r7, #16]
 80025da:	4013      	ands	r3, r2
 80025dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d003      	beq.n	80025f2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80025ea:	693a      	ldr	r2, [r7, #16]
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80025f2:	4a26      	ldr	r2, [pc, #152]	@ (800268c <HAL_GPIO_Init+0x300>)
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80025f8:	4b24      	ldr	r3, [pc, #144]	@ (800268c <HAL_GPIO_Init+0x300>)
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	43db      	mvns	r3, r3
 8002602:	693a      	ldr	r2, [r7, #16]
 8002604:	4013      	ands	r3, r2
 8002606:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002610:	2b00      	cmp	r3, #0
 8002612:	d003      	beq.n	800261c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002614:	693a      	ldr	r2, [r7, #16]
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	4313      	orrs	r3, r2
 800261a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800261c:	4a1b      	ldr	r2, [pc, #108]	@ (800268c <HAL_GPIO_Init+0x300>)
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002622:	4b1a      	ldr	r3, [pc, #104]	@ (800268c <HAL_GPIO_Init+0x300>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	43db      	mvns	r3, r3
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	4013      	ands	r3, r2
 8002630:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d003      	beq.n	8002646 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800263e:	693a      	ldr	r2, [r7, #16]
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	4313      	orrs	r3, r2
 8002644:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002646:	4a11      	ldr	r2, [pc, #68]	@ (800268c <HAL_GPIO_Init+0x300>)
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	3301      	adds	r3, #1
 8002650:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	fa22 f303 	lsr.w	r3, r2, r3
 800265c:	2b00      	cmp	r3, #0
 800265e:	f47f ae9d 	bne.w	800239c <HAL_GPIO_Init+0x10>
  }
}
 8002662:	bf00      	nop
 8002664:	bf00      	nop
 8002666:	371c      	adds	r7, #28
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr
 8002670:	40021000 	.word	0x40021000
 8002674:	40010000 	.word	0x40010000
 8002678:	48000400 	.word	0x48000400
 800267c:	48000800 	.word	0x48000800
 8002680:	48000c00 	.word	0x48000c00
 8002684:	48001000 	.word	0x48001000
 8002688:	48001400 	.word	0x48001400
 800268c:	40010400 	.word	0x40010400

08002690 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002690:	b480      	push	{r7}
 8002692:	b085      	sub	sp, #20
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d141      	bne.n	8002722 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800269e:	4b4b      	ldr	r3, [pc, #300]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80026a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026aa:	d131      	bne.n	8002710 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80026ac:	4b47      	ldr	r3, [pc, #284]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80026b2:	4a46      	ldr	r2, [pc, #280]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80026bc:	4b43      	ldr	r3, [pc, #268]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80026c4:	4a41      	ldr	r2, [pc, #260]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80026cc:	4b40      	ldr	r3, [pc, #256]	@ (80027d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2232      	movs	r2, #50	@ 0x32
 80026d2:	fb02 f303 	mul.w	r3, r2, r3
 80026d6:	4a3f      	ldr	r2, [pc, #252]	@ (80027d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80026d8:	fba2 2303 	umull	r2, r3, r2, r3
 80026dc:	0c9b      	lsrs	r3, r3, #18
 80026de:	3301      	adds	r3, #1
 80026e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026e2:	e002      	b.n	80026ea <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	3b01      	subs	r3, #1
 80026e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026ea:	4b38      	ldr	r3, [pc, #224]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026ec:	695b      	ldr	r3, [r3, #20]
 80026ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026f6:	d102      	bne.n	80026fe <HAL_PWREx_ControlVoltageScaling+0x6e>
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d1f2      	bne.n	80026e4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026fe:	4b33      	ldr	r3, [pc, #204]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002700:	695b      	ldr	r3, [r3, #20]
 8002702:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002706:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800270a:	d158      	bne.n	80027be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	e057      	b.n	80027c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002710:	4b2e      	ldr	r3, [pc, #184]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002712:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002716:	4a2d      	ldr	r2, [pc, #180]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002718:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800271c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002720:	e04d      	b.n	80027be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002728:	d141      	bne.n	80027ae <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800272a:	4b28      	ldr	r3, [pc, #160]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002732:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002736:	d131      	bne.n	800279c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002738:	4b24      	ldr	r3, [pc, #144]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800273a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800273e:	4a23      	ldr	r2, [pc, #140]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002740:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002744:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002748:	4b20      	ldr	r3, [pc, #128]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002750:	4a1e      	ldr	r2, [pc, #120]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002752:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002756:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002758:	4b1d      	ldr	r3, [pc, #116]	@ (80027d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	2232      	movs	r2, #50	@ 0x32
 800275e:	fb02 f303 	mul.w	r3, r2, r3
 8002762:	4a1c      	ldr	r2, [pc, #112]	@ (80027d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002764:	fba2 2303 	umull	r2, r3, r2, r3
 8002768:	0c9b      	lsrs	r3, r3, #18
 800276a:	3301      	adds	r3, #1
 800276c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800276e:	e002      	b.n	8002776 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	3b01      	subs	r3, #1
 8002774:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002776:	4b15      	ldr	r3, [pc, #84]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002778:	695b      	ldr	r3, [r3, #20]
 800277a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800277e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002782:	d102      	bne.n	800278a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d1f2      	bne.n	8002770 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800278a:	4b10      	ldr	r3, [pc, #64]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800278c:	695b      	ldr	r3, [r3, #20]
 800278e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002792:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002796:	d112      	bne.n	80027be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e011      	b.n	80027c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800279c:	4b0b      	ldr	r3, [pc, #44]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800279e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027a2:	4a0a      	ldr	r2, [pc, #40]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80027ac:	e007      	b.n	80027be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80027ae:	4b07      	ldr	r3, [pc, #28]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80027b6:	4a05      	ldr	r2, [pc, #20]	@ (80027cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027b8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80027bc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80027be:	2300      	movs	r3, #0
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3714      	adds	r7, #20
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr
 80027cc:	40007000 	.word	0x40007000
 80027d0:	2000000c 	.word	0x2000000c
 80027d4:	431bde83 	.word	0x431bde83

080027d8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80027d8:	b480      	push	{r7}
 80027da:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80027dc:	4b05      	ldr	r3, [pc, #20]	@ (80027f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	4a04      	ldr	r2, [pc, #16]	@ (80027f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80027e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027e6:	6093      	str	r3, [r2, #8]
}
 80027e8:	bf00      	nop
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
 80027f2:	bf00      	nop
 80027f4:	40007000 	.word	0x40007000

080027f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b088      	sub	sp, #32
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d101      	bne.n	800280a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e2fe      	b.n	8002e08 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0301 	and.w	r3, r3, #1
 8002812:	2b00      	cmp	r3, #0
 8002814:	d075      	beq.n	8002902 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002816:	4b97      	ldr	r3, [pc, #604]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f003 030c 	and.w	r3, r3, #12
 800281e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002820:	4b94      	ldr	r3, [pc, #592]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	f003 0303 	and.w	r3, r3, #3
 8002828:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800282a:	69bb      	ldr	r3, [r7, #24]
 800282c:	2b0c      	cmp	r3, #12
 800282e:	d102      	bne.n	8002836 <HAL_RCC_OscConfig+0x3e>
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	2b03      	cmp	r3, #3
 8002834:	d002      	beq.n	800283c <HAL_RCC_OscConfig+0x44>
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	2b08      	cmp	r3, #8
 800283a:	d10b      	bne.n	8002854 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800283c:	4b8d      	ldr	r3, [pc, #564]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002844:	2b00      	cmp	r3, #0
 8002846:	d05b      	beq.n	8002900 <HAL_RCC_OscConfig+0x108>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d157      	bne.n	8002900 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e2d9      	b.n	8002e08 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800285c:	d106      	bne.n	800286c <HAL_RCC_OscConfig+0x74>
 800285e:	4b85      	ldr	r3, [pc, #532]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a84      	ldr	r2, [pc, #528]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 8002864:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002868:	6013      	str	r3, [r2, #0]
 800286a:	e01d      	b.n	80028a8 <HAL_RCC_OscConfig+0xb0>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002874:	d10c      	bne.n	8002890 <HAL_RCC_OscConfig+0x98>
 8002876:	4b7f      	ldr	r3, [pc, #508]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a7e      	ldr	r2, [pc, #504]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 800287c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002880:	6013      	str	r3, [r2, #0]
 8002882:	4b7c      	ldr	r3, [pc, #496]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a7b      	ldr	r2, [pc, #492]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 8002888:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800288c:	6013      	str	r3, [r2, #0]
 800288e:	e00b      	b.n	80028a8 <HAL_RCC_OscConfig+0xb0>
 8002890:	4b78      	ldr	r3, [pc, #480]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a77      	ldr	r2, [pc, #476]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 8002896:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800289a:	6013      	str	r3, [r2, #0]
 800289c:	4b75      	ldr	r3, [pc, #468]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a74      	ldr	r2, [pc, #464]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 80028a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d013      	beq.n	80028d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b0:	f7ff fc2e 	bl	8002110 <HAL_GetTick>
 80028b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028b6:	e008      	b.n	80028ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028b8:	f7ff fc2a 	bl	8002110 <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	2b64      	cmp	r3, #100	@ 0x64
 80028c4:	d901      	bls.n	80028ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e29e      	b.n	8002e08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028ca:	4b6a      	ldr	r3, [pc, #424]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d0f0      	beq.n	80028b8 <HAL_RCC_OscConfig+0xc0>
 80028d6:	e014      	b.n	8002902 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d8:	f7ff fc1a 	bl	8002110 <HAL_GetTick>
 80028dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028de:	e008      	b.n	80028f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028e0:	f7ff fc16 	bl	8002110 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	2b64      	cmp	r3, #100	@ 0x64
 80028ec:	d901      	bls.n	80028f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e28a      	b.n	8002e08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028f2:	4b60      	ldr	r3, [pc, #384]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d1f0      	bne.n	80028e0 <HAL_RCC_OscConfig+0xe8>
 80028fe:	e000      	b.n	8002902 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002900:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0302 	and.w	r3, r3, #2
 800290a:	2b00      	cmp	r3, #0
 800290c:	d075      	beq.n	80029fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800290e:	4b59      	ldr	r3, [pc, #356]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	f003 030c 	and.w	r3, r3, #12
 8002916:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002918:	4b56      	ldr	r3, [pc, #344]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	f003 0303 	and.w	r3, r3, #3
 8002920:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	2b0c      	cmp	r3, #12
 8002926:	d102      	bne.n	800292e <HAL_RCC_OscConfig+0x136>
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	2b02      	cmp	r3, #2
 800292c:	d002      	beq.n	8002934 <HAL_RCC_OscConfig+0x13c>
 800292e:	69bb      	ldr	r3, [r7, #24]
 8002930:	2b04      	cmp	r3, #4
 8002932:	d11f      	bne.n	8002974 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002934:	4b4f      	ldr	r3, [pc, #316]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800293c:	2b00      	cmp	r3, #0
 800293e:	d005      	beq.n	800294c <HAL_RCC_OscConfig+0x154>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d101      	bne.n	800294c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e25d      	b.n	8002e08 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800294c:	4b49      	ldr	r3, [pc, #292]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	691b      	ldr	r3, [r3, #16]
 8002958:	061b      	lsls	r3, r3, #24
 800295a:	4946      	ldr	r1, [pc, #280]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 800295c:	4313      	orrs	r3, r2
 800295e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002960:	4b45      	ldr	r3, [pc, #276]	@ (8002a78 <HAL_RCC_OscConfig+0x280>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4618      	mov	r0, r3
 8002966:	f7ff fb87 	bl	8002078 <HAL_InitTick>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d043      	beq.n	80029f8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002970:	2301      	movs	r3, #1
 8002972:	e249      	b.n	8002e08 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d023      	beq.n	80029c4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800297c:	4b3d      	ldr	r3, [pc, #244]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a3c      	ldr	r2, [pc, #240]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 8002982:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002986:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002988:	f7ff fbc2 	bl	8002110 <HAL_GetTick>
 800298c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800298e:	e008      	b.n	80029a2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002990:	f7ff fbbe 	bl	8002110 <HAL_GetTick>
 8002994:	4602      	mov	r2, r0
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	1ad3      	subs	r3, r2, r3
 800299a:	2b02      	cmp	r3, #2
 800299c:	d901      	bls.n	80029a2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800299e:	2303      	movs	r3, #3
 80029a0:	e232      	b.n	8002e08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029a2:	4b34      	ldr	r3, [pc, #208]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d0f0      	beq.n	8002990 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ae:	4b31      	ldr	r3, [pc, #196]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	691b      	ldr	r3, [r3, #16]
 80029ba:	061b      	lsls	r3, r3, #24
 80029bc:	492d      	ldr	r1, [pc, #180]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 80029be:	4313      	orrs	r3, r2
 80029c0:	604b      	str	r3, [r1, #4]
 80029c2:	e01a      	b.n	80029fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029c4:	4b2b      	ldr	r3, [pc, #172]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a2a      	ldr	r2, [pc, #168]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 80029ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80029ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d0:	f7ff fb9e 	bl	8002110 <HAL_GetTick>
 80029d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029d6:	e008      	b.n	80029ea <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029d8:	f7ff fb9a 	bl	8002110 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d901      	bls.n	80029ea <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e20e      	b.n	8002e08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029ea:	4b22      	ldr	r3, [pc, #136]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d1f0      	bne.n	80029d8 <HAL_RCC_OscConfig+0x1e0>
 80029f6:	e000      	b.n	80029fa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029f8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0308 	and.w	r3, r3, #8
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d041      	beq.n	8002a8a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	695b      	ldr	r3, [r3, #20]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d01c      	beq.n	8002a48 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a0e:	4b19      	ldr	r3, [pc, #100]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 8002a10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a14:	4a17      	ldr	r2, [pc, #92]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 8002a16:	f043 0301 	orr.w	r3, r3, #1
 8002a1a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a1e:	f7ff fb77 	bl	8002110 <HAL_GetTick>
 8002a22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a24:	e008      	b.n	8002a38 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a26:	f7ff fb73 	bl	8002110 <HAL_GetTick>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d901      	bls.n	8002a38 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e1e7      	b.n	8002e08 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a38:	4b0e      	ldr	r3, [pc, #56]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 8002a3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a3e:	f003 0302 	and.w	r3, r3, #2
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d0ef      	beq.n	8002a26 <HAL_RCC_OscConfig+0x22e>
 8002a46:	e020      	b.n	8002a8a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a48:	4b0a      	ldr	r3, [pc, #40]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 8002a4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a4e:	4a09      	ldr	r2, [pc, #36]	@ (8002a74 <HAL_RCC_OscConfig+0x27c>)
 8002a50:	f023 0301 	bic.w	r3, r3, #1
 8002a54:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a58:	f7ff fb5a 	bl	8002110 <HAL_GetTick>
 8002a5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a5e:	e00d      	b.n	8002a7c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a60:	f7ff fb56 	bl	8002110 <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	d906      	bls.n	8002a7c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e1ca      	b.n	8002e08 <HAL_RCC_OscConfig+0x610>
 8002a72:	bf00      	nop
 8002a74:	40021000 	.word	0x40021000
 8002a78:	20000010 	.word	0x20000010
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a7c:	4b8c      	ldr	r3, [pc, #560]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002a7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a82:	f003 0302 	and.w	r3, r3, #2
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d1ea      	bne.n	8002a60 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0304 	and.w	r3, r3, #4
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	f000 80a6 	beq.w	8002be4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002a9c:	4b84      	ldr	r3, [pc, #528]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002a9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aa0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d101      	bne.n	8002aac <HAL_RCC_OscConfig+0x2b4>
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e000      	b.n	8002aae <HAL_RCC_OscConfig+0x2b6>
 8002aac:	2300      	movs	r3, #0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d00d      	beq.n	8002ace <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ab2:	4b7f      	ldr	r3, [pc, #508]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ab6:	4a7e      	ldr	r2, [pc, #504]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002ab8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002abc:	6593      	str	r3, [r2, #88]	@ 0x58
 8002abe:	4b7c      	ldr	r3, [pc, #496]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002ac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ac2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ac6:	60fb      	str	r3, [r7, #12]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002aca:	2301      	movs	r3, #1
 8002acc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ace:	4b79      	ldr	r3, [pc, #484]	@ (8002cb4 <HAL_RCC_OscConfig+0x4bc>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d118      	bne.n	8002b0c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ada:	4b76      	ldr	r3, [pc, #472]	@ (8002cb4 <HAL_RCC_OscConfig+0x4bc>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a75      	ldr	r2, [pc, #468]	@ (8002cb4 <HAL_RCC_OscConfig+0x4bc>)
 8002ae0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ae4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ae6:	f7ff fb13 	bl	8002110 <HAL_GetTick>
 8002aea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002aec:	e008      	b.n	8002b00 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aee:	f7ff fb0f 	bl	8002110 <HAL_GetTick>
 8002af2:	4602      	mov	r2, r0
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	1ad3      	subs	r3, r2, r3
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	d901      	bls.n	8002b00 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002afc:	2303      	movs	r3, #3
 8002afe:	e183      	b.n	8002e08 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b00:	4b6c      	ldr	r3, [pc, #432]	@ (8002cb4 <HAL_RCC_OscConfig+0x4bc>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d0f0      	beq.n	8002aee <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d108      	bne.n	8002b26 <HAL_RCC_OscConfig+0x32e>
 8002b14:	4b66      	ldr	r3, [pc, #408]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b1a:	4a65      	ldr	r2, [pc, #404]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002b1c:	f043 0301 	orr.w	r3, r3, #1
 8002b20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b24:	e024      	b.n	8002b70 <HAL_RCC_OscConfig+0x378>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	2b05      	cmp	r3, #5
 8002b2c:	d110      	bne.n	8002b50 <HAL_RCC_OscConfig+0x358>
 8002b2e:	4b60      	ldr	r3, [pc, #384]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b34:	4a5e      	ldr	r2, [pc, #376]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002b36:	f043 0304 	orr.w	r3, r3, #4
 8002b3a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b3e:	4b5c      	ldr	r3, [pc, #368]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b44:	4a5a      	ldr	r2, [pc, #360]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002b46:	f043 0301 	orr.w	r3, r3, #1
 8002b4a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b4e:	e00f      	b.n	8002b70 <HAL_RCC_OscConfig+0x378>
 8002b50:	4b57      	ldr	r3, [pc, #348]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b56:	4a56      	ldr	r2, [pc, #344]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002b58:	f023 0301 	bic.w	r3, r3, #1
 8002b5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b60:	4b53      	ldr	r3, [pc, #332]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b66:	4a52      	ldr	r2, [pc, #328]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002b68:	f023 0304 	bic.w	r3, r3, #4
 8002b6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d016      	beq.n	8002ba6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b78:	f7ff faca 	bl	8002110 <HAL_GetTick>
 8002b7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b7e:	e00a      	b.n	8002b96 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b80:	f7ff fac6 	bl	8002110 <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d901      	bls.n	8002b96 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002b92:	2303      	movs	r3, #3
 8002b94:	e138      	b.n	8002e08 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b96:	4b46      	ldr	r3, [pc, #280]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b9c:	f003 0302 	and.w	r3, r3, #2
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d0ed      	beq.n	8002b80 <HAL_RCC_OscConfig+0x388>
 8002ba4:	e015      	b.n	8002bd2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ba6:	f7ff fab3 	bl	8002110 <HAL_GetTick>
 8002baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002bac:	e00a      	b.n	8002bc4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bae:	f7ff faaf 	bl	8002110 <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d901      	bls.n	8002bc4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	e121      	b.n	8002e08 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002bc4:	4b3a      	ldr	r3, [pc, #232]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bca:	f003 0302 	and.w	r3, r3, #2
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d1ed      	bne.n	8002bae <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002bd2:	7ffb      	ldrb	r3, [r7, #31]
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d105      	bne.n	8002be4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bd8:	4b35      	ldr	r3, [pc, #212]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002bda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bdc:	4a34      	ldr	r2, [pc, #208]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002bde:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002be2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0320 	and.w	r3, r3, #32
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d03c      	beq.n	8002c6a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	699b      	ldr	r3, [r3, #24]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d01c      	beq.n	8002c32 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002bf8:	4b2d      	ldr	r3, [pc, #180]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002bfa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002bfe:	4a2c      	ldr	r2, [pc, #176]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002c00:	f043 0301 	orr.w	r3, r3, #1
 8002c04:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c08:	f7ff fa82 	bl	8002110 <HAL_GetTick>
 8002c0c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002c0e:	e008      	b.n	8002c22 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c10:	f7ff fa7e 	bl	8002110 <HAL_GetTick>
 8002c14:	4602      	mov	r2, r0
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d901      	bls.n	8002c22 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	e0f2      	b.n	8002e08 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002c22:	4b23      	ldr	r3, [pc, #140]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002c24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002c28:	f003 0302 	and.w	r3, r3, #2
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d0ef      	beq.n	8002c10 <HAL_RCC_OscConfig+0x418>
 8002c30:	e01b      	b.n	8002c6a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002c32:	4b1f      	ldr	r3, [pc, #124]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002c34:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002c38:	4a1d      	ldr	r2, [pc, #116]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002c3a:	f023 0301 	bic.w	r3, r3, #1
 8002c3e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c42:	f7ff fa65 	bl	8002110 <HAL_GetTick>
 8002c46:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002c48:	e008      	b.n	8002c5c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c4a:	f7ff fa61 	bl	8002110 <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	d901      	bls.n	8002c5c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002c58:	2303      	movs	r3, #3
 8002c5a:	e0d5      	b.n	8002e08 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002c5c:	4b14      	ldr	r3, [pc, #80]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002c5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002c62:	f003 0302 	and.w	r3, r3, #2
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d1ef      	bne.n	8002c4a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	69db      	ldr	r3, [r3, #28]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	f000 80c9 	beq.w	8002e06 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c74:	4b0e      	ldr	r3, [pc, #56]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	f003 030c 	and.w	r3, r3, #12
 8002c7c:	2b0c      	cmp	r3, #12
 8002c7e:	f000 8083 	beq.w	8002d88 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	69db      	ldr	r3, [r3, #28]
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d15e      	bne.n	8002d48 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c8a:	4b09      	ldr	r3, [pc, #36]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a08      	ldr	r2, [pc, #32]	@ (8002cb0 <HAL_RCC_OscConfig+0x4b8>)
 8002c90:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c96:	f7ff fa3b 	bl	8002110 <HAL_GetTick>
 8002c9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c9c:	e00c      	b.n	8002cb8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c9e:	f7ff fa37 	bl	8002110 <HAL_GetTick>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	2b02      	cmp	r3, #2
 8002caa:	d905      	bls.n	8002cb8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002cac:	2303      	movs	r3, #3
 8002cae:	e0ab      	b.n	8002e08 <HAL_RCC_OscConfig+0x610>
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cb8:	4b55      	ldr	r3, [pc, #340]	@ (8002e10 <HAL_RCC_OscConfig+0x618>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d1ec      	bne.n	8002c9e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cc4:	4b52      	ldr	r3, [pc, #328]	@ (8002e10 <HAL_RCC_OscConfig+0x618>)
 8002cc6:	68da      	ldr	r2, [r3, #12]
 8002cc8:	4b52      	ldr	r3, [pc, #328]	@ (8002e14 <HAL_RCC_OscConfig+0x61c>)
 8002cca:	4013      	ands	r3, r2
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	6a11      	ldr	r1, [r2, #32]
 8002cd0:	687a      	ldr	r2, [r7, #4]
 8002cd2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002cd4:	3a01      	subs	r2, #1
 8002cd6:	0112      	lsls	r2, r2, #4
 8002cd8:	4311      	orrs	r1, r2
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002cde:	0212      	lsls	r2, r2, #8
 8002ce0:	4311      	orrs	r1, r2
 8002ce2:	687a      	ldr	r2, [r7, #4]
 8002ce4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002ce6:	0852      	lsrs	r2, r2, #1
 8002ce8:	3a01      	subs	r2, #1
 8002cea:	0552      	lsls	r2, r2, #21
 8002cec:	4311      	orrs	r1, r2
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002cf2:	0852      	lsrs	r2, r2, #1
 8002cf4:	3a01      	subs	r2, #1
 8002cf6:	0652      	lsls	r2, r2, #25
 8002cf8:	4311      	orrs	r1, r2
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002cfe:	06d2      	lsls	r2, r2, #27
 8002d00:	430a      	orrs	r2, r1
 8002d02:	4943      	ldr	r1, [pc, #268]	@ (8002e10 <HAL_RCC_OscConfig+0x618>)
 8002d04:	4313      	orrs	r3, r2
 8002d06:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d08:	4b41      	ldr	r3, [pc, #260]	@ (8002e10 <HAL_RCC_OscConfig+0x618>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a40      	ldr	r2, [pc, #256]	@ (8002e10 <HAL_RCC_OscConfig+0x618>)
 8002d0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d12:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d14:	4b3e      	ldr	r3, [pc, #248]	@ (8002e10 <HAL_RCC_OscConfig+0x618>)
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	4a3d      	ldr	r2, [pc, #244]	@ (8002e10 <HAL_RCC_OscConfig+0x618>)
 8002d1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d1e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d20:	f7ff f9f6 	bl	8002110 <HAL_GetTick>
 8002d24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d26:	e008      	b.n	8002d3a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d28:	f7ff f9f2 	bl	8002110 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d901      	bls.n	8002d3a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002d36:	2303      	movs	r3, #3
 8002d38:	e066      	b.n	8002e08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d3a:	4b35      	ldr	r3, [pc, #212]	@ (8002e10 <HAL_RCC_OscConfig+0x618>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d0f0      	beq.n	8002d28 <HAL_RCC_OscConfig+0x530>
 8002d46:	e05e      	b.n	8002e06 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d48:	4b31      	ldr	r3, [pc, #196]	@ (8002e10 <HAL_RCC_OscConfig+0x618>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a30      	ldr	r2, [pc, #192]	@ (8002e10 <HAL_RCC_OscConfig+0x618>)
 8002d4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d54:	f7ff f9dc 	bl	8002110 <HAL_GetTick>
 8002d58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d5a:	e008      	b.n	8002d6e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d5c:	f7ff f9d8 	bl	8002110 <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d901      	bls.n	8002d6e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e04c      	b.n	8002e08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d6e:	4b28      	ldr	r3, [pc, #160]	@ (8002e10 <HAL_RCC_OscConfig+0x618>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d1f0      	bne.n	8002d5c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002d7a:	4b25      	ldr	r3, [pc, #148]	@ (8002e10 <HAL_RCC_OscConfig+0x618>)
 8002d7c:	68da      	ldr	r2, [r3, #12]
 8002d7e:	4924      	ldr	r1, [pc, #144]	@ (8002e10 <HAL_RCC_OscConfig+0x618>)
 8002d80:	4b25      	ldr	r3, [pc, #148]	@ (8002e18 <HAL_RCC_OscConfig+0x620>)
 8002d82:	4013      	ands	r3, r2
 8002d84:	60cb      	str	r3, [r1, #12]
 8002d86:	e03e      	b.n	8002e06 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	69db      	ldr	r3, [r3, #28]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d101      	bne.n	8002d94 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e039      	b.n	8002e08 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002d94:	4b1e      	ldr	r3, [pc, #120]	@ (8002e10 <HAL_RCC_OscConfig+0x618>)
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	f003 0203 	and.w	r2, r3, #3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6a1b      	ldr	r3, [r3, #32]
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d12c      	bne.n	8002e02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db2:	3b01      	subs	r3, #1
 8002db4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d123      	bne.n	8002e02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d11b      	bne.n	8002e02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d113      	bne.n	8002e02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de4:	085b      	lsrs	r3, r3, #1
 8002de6:	3b01      	subs	r3, #1
 8002de8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d109      	bne.n	8002e02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002df8:	085b      	lsrs	r3, r3, #1
 8002dfa:	3b01      	subs	r3, #1
 8002dfc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d001      	beq.n	8002e06 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e000      	b.n	8002e08 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002e06:	2300      	movs	r3, #0
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3720      	adds	r7, #32
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	40021000 	.word	0x40021000
 8002e14:	019f800c 	.word	0x019f800c
 8002e18:	feeefffc 	.word	0xfeeefffc

08002e1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b086      	sub	sp, #24
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002e26:	2300      	movs	r3, #0
 8002e28:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d101      	bne.n	8002e34 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e11e      	b.n	8003072 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e34:	4b91      	ldr	r3, [pc, #580]	@ (800307c <HAL_RCC_ClockConfig+0x260>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 030f 	and.w	r3, r3, #15
 8002e3c:	683a      	ldr	r2, [r7, #0]
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d910      	bls.n	8002e64 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e42:	4b8e      	ldr	r3, [pc, #568]	@ (800307c <HAL_RCC_ClockConfig+0x260>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f023 020f 	bic.w	r2, r3, #15
 8002e4a:	498c      	ldr	r1, [pc, #560]	@ (800307c <HAL_RCC_ClockConfig+0x260>)
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e52:	4b8a      	ldr	r3, [pc, #552]	@ (800307c <HAL_RCC_ClockConfig+0x260>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 030f 	and.w	r3, r3, #15
 8002e5a:	683a      	ldr	r2, [r7, #0]
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d001      	beq.n	8002e64 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e106      	b.n	8003072 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0301 	and.w	r3, r3, #1
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d073      	beq.n	8002f58 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	2b03      	cmp	r3, #3
 8002e76:	d129      	bne.n	8002ecc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e78:	4b81      	ldr	r3, [pc, #516]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d101      	bne.n	8002e88 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e0f4      	b.n	8003072 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002e88:	f000 f99e 	bl	80031c8 <RCC_GetSysClockFreqFromPLLSource>
 8002e8c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	4a7c      	ldr	r2, [pc, #496]	@ (8003084 <HAL_RCC_ClockConfig+0x268>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d93f      	bls.n	8002f16 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002e96:	4b7a      	ldr	r3, [pc, #488]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d009      	beq.n	8002eb6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d033      	beq.n	8002f16 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d12f      	bne.n	8002f16 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002eb6:	4b72      	ldr	r3, [pc, #456]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002ebe:	4a70      	ldr	r2, [pc, #448]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8002ec0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ec4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002ec6:	2380      	movs	r3, #128	@ 0x80
 8002ec8:	617b      	str	r3, [r7, #20]
 8002eca:	e024      	b.n	8002f16 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d107      	bne.n	8002ee4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ed4:	4b6a      	ldr	r3, [pc, #424]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d109      	bne.n	8002ef4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e0c6      	b.n	8003072 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ee4:	4b66      	ldr	r3, [pc, #408]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d101      	bne.n	8002ef4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e0be      	b.n	8003072 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002ef4:	f000 f8ce 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 8002ef8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	4a61      	ldr	r2, [pc, #388]	@ (8003084 <HAL_RCC_ClockConfig+0x268>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d909      	bls.n	8002f16 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002f02:	4b5f      	ldr	r3, [pc, #380]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002f0a:	4a5d      	ldr	r2, [pc, #372]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8002f0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f10:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002f12:	2380      	movs	r3, #128	@ 0x80
 8002f14:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f16:	4b5a      	ldr	r3, [pc, #360]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f023 0203 	bic.w	r2, r3, #3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	4957      	ldr	r1, [pc, #348]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8002f24:	4313      	orrs	r3, r2
 8002f26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f28:	f7ff f8f2 	bl	8002110 <HAL_GetTick>
 8002f2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f2e:	e00a      	b.n	8002f46 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f30:	f7ff f8ee 	bl	8002110 <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d901      	bls.n	8002f46 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e095      	b.n	8003072 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f46:	4b4e      	ldr	r3, [pc, #312]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	f003 020c 	and.w	r2, r3, #12
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d1eb      	bne.n	8002f30 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0302 	and.w	r3, r3, #2
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d023      	beq.n	8002fac <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 0304 	and.w	r3, r3, #4
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d005      	beq.n	8002f7c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f70:	4b43      	ldr	r3, [pc, #268]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	4a42      	ldr	r2, [pc, #264]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8002f76:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002f7a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0308 	and.w	r3, r3, #8
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d007      	beq.n	8002f98 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002f88:	4b3d      	ldr	r3, [pc, #244]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002f90:	4a3b      	ldr	r2, [pc, #236]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8002f92:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002f96:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f98:	4b39      	ldr	r3, [pc, #228]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	4936      	ldr	r1, [pc, #216]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	608b      	str	r3, [r1, #8]
 8002faa:	e008      	b.n	8002fbe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	2b80      	cmp	r3, #128	@ 0x80
 8002fb0:	d105      	bne.n	8002fbe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002fb2:	4b33      	ldr	r3, [pc, #204]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	4a32      	ldr	r2, [pc, #200]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8002fb8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002fbc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fbe:	4b2f      	ldr	r3, [pc, #188]	@ (800307c <HAL_RCC_ClockConfig+0x260>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 030f 	and.w	r3, r3, #15
 8002fc6:	683a      	ldr	r2, [r7, #0]
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d21d      	bcs.n	8003008 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fcc:	4b2b      	ldr	r3, [pc, #172]	@ (800307c <HAL_RCC_ClockConfig+0x260>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f023 020f 	bic.w	r2, r3, #15
 8002fd4:	4929      	ldr	r1, [pc, #164]	@ (800307c <HAL_RCC_ClockConfig+0x260>)
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002fdc:	f7ff f898 	bl	8002110 <HAL_GetTick>
 8002fe0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fe2:	e00a      	b.n	8002ffa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fe4:	f7ff f894 	bl	8002110 <HAL_GetTick>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d901      	bls.n	8002ffa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e03b      	b.n	8003072 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ffa:	4b20      	ldr	r3, [pc, #128]	@ (800307c <HAL_RCC_ClockConfig+0x260>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 030f 	and.w	r3, r3, #15
 8003002:	683a      	ldr	r2, [r7, #0]
 8003004:	429a      	cmp	r2, r3
 8003006:	d1ed      	bne.n	8002fe4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0304 	and.w	r3, r3, #4
 8003010:	2b00      	cmp	r3, #0
 8003012:	d008      	beq.n	8003026 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003014:	4b1a      	ldr	r3, [pc, #104]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	4917      	ldr	r1, [pc, #92]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8003022:	4313      	orrs	r3, r2
 8003024:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0308 	and.w	r3, r3, #8
 800302e:	2b00      	cmp	r3, #0
 8003030:	d009      	beq.n	8003046 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003032:	4b13      	ldr	r3, [pc, #76]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	00db      	lsls	r3, r3, #3
 8003040:	490f      	ldr	r1, [pc, #60]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 8003042:	4313      	orrs	r3, r2
 8003044:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003046:	f000 f825 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 800304a:	4602      	mov	r2, r0
 800304c:	4b0c      	ldr	r3, [pc, #48]	@ (8003080 <HAL_RCC_ClockConfig+0x264>)
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	091b      	lsrs	r3, r3, #4
 8003052:	f003 030f 	and.w	r3, r3, #15
 8003056:	490c      	ldr	r1, [pc, #48]	@ (8003088 <HAL_RCC_ClockConfig+0x26c>)
 8003058:	5ccb      	ldrb	r3, [r1, r3]
 800305a:	f003 031f 	and.w	r3, r3, #31
 800305e:	fa22 f303 	lsr.w	r3, r2, r3
 8003062:	4a0a      	ldr	r2, [pc, #40]	@ (800308c <HAL_RCC_ClockConfig+0x270>)
 8003064:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003066:	4b0a      	ldr	r3, [pc, #40]	@ (8003090 <HAL_RCC_ClockConfig+0x274>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4618      	mov	r0, r3
 800306c:	f7ff f804 	bl	8002078 <HAL_InitTick>
 8003070:	4603      	mov	r3, r0
}
 8003072:	4618      	mov	r0, r3
 8003074:	3718      	adds	r7, #24
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	40022000 	.word	0x40022000
 8003080:	40021000 	.word	0x40021000
 8003084:	04c4b400 	.word	0x04c4b400
 8003088:	080082c0 	.word	0x080082c0
 800308c:	2000000c 	.word	0x2000000c
 8003090:	20000010 	.word	0x20000010

08003094 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003094:	b480      	push	{r7}
 8003096:	b087      	sub	sp, #28
 8003098:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800309a:	4b2c      	ldr	r3, [pc, #176]	@ (800314c <HAL_RCC_GetSysClockFreq+0xb8>)
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f003 030c 	and.w	r3, r3, #12
 80030a2:	2b04      	cmp	r3, #4
 80030a4:	d102      	bne.n	80030ac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80030a6:	4b2a      	ldr	r3, [pc, #168]	@ (8003150 <HAL_RCC_GetSysClockFreq+0xbc>)
 80030a8:	613b      	str	r3, [r7, #16]
 80030aa:	e047      	b.n	800313c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80030ac:	4b27      	ldr	r3, [pc, #156]	@ (800314c <HAL_RCC_GetSysClockFreq+0xb8>)
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	f003 030c 	and.w	r3, r3, #12
 80030b4:	2b08      	cmp	r3, #8
 80030b6:	d102      	bne.n	80030be <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80030b8:	4b26      	ldr	r3, [pc, #152]	@ (8003154 <HAL_RCC_GetSysClockFreq+0xc0>)
 80030ba:	613b      	str	r3, [r7, #16]
 80030bc:	e03e      	b.n	800313c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80030be:	4b23      	ldr	r3, [pc, #140]	@ (800314c <HAL_RCC_GetSysClockFreq+0xb8>)
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f003 030c 	and.w	r3, r3, #12
 80030c6:	2b0c      	cmp	r3, #12
 80030c8:	d136      	bne.n	8003138 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80030ca:	4b20      	ldr	r3, [pc, #128]	@ (800314c <HAL_RCC_GetSysClockFreq+0xb8>)
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	f003 0303 	and.w	r3, r3, #3
 80030d2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80030d4:	4b1d      	ldr	r3, [pc, #116]	@ (800314c <HAL_RCC_GetSysClockFreq+0xb8>)
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	091b      	lsrs	r3, r3, #4
 80030da:	f003 030f 	and.w	r3, r3, #15
 80030de:	3301      	adds	r3, #1
 80030e0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2b03      	cmp	r3, #3
 80030e6:	d10c      	bne.n	8003102 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80030e8:	4a1a      	ldr	r2, [pc, #104]	@ (8003154 <HAL_RCC_GetSysClockFreq+0xc0>)
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80030f0:	4a16      	ldr	r2, [pc, #88]	@ (800314c <HAL_RCC_GetSysClockFreq+0xb8>)
 80030f2:	68d2      	ldr	r2, [r2, #12]
 80030f4:	0a12      	lsrs	r2, r2, #8
 80030f6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80030fa:	fb02 f303 	mul.w	r3, r2, r3
 80030fe:	617b      	str	r3, [r7, #20]
      break;
 8003100:	e00c      	b.n	800311c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003102:	4a13      	ldr	r2, [pc, #76]	@ (8003150 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	fbb2 f3f3 	udiv	r3, r2, r3
 800310a:	4a10      	ldr	r2, [pc, #64]	@ (800314c <HAL_RCC_GetSysClockFreq+0xb8>)
 800310c:	68d2      	ldr	r2, [r2, #12]
 800310e:	0a12      	lsrs	r2, r2, #8
 8003110:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003114:	fb02 f303 	mul.w	r3, r2, r3
 8003118:	617b      	str	r3, [r7, #20]
      break;
 800311a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800311c:	4b0b      	ldr	r3, [pc, #44]	@ (800314c <HAL_RCC_GetSysClockFreq+0xb8>)
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	0e5b      	lsrs	r3, r3, #25
 8003122:	f003 0303 	and.w	r3, r3, #3
 8003126:	3301      	adds	r3, #1
 8003128:	005b      	lsls	r3, r3, #1
 800312a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800312c:	697a      	ldr	r2, [r7, #20]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	fbb2 f3f3 	udiv	r3, r2, r3
 8003134:	613b      	str	r3, [r7, #16]
 8003136:	e001      	b.n	800313c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003138:	2300      	movs	r3, #0
 800313a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800313c:	693b      	ldr	r3, [r7, #16]
}
 800313e:	4618      	mov	r0, r3
 8003140:	371c      	adds	r7, #28
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	40021000 	.word	0x40021000
 8003150:	00f42400 	.word	0x00f42400
 8003154:	007a1200 	.word	0x007a1200

08003158 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800315c:	4b03      	ldr	r3, [pc, #12]	@ (800316c <HAL_RCC_GetHCLKFreq+0x14>)
 800315e:	681b      	ldr	r3, [r3, #0]
}
 8003160:	4618      	mov	r0, r3
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	2000000c 	.word	0x2000000c

08003170 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003174:	f7ff fff0 	bl	8003158 <HAL_RCC_GetHCLKFreq>
 8003178:	4602      	mov	r2, r0
 800317a:	4b06      	ldr	r3, [pc, #24]	@ (8003194 <HAL_RCC_GetPCLK1Freq+0x24>)
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	0a1b      	lsrs	r3, r3, #8
 8003180:	f003 0307 	and.w	r3, r3, #7
 8003184:	4904      	ldr	r1, [pc, #16]	@ (8003198 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003186:	5ccb      	ldrb	r3, [r1, r3]
 8003188:	f003 031f 	and.w	r3, r3, #31
 800318c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003190:	4618      	mov	r0, r3
 8003192:	bd80      	pop	{r7, pc}
 8003194:	40021000 	.word	0x40021000
 8003198:	080082d0 	.word	0x080082d0

0800319c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80031a0:	f7ff ffda 	bl	8003158 <HAL_RCC_GetHCLKFreq>
 80031a4:	4602      	mov	r2, r0
 80031a6:	4b06      	ldr	r3, [pc, #24]	@ (80031c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	0adb      	lsrs	r3, r3, #11
 80031ac:	f003 0307 	and.w	r3, r3, #7
 80031b0:	4904      	ldr	r1, [pc, #16]	@ (80031c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80031b2:	5ccb      	ldrb	r3, [r1, r3]
 80031b4:	f003 031f 	and.w	r3, r3, #31
 80031b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031bc:	4618      	mov	r0, r3
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	40021000 	.word	0x40021000
 80031c4:	080082d0 	.word	0x080082d0

080031c8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b087      	sub	sp, #28
 80031cc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80031ce:	4b1e      	ldr	r3, [pc, #120]	@ (8003248 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	f003 0303 	and.w	r3, r3, #3
 80031d6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031d8:	4b1b      	ldr	r3, [pc, #108]	@ (8003248 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	091b      	lsrs	r3, r3, #4
 80031de:	f003 030f 	and.w	r3, r3, #15
 80031e2:	3301      	adds	r3, #1
 80031e4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	2b03      	cmp	r3, #3
 80031ea:	d10c      	bne.n	8003206 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80031ec:	4a17      	ldr	r2, [pc, #92]	@ (800324c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031f4:	4a14      	ldr	r2, [pc, #80]	@ (8003248 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80031f6:	68d2      	ldr	r2, [r2, #12]
 80031f8:	0a12      	lsrs	r2, r2, #8
 80031fa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80031fe:	fb02 f303 	mul.w	r3, r2, r3
 8003202:	617b      	str	r3, [r7, #20]
    break;
 8003204:	e00c      	b.n	8003220 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003206:	4a12      	ldr	r2, [pc, #72]	@ (8003250 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	fbb2 f3f3 	udiv	r3, r2, r3
 800320e:	4a0e      	ldr	r2, [pc, #56]	@ (8003248 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003210:	68d2      	ldr	r2, [r2, #12]
 8003212:	0a12      	lsrs	r2, r2, #8
 8003214:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003218:	fb02 f303 	mul.w	r3, r2, r3
 800321c:	617b      	str	r3, [r7, #20]
    break;
 800321e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003220:	4b09      	ldr	r3, [pc, #36]	@ (8003248 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	0e5b      	lsrs	r3, r3, #25
 8003226:	f003 0303 	and.w	r3, r3, #3
 800322a:	3301      	adds	r3, #1
 800322c:	005b      	lsls	r3, r3, #1
 800322e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003230:	697a      	ldr	r2, [r7, #20]
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	fbb2 f3f3 	udiv	r3, r2, r3
 8003238:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800323a:	687b      	ldr	r3, [r7, #4]
}
 800323c:	4618      	mov	r0, r3
 800323e:	371c      	adds	r7, #28
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr
 8003248:	40021000 	.word	0x40021000
 800324c:	007a1200 	.word	0x007a1200
 8003250:	00f42400 	.word	0x00f42400

08003254 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800325c:	2300      	movs	r3, #0
 800325e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003260:	2300      	movs	r3, #0
 8003262:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800326c:	2b00      	cmp	r3, #0
 800326e:	f000 8098 	beq.w	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003272:	2300      	movs	r3, #0
 8003274:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003276:	4b43      	ldr	r3, [pc, #268]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003278:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800327a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d10d      	bne.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003282:	4b40      	ldr	r3, [pc, #256]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003286:	4a3f      	ldr	r2, [pc, #252]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003288:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800328c:	6593      	str	r3, [r2, #88]	@ 0x58
 800328e:	4b3d      	ldr	r3, [pc, #244]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003292:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003296:	60bb      	str	r3, [r7, #8]
 8003298:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800329a:	2301      	movs	r3, #1
 800329c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800329e:	4b3a      	ldr	r3, [pc, #232]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a39      	ldr	r2, [pc, #228]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80032a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032a8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80032aa:	f7fe ff31 	bl	8002110 <HAL_GetTick>
 80032ae:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80032b0:	e009      	b.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032b2:	f7fe ff2d 	bl	8002110 <HAL_GetTick>
 80032b6:	4602      	mov	r2, r0
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d902      	bls.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	74fb      	strb	r3, [r7, #19]
        break;
 80032c4:	e005      	b.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80032c6:	4b30      	ldr	r3, [pc, #192]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d0ef      	beq.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80032d2:	7cfb      	ldrb	r3, [r7, #19]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d159      	bne.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80032d8:	4b2a      	ldr	r3, [pc, #168]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032e2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d01e      	beq.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ee:	697a      	ldr	r2, [r7, #20]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d019      	beq.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80032f4:	4b23      	ldr	r3, [pc, #140]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032fe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003300:	4b20      	ldr	r3, [pc, #128]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003302:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003306:	4a1f      	ldr	r2, [pc, #124]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003308:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800330c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003310:	4b1c      	ldr	r3, [pc, #112]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003316:	4a1b      	ldr	r2, [pc, #108]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003318:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800331c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003320:	4a18      	ldr	r2, [pc, #96]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	f003 0301 	and.w	r3, r3, #1
 800332e:	2b00      	cmp	r3, #0
 8003330:	d016      	beq.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003332:	f7fe feed 	bl	8002110 <HAL_GetTick>
 8003336:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003338:	e00b      	b.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800333a:	f7fe fee9 	bl	8002110 <HAL_GetTick>
 800333e:	4602      	mov	r2, r0
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003348:	4293      	cmp	r3, r2
 800334a:	d902      	bls.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800334c:	2303      	movs	r3, #3
 800334e:	74fb      	strb	r3, [r7, #19]
            break;
 8003350:	e006      	b.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003352:	4b0c      	ldr	r3, [pc, #48]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003354:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003358:	f003 0302 	and.w	r3, r3, #2
 800335c:	2b00      	cmp	r3, #0
 800335e:	d0ec      	beq.n	800333a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003360:	7cfb      	ldrb	r3, [r7, #19]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d10b      	bne.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003366:	4b07      	ldr	r3, [pc, #28]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003368:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800336c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003374:	4903      	ldr	r1, [pc, #12]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003376:	4313      	orrs	r3, r2
 8003378:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800337c:	e008      	b.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800337e:	7cfb      	ldrb	r3, [r7, #19]
 8003380:	74bb      	strb	r3, [r7, #18]
 8003382:	e005      	b.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003384:	40021000 	.word	0x40021000
 8003388:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800338c:	7cfb      	ldrb	r3, [r7, #19]
 800338e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003390:	7c7b      	ldrb	r3, [r7, #17]
 8003392:	2b01      	cmp	r3, #1
 8003394:	d105      	bne.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003396:	4ba6      	ldr	r3, [pc, #664]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800339a:	4aa5      	ldr	r2, [pc, #660]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800339c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033a0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0301 	and.w	r3, r3, #1
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d00a      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80033ae:	4ba0      	ldr	r3, [pc, #640]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033b4:	f023 0203 	bic.w	r2, r3, #3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	499c      	ldr	r1, [pc, #624]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033be:	4313      	orrs	r3, r2
 80033c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0302 	and.w	r3, r3, #2
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d00a      	beq.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80033d0:	4b97      	ldr	r3, [pc, #604]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033d6:	f023 020c 	bic.w	r2, r3, #12
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	4994      	ldr	r1, [pc, #592]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033e0:	4313      	orrs	r3, r2
 80033e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0304 	and.w	r3, r3, #4
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d00a      	beq.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80033f2:	4b8f      	ldr	r3, [pc, #572]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033f8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	498b      	ldr	r1, [pc, #556]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003402:	4313      	orrs	r3, r2
 8003404:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0308 	and.w	r3, r3, #8
 8003410:	2b00      	cmp	r3, #0
 8003412:	d00a      	beq.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003414:	4b86      	ldr	r3, [pc, #536]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800341a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	691b      	ldr	r3, [r3, #16]
 8003422:	4983      	ldr	r1, [pc, #524]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003424:	4313      	orrs	r3, r2
 8003426:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0320 	and.w	r3, r3, #32
 8003432:	2b00      	cmp	r3, #0
 8003434:	d00a      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003436:	4b7e      	ldr	r3, [pc, #504]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003438:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800343c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	695b      	ldr	r3, [r3, #20]
 8003444:	497a      	ldr	r1, [pc, #488]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003446:	4313      	orrs	r3, r2
 8003448:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003454:	2b00      	cmp	r3, #0
 8003456:	d00a      	beq.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003458:	4b75      	ldr	r3, [pc, #468]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800345a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800345e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	699b      	ldr	r3, [r3, #24]
 8003466:	4972      	ldr	r1, [pc, #456]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003468:	4313      	orrs	r3, r2
 800346a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003476:	2b00      	cmp	r3, #0
 8003478:	d00a      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800347a:	4b6d      	ldr	r3, [pc, #436]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800347c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003480:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	69db      	ldr	r3, [r3, #28]
 8003488:	4969      	ldr	r1, [pc, #420]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800348a:	4313      	orrs	r3, r2
 800348c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003498:	2b00      	cmp	r3, #0
 800349a:	d00a      	beq.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800349c:	4b64      	ldr	r3, [pc, #400]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800349e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034a2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6a1b      	ldr	r3, [r3, #32]
 80034aa:	4961      	ldr	r1, [pc, #388]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034ac:	4313      	orrs	r3, r2
 80034ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d00a      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80034be:	4b5c      	ldr	r3, [pc, #368]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034c4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034cc:	4958      	ldr	r1, [pc, #352]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034ce:	4313      	orrs	r3, r2
 80034d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d015      	beq.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80034e0:	4b53      	ldr	r3, [pc, #332]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034e6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ee:	4950      	ldr	r1, [pc, #320]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034f0:	4313      	orrs	r3, r2
 80034f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034fe:	d105      	bne.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003500:	4b4b      	ldr	r3, [pc, #300]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	4a4a      	ldr	r2, [pc, #296]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003506:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800350a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003514:	2b00      	cmp	r3, #0
 8003516:	d015      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003518:	4b45      	ldr	r3, [pc, #276]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800351a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800351e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003526:	4942      	ldr	r1, [pc, #264]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003528:	4313      	orrs	r3, r2
 800352a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003532:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003536:	d105      	bne.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003538:	4b3d      	ldr	r3, [pc, #244]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	4a3c      	ldr	r2, [pc, #240]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800353e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003542:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d015      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003550:	4b37      	ldr	r3, [pc, #220]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003552:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003556:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800355e:	4934      	ldr	r1, [pc, #208]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003560:	4313      	orrs	r3, r2
 8003562:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800356a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800356e:	d105      	bne.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003570:	4b2f      	ldr	r3, [pc, #188]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003572:	68db      	ldr	r3, [r3, #12]
 8003574:	4a2e      	ldr	r2, [pc, #184]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003576:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800357a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d015      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003588:	4b29      	ldr	r3, [pc, #164]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800358a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800358e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003596:	4926      	ldr	r1, [pc, #152]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003598:	4313      	orrs	r3, r2
 800359a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035a6:	d105      	bne.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035a8:	4b21      	ldr	r3, [pc, #132]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035aa:	68db      	ldr	r3, [r3, #12]
 80035ac:	4a20      	ldr	r2, [pc, #128]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035b2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d015      	beq.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80035c0:	4b1b      	ldr	r3, [pc, #108]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035ce:	4918      	ldr	r1, [pc, #96]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035de:	d105      	bne.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035e0:	4b13      	ldr	r3, [pc, #76]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	4a12      	ldr	r2, [pc, #72]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035ea:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d015      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80035f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035fe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003606:	490a      	ldr	r1, [pc, #40]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003608:	4313      	orrs	r3, r2
 800360a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003612:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003616:	d105      	bne.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003618:	4b05      	ldr	r3, [pc, #20]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	4a04      	ldr	r2, [pc, #16]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800361e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003622:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003624:	7cbb      	ldrb	r3, [r7, #18]
}
 8003626:	4618      	mov	r0, r3
 8003628:	3718      	adds	r7, #24
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	40021000 	.word	0x40021000

08003634 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b082      	sub	sp, #8
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d101      	bne.n	8003646 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e049      	b.n	80036da <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d106      	bne.n	8003660 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f7fe fae6 	bl	8001c2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2202      	movs	r2, #2
 8003664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	3304      	adds	r3, #4
 8003670:	4619      	mov	r1, r3
 8003672:	4610      	mov	r0, r2
 8003674:	f000 fdb8 	bl	80041e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2201      	movs	r2, #1
 800367c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2201      	movs	r2, #1
 8003694:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2201      	movs	r2, #1
 800369c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2201      	movs	r2, #1
 80036a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2201      	movs	r2, #1
 80036ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2201      	movs	r2, #1
 80036b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2201      	movs	r2, #1
 80036bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2201      	movs	r2, #1
 80036c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2201      	movs	r2, #1
 80036cc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2201      	movs	r2, #1
 80036d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80036d8:	2300      	movs	r3, #0
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3708      	adds	r7, #8
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
	...

080036e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b085      	sub	sp, #20
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d001      	beq.n	80036fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e04a      	b.n	8003792 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2202      	movs	r2, #2
 8003700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	68da      	ldr	r2, [r3, #12]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f042 0201 	orr.w	r2, r2, #1
 8003712:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a21      	ldr	r2, [pc, #132]	@ (80037a0 <HAL_TIM_Base_Start_IT+0xbc>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d018      	beq.n	8003750 <HAL_TIM_Base_Start_IT+0x6c>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003726:	d013      	beq.n	8003750 <HAL_TIM_Base_Start_IT+0x6c>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a1d      	ldr	r2, [pc, #116]	@ (80037a4 <HAL_TIM_Base_Start_IT+0xc0>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d00e      	beq.n	8003750 <HAL_TIM_Base_Start_IT+0x6c>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a1c      	ldr	r2, [pc, #112]	@ (80037a8 <HAL_TIM_Base_Start_IT+0xc4>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d009      	beq.n	8003750 <HAL_TIM_Base_Start_IT+0x6c>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a1a      	ldr	r2, [pc, #104]	@ (80037ac <HAL_TIM_Base_Start_IT+0xc8>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d004      	beq.n	8003750 <HAL_TIM_Base_Start_IT+0x6c>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a19      	ldr	r2, [pc, #100]	@ (80037b0 <HAL_TIM_Base_Start_IT+0xcc>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d115      	bne.n	800377c <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	689a      	ldr	r2, [r3, #8]
 8003756:	4b17      	ldr	r3, [pc, #92]	@ (80037b4 <HAL_TIM_Base_Start_IT+0xd0>)
 8003758:	4013      	ands	r3, r2
 800375a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2b06      	cmp	r3, #6
 8003760:	d015      	beq.n	800378e <HAL_TIM_Base_Start_IT+0xaa>
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003768:	d011      	beq.n	800378e <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f042 0201 	orr.w	r2, r2, #1
 8003778:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800377a:	e008      	b.n	800378e <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f042 0201 	orr.w	r2, r2, #1
 800378a:	601a      	str	r2, [r3, #0]
 800378c:	e000      	b.n	8003790 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800378e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003790:	2300      	movs	r3, #0
}
 8003792:	4618      	mov	r0, r3
 8003794:	3714      	adds	r7, #20
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop
 80037a0:	40012c00 	.word	0x40012c00
 80037a4:	40000400 	.word	0x40000400
 80037a8:	40000800 	.word	0x40000800
 80037ac:	40013400 	.word	0x40013400
 80037b0:	40014000 	.word	0x40014000
 80037b4:	00010007 	.word	0x00010007

080037b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e049      	b.n	800385e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d106      	bne.n	80037e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2200      	movs	r2, #0
 80037da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f7fe fa04 	bl	8001bec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2202      	movs	r2, #2
 80037e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	3304      	adds	r3, #4
 80037f4:	4619      	mov	r1, r3
 80037f6:	4610      	mov	r0, r2
 80037f8:	f000 fcf6 	bl	80041e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2201      	movs	r2, #1
 8003838:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3708      	adds	r7, #8
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
	...

08003868 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d109      	bne.n	800388c <HAL_TIM_PWM_Start+0x24>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800387e:	b2db      	uxtb	r3, r3
 8003880:	2b01      	cmp	r3, #1
 8003882:	bf14      	ite	ne
 8003884:	2301      	movne	r3, #1
 8003886:	2300      	moveq	r3, #0
 8003888:	b2db      	uxtb	r3, r3
 800388a:	e03c      	b.n	8003906 <HAL_TIM_PWM_Start+0x9e>
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	2b04      	cmp	r3, #4
 8003890:	d109      	bne.n	80038a6 <HAL_TIM_PWM_Start+0x3e>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003898:	b2db      	uxtb	r3, r3
 800389a:	2b01      	cmp	r3, #1
 800389c:	bf14      	ite	ne
 800389e:	2301      	movne	r3, #1
 80038a0:	2300      	moveq	r3, #0
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	e02f      	b.n	8003906 <HAL_TIM_PWM_Start+0x9e>
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	2b08      	cmp	r3, #8
 80038aa:	d109      	bne.n	80038c0 <HAL_TIM_PWM_Start+0x58>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	bf14      	ite	ne
 80038b8:	2301      	movne	r3, #1
 80038ba:	2300      	moveq	r3, #0
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	e022      	b.n	8003906 <HAL_TIM_PWM_Start+0x9e>
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	2b0c      	cmp	r3, #12
 80038c4:	d109      	bne.n	80038da <HAL_TIM_PWM_Start+0x72>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	bf14      	ite	ne
 80038d2:	2301      	movne	r3, #1
 80038d4:	2300      	moveq	r3, #0
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	e015      	b.n	8003906 <HAL_TIM_PWM_Start+0x9e>
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	2b10      	cmp	r3, #16
 80038de:	d109      	bne.n	80038f4 <HAL_TIM_PWM_Start+0x8c>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	bf14      	ite	ne
 80038ec:	2301      	movne	r3, #1
 80038ee:	2300      	moveq	r3, #0
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	e008      	b.n	8003906 <HAL_TIM_PWM_Start+0x9e>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	bf14      	ite	ne
 8003900:	2301      	movne	r3, #1
 8003902:	2300      	moveq	r3, #0
 8003904:	b2db      	uxtb	r3, r3
 8003906:	2b00      	cmp	r3, #0
 8003908:	d001      	beq.n	800390e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e097      	b.n	8003a3e <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d104      	bne.n	800391e <HAL_TIM_PWM_Start+0xb6>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2202      	movs	r2, #2
 8003918:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800391c:	e023      	b.n	8003966 <HAL_TIM_PWM_Start+0xfe>
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	2b04      	cmp	r3, #4
 8003922:	d104      	bne.n	800392e <HAL_TIM_PWM_Start+0xc6>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2202      	movs	r2, #2
 8003928:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800392c:	e01b      	b.n	8003966 <HAL_TIM_PWM_Start+0xfe>
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	2b08      	cmp	r3, #8
 8003932:	d104      	bne.n	800393e <HAL_TIM_PWM_Start+0xd6>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2202      	movs	r2, #2
 8003938:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800393c:	e013      	b.n	8003966 <HAL_TIM_PWM_Start+0xfe>
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	2b0c      	cmp	r3, #12
 8003942:	d104      	bne.n	800394e <HAL_TIM_PWM_Start+0xe6>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2202      	movs	r2, #2
 8003948:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800394c:	e00b      	b.n	8003966 <HAL_TIM_PWM_Start+0xfe>
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	2b10      	cmp	r3, #16
 8003952:	d104      	bne.n	800395e <HAL_TIM_PWM_Start+0xf6>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2202      	movs	r2, #2
 8003958:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800395c:	e003      	b.n	8003966 <HAL_TIM_PWM_Start+0xfe>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2202      	movs	r2, #2
 8003962:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	2201      	movs	r2, #1
 800396c:	6839      	ldr	r1, [r7, #0]
 800396e:	4618      	mov	r0, r3
 8003970:	f000 ffcc 	bl	800490c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a33      	ldr	r2, [pc, #204]	@ (8003a48 <HAL_TIM_PWM_Start+0x1e0>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d013      	beq.n	80039a6 <HAL_TIM_PWM_Start+0x13e>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a32      	ldr	r2, [pc, #200]	@ (8003a4c <HAL_TIM_PWM_Start+0x1e4>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d00e      	beq.n	80039a6 <HAL_TIM_PWM_Start+0x13e>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a30      	ldr	r2, [pc, #192]	@ (8003a50 <HAL_TIM_PWM_Start+0x1e8>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d009      	beq.n	80039a6 <HAL_TIM_PWM_Start+0x13e>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a2f      	ldr	r2, [pc, #188]	@ (8003a54 <HAL_TIM_PWM_Start+0x1ec>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d004      	beq.n	80039a6 <HAL_TIM_PWM_Start+0x13e>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a2d      	ldr	r2, [pc, #180]	@ (8003a58 <HAL_TIM_PWM_Start+0x1f0>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d101      	bne.n	80039aa <HAL_TIM_PWM_Start+0x142>
 80039a6:	2301      	movs	r3, #1
 80039a8:	e000      	b.n	80039ac <HAL_TIM_PWM_Start+0x144>
 80039aa:	2300      	movs	r3, #0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d007      	beq.n	80039c0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80039be:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a20      	ldr	r2, [pc, #128]	@ (8003a48 <HAL_TIM_PWM_Start+0x1e0>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d018      	beq.n	80039fc <HAL_TIM_PWM_Start+0x194>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039d2:	d013      	beq.n	80039fc <HAL_TIM_PWM_Start+0x194>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a20      	ldr	r2, [pc, #128]	@ (8003a5c <HAL_TIM_PWM_Start+0x1f4>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d00e      	beq.n	80039fc <HAL_TIM_PWM_Start+0x194>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a1f      	ldr	r2, [pc, #124]	@ (8003a60 <HAL_TIM_PWM_Start+0x1f8>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d009      	beq.n	80039fc <HAL_TIM_PWM_Start+0x194>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a17      	ldr	r2, [pc, #92]	@ (8003a4c <HAL_TIM_PWM_Start+0x1e4>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d004      	beq.n	80039fc <HAL_TIM_PWM_Start+0x194>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a16      	ldr	r2, [pc, #88]	@ (8003a50 <HAL_TIM_PWM_Start+0x1e8>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d115      	bne.n	8003a28 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	689a      	ldr	r2, [r3, #8]
 8003a02:	4b18      	ldr	r3, [pc, #96]	@ (8003a64 <HAL_TIM_PWM_Start+0x1fc>)
 8003a04:	4013      	ands	r3, r2
 8003a06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2b06      	cmp	r3, #6
 8003a0c:	d015      	beq.n	8003a3a <HAL_TIM_PWM_Start+0x1d2>
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a14:	d011      	beq.n	8003a3a <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f042 0201 	orr.w	r2, r2, #1
 8003a24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a26:	e008      	b.n	8003a3a <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f042 0201 	orr.w	r2, r2, #1
 8003a36:	601a      	str	r2, [r3, #0]
 8003a38:	e000      	b.n	8003a3c <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a3a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003a3c:	2300      	movs	r3, #0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3710      	adds	r7, #16
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	40012c00 	.word	0x40012c00
 8003a4c:	40013400 	.word	0x40013400
 8003a50:	40014000 	.word	0x40014000
 8003a54:	40014400 	.word	0x40014400
 8003a58:	40014800 	.word	0x40014800
 8003a5c:	40000400 	.word	0x40000400
 8003a60:	40000800 	.word	0x40000800
 8003a64:	00010007 	.word	0x00010007

08003a68 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b086      	sub	sp, #24
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d101      	bne.n	8003a7c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e097      	b.n	8003bac <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d106      	bne.n	8003a96 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f7fe f839 	bl	8001b08 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2202      	movs	r2, #2
 8003a9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	687a      	ldr	r2, [r7, #4]
 8003aa6:	6812      	ldr	r2, [r2, #0]
 8003aa8:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8003aac:	f023 0307 	bic.w	r3, r3, #7
 8003ab0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	3304      	adds	r3, #4
 8003aba:	4619      	mov	r1, r3
 8003abc:	4610      	mov	r0, r2
 8003abe:	f000 fb93 	bl	80041e8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	699b      	ldr	r3, [r3, #24]
 8003ad0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	6a1b      	ldr	r3, [r3, #32]
 8003ad8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	697a      	ldr	r2, [r7, #20]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003aea:	f023 0303 	bic.w	r3, r3, #3
 8003aee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	689a      	ldr	r2, [r3, #8]
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	699b      	ldr	r3, [r3, #24]
 8003af8:	021b      	lsls	r3, r3, #8
 8003afa:	4313      	orrs	r3, r2
 8003afc:	693a      	ldr	r2, [r7, #16]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003b08:	f023 030c 	bic.w	r3, r3, #12
 8003b0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003b14:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b18:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	68da      	ldr	r2, [r3, #12]
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	69db      	ldr	r3, [r3, #28]
 8003b22:	021b      	lsls	r3, r3, #8
 8003b24:	4313      	orrs	r3, r2
 8003b26:	693a      	ldr	r2, [r7, #16]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	691b      	ldr	r3, [r3, #16]
 8003b30:	011a      	lsls	r2, r3, #4
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	6a1b      	ldr	r3, [r3, #32]
 8003b36:	031b      	lsls	r3, r3, #12
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	693a      	ldr	r2, [r7, #16]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003b46:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003b4e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	685a      	ldr	r2, [r3, #4]
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	695b      	ldr	r3, [r3, #20]
 8003b58:	011b      	lsls	r3, r3, #4
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	68fa      	ldr	r2, [r7, #12]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	697a      	ldr	r2, [r7, #20]
 8003b68:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	693a      	ldr	r2, [r7, #16]
 8003b70:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	68fa      	ldr	r2, [r7, #12]
 8003b78:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2201      	movs	r2, #1
 8003b86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2201      	movs	r2, #1
 8003b96:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003baa:	2300      	movs	r3, #0
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3718      	adds	r7, #24
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003bc4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003bcc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003bd4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003bdc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d110      	bne.n	8003c06 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003be4:	7bfb      	ldrb	r3, [r7, #15]
 8003be6:	2b01      	cmp	r3, #1
 8003be8:	d102      	bne.n	8003bf0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003bea:	7b7b      	ldrb	r3, [r7, #13]
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d001      	beq.n	8003bf4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e069      	b.n	8003cc8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2202      	movs	r2, #2
 8003bf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2202      	movs	r2, #2
 8003c00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c04:	e031      	b.n	8003c6a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	2b04      	cmp	r3, #4
 8003c0a:	d110      	bne.n	8003c2e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c0c:	7bbb      	ldrb	r3, [r7, #14]
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d102      	bne.n	8003c18 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003c12:	7b3b      	ldrb	r3, [r7, #12]
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d001      	beq.n	8003c1c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e055      	b.n	8003cc8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2202      	movs	r2, #2
 8003c20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2202      	movs	r2, #2
 8003c28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003c2c:	e01d      	b.n	8003c6a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c2e:	7bfb      	ldrb	r3, [r7, #15]
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	d108      	bne.n	8003c46 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c34:	7bbb      	ldrb	r3, [r7, #14]
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d105      	bne.n	8003c46 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c3a:	7b7b      	ldrb	r3, [r7, #13]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d102      	bne.n	8003c46 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003c40:	7b3b      	ldrb	r3, [r7, #12]
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	d001      	beq.n	8003c4a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e03e      	b.n	8003cc8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2202      	movs	r2, #2
 8003c4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2202      	movs	r2, #2
 8003c56:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2202      	movs	r2, #2
 8003c5e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2202      	movs	r2, #2
 8003c66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d003      	beq.n	8003c78 <HAL_TIM_Encoder_Start+0xc4>
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	2b04      	cmp	r3, #4
 8003c74:	d008      	beq.n	8003c88 <HAL_TIM_Encoder_Start+0xd4>
 8003c76:	e00f      	b.n	8003c98 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	2100      	movs	r1, #0
 8003c80:	4618      	mov	r0, r3
 8003c82:	f000 fe43 	bl	800490c <TIM_CCxChannelCmd>
      break;
 8003c86:	e016      	b.n	8003cb6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	2104      	movs	r1, #4
 8003c90:	4618      	mov	r0, r3
 8003c92:	f000 fe3b 	bl	800490c <TIM_CCxChannelCmd>
      break;
 8003c96:	e00e      	b.n	8003cb6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	2100      	movs	r1, #0
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f000 fe33 	bl	800490c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2201      	movs	r2, #1
 8003cac:	2104      	movs	r1, #4
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f000 fe2c 	bl	800490c <TIM_CCxChannelCmd>
      break;
 8003cb4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f042 0201 	orr.w	r2, r2, #1
 8003cc4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003cc6:	2300      	movs	r3, #0
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3710      	adds	r7, #16
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}

08003cd0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	691b      	ldr	r3, [r3, #16]
 8003ce6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	f003 0302 	and.w	r3, r3, #2
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d020      	beq.n	8003d34 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	f003 0302 	and.w	r3, r3, #2
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d01b      	beq.n	8003d34 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f06f 0202 	mvn.w	r2, #2
 8003d04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	699b      	ldr	r3, [r3, #24]
 8003d12:	f003 0303 	and.w	r3, r3, #3
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d003      	beq.n	8003d22 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f000 fa46 	bl	80041ac <HAL_TIM_IC_CaptureCallback>
 8003d20:	e005      	b.n	8003d2e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f000 fa38 	bl	8004198 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f000 fa49 	bl	80041c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2200      	movs	r2, #0
 8003d32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	f003 0304 	and.w	r3, r3, #4
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d020      	beq.n	8003d80 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	f003 0304 	and.w	r3, r3, #4
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d01b      	beq.n	8003d80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f06f 0204 	mvn.w	r2, #4
 8003d50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2202      	movs	r2, #2
 8003d56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d003      	beq.n	8003d6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f000 fa20 	bl	80041ac <HAL_TIM_IC_CaptureCallback>
 8003d6c:	e005      	b.n	8003d7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f000 fa12 	bl	8004198 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	f000 fa23 	bl	80041c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	f003 0308 	and.w	r3, r3, #8
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d020      	beq.n	8003dcc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	f003 0308 	and.w	r3, r3, #8
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d01b      	beq.n	8003dcc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f06f 0208 	mvn.w	r2, #8
 8003d9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2204      	movs	r2, #4
 8003da2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	69db      	ldr	r3, [r3, #28]
 8003daa:	f003 0303 	and.w	r3, r3, #3
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d003      	beq.n	8003dba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f000 f9fa 	bl	80041ac <HAL_TIM_IC_CaptureCallback>
 8003db8:	e005      	b.n	8003dc6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f000 f9ec 	bl	8004198 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f000 f9fd 	bl	80041c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	f003 0310 	and.w	r3, r3, #16
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d020      	beq.n	8003e18 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	f003 0310 	and.w	r3, r3, #16
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d01b      	beq.n	8003e18 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f06f 0210 	mvn.w	r2, #16
 8003de8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2208      	movs	r2, #8
 8003dee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	69db      	ldr	r3, [r3, #28]
 8003df6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d003      	beq.n	8003e06 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f000 f9d4 	bl	80041ac <HAL_TIM_IC_CaptureCallback>
 8003e04:	e005      	b.n	8003e12 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f000 f9c6 	bl	8004198 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f000 f9d7 	bl	80041c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2200      	movs	r2, #0
 8003e16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	f003 0301 	and.w	r3, r3, #1
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d00c      	beq.n	8003e3c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f003 0301 	and.w	r3, r3, #1
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d007      	beq.n	8003e3c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f06f 0201 	mvn.w	r2, #1
 8003e34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f7fd f97e 	bl	8001138 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d104      	bne.n	8003e50 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d00c      	beq.n	8003e6a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d007      	beq.n	8003e6a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003e62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f000 fe03 	bl	8004a70 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00c      	beq.n	8003e8e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d007      	beq.n	8003e8e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003e86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f000 fdfb 	bl	8004a84 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d00c      	beq.n	8003eb2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d007      	beq.n	8003eb2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003eaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f000 f991 	bl	80041d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	f003 0320 	and.w	r3, r3, #32
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d00c      	beq.n	8003ed6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f003 0320 	and.w	r3, r3, #32
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d007      	beq.n	8003ed6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f06f 0220 	mvn.w	r2, #32
 8003ece:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f000 fdc3 	bl	8004a5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00c      	beq.n	8003efa <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d007      	beq.n	8003efa <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8003ef2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f000 fdcf 	bl	8004a98 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d00c      	beq.n	8003f1e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d007      	beq.n	8003f1e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8003f16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f000 fdc7 	bl	8004aac <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d00c      	beq.n	8003f42 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d007      	beq.n	8003f42 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8003f3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f000 fdbf 	bl	8004ac0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d00c      	beq.n	8003f66 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d007      	beq.n	8003f66 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8003f5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f000 fdb7 	bl	8004ad4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003f66:	bf00      	nop
 8003f68:	3710      	adds	r7, #16
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}
	...

08003f70 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b086      	sub	sp, #24
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	60f8      	str	r0, [r7, #12]
 8003f78:	60b9      	str	r1, [r7, #8]
 8003f7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f86:	2b01      	cmp	r3, #1
 8003f88:	d101      	bne.n	8003f8e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003f8a:	2302      	movs	r3, #2
 8003f8c:	e0ff      	b.n	800418e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2201      	movs	r2, #1
 8003f92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2b14      	cmp	r3, #20
 8003f9a:	f200 80f0 	bhi.w	800417e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003f9e:	a201      	add	r2, pc, #4	@ (adr r2, 8003fa4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fa4:	08003ff9 	.word	0x08003ff9
 8003fa8:	0800417f 	.word	0x0800417f
 8003fac:	0800417f 	.word	0x0800417f
 8003fb0:	0800417f 	.word	0x0800417f
 8003fb4:	08004039 	.word	0x08004039
 8003fb8:	0800417f 	.word	0x0800417f
 8003fbc:	0800417f 	.word	0x0800417f
 8003fc0:	0800417f 	.word	0x0800417f
 8003fc4:	0800407b 	.word	0x0800407b
 8003fc8:	0800417f 	.word	0x0800417f
 8003fcc:	0800417f 	.word	0x0800417f
 8003fd0:	0800417f 	.word	0x0800417f
 8003fd4:	080040bb 	.word	0x080040bb
 8003fd8:	0800417f 	.word	0x0800417f
 8003fdc:	0800417f 	.word	0x0800417f
 8003fe0:	0800417f 	.word	0x0800417f
 8003fe4:	080040fd 	.word	0x080040fd
 8003fe8:	0800417f 	.word	0x0800417f
 8003fec:	0800417f 	.word	0x0800417f
 8003ff0:	0800417f 	.word	0x0800417f
 8003ff4:	0800413d 	.word	0x0800413d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	68b9      	ldr	r1, [r7, #8]
 8003ffe:	4618      	mov	r0, r3
 8004000:	f000 f98e 	bl	8004320 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	699a      	ldr	r2, [r3, #24]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f042 0208 	orr.w	r2, r2, #8
 8004012:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	699a      	ldr	r2, [r3, #24]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f022 0204 	bic.w	r2, r2, #4
 8004022:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	6999      	ldr	r1, [r3, #24]
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	691a      	ldr	r2, [r3, #16]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	430a      	orrs	r2, r1
 8004034:	619a      	str	r2, [r3, #24]
      break;
 8004036:	e0a5      	b.n	8004184 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	68b9      	ldr	r1, [r7, #8]
 800403e:	4618      	mov	r0, r3
 8004040:	f000 f9fe 	bl	8004440 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	699a      	ldr	r2, [r3, #24]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004052:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	699a      	ldr	r2, [r3, #24]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004062:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	6999      	ldr	r1, [r3, #24]
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	691b      	ldr	r3, [r3, #16]
 800406e:	021a      	lsls	r2, r3, #8
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	430a      	orrs	r2, r1
 8004076:	619a      	str	r2, [r3, #24]
      break;
 8004078:	e084      	b.n	8004184 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	68b9      	ldr	r1, [r7, #8]
 8004080:	4618      	mov	r0, r3
 8004082:	f000 fa67 	bl	8004554 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	69da      	ldr	r2, [r3, #28]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f042 0208 	orr.w	r2, r2, #8
 8004094:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	69da      	ldr	r2, [r3, #28]
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f022 0204 	bic.w	r2, r2, #4
 80040a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	69d9      	ldr	r1, [r3, #28]
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	691a      	ldr	r2, [r3, #16]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	430a      	orrs	r2, r1
 80040b6:	61da      	str	r2, [r3, #28]
      break;
 80040b8:	e064      	b.n	8004184 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	68b9      	ldr	r1, [r7, #8]
 80040c0:	4618      	mov	r0, r3
 80040c2:	f000 facf 	bl	8004664 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	69da      	ldr	r2, [r3, #28]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	69da      	ldr	r2, [r3, #28]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	69d9      	ldr	r1, [r3, #28]
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	691b      	ldr	r3, [r3, #16]
 80040f0:	021a      	lsls	r2, r3, #8
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	430a      	orrs	r2, r1
 80040f8:	61da      	str	r2, [r3, #28]
      break;
 80040fa:	e043      	b.n	8004184 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	68b9      	ldr	r1, [r7, #8]
 8004102:	4618      	mov	r0, r3
 8004104:	f000 fb38 	bl	8004778 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f042 0208 	orr.w	r2, r2, #8
 8004116:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f022 0204 	bic.w	r2, r2, #4
 8004126:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	691a      	ldr	r2, [r3, #16]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	430a      	orrs	r2, r1
 8004138:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800413a:	e023      	b.n	8004184 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	68b9      	ldr	r1, [r7, #8]
 8004142:	4618      	mov	r0, r3
 8004144:	f000 fb7c 	bl	8004840 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004156:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004166:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	691b      	ldr	r3, [r3, #16]
 8004172:	021a      	lsls	r2, r3, #8
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	430a      	orrs	r2, r1
 800417a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800417c:	e002      	b.n	8004184 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	75fb      	strb	r3, [r7, #23]
      break;
 8004182:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2200      	movs	r2, #0
 8004188:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800418c:	7dfb      	ldrb	r3, [r7, #23]
}
 800418e:	4618      	mov	r0, r3
 8004190:	3718      	adds	r7, #24
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop

08004198 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80041a0:	bf00      	nop
 80041a2:	370c      	adds	r7, #12
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr

080041ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80041b4:	bf00      	nop
 80041b6:	370c      	adds	r7, #12
 80041b8:	46bd      	mov	sp, r7
 80041ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041be:	4770      	bx	lr

080041c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80041c8:	bf00      	nop
 80041ca:	370c      	adds	r7, #12
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr

080041d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b083      	sub	sp, #12
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80041dc:	bf00      	nop
 80041de:	370c      	adds	r7, #12
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr

080041e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b085      	sub	sp, #20
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
 80041f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	4a42      	ldr	r2, [pc, #264]	@ (8004304 <TIM_Base_SetConfig+0x11c>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d00f      	beq.n	8004220 <TIM_Base_SetConfig+0x38>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004206:	d00b      	beq.n	8004220 <TIM_Base_SetConfig+0x38>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	4a3f      	ldr	r2, [pc, #252]	@ (8004308 <TIM_Base_SetConfig+0x120>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d007      	beq.n	8004220 <TIM_Base_SetConfig+0x38>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	4a3e      	ldr	r2, [pc, #248]	@ (800430c <TIM_Base_SetConfig+0x124>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d003      	beq.n	8004220 <TIM_Base_SetConfig+0x38>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4a3d      	ldr	r2, [pc, #244]	@ (8004310 <TIM_Base_SetConfig+0x128>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d108      	bne.n	8004232 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004226:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	68fa      	ldr	r2, [r7, #12]
 800422e:	4313      	orrs	r3, r2
 8004230:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	4a33      	ldr	r2, [pc, #204]	@ (8004304 <TIM_Base_SetConfig+0x11c>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d01b      	beq.n	8004272 <TIM_Base_SetConfig+0x8a>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004240:	d017      	beq.n	8004272 <TIM_Base_SetConfig+0x8a>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a30      	ldr	r2, [pc, #192]	@ (8004308 <TIM_Base_SetConfig+0x120>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d013      	beq.n	8004272 <TIM_Base_SetConfig+0x8a>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a2f      	ldr	r2, [pc, #188]	@ (800430c <TIM_Base_SetConfig+0x124>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d00f      	beq.n	8004272 <TIM_Base_SetConfig+0x8a>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4a2e      	ldr	r2, [pc, #184]	@ (8004310 <TIM_Base_SetConfig+0x128>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d00b      	beq.n	8004272 <TIM_Base_SetConfig+0x8a>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a2d      	ldr	r2, [pc, #180]	@ (8004314 <TIM_Base_SetConfig+0x12c>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d007      	beq.n	8004272 <TIM_Base_SetConfig+0x8a>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	4a2c      	ldr	r2, [pc, #176]	@ (8004318 <TIM_Base_SetConfig+0x130>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d003      	beq.n	8004272 <TIM_Base_SetConfig+0x8a>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4a2b      	ldr	r2, [pc, #172]	@ (800431c <TIM_Base_SetConfig+0x134>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d108      	bne.n	8004284 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004278:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	68fa      	ldr	r2, [r7, #12]
 8004280:	4313      	orrs	r3, r2
 8004282:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	695b      	ldr	r3, [r3, #20]
 800428e:	4313      	orrs	r3, r2
 8004290:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	68fa      	ldr	r2, [r7, #12]
 8004296:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	689a      	ldr	r2, [r3, #8]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	4a16      	ldr	r2, [pc, #88]	@ (8004304 <TIM_Base_SetConfig+0x11c>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d00f      	beq.n	80042d0 <TIM_Base_SetConfig+0xe8>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	4a17      	ldr	r2, [pc, #92]	@ (8004310 <TIM_Base_SetConfig+0x128>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d00b      	beq.n	80042d0 <TIM_Base_SetConfig+0xe8>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	4a16      	ldr	r2, [pc, #88]	@ (8004314 <TIM_Base_SetConfig+0x12c>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d007      	beq.n	80042d0 <TIM_Base_SetConfig+0xe8>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	4a15      	ldr	r2, [pc, #84]	@ (8004318 <TIM_Base_SetConfig+0x130>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d003      	beq.n	80042d0 <TIM_Base_SetConfig+0xe8>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	4a14      	ldr	r2, [pc, #80]	@ (800431c <TIM_Base_SetConfig+0x134>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d103      	bne.n	80042d8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	691a      	ldr	r2, [r3, #16]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2201      	movs	r2, #1
 80042dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	f003 0301 	and.w	r3, r3, #1
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d105      	bne.n	80042f6 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	691b      	ldr	r3, [r3, #16]
 80042ee:	f023 0201 	bic.w	r2, r3, #1
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	611a      	str	r2, [r3, #16]
  }
}
 80042f6:	bf00      	nop
 80042f8:	3714      	adds	r7, #20
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop
 8004304:	40012c00 	.word	0x40012c00
 8004308:	40000400 	.word	0x40000400
 800430c:	40000800 	.word	0x40000800
 8004310:	40013400 	.word	0x40013400
 8004314:	40014000 	.word	0x40014000
 8004318:	40014400 	.word	0x40014400
 800431c:	40014800 	.word	0x40014800

08004320 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004320:	b480      	push	{r7}
 8004322:	b087      	sub	sp, #28
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a1b      	ldr	r3, [r3, #32]
 800432e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6a1b      	ldr	r3, [r3, #32]
 8004334:	f023 0201 	bic.w	r2, r3, #1
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	699b      	ldr	r3, [r3, #24]
 8004346:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800434e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004352:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f023 0303 	bic.w	r3, r3, #3
 800435a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	68fa      	ldr	r2, [r7, #12]
 8004362:	4313      	orrs	r3, r2
 8004364:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	f023 0302 	bic.w	r3, r3, #2
 800436c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	697a      	ldr	r2, [r7, #20]
 8004374:	4313      	orrs	r3, r2
 8004376:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	4a2c      	ldr	r2, [pc, #176]	@ (800442c <TIM_OC1_SetConfig+0x10c>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d00f      	beq.n	80043a0 <TIM_OC1_SetConfig+0x80>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	4a2b      	ldr	r2, [pc, #172]	@ (8004430 <TIM_OC1_SetConfig+0x110>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d00b      	beq.n	80043a0 <TIM_OC1_SetConfig+0x80>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	4a2a      	ldr	r2, [pc, #168]	@ (8004434 <TIM_OC1_SetConfig+0x114>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d007      	beq.n	80043a0 <TIM_OC1_SetConfig+0x80>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	4a29      	ldr	r2, [pc, #164]	@ (8004438 <TIM_OC1_SetConfig+0x118>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d003      	beq.n	80043a0 <TIM_OC1_SetConfig+0x80>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	4a28      	ldr	r2, [pc, #160]	@ (800443c <TIM_OC1_SetConfig+0x11c>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d10c      	bne.n	80043ba <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	f023 0308 	bic.w	r3, r3, #8
 80043a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	697a      	ldr	r2, [r7, #20]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	f023 0304 	bic.w	r3, r3, #4
 80043b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a1b      	ldr	r2, [pc, #108]	@ (800442c <TIM_OC1_SetConfig+0x10c>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d00f      	beq.n	80043e2 <TIM_OC1_SetConfig+0xc2>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	4a1a      	ldr	r2, [pc, #104]	@ (8004430 <TIM_OC1_SetConfig+0x110>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d00b      	beq.n	80043e2 <TIM_OC1_SetConfig+0xc2>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a19      	ldr	r2, [pc, #100]	@ (8004434 <TIM_OC1_SetConfig+0x114>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d007      	beq.n	80043e2 <TIM_OC1_SetConfig+0xc2>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	4a18      	ldr	r2, [pc, #96]	@ (8004438 <TIM_OC1_SetConfig+0x118>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d003      	beq.n	80043e2 <TIM_OC1_SetConfig+0xc2>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	4a17      	ldr	r2, [pc, #92]	@ (800443c <TIM_OC1_SetConfig+0x11c>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d111      	bne.n	8004406 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80043e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80043f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	695b      	ldr	r3, [r3, #20]
 80043f6:	693a      	ldr	r2, [r7, #16]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	699b      	ldr	r3, [r3, #24]
 8004400:	693a      	ldr	r2, [r7, #16]
 8004402:	4313      	orrs	r3, r2
 8004404:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	693a      	ldr	r2, [r7, #16]
 800440a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	68fa      	ldr	r2, [r7, #12]
 8004410:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	685a      	ldr	r2, [r3, #4]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	697a      	ldr	r2, [r7, #20]
 800441e:	621a      	str	r2, [r3, #32]
}
 8004420:	bf00      	nop
 8004422:	371c      	adds	r7, #28
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr
 800442c:	40012c00 	.word	0x40012c00
 8004430:	40013400 	.word	0x40013400
 8004434:	40014000 	.word	0x40014000
 8004438:	40014400 	.word	0x40014400
 800443c:	40014800 	.word	0x40014800

08004440 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004440:	b480      	push	{r7}
 8004442:	b087      	sub	sp, #28
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a1b      	ldr	r3, [r3, #32]
 800444e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6a1b      	ldr	r3, [r3, #32]
 8004454:	f023 0210 	bic.w	r2, r3, #16
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	699b      	ldr	r3, [r3, #24]
 8004466:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800446e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004472:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800447a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	021b      	lsls	r3, r3, #8
 8004482:	68fa      	ldr	r2, [r7, #12]
 8004484:	4313      	orrs	r3, r2
 8004486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	f023 0320 	bic.w	r3, r3, #32
 800448e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	011b      	lsls	r3, r3, #4
 8004496:	697a      	ldr	r2, [r7, #20]
 8004498:	4313      	orrs	r3, r2
 800449a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	4a28      	ldr	r2, [pc, #160]	@ (8004540 <TIM_OC2_SetConfig+0x100>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d003      	beq.n	80044ac <TIM_OC2_SetConfig+0x6c>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	4a27      	ldr	r2, [pc, #156]	@ (8004544 <TIM_OC2_SetConfig+0x104>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d10d      	bne.n	80044c8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80044b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	011b      	lsls	r3, r3, #4
 80044ba:	697a      	ldr	r2, [r7, #20]
 80044bc:	4313      	orrs	r3, r2
 80044be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044c6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a1d      	ldr	r2, [pc, #116]	@ (8004540 <TIM_OC2_SetConfig+0x100>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d00f      	beq.n	80044f0 <TIM_OC2_SetConfig+0xb0>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	4a1c      	ldr	r2, [pc, #112]	@ (8004544 <TIM_OC2_SetConfig+0x104>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d00b      	beq.n	80044f0 <TIM_OC2_SetConfig+0xb0>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	4a1b      	ldr	r2, [pc, #108]	@ (8004548 <TIM_OC2_SetConfig+0x108>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d007      	beq.n	80044f0 <TIM_OC2_SetConfig+0xb0>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	4a1a      	ldr	r2, [pc, #104]	@ (800454c <TIM_OC2_SetConfig+0x10c>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d003      	beq.n	80044f0 <TIM_OC2_SetConfig+0xb0>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	4a19      	ldr	r2, [pc, #100]	@ (8004550 <TIM_OC2_SetConfig+0x110>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d113      	bne.n	8004518 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80044f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80044fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	695b      	ldr	r3, [r3, #20]
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	693a      	ldr	r2, [r7, #16]
 8004508:	4313      	orrs	r3, r2
 800450a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	699b      	ldr	r3, [r3, #24]
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	693a      	ldr	r2, [r7, #16]
 8004514:	4313      	orrs	r3, r2
 8004516:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	693a      	ldr	r2, [r7, #16]
 800451c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	68fa      	ldr	r2, [r7, #12]
 8004522:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	685a      	ldr	r2, [r3, #4]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	697a      	ldr	r2, [r7, #20]
 8004530:	621a      	str	r2, [r3, #32]
}
 8004532:	bf00      	nop
 8004534:	371c      	adds	r7, #28
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr
 800453e:	bf00      	nop
 8004540:	40012c00 	.word	0x40012c00
 8004544:	40013400 	.word	0x40013400
 8004548:	40014000 	.word	0x40014000
 800454c:	40014400 	.word	0x40014400
 8004550:	40014800 	.word	0x40014800

08004554 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004554:	b480      	push	{r7}
 8004556:	b087      	sub	sp, #28
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
 800455c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6a1b      	ldr	r3, [r3, #32]
 8004562:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6a1b      	ldr	r3, [r3, #32]
 8004568:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	69db      	ldr	r3, [r3, #28]
 800457a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004582:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004586:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f023 0303 	bic.w	r3, r3, #3
 800458e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	68fa      	ldr	r2, [r7, #12]
 8004596:	4313      	orrs	r3, r2
 8004598:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80045a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	021b      	lsls	r3, r3, #8
 80045a8:	697a      	ldr	r2, [r7, #20]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a27      	ldr	r2, [pc, #156]	@ (8004650 <TIM_OC3_SetConfig+0xfc>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d003      	beq.n	80045be <TIM_OC3_SetConfig+0x6a>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	4a26      	ldr	r2, [pc, #152]	@ (8004654 <TIM_OC3_SetConfig+0x100>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d10d      	bne.n	80045da <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80045c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	021b      	lsls	r3, r3, #8
 80045cc:	697a      	ldr	r2, [r7, #20]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80045d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a1c      	ldr	r2, [pc, #112]	@ (8004650 <TIM_OC3_SetConfig+0xfc>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d00f      	beq.n	8004602 <TIM_OC3_SetConfig+0xae>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a1b      	ldr	r2, [pc, #108]	@ (8004654 <TIM_OC3_SetConfig+0x100>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d00b      	beq.n	8004602 <TIM_OC3_SetConfig+0xae>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a1a      	ldr	r2, [pc, #104]	@ (8004658 <TIM_OC3_SetConfig+0x104>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d007      	beq.n	8004602 <TIM_OC3_SetConfig+0xae>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a19      	ldr	r2, [pc, #100]	@ (800465c <TIM_OC3_SetConfig+0x108>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d003      	beq.n	8004602 <TIM_OC3_SetConfig+0xae>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a18      	ldr	r2, [pc, #96]	@ (8004660 <TIM_OC3_SetConfig+0x10c>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d113      	bne.n	800462a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004608:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004610:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	695b      	ldr	r3, [r3, #20]
 8004616:	011b      	lsls	r3, r3, #4
 8004618:	693a      	ldr	r2, [r7, #16]
 800461a:	4313      	orrs	r3, r2
 800461c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	699b      	ldr	r3, [r3, #24]
 8004622:	011b      	lsls	r3, r3, #4
 8004624:	693a      	ldr	r2, [r7, #16]
 8004626:	4313      	orrs	r3, r2
 8004628:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	693a      	ldr	r2, [r7, #16]
 800462e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	68fa      	ldr	r2, [r7, #12]
 8004634:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	685a      	ldr	r2, [r3, #4]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	697a      	ldr	r2, [r7, #20]
 8004642:	621a      	str	r2, [r3, #32]
}
 8004644:	bf00      	nop
 8004646:	371c      	adds	r7, #28
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr
 8004650:	40012c00 	.word	0x40012c00
 8004654:	40013400 	.word	0x40013400
 8004658:	40014000 	.word	0x40014000
 800465c:	40014400 	.word	0x40014400
 8004660:	40014800 	.word	0x40014800

08004664 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004664:	b480      	push	{r7}
 8004666:	b087      	sub	sp, #28
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6a1b      	ldr	r3, [r3, #32]
 8004672:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a1b      	ldr	r3, [r3, #32]
 8004678:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	69db      	ldr	r3, [r3, #28]
 800468a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004692:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004696:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800469e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	021b      	lsls	r3, r3, #8
 80046a6:	68fa      	ldr	r2, [r7, #12]
 80046a8:	4313      	orrs	r3, r2
 80046aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80046b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	031b      	lsls	r3, r3, #12
 80046ba:	697a      	ldr	r2, [r7, #20]
 80046bc:	4313      	orrs	r3, r2
 80046be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	4a28      	ldr	r2, [pc, #160]	@ (8004764 <TIM_OC4_SetConfig+0x100>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d003      	beq.n	80046d0 <TIM_OC4_SetConfig+0x6c>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a27      	ldr	r2, [pc, #156]	@ (8004768 <TIM_OC4_SetConfig+0x104>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d10d      	bne.n	80046ec <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80046d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	031b      	lsls	r3, r3, #12
 80046de:	697a      	ldr	r2, [r7, #20]
 80046e0:	4313      	orrs	r3, r2
 80046e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80046ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a1d      	ldr	r2, [pc, #116]	@ (8004764 <TIM_OC4_SetConfig+0x100>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d00f      	beq.n	8004714 <TIM_OC4_SetConfig+0xb0>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a1c      	ldr	r2, [pc, #112]	@ (8004768 <TIM_OC4_SetConfig+0x104>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d00b      	beq.n	8004714 <TIM_OC4_SetConfig+0xb0>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a1b      	ldr	r2, [pc, #108]	@ (800476c <TIM_OC4_SetConfig+0x108>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d007      	beq.n	8004714 <TIM_OC4_SetConfig+0xb0>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a1a      	ldr	r2, [pc, #104]	@ (8004770 <TIM_OC4_SetConfig+0x10c>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d003      	beq.n	8004714 <TIM_OC4_SetConfig+0xb0>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4a19      	ldr	r2, [pc, #100]	@ (8004774 <TIM_OC4_SetConfig+0x110>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d113      	bne.n	800473c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800471a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004722:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	695b      	ldr	r3, [r3, #20]
 8004728:	019b      	lsls	r3, r3, #6
 800472a:	693a      	ldr	r2, [r7, #16]
 800472c:	4313      	orrs	r3, r2
 800472e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	699b      	ldr	r3, [r3, #24]
 8004734:	019b      	lsls	r3, r3, #6
 8004736:	693a      	ldr	r2, [r7, #16]
 8004738:	4313      	orrs	r3, r2
 800473a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	693a      	ldr	r2, [r7, #16]
 8004740:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	68fa      	ldr	r2, [r7, #12]
 8004746:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	685a      	ldr	r2, [r3, #4]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	697a      	ldr	r2, [r7, #20]
 8004754:	621a      	str	r2, [r3, #32]
}
 8004756:	bf00      	nop
 8004758:	371c      	adds	r7, #28
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr
 8004762:	bf00      	nop
 8004764:	40012c00 	.word	0x40012c00
 8004768:	40013400 	.word	0x40013400
 800476c:	40014000 	.word	0x40014000
 8004770:	40014400 	.word	0x40014400
 8004774:	40014800 	.word	0x40014800

08004778 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004778:	b480      	push	{r7}
 800477a:	b087      	sub	sp, #28
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6a1b      	ldr	r3, [r3, #32]
 8004786:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6a1b      	ldr	r3, [r3, #32]
 800478c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800479e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	68fa      	ldr	r2, [r7, #12]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80047bc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	041b      	lsls	r3, r3, #16
 80047c4:	693a      	ldr	r2, [r7, #16]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a17      	ldr	r2, [pc, #92]	@ (800482c <TIM_OC5_SetConfig+0xb4>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d00f      	beq.n	80047f2 <TIM_OC5_SetConfig+0x7a>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	4a16      	ldr	r2, [pc, #88]	@ (8004830 <TIM_OC5_SetConfig+0xb8>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d00b      	beq.n	80047f2 <TIM_OC5_SetConfig+0x7a>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a15      	ldr	r2, [pc, #84]	@ (8004834 <TIM_OC5_SetConfig+0xbc>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d007      	beq.n	80047f2 <TIM_OC5_SetConfig+0x7a>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a14      	ldr	r2, [pc, #80]	@ (8004838 <TIM_OC5_SetConfig+0xc0>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d003      	beq.n	80047f2 <TIM_OC5_SetConfig+0x7a>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a13      	ldr	r2, [pc, #76]	@ (800483c <TIM_OC5_SetConfig+0xc4>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d109      	bne.n	8004806 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047f8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	695b      	ldr	r3, [r3, #20]
 80047fe:	021b      	lsls	r3, r3, #8
 8004800:	697a      	ldr	r2, [r7, #20]
 8004802:	4313      	orrs	r3, r2
 8004804:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	697a      	ldr	r2, [r7, #20]
 800480a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	68fa      	ldr	r2, [r7, #12]
 8004810:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	685a      	ldr	r2, [r3, #4]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	693a      	ldr	r2, [r7, #16]
 800481e:	621a      	str	r2, [r3, #32]
}
 8004820:	bf00      	nop
 8004822:	371c      	adds	r7, #28
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr
 800482c:	40012c00 	.word	0x40012c00
 8004830:	40013400 	.word	0x40013400
 8004834:	40014000 	.word	0x40014000
 8004838:	40014400 	.word	0x40014400
 800483c:	40014800 	.word	0x40014800

08004840 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004840:	b480      	push	{r7}
 8004842:	b087      	sub	sp, #28
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
 8004848:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6a1b      	ldr	r3, [r3, #32]
 800484e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6a1b      	ldr	r3, [r3, #32]
 8004854:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800486e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004872:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	021b      	lsls	r3, r3, #8
 800487a:	68fa      	ldr	r2, [r7, #12]
 800487c:	4313      	orrs	r3, r2
 800487e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004886:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	051b      	lsls	r3, r3, #20
 800488e:	693a      	ldr	r2, [r7, #16]
 8004890:	4313      	orrs	r3, r2
 8004892:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	4a18      	ldr	r2, [pc, #96]	@ (80048f8 <TIM_OC6_SetConfig+0xb8>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d00f      	beq.n	80048bc <TIM_OC6_SetConfig+0x7c>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a17      	ldr	r2, [pc, #92]	@ (80048fc <TIM_OC6_SetConfig+0xbc>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d00b      	beq.n	80048bc <TIM_OC6_SetConfig+0x7c>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a16      	ldr	r2, [pc, #88]	@ (8004900 <TIM_OC6_SetConfig+0xc0>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d007      	beq.n	80048bc <TIM_OC6_SetConfig+0x7c>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a15      	ldr	r2, [pc, #84]	@ (8004904 <TIM_OC6_SetConfig+0xc4>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d003      	beq.n	80048bc <TIM_OC6_SetConfig+0x7c>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a14      	ldr	r2, [pc, #80]	@ (8004908 <TIM_OC6_SetConfig+0xc8>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d109      	bne.n	80048d0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048c2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	695b      	ldr	r3, [r3, #20]
 80048c8:	029b      	lsls	r3, r3, #10
 80048ca:	697a      	ldr	r2, [r7, #20]
 80048cc:	4313      	orrs	r3, r2
 80048ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	697a      	ldr	r2, [r7, #20]
 80048d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	68fa      	ldr	r2, [r7, #12]
 80048da:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	685a      	ldr	r2, [r3, #4]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	693a      	ldr	r2, [r7, #16]
 80048e8:	621a      	str	r2, [r3, #32]
}
 80048ea:	bf00      	nop
 80048ec:	371c      	adds	r7, #28
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr
 80048f6:	bf00      	nop
 80048f8:	40012c00 	.word	0x40012c00
 80048fc:	40013400 	.word	0x40013400
 8004900:	40014000 	.word	0x40014000
 8004904:	40014400 	.word	0x40014400
 8004908:	40014800 	.word	0x40014800

0800490c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800490c:	b480      	push	{r7}
 800490e:	b087      	sub	sp, #28
 8004910:	af00      	add	r7, sp, #0
 8004912:	60f8      	str	r0, [r7, #12]
 8004914:	60b9      	str	r1, [r7, #8]
 8004916:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	f003 031f 	and.w	r3, r3, #31
 800491e:	2201      	movs	r2, #1
 8004920:	fa02 f303 	lsl.w	r3, r2, r3
 8004924:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	6a1a      	ldr	r2, [r3, #32]
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	43db      	mvns	r3, r3
 800492e:	401a      	ands	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6a1a      	ldr	r2, [r3, #32]
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	f003 031f 	and.w	r3, r3, #31
 800493e:	6879      	ldr	r1, [r7, #4]
 8004940:	fa01 f303 	lsl.w	r3, r1, r3
 8004944:	431a      	orrs	r2, r3
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	621a      	str	r2, [r3, #32]
}
 800494a:	bf00      	nop
 800494c:	371c      	adds	r7, #28
 800494e:	46bd      	mov	sp, r7
 8004950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004954:	4770      	bx	lr
	...

08004958 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004958:	b480      	push	{r7}
 800495a:	b085      	sub	sp, #20
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004968:	2b01      	cmp	r3, #1
 800496a:	d101      	bne.n	8004970 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800496c:	2302      	movs	r3, #2
 800496e:	e065      	b.n	8004a3c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2202      	movs	r2, #2
 800497c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a2c      	ldr	r2, [pc, #176]	@ (8004a48 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d004      	beq.n	80049a4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a2b      	ldr	r2, [pc, #172]	@ (8004a4c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d108      	bne.n	80049b6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80049aa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	68fa      	ldr	r2, [r7, #12]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80049bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049c0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68fa      	ldr	r2, [r7, #12]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68fa      	ldr	r2, [r7, #12]
 80049d2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a1b      	ldr	r2, [pc, #108]	@ (8004a48 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d018      	beq.n	8004a10 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049e6:	d013      	beq.n	8004a10 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a18      	ldr	r2, [pc, #96]	@ (8004a50 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d00e      	beq.n	8004a10 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a17      	ldr	r2, [pc, #92]	@ (8004a54 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d009      	beq.n	8004a10 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a12      	ldr	r2, [pc, #72]	@ (8004a4c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d004      	beq.n	8004a10 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a13      	ldr	r2, [pc, #76]	@ (8004a58 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d10c      	bne.n	8004a2a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a16:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	68ba      	ldr	r2, [r7, #8]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	68ba      	ldr	r2, [r7, #8]
 8004a28:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004a3a:	2300      	movs	r3, #0
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	3714      	adds	r7, #20
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr
 8004a48:	40012c00 	.word	0x40012c00
 8004a4c:	40013400 	.word	0x40013400
 8004a50:	40000400 	.word	0x40000400
 8004a54:	40000800 	.word	0x40000800
 8004a58:	40014000 	.word	0x40014000

08004a5c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a64:	bf00      	nop
 8004a66:	370c      	adds	r7, #12
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr

08004a70 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b083      	sub	sp, #12
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a78:	bf00      	nop
 8004a7a:	370c      	adds	r7, #12
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a82:	4770      	bx	lr

08004a84 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b083      	sub	sp, #12
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004a8c:	bf00      	nop
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004aa0:	bf00      	nop
 8004aa2:	370c      	adds	r7, #12
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr

08004aac <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004ab4:	bf00      	nop
 8004ab6:	370c      	adds	r7, #12
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004ac8:	bf00      	nop
 8004aca:	370c      	adds	r7, #12
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr

08004ad4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004adc:	bf00      	nop
 8004ade:	370c      	adds	r7, #12
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr

08004ae8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b082      	sub	sp, #8
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d101      	bne.n	8004afa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e042      	b.n	8004b80 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d106      	bne.n	8004b12 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2200      	movs	r2, #0
 8004b08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	f7fd f907 	bl	8001d20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2224      	movs	r2, #36	@ 0x24
 8004b16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f022 0201 	bic.w	r2, r2, #1
 8004b28:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d002      	beq.n	8004b38 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f000 fb82 	bl	800523c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f000 f8b3 	bl	8004ca4 <UART_SetConfig>
 8004b3e:	4603      	mov	r3, r0
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d101      	bne.n	8004b48 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	e01b      	b.n	8004b80 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	685a      	ldr	r2, [r3, #4]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b56:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	689a      	ldr	r2, [r3, #8]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004b66:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f042 0201 	orr.w	r2, r2, #1
 8004b76:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 fc01 	bl	8005380 <UART_CheckIdleState>
 8004b7e:	4603      	mov	r3, r0
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	3708      	adds	r7, #8
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}

08004b88 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b08a      	sub	sp, #40	@ 0x28
 8004b8c:	af02      	add	r7, sp, #8
 8004b8e:	60f8      	str	r0, [r7, #12]
 8004b90:	60b9      	str	r1, [r7, #8]
 8004b92:	603b      	str	r3, [r7, #0]
 8004b94:	4613      	mov	r3, r2
 8004b96:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b9e:	2b20      	cmp	r3, #32
 8004ba0:	d17b      	bne.n	8004c9a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d002      	beq.n	8004bae <HAL_UART_Transmit+0x26>
 8004ba8:	88fb      	ldrh	r3, [r7, #6]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d101      	bne.n	8004bb2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e074      	b.n	8004c9c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2221      	movs	r2, #33	@ 0x21
 8004bbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004bc2:	f7fd faa5 	bl	8002110 <HAL_GetTick>
 8004bc6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	88fa      	ldrh	r2, [r7, #6]
 8004bcc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	88fa      	ldrh	r2, [r7, #6]
 8004bd4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004be0:	d108      	bne.n	8004bf4 <HAL_UART_Transmit+0x6c>
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	691b      	ldr	r3, [r3, #16]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d104      	bne.n	8004bf4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004bea:	2300      	movs	r3, #0
 8004bec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	61bb      	str	r3, [r7, #24]
 8004bf2:	e003      	b.n	8004bfc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004bfc:	e030      	b.n	8004c60 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	9300      	str	r3, [sp, #0]
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	2200      	movs	r2, #0
 8004c06:	2180      	movs	r1, #128	@ 0x80
 8004c08:	68f8      	ldr	r0, [r7, #12]
 8004c0a:	f000 fc63 	bl	80054d4 <UART_WaitOnFlagUntilTimeout>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d005      	beq.n	8004c20 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2220      	movs	r2, #32
 8004c18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004c1c:	2303      	movs	r3, #3
 8004c1e:	e03d      	b.n	8004c9c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d10b      	bne.n	8004c3e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c26:	69bb      	ldr	r3, [r7, #24]
 8004c28:	881b      	ldrh	r3, [r3, #0]
 8004c2a:	461a      	mov	r2, r3
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c34:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004c36:	69bb      	ldr	r3, [r7, #24]
 8004c38:	3302      	adds	r3, #2
 8004c3a:	61bb      	str	r3, [r7, #24]
 8004c3c:	e007      	b.n	8004c4e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	781a      	ldrb	r2, [r3, #0]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004c48:	69fb      	ldr	r3, [r7, #28]
 8004c4a:	3301      	adds	r3, #1
 8004c4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004c54:	b29b      	uxth	r3, r3
 8004c56:	3b01      	subs	r3, #1
 8004c58:	b29a      	uxth	r2, r3
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d1c8      	bne.n	8004bfe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	9300      	str	r3, [sp, #0]
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	2200      	movs	r2, #0
 8004c74:	2140      	movs	r1, #64	@ 0x40
 8004c76:	68f8      	ldr	r0, [r7, #12]
 8004c78:	f000 fc2c 	bl	80054d4 <UART_WaitOnFlagUntilTimeout>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d005      	beq.n	8004c8e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2220      	movs	r2, #32
 8004c86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	e006      	b.n	8004c9c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2220      	movs	r2, #32
 8004c92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004c96:	2300      	movs	r3, #0
 8004c98:	e000      	b.n	8004c9c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004c9a:	2302      	movs	r3, #2
  }
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3720      	adds	r7, #32
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ca4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ca8:	b08c      	sub	sp, #48	@ 0x30
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	689a      	ldr	r2, [r3, #8]
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	691b      	ldr	r3, [r3, #16]
 8004cbc:	431a      	orrs	r2, r3
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	695b      	ldr	r3, [r3, #20]
 8004cc2:	431a      	orrs	r2, r3
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	69db      	ldr	r3, [r3, #28]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	4bab      	ldr	r3, [pc, #684]	@ (8004f80 <UART_SetConfig+0x2dc>)
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	697a      	ldr	r2, [r7, #20]
 8004cd8:	6812      	ldr	r2, [r2, #0]
 8004cda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004cdc:	430b      	orrs	r3, r1
 8004cde:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	68da      	ldr	r2, [r3, #12]
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	430a      	orrs	r2, r1
 8004cf4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	699b      	ldr	r3, [r3, #24]
 8004cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4aa0      	ldr	r2, [pc, #640]	@ (8004f84 <UART_SetConfig+0x2e0>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d004      	beq.n	8004d10 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	6a1b      	ldr	r3, [r3, #32]
 8004d0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004d1a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004d1e:	697a      	ldr	r2, [r7, #20]
 8004d20:	6812      	ldr	r2, [r2, #0]
 8004d22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d24:	430b      	orrs	r3, r1
 8004d26:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d2e:	f023 010f 	bic.w	r1, r3, #15
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	430a      	orrs	r2, r1
 8004d3c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a91      	ldr	r2, [pc, #580]	@ (8004f88 <UART_SetConfig+0x2e4>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d125      	bne.n	8004d94 <UART_SetConfig+0xf0>
 8004d48:	4b90      	ldr	r3, [pc, #576]	@ (8004f8c <UART_SetConfig+0x2e8>)
 8004d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d4e:	f003 0303 	and.w	r3, r3, #3
 8004d52:	2b03      	cmp	r3, #3
 8004d54:	d81a      	bhi.n	8004d8c <UART_SetConfig+0xe8>
 8004d56:	a201      	add	r2, pc, #4	@ (adr r2, 8004d5c <UART_SetConfig+0xb8>)
 8004d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d5c:	08004d6d 	.word	0x08004d6d
 8004d60:	08004d7d 	.word	0x08004d7d
 8004d64:	08004d75 	.word	0x08004d75
 8004d68:	08004d85 	.word	0x08004d85
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d72:	e0d6      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004d74:	2302      	movs	r3, #2
 8004d76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d7a:	e0d2      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004d7c:	2304      	movs	r3, #4
 8004d7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d82:	e0ce      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004d84:	2308      	movs	r3, #8
 8004d86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d8a:	e0ca      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004d8c:	2310      	movs	r3, #16
 8004d8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d92:	e0c6      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a7d      	ldr	r2, [pc, #500]	@ (8004f90 <UART_SetConfig+0x2ec>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d138      	bne.n	8004e10 <UART_SetConfig+0x16c>
 8004d9e:	4b7b      	ldr	r3, [pc, #492]	@ (8004f8c <UART_SetConfig+0x2e8>)
 8004da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004da4:	f003 030c 	and.w	r3, r3, #12
 8004da8:	2b0c      	cmp	r3, #12
 8004daa:	d82d      	bhi.n	8004e08 <UART_SetConfig+0x164>
 8004dac:	a201      	add	r2, pc, #4	@ (adr r2, 8004db4 <UART_SetConfig+0x110>)
 8004dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004db2:	bf00      	nop
 8004db4:	08004de9 	.word	0x08004de9
 8004db8:	08004e09 	.word	0x08004e09
 8004dbc:	08004e09 	.word	0x08004e09
 8004dc0:	08004e09 	.word	0x08004e09
 8004dc4:	08004df9 	.word	0x08004df9
 8004dc8:	08004e09 	.word	0x08004e09
 8004dcc:	08004e09 	.word	0x08004e09
 8004dd0:	08004e09 	.word	0x08004e09
 8004dd4:	08004df1 	.word	0x08004df1
 8004dd8:	08004e09 	.word	0x08004e09
 8004ddc:	08004e09 	.word	0x08004e09
 8004de0:	08004e09 	.word	0x08004e09
 8004de4:	08004e01 	.word	0x08004e01
 8004de8:	2300      	movs	r3, #0
 8004dea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dee:	e098      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004df0:	2302      	movs	r3, #2
 8004df2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004df6:	e094      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004df8:	2304      	movs	r3, #4
 8004dfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dfe:	e090      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004e00:	2308      	movs	r3, #8
 8004e02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e06:	e08c      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004e08:	2310      	movs	r3, #16
 8004e0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e0e:	e088      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a5f      	ldr	r2, [pc, #380]	@ (8004f94 <UART_SetConfig+0x2f0>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d125      	bne.n	8004e66 <UART_SetConfig+0x1c2>
 8004e1a:	4b5c      	ldr	r3, [pc, #368]	@ (8004f8c <UART_SetConfig+0x2e8>)
 8004e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e20:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004e24:	2b30      	cmp	r3, #48	@ 0x30
 8004e26:	d016      	beq.n	8004e56 <UART_SetConfig+0x1b2>
 8004e28:	2b30      	cmp	r3, #48	@ 0x30
 8004e2a:	d818      	bhi.n	8004e5e <UART_SetConfig+0x1ba>
 8004e2c:	2b20      	cmp	r3, #32
 8004e2e:	d00a      	beq.n	8004e46 <UART_SetConfig+0x1a2>
 8004e30:	2b20      	cmp	r3, #32
 8004e32:	d814      	bhi.n	8004e5e <UART_SetConfig+0x1ba>
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d002      	beq.n	8004e3e <UART_SetConfig+0x19a>
 8004e38:	2b10      	cmp	r3, #16
 8004e3a:	d008      	beq.n	8004e4e <UART_SetConfig+0x1aa>
 8004e3c:	e00f      	b.n	8004e5e <UART_SetConfig+0x1ba>
 8004e3e:	2300      	movs	r3, #0
 8004e40:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e44:	e06d      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004e46:	2302      	movs	r3, #2
 8004e48:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e4c:	e069      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004e4e:	2304      	movs	r3, #4
 8004e50:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e54:	e065      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004e56:	2308      	movs	r3, #8
 8004e58:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e5c:	e061      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004e5e:	2310      	movs	r3, #16
 8004e60:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e64:	e05d      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a4b      	ldr	r2, [pc, #300]	@ (8004f98 <UART_SetConfig+0x2f4>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d125      	bne.n	8004ebc <UART_SetConfig+0x218>
 8004e70:	4b46      	ldr	r3, [pc, #280]	@ (8004f8c <UART_SetConfig+0x2e8>)
 8004e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e76:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004e7a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e7c:	d016      	beq.n	8004eac <UART_SetConfig+0x208>
 8004e7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e80:	d818      	bhi.n	8004eb4 <UART_SetConfig+0x210>
 8004e82:	2b80      	cmp	r3, #128	@ 0x80
 8004e84:	d00a      	beq.n	8004e9c <UART_SetConfig+0x1f8>
 8004e86:	2b80      	cmp	r3, #128	@ 0x80
 8004e88:	d814      	bhi.n	8004eb4 <UART_SetConfig+0x210>
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d002      	beq.n	8004e94 <UART_SetConfig+0x1f0>
 8004e8e:	2b40      	cmp	r3, #64	@ 0x40
 8004e90:	d008      	beq.n	8004ea4 <UART_SetConfig+0x200>
 8004e92:	e00f      	b.n	8004eb4 <UART_SetConfig+0x210>
 8004e94:	2300      	movs	r3, #0
 8004e96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e9a:	e042      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004e9c:	2302      	movs	r3, #2
 8004e9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ea2:	e03e      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004ea4:	2304      	movs	r3, #4
 8004ea6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004eaa:	e03a      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004eac:	2308      	movs	r3, #8
 8004eae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004eb2:	e036      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004eb4:	2310      	movs	r3, #16
 8004eb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004eba:	e032      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a30      	ldr	r2, [pc, #192]	@ (8004f84 <UART_SetConfig+0x2e0>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d12a      	bne.n	8004f1c <UART_SetConfig+0x278>
 8004ec6:	4b31      	ldr	r3, [pc, #196]	@ (8004f8c <UART_SetConfig+0x2e8>)
 8004ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ecc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004ed0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ed4:	d01a      	beq.n	8004f0c <UART_SetConfig+0x268>
 8004ed6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004eda:	d81b      	bhi.n	8004f14 <UART_SetConfig+0x270>
 8004edc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ee0:	d00c      	beq.n	8004efc <UART_SetConfig+0x258>
 8004ee2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ee6:	d815      	bhi.n	8004f14 <UART_SetConfig+0x270>
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d003      	beq.n	8004ef4 <UART_SetConfig+0x250>
 8004eec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ef0:	d008      	beq.n	8004f04 <UART_SetConfig+0x260>
 8004ef2:	e00f      	b.n	8004f14 <UART_SetConfig+0x270>
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004efa:	e012      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004efc:	2302      	movs	r3, #2
 8004efe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f02:	e00e      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004f04:	2304      	movs	r3, #4
 8004f06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f0a:	e00a      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004f0c:	2308      	movs	r3, #8
 8004f0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f12:	e006      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004f14:	2310      	movs	r3, #16
 8004f16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f1a:	e002      	b.n	8004f22 <UART_SetConfig+0x27e>
 8004f1c:	2310      	movs	r3, #16
 8004f1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a17      	ldr	r2, [pc, #92]	@ (8004f84 <UART_SetConfig+0x2e0>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	f040 80a8 	bne.w	800507e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004f2e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004f32:	2b08      	cmp	r3, #8
 8004f34:	d834      	bhi.n	8004fa0 <UART_SetConfig+0x2fc>
 8004f36:	a201      	add	r2, pc, #4	@ (adr r2, 8004f3c <UART_SetConfig+0x298>)
 8004f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f3c:	08004f61 	.word	0x08004f61
 8004f40:	08004fa1 	.word	0x08004fa1
 8004f44:	08004f69 	.word	0x08004f69
 8004f48:	08004fa1 	.word	0x08004fa1
 8004f4c:	08004f6f 	.word	0x08004f6f
 8004f50:	08004fa1 	.word	0x08004fa1
 8004f54:	08004fa1 	.word	0x08004fa1
 8004f58:	08004fa1 	.word	0x08004fa1
 8004f5c:	08004f77 	.word	0x08004f77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f60:	f7fe f906 	bl	8003170 <HAL_RCC_GetPCLK1Freq>
 8004f64:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004f66:	e021      	b.n	8004fac <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f68:	4b0c      	ldr	r3, [pc, #48]	@ (8004f9c <UART_SetConfig+0x2f8>)
 8004f6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004f6c:	e01e      	b.n	8004fac <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f6e:	f7fe f891 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 8004f72:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004f74:	e01a      	b.n	8004fac <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004f7c:	e016      	b.n	8004fac <UART_SetConfig+0x308>
 8004f7e:	bf00      	nop
 8004f80:	cfff69f3 	.word	0xcfff69f3
 8004f84:	40008000 	.word	0x40008000
 8004f88:	40013800 	.word	0x40013800
 8004f8c:	40021000 	.word	0x40021000
 8004f90:	40004400 	.word	0x40004400
 8004f94:	40004800 	.word	0x40004800
 8004f98:	40004c00 	.word	0x40004c00
 8004f9c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004faa:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	f000 812a 	beq.w	8005208 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb8:	4a9e      	ldr	r2, [pc, #632]	@ (8005234 <UART_SetConfig+0x590>)
 8004fba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc2:	fbb3 f3f2 	udiv	r3, r3, r2
 8004fc6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	685a      	ldr	r2, [r3, #4]
 8004fcc:	4613      	mov	r3, r2
 8004fce:	005b      	lsls	r3, r3, #1
 8004fd0:	4413      	add	r3, r2
 8004fd2:	69ba      	ldr	r2, [r7, #24]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d305      	bcc.n	8004fe4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004fde:	69ba      	ldr	r2, [r7, #24]
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d903      	bls.n	8004fec <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004fea:	e10d      	b.n	8005208 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fee:	2200      	movs	r2, #0
 8004ff0:	60bb      	str	r3, [r7, #8]
 8004ff2:	60fa      	str	r2, [r7, #12]
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff8:	4a8e      	ldr	r2, [pc, #568]	@ (8005234 <UART_SetConfig+0x590>)
 8004ffa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	2200      	movs	r2, #0
 8005002:	603b      	str	r3, [r7, #0]
 8005004:	607a      	str	r2, [r7, #4]
 8005006:	e9d7 2300 	ldrd	r2, r3, [r7]
 800500a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800500e:	f7fb fdf3 	bl	8000bf8 <__aeabi_uldivmod>
 8005012:	4602      	mov	r2, r0
 8005014:	460b      	mov	r3, r1
 8005016:	4610      	mov	r0, r2
 8005018:	4619      	mov	r1, r3
 800501a:	f04f 0200 	mov.w	r2, #0
 800501e:	f04f 0300 	mov.w	r3, #0
 8005022:	020b      	lsls	r3, r1, #8
 8005024:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005028:	0202      	lsls	r2, r0, #8
 800502a:	6979      	ldr	r1, [r7, #20]
 800502c:	6849      	ldr	r1, [r1, #4]
 800502e:	0849      	lsrs	r1, r1, #1
 8005030:	2000      	movs	r0, #0
 8005032:	460c      	mov	r4, r1
 8005034:	4605      	mov	r5, r0
 8005036:	eb12 0804 	adds.w	r8, r2, r4
 800503a:	eb43 0905 	adc.w	r9, r3, r5
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	2200      	movs	r2, #0
 8005044:	469a      	mov	sl, r3
 8005046:	4693      	mov	fp, r2
 8005048:	4652      	mov	r2, sl
 800504a:	465b      	mov	r3, fp
 800504c:	4640      	mov	r0, r8
 800504e:	4649      	mov	r1, r9
 8005050:	f7fb fdd2 	bl	8000bf8 <__aeabi_uldivmod>
 8005054:	4602      	mov	r2, r0
 8005056:	460b      	mov	r3, r1
 8005058:	4613      	mov	r3, r2
 800505a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800505c:	6a3b      	ldr	r3, [r7, #32]
 800505e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005062:	d308      	bcc.n	8005076 <UART_SetConfig+0x3d2>
 8005064:	6a3b      	ldr	r3, [r7, #32]
 8005066:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800506a:	d204      	bcs.n	8005076 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	6a3a      	ldr	r2, [r7, #32]
 8005072:	60da      	str	r2, [r3, #12]
 8005074:	e0c8      	b.n	8005208 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800507c:	e0c4      	b.n	8005208 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	69db      	ldr	r3, [r3, #28]
 8005082:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005086:	d167      	bne.n	8005158 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8005088:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800508c:	2b08      	cmp	r3, #8
 800508e:	d828      	bhi.n	80050e2 <UART_SetConfig+0x43e>
 8005090:	a201      	add	r2, pc, #4	@ (adr r2, 8005098 <UART_SetConfig+0x3f4>)
 8005092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005096:	bf00      	nop
 8005098:	080050bd 	.word	0x080050bd
 800509c:	080050c5 	.word	0x080050c5
 80050a0:	080050cd 	.word	0x080050cd
 80050a4:	080050e3 	.word	0x080050e3
 80050a8:	080050d3 	.word	0x080050d3
 80050ac:	080050e3 	.word	0x080050e3
 80050b0:	080050e3 	.word	0x080050e3
 80050b4:	080050e3 	.word	0x080050e3
 80050b8:	080050db 	.word	0x080050db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050bc:	f7fe f858 	bl	8003170 <HAL_RCC_GetPCLK1Freq>
 80050c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80050c2:	e014      	b.n	80050ee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050c4:	f7fe f86a 	bl	800319c <HAL_RCC_GetPCLK2Freq>
 80050c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80050ca:	e010      	b.n	80050ee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050cc:	4b5a      	ldr	r3, [pc, #360]	@ (8005238 <UART_SetConfig+0x594>)
 80050ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80050d0:	e00d      	b.n	80050ee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050d2:	f7fd ffdf 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 80050d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80050d8:	e009      	b.n	80050ee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80050e0:	e005      	b.n	80050ee <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80050e2:	2300      	movs	r3, #0
 80050e4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80050ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80050ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	f000 8089 	beq.w	8005208 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050fa:	4a4e      	ldr	r2, [pc, #312]	@ (8005234 <UART_SetConfig+0x590>)
 80050fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005100:	461a      	mov	r2, r3
 8005102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005104:	fbb3 f3f2 	udiv	r3, r3, r2
 8005108:	005a      	lsls	r2, r3, #1
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	085b      	lsrs	r3, r3, #1
 8005110:	441a      	add	r2, r3
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	fbb2 f3f3 	udiv	r3, r2, r3
 800511a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800511c:	6a3b      	ldr	r3, [r7, #32]
 800511e:	2b0f      	cmp	r3, #15
 8005120:	d916      	bls.n	8005150 <UART_SetConfig+0x4ac>
 8005122:	6a3b      	ldr	r3, [r7, #32]
 8005124:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005128:	d212      	bcs.n	8005150 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800512a:	6a3b      	ldr	r3, [r7, #32]
 800512c:	b29b      	uxth	r3, r3
 800512e:	f023 030f 	bic.w	r3, r3, #15
 8005132:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005134:	6a3b      	ldr	r3, [r7, #32]
 8005136:	085b      	lsrs	r3, r3, #1
 8005138:	b29b      	uxth	r3, r3
 800513a:	f003 0307 	and.w	r3, r3, #7
 800513e:	b29a      	uxth	r2, r3
 8005140:	8bfb      	ldrh	r3, [r7, #30]
 8005142:	4313      	orrs	r3, r2
 8005144:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	8bfa      	ldrh	r2, [r7, #30]
 800514c:	60da      	str	r2, [r3, #12]
 800514e:	e05b      	b.n	8005208 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005156:	e057      	b.n	8005208 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005158:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800515c:	2b08      	cmp	r3, #8
 800515e:	d828      	bhi.n	80051b2 <UART_SetConfig+0x50e>
 8005160:	a201      	add	r2, pc, #4	@ (adr r2, 8005168 <UART_SetConfig+0x4c4>)
 8005162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005166:	bf00      	nop
 8005168:	0800518d 	.word	0x0800518d
 800516c:	08005195 	.word	0x08005195
 8005170:	0800519d 	.word	0x0800519d
 8005174:	080051b3 	.word	0x080051b3
 8005178:	080051a3 	.word	0x080051a3
 800517c:	080051b3 	.word	0x080051b3
 8005180:	080051b3 	.word	0x080051b3
 8005184:	080051b3 	.word	0x080051b3
 8005188:	080051ab 	.word	0x080051ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800518c:	f7fd fff0 	bl	8003170 <HAL_RCC_GetPCLK1Freq>
 8005190:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005192:	e014      	b.n	80051be <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005194:	f7fe f802 	bl	800319c <HAL_RCC_GetPCLK2Freq>
 8005198:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800519a:	e010      	b.n	80051be <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800519c:	4b26      	ldr	r3, [pc, #152]	@ (8005238 <UART_SetConfig+0x594>)
 800519e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80051a0:	e00d      	b.n	80051be <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051a2:	f7fd ff77 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 80051a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051a8:	e009      	b.n	80051be <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80051b0:	e005      	b.n	80051be <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80051b2:	2300      	movs	r3, #0
 80051b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80051bc:	bf00      	nop
    }

    if (pclk != 0U)
 80051be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d021      	beq.n	8005208 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c8:	4a1a      	ldr	r2, [pc, #104]	@ (8005234 <UART_SetConfig+0x590>)
 80051ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80051ce:	461a      	mov	r2, r3
 80051d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d2:	fbb3 f2f2 	udiv	r2, r3, r2
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	085b      	lsrs	r3, r3, #1
 80051dc:	441a      	add	r2, r3
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80051e6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051e8:	6a3b      	ldr	r3, [r7, #32]
 80051ea:	2b0f      	cmp	r3, #15
 80051ec:	d909      	bls.n	8005202 <UART_SetConfig+0x55e>
 80051ee:	6a3b      	ldr	r3, [r7, #32]
 80051f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051f4:	d205      	bcs.n	8005202 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80051f6:	6a3b      	ldr	r3, [r7, #32]
 80051f8:	b29a      	uxth	r2, r3
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	60da      	str	r2, [r3, #12]
 8005200:	e002      	b.n	8005208 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	2201      	movs	r2, #1
 800520c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	2201      	movs	r2, #1
 8005214:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	2200      	movs	r2, #0
 800521c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	2200      	movs	r2, #0
 8005222:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005224:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005228:	4618      	mov	r0, r3
 800522a:	3730      	adds	r7, #48	@ 0x30
 800522c:	46bd      	mov	sp, r7
 800522e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005232:	bf00      	nop
 8005234:	080082d8 	.word	0x080082d8
 8005238:	00f42400 	.word	0x00f42400

0800523c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800523c:	b480      	push	{r7}
 800523e:	b083      	sub	sp, #12
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005248:	f003 0308 	and.w	r3, r3, #8
 800524c:	2b00      	cmp	r3, #0
 800524e:	d00a      	beq.n	8005266 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	430a      	orrs	r2, r1
 8005264:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800526a:	f003 0301 	and.w	r3, r3, #1
 800526e:	2b00      	cmp	r3, #0
 8005270:	d00a      	beq.n	8005288 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	430a      	orrs	r2, r1
 8005286:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800528c:	f003 0302 	and.w	r3, r3, #2
 8005290:	2b00      	cmp	r3, #0
 8005292:	d00a      	beq.n	80052aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	430a      	orrs	r2, r1
 80052a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052ae:	f003 0304 	and.w	r3, r3, #4
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d00a      	beq.n	80052cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	430a      	orrs	r2, r1
 80052ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052d0:	f003 0310 	and.w	r3, r3, #16
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d00a      	beq.n	80052ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	430a      	orrs	r2, r1
 80052ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052f2:	f003 0320 	and.w	r3, r3, #32
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00a      	beq.n	8005310 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	430a      	orrs	r2, r1
 800530e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005318:	2b00      	cmp	r3, #0
 800531a:	d01a      	beq.n	8005352 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	430a      	orrs	r2, r1
 8005330:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005336:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800533a:	d10a      	bne.n	8005352 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	430a      	orrs	r2, r1
 8005350:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005356:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800535a:	2b00      	cmp	r3, #0
 800535c:	d00a      	beq.n	8005374 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	430a      	orrs	r2, r1
 8005372:	605a      	str	r2, [r3, #4]
  }
}
 8005374:	bf00      	nop
 8005376:	370c      	adds	r7, #12
 8005378:	46bd      	mov	sp, r7
 800537a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537e:	4770      	bx	lr

08005380 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b098      	sub	sp, #96	@ 0x60
 8005384:	af02      	add	r7, sp, #8
 8005386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005390:	f7fc febe 	bl	8002110 <HAL_GetTick>
 8005394:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f003 0308 	and.w	r3, r3, #8
 80053a0:	2b08      	cmp	r3, #8
 80053a2:	d12f      	bne.n	8005404 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80053a8:	9300      	str	r3, [sp, #0]
 80053aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053ac:	2200      	movs	r2, #0
 80053ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f000 f88e 	bl	80054d4 <UART_WaitOnFlagUntilTimeout>
 80053b8:	4603      	mov	r3, r0
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d022      	beq.n	8005404 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053c6:	e853 3f00 	ldrex	r3, [r3]
 80053ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80053cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	461a      	mov	r2, r3
 80053da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80053dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80053de:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80053e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053e4:	e841 2300 	strex	r3, r2, [r1]
 80053e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80053ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d1e6      	bne.n	80053be <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2220      	movs	r2, #32
 80053f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2200      	movs	r2, #0
 80053fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005400:	2303      	movs	r3, #3
 8005402:	e063      	b.n	80054cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 0304 	and.w	r3, r3, #4
 800540e:	2b04      	cmp	r3, #4
 8005410:	d149      	bne.n	80054a6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005412:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005416:	9300      	str	r3, [sp, #0]
 8005418:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800541a:	2200      	movs	r2, #0
 800541c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f000 f857 	bl	80054d4 <UART_WaitOnFlagUntilTimeout>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d03c      	beq.n	80054a6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005434:	e853 3f00 	ldrex	r3, [r3]
 8005438:	623b      	str	r3, [r7, #32]
   return(result);
 800543a:	6a3b      	ldr	r3, [r7, #32]
 800543c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005440:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	461a      	mov	r2, r3
 8005448:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800544a:	633b      	str	r3, [r7, #48]	@ 0x30
 800544c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800544e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005450:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005452:	e841 2300 	strex	r3, r2, [r1]
 8005456:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800545a:	2b00      	cmp	r3, #0
 800545c:	d1e6      	bne.n	800542c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	3308      	adds	r3, #8
 8005464:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	e853 3f00 	ldrex	r3, [r3]
 800546c:	60fb      	str	r3, [r7, #12]
   return(result);
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	f023 0301 	bic.w	r3, r3, #1
 8005474:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	3308      	adds	r3, #8
 800547c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800547e:	61fa      	str	r2, [r7, #28]
 8005480:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005482:	69b9      	ldr	r1, [r7, #24]
 8005484:	69fa      	ldr	r2, [r7, #28]
 8005486:	e841 2300 	strex	r3, r2, [r1]
 800548a:	617b      	str	r3, [r7, #20]
   return(result);
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d1e5      	bne.n	800545e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2220      	movs	r2, #32
 8005496:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054a2:	2303      	movs	r3, #3
 80054a4:	e012      	b.n	80054cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2220      	movs	r2, #32
 80054aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2220      	movs	r2, #32
 80054b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80054ca:	2300      	movs	r3, #0
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3758      	adds	r7, #88	@ 0x58
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b084      	sub	sp, #16
 80054d8:	af00      	add	r7, sp, #0
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	60b9      	str	r1, [r7, #8]
 80054de:	603b      	str	r3, [r7, #0]
 80054e0:	4613      	mov	r3, r2
 80054e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054e4:	e04f      	b.n	8005586 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054e6:	69bb      	ldr	r3, [r7, #24]
 80054e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ec:	d04b      	beq.n	8005586 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054ee:	f7fc fe0f 	bl	8002110 <HAL_GetTick>
 80054f2:	4602      	mov	r2, r0
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	1ad3      	subs	r3, r2, r3
 80054f8:	69ba      	ldr	r2, [r7, #24]
 80054fa:	429a      	cmp	r2, r3
 80054fc:	d302      	bcc.n	8005504 <UART_WaitOnFlagUntilTimeout+0x30>
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d101      	bne.n	8005508 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005504:	2303      	movs	r3, #3
 8005506:	e04e      	b.n	80055a6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 0304 	and.w	r3, r3, #4
 8005512:	2b00      	cmp	r3, #0
 8005514:	d037      	beq.n	8005586 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	2b80      	cmp	r3, #128	@ 0x80
 800551a:	d034      	beq.n	8005586 <UART_WaitOnFlagUntilTimeout+0xb2>
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	2b40      	cmp	r3, #64	@ 0x40
 8005520:	d031      	beq.n	8005586 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	69db      	ldr	r3, [r3, #28]
 8005528:	f003 0308 	and.w	r3, r3, #8
 800552c:	2b08      	cmp	r3, #8
 800552e:	d110      	bne.n	8005552 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	2208      	movs	r2, #8
 8005536:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005538:	68f8      	ldr	r0, [r7, #12]
 800553a:	f000 f838 	bl	80055ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2208      	movs	r2, #8
 8005542:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2200      	movs	r2, #0
 800554a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e029      	b.n	80055a6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	69db      	ldr	r3, [r3, #28]
 8005558:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800555c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005560:	d111      	bne.n	8005586 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800556a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800556c:	68f8      	ldr	r0, [r7, #12]
 800556e:	f000 f81e 	bl	80055ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2220      	movs	r2, #32
 8005576:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	2200      	movs	r2, #0
 800557e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005582:	2303      	movs	r3, #3
 8005584:	e00f      	b.n	80055a6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	69da      	ldr	r2, [r3, #28]
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	4013      	ands	r3, r2
 8005590:	68ba      	ldr	r2, [r7, #8]
 8005592:	429a      	cmp	r2, r3
 8005594:	bf0c      	ite	eq
 8005596:	2301      	moveq	r3, #1
 8005598:	2300      	movne	r3, #0
 800559a:	b2db      	uxtb	r3, r3
 800559c:	461a      	mov	r2, r3
 800559e:	79fb      	ldrb	r3, [r7, #7]
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d0a0      	beq.n	80054e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80055a4:	2300      	movs	r3, #0
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3710      	adds	r7, #16
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}

080055ae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80055ae:	b480      	push	{r7}
 80055b0:	b095      	sub	sp, #84	@ 0x54
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055be:	e853 3f00 	ldrex	r3, [r3]
 80055c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80055c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	461a      	mov	r2, r3
 80055d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80055d6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80055da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80055dc:	e841 2300 	strex	r3, r2, [r1]
 80055e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80055e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d1e6      	bne.n	80055b6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	3308      	adds	r3, #8
 80055ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f0:	6a3b      	ldr	r3, [r7, #32]
 80055f2:	e853 3f00 	ldrex	r3, [r3]
 80055f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80055f8:	69fb      	ldr	r3, [r7, #28]
 80055fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055fe:	f023 0301 	bic.w	r3, r3, #1
 8005602:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	3308      	adds	r3, #8
 800560a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800560c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800560e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005610:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005612:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005614:	e841 2300 	strex	r3, r2, [r1]
 8005618:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800561a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561c:	2b00      	cmp	r3, #0
 800561e:	d1e3      	bne.n	80055e8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005624:	2b01      	cmp	r3, #1
 8005626:	d118      	bne.n	800565a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	e853 3f00 	ldrex	r3, [r3]
 8005634:	60bb      	str	r3, [r7, #8]
   return(result);
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	f023 0310 	bic.w	r3, r3, #16
 800563c:	647b      	str	r3, [r7, #68]	@ 0x44
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	461a      	mov	r2, r3
 8005644:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005646:	61bb      	str	r3, [r7, #24]
 8005648:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800564a:	6979      	ldr	r1, [r7, #20]
 800564c:	69ba      	ldr	r2, [r7, #24]
 800564e:	e841 2300 	strex	r3, r2, [r1]
 8005652:	613b      	str	r3, [r7, #16]
   return(result);
 8005654:	693b      	ldr	r3, [r7, #16]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d1e6      	bne.n	8005628 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2220      	movs	r2, #32
 800565e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2200      	movs	r2, #0
 8005666:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2200      	movs	r2, #0
 800566c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800566e:	bf00      	nop
 8005670:	3754      	adds	r7, #84	@ 0x54
 8005672:	46bd      	mov	sp, r7
 8005674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005678:	4770      	bx	lr

0800567a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800567a:	b480      	push	{r7}
 800567c:	b085      	sub	sp, #20
 800567e:	af00      	add	r7, sp, #0
 8005680:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005688:	2b01      	cmp	r3, #1
 800568a:	d101      	bne.n	8005690 <HAL_UARTEx_DisableFifoMode+0x16>
 800568c:	2302      	movs	r3, #2
 800568e:	e027      	b.n	80056e0 <HAL_UARTEx_DisableFifoMode+0x66>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2201      	movs	r2, #1
 8005694:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2224      	movs	r2, #36	@ 0x24
 800569c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f022 0201 	bic.w	r2, r2, #1
 80056b6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80056be:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	68fa      	ldr	r2, [r7, #12]
 80056cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2220      	movs	r2, #32
 80056d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80056de:	2300      	movs	r3, #0
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3714      	adds	r7, #20
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr

080056ec <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b084      	sub	sp, #16
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
 80056f4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d101      	bne.n	8005704 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005700:	2302      	movs	r3, #2
 8005702:	e02d      	b.n	8005760 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2224      	movs	r2, #36	@ 0x24
 8005710:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f022 0201 	bic.w	r2, r2, #1
 800572a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	683a      	ldr	r2, [r7, #0]
 800573c:	430a      	orrs	r2, r1
 800573e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f000 f84f 	bl	80057e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	68fa      	ldr	r2, [r7, #12]
 800574c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2220      	movs	r2, #32
 8005752:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2200      	movs	r2, #0
 800575a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800575e:	2300      	movs	r3, #0
}
 8005760:	4618      	mov	r0, r3
 8005762:	3710      	adds	r7, #16
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}

08005768 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b084      	sub	sp, #16
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
 8005770:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005778:	2b01      	cmp	r3, #1
 800577a:	d101      	bne.n	8005780 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800577c:	2302      	movs	r3, #2
 800577e:	e02d      	b.n	80057dc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2224      	movs	r2, #36	@ 0x24
 800578c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f022 0201 	bic.w	r2, r2, #1
 80057a6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	683a      	ldr	r2, [r7, #0]
 80057b8:	430a      	orrs	r2, r1
 80057ba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	f000 f811 	bl	80057e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	68fa      	ldr	r2, [r7, #12]
 80057c8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2220      	movs	r2, #32
 80057ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2200      	movs	r2, #0
 80057d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80057da:	2300      	movs	r3, #0
}
 80057dc:	4618      	mov	r0, r3
 80057de:	3710      	adds	r7, #16
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}

080057e4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b085      	sub	sp, #20
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d108      	bne.n	8005806 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2201      	movs	r2, #1
 80057f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2201      	movs	r2, #1
 8005800:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005804:	e031      	b.n	800586a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005806:	2308      	movs	r3, #8
 8005808:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800580a:	2308      	movs	r3, #8
 800580c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	0e5b      	lsrs	r3, r3, #25
 8005816:	b2db      	uxtb	r3, r3
 8005818:	f003 0307 	and.w	r3, r3, #7
 800581c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	0f5b      	lsrs	r3, r3, #29
 8005826:	b2db      	uxtb	r3, r3
 8005828:	f003 0307 	and.w	r3, r3, #7
 800582c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800582e:	7bbb      	ldrb	r3, [r7, #14]
 8005830:	7b3a      	ldrb	r2, [r7, #12]
 8005832:	4911      	ldr	r1, [pc, #68]	@ (8005878 <UARTEx_SetNbDataToProcess+0x94>)
 8005834:	5c8a      	ldrb	r2, [r1, r2]
 8005836:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800583a:	7b3a      	ldrb	r2, [r7, #12]
 800583c:	490f      	ldr	r1, [pc, #60]	@ (800587c <UARTEx_SetNbDataToProcess+0x98>)
 800583e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005840:	fb93 f3f2 	sdiv	r3, r3, r2
 8005844:	b29a      	uxth	r2, r3
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800584c:	7bfb      	ldrb	r3, [r7, #15]
 800584e:	7b7a      	ldrb	r2, [r7, #13]
 8005850:	4909      	ldr	r1, [pc, #36]	@ (8005878 <UARTEx_SetNbDataToProcess+0x94>)
 8005852:	5c8a      	ldrb	r2, [r1, r2]
 8005854:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005858:	7b7a      	ldrb	r2, [r7, #13]
 800585a:	4908      	ldr	r1, [pc, #32]	@ (800587c <UARTEx_SetNbDataToProcess+0x98>)
 800585c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800585e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005862:	b29a      	uxth	r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800586a:	bf00      	nop
 800586c:	3714      	adds	r7, #20
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr
 8005876:	bf00      	nop
 8005878:	080082f0 	.word	0x080082f0
 800587c:	080082f8 	.word	0x080082f8

08005880 <__cvt>:
 8005880:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005884:	ec57 6b10 	vmov	r6, r7, d0
 8005888:	2f00      	cmp	r7, #0
 800588a:	460c      	mov	r4, r1
 800588c:	4619      	mov	r1, r3
 800588e:	463b      	mov	r3, r7
 8005890:	bfbb      	ittet	lt
 8005892:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005896:	461f      	movlt	r7, r3
 8005898:	2300      	movge	r3, #0
 800589a:	232d      	movlt	r3, #45	@ 0x2d
 800589c:	700b      	strb	r3, [r1, #0]
 800589e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80058a0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80058a4:	4691      	mov	r9, r2
 80058a6:	f023 0820 	bic.w	r8, r3, #32
 80058aa:	bfbc      	itt	lt
 80058ac:	4632      	movlt	r2, r6
 80058ae:	4616      	movlt	r6, r2
 80058b0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80058b4:	d005      	beq.n	80058c2 <__cvt+0x42>
 80058b6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80058ba:	d100      	bne.n	80058be <__cvt+0x3e>
 80058bc:	3401      	adds	r4, #1
 80058be:	2102      	movs	r1, #2
 80058c0:	e000      	b.n	80058c4 <__cvt+0x44>
 80058c2:	2103      	movs	r1, #3
 80058c4:	ab03      	add	r3, sp, #12
 80058c6:	9301      	str	r3, [sp, #4]
 80058c8:	ab02      	add	r3, sp, #8
 80058ca:	9300      	str	r3, [sp, #0]
 80058cc:	ec47 6b10 	vmov	d0, r6, r7
 80058d0:	4653      	mov	r3, sl
 80058d2:	4622      	mov	r2, r4
 80058d4:	f000 ff3c 	bl	8006750 <_dtoa_r>
 80058d8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80058dc:	4605      	mov	r5, r0
 80058de:	d119      	bne.n	8005914 <__cvt+0x94>
 80058e0:	f019 0f01 	tst.w	r9, #1
 80058e4:	d00e      	beq.n	8005904 <__cvt+0x84>
 80058e6:	eb00 0904 	add.w	r9, r0, r4
 80058ea:	2200      	movs	r2, #0
 80058ec:	2300      	movs	r3, #0
 80058ee:	4630      	mov	r0, r6
 80058f0:	4639      	mov	r1, r7
 80058f2:	f7fb f911 	bl	8000b18 <__aeabi_dcmpeq>
 80058f6:	b108      	cbz	r0, 80058fc <__cvt+0x7c>
 80058f8:	f8cd 900c 	str.w	r9, [sp, #12]
 80058fc:	2230      	movs	r2, #48	@ 0x30
 80058fe:	9b03      	ldr	r3, [sp, #12]
 8005900:	454b      	cmp	r3, r9
 8005902:	d31e      	bcc.n	8005942 <__cvt+0xc2>
 8005904:	9b03      	ldr	r3, [sp, #12]
 8005906:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005908:	1b5b      	subs	r3, r3, r5
 800590a:	4628      	mov	r0, r5
 800590c:	6013      	str	r3, [r2, #0]
 800590e:	b004      	add	sp, #16
 8005910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005914:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005918:	eb00 0904 	add.w	r9, r0, r4
 800591c:	d1e5      	bne.n	80058ea <__cvt+0x6a>
 800591e:	7803      	ldrb	r3, [r0, #0]
 8005920:	2b30      	cmp	r3, #48	@ 0x30
 8005922:	d10a      	bne.n	800593a <__cvt+0xba>
 8005924:	2200      	movs	r2, #0
 8005926:	2300      	movs	r3, #0
 8005928:	4630      	mov	r0, r6
 800592a:	4639      	mov	r1, r7
 800592c:	f7fb f8f4 	bl	8000b18 <__aeabi_dcmpeq>
 8005930:	b918      	cbnz	r0, 800593a <__cvt+0xba>
 8005932:	f1c4 0401 	rsb	r4, r4, #1
 8005936:	f8ca 4000 	str.w	r4, [sl]
 800593a:	f8da 3000 	ldr.w	r3, [sl]
 800593e:	4499      	add	r9, r3
 8005940:	e7d3      	b.n	80058ea <__cvt+0x6a>
 8005942:	1c59      	adds	r1, r3, #1
 8005944:	9103      	str	r1, [sp, #12]
 8005946:	701a      	strb	r2, [r3, #0]
 8005948:	e7d9      	b.n	80058fe <__cvt+0x7e>

0800594a <__exponent>:
 800594a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800594c:	2900      	cmp	r1, #0
 800594e:	bfba      	itte	lt
 8005950:	4249      	neglt	r1, r1
 8005952:	232d      	movlt	r3, #45	@ 0x2d
 8005954:	232b      	movge	r3, #43	@ 0x2b
 8005956:	2909      	cmp	r1, #9
 8005958:	7002      	strb	r2, [r0, #0]
 800595a:	7043      	strb	r3, [r0, #1]
 800595c:	dd29      	ble.n	80059b2 <__exponent+0x68>
 800595e:	f10d 0307 	add.w	r3, sp, #7
 8005962:	461d      	mov	r5, r3
 8005964:	270a      	movs	r7, #10
 8005966:	461a      	mov	r2, r3
 8005968:	fbb1 f6f7 	udiv	r6, r1, r7
 800596c:	fb07 1416 	mls	r4, r7, r6, r1
 8005970:	3430      	adds	r4, #48	@ 0x30
 8005972:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005976:	460c      	mov	r4, r1
 8005978:	2c63      	cmp	r4, #99	@ 0x63
 800597a:	f103 33ff 	add.w	r3, r3, #4294967295
 800597e:	4631      	mov	r1, r6
 8005980:	dcf1      	bgt.n	8005966 <__exponent+0x1c>
 8005982:	3130      	adds	r1, #48	@ 0x30
 8005984:	1e94      	subs	r4, r2, #2
 8005986:	f803 1c01 	strb.w	r1, [r3, #-1]
 800598a:	1c41      	adds	r1, r0, #1
 800598c:	4623      	mov	r3, r4
 800598e:	42ab      	cmp	r3, r5
 8005990:	d30a      	bcc.n	80059a8 <__exponent+0x5e>
 8005992:	f10d 0309 	add.w	r3, sp, #9
 8005996:	1a9b      	subs	r3, r3, r2
 8005998:	42ac      	cmp	r4, r5
 800599a:	bf88      	it	hi
 800599c:	2300      	movhi	r3, #0
 800599e:	3302      	adds	r3, #2
 80059a0:	4403      	add	r3, r0
 80059a2:	1a18      	subs	r0, r3, r0
 80059a4:	b003      	add	sp, #12
 80059a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059a8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80059ac:	f801 6f01 	strb.w	r6, [r1, #1]!
 80059b0:	e7ed      	b.n	800598e <__exponent+0x44>
 80059b2:	2330      	movs	r3, #48	@ 0x30
 80059b4:	3130      	adds	r1, #48	@ 0x30
 80059b6:	7083      	strb	r3, [r0, #2]
 80059b8:	70c1      	strb	r1, [r0, #3]
 80059ba:	1d03      	adds	r3, r0, #4
 80059bc:	e7f1      	b.n	80059a2 <__exponent+0x58>
	...

080059c0 <_printf_float>:
 80059c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059c4:	b08d      	sub	sp, #52	@ 0x34
 80059c6:	460c      	mov	r4, r1
 80059c8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80059cc:	4616      	mov	r6, r2
 80059ce:	461f      	mov	r7, r3
 80059d0:	4605      	mov	r5, r0
 80059d2:	f000 fdbd 	bl	8006550 <_localeconv_r>
 80059d6:	6803      	ldr	r3, [r0, #0]
 80059d8:	9304      	str	r3, [sp, #16]
 80059da:	4618      	mov	r0, r3
 80059dc:	f7fa fc70 	bl	80002c0 <strlen>
 80059e0:	2300      	movs	r3, #0
 80059e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80059e4:	f8d8 3000 	ldr.w	r3, [r8]
 80059e8:	9005      	str	r0, [sp, #20]
 80059ea:	3307      	adds	r3, #7
 80059ec:	f023 0307 	bic.w	r3, r3, #7
 80059f0:	f103 0208 	add.w	r2, r3, #8
 80059f4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80059f8:	f8d4 b000 	ldr.w	fp, [r4]
 80059fc:	f8c8 2000 	str.w	r2, [r8]
 8005a00:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005a04:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005a08:	9307      	str	r3, [sp, #28]
 8005a0a:	f8cd 8018 	str.w	r8, [sp, #24]
 8005a0e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005a12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a16:	4b9c      	ldr	r3, [pc, #624]	@ (8005c88 <_printf_float+0x2c8>)
 8005a18:	f04f 32ff 	mov.w	r2, #4294967295
 8005a1c:	f7fb f8ae 	bl	8000b7c <__aeabi_dcmpun>
 8005a20:	bb70      	cbnz	r0, 8005a80 <_printf_float+0xc0>
 8005a22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a26:	4b98      	ldr	r3, [pc, #608]	@ (8005c88 <_printf_float+0x2c8>)
 8005a28:	f04f 32ff 	mov.w	r2, #4294967295
 8005a2c:	f7fb f888 	bl	8000b40 <__aeabi_dcmple>
 8005a30:	bb30      	cbnz	r0, 8005a80 <_printf_float+0xc0>
 8005a32:	2200      	movs	r2, #0
 8005a34:	2300      	movs	r3, #0
 8005a36:	4640      	mov	r0, r8
 8005a38:	4649      	mov	r1, r9
 8005a3a:	f7fb f877 	bl	8000b2c <__aeabi_dcmplt>
 8005a3e:	b110      	cbz	r0, 8005a46 <_printf_float+0x86>
 8005a40:	232d      	movs	r3, #45	@ 0x2d
 8005a42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a46:	4a91      	ldr	r2, [pc, #580]	@ (8005c8c <_printf_float+0x2cc>)
 8005a48:	4b91      	ldr	r3, [pc, #580]	@ (8005c90 <_printf_float+0x2d0>)
 8005a4a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005a4e:	bf8c      	ite	hi
 8005a50:	4690      	movhi	r8, r2
 8005a52:	4698      	movls	r8, r3
 8005a54:	2303      	movs	r3, #3
 8005a56:	6123      	str	r3, [r4, #16]
 8005a58:	f02b 0304 	bic.w	r3, fp, #4
 8005a5c:	6023      	str	r3, [r4, #0]
 8005a5e:	f04f 0900 	mov.w	r9, #0
 8005a62:	9700      	str	r7, [sp, #0]
 8005a64:	4633      	mov	r3, r6
 8005a66:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005a68:	4621      	mov	r1, r4
 8005a6a:	4628      	mov	r0, r5
 8005a6c:	f000 f9d2 	bl	8005e14 <_printf_common>
 8005a70:	3001      	adds	r0, #1
 8005a72:	f040 808d 	bne.w	8005b90 <_printf_float+0x1d0>
 8005a76:	f04f 30ff 	mov.w	r0, #4294967295
 8005a7a:	b00d      	add	sp, #52	@ 0x34
 8005a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a80:	4642      	mov	r2, r8
 8005a82:	464b      	mov	r3, r9
 8005a84:	4640      	mov	r0, r8
 8005a86:	4649      	mov	r1, r9
 8005a88:	f7fb f878 	bl	8000b7c <__aeabi_dcmpun>
 8005a8c:	b140      	cbz	r0, 8005aa0 <_printf_float+0xe0>
 8005a8e:	464b      	mov	r3, r9
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	bfbc      	itt	lt
 8005a94:	232d      	movlt	r3, #45	@ 0x2d
 8005a96:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005a9a:	4a7e      	ldr	r2, [pc, #504]	@ (8005c94 <_printf_float+0x2d4>)
 8005a9c:	4b7e      	ldr	r3, [pc, #504]	@ (8005c98 <_printf_float+0x2d8>)
 8005a9e:	e7d4      	b.n	8005a4a <_printf_float+0x8a>
 8005aa0:	6863      	ldr	r3, [r4, #4]
 8005aa2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005aa6:	9206      	str	r2, [sp, #24]
 8005aa8:	1c5a      	adds	r2, r3, #1
 8005aaa:	d13b      	bne.n	8005b24 <_printf_float+0x164>
 8005aac:	2306      	movs	r3, #6
 8005aae:	6063      	str	r3, [r4, #4]
 8005ab0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	6022      	str	r2, [r4, #0]
 8005ab8:	9303      	str	r3, [sp, #12]
 8005aba:	ab0a      	add	r3, sp, #40	@ 0x28
 8005abc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005ac0:	ab09      	add	r3, sp, #36	@ 0x24
 8005ac2:	9300      	str	r3, [sp, #0]
 8005ac4:	6861      	ldr	r1, [r4, #4]
 8005ac6:	ec49 8b10 	vmov	d0, r8, r9
 8005aca:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005ace:	4628      	mov	r0, r5
 8005ad0:	f7ff fed6 	bl	8005880 <__cvt>
 8005ad4:	9b06      	ldr	r3, [sp, #24]
 8005ad6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005ad8:	2b47      	cmp	r3, #71	@ 0x47
 8005ada:	4680      	mov	r8, r0
 8005adc:	d129      	bne.n	8005b32 <_printf_float+0x172>
 8005ade:	1cc8      	adds	r0, r1, #3
 8005ae0:	db02      	blt.n	8005ae8 <_printf_float+0x128>
 8005ae2:	6863      	ldr	r3, [r4, #4]
 8005ae4:	4299      	cmp	r1, r3
 8005ae6:	dd41      	ble.n	8005b6c <_printf_float+0x1ac>
 8005ae8:	f1aa 0a02 	sub.w	sl, sl, #2
 8005aec:	fa5f fa8a 	uxtb.w	sl, sl
 8005af0:	3901      	subs	r1, #1
 8005af2:	4652      	mov	r2, sl
 8005af4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005af8:	9109      	str	r1, [sp, #36]	@ 0x24
 8005afa:	f7ff ff26 	bl	800594a <__exponent>
 8005afe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005b00:	1813      	adds	r3, r2, r0
 8005b02:	2a01      	cmp	r2, #1
 8005b04:	4681      	mov	r9, r0
 8005b06:	6123      	str	r3, [r4, #16]
 8005b08:	dc02      	bgt.n	8005b10 <_printf_float+0x150>
 8005b0a:	6822      	ldr	r2, [r4, #0]
 8005b0c:	07d2      	lsls	r2, r2, #31
 8005b0e:	d501      	bpl.n	8005b14 <_printf_float+0x154>
 8005b10:	3301      	adds	r3, #1
 8005b12:	6123      	str	r3, [r4, #16]
 8005b14:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d0a2      	beq.n	8005a62 <_printf_float+0xa2>
 8005b1c:	232d      	movs	r3, #45	@ 0x2d
 8005b1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b22:	e79e      	b.n	8005a62 <_printf_float+0xa2>
 8005b24:	9a06      	ldr	r2, [sp, #24]
 8005b26:	2a47      	cmp	r2, #71	@ 0x47
 8005b28:	d1c2      	bne.n	8005ab0 <_printf_float+0xf0>
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d1c0      	bne.n	8005ab0 <_printf_float+0xf0>
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e7bd      	b.n	8005aae <_printf_float+0xee>
 8005b32:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005b36:	d9db      	bls.n	8005af0 <_printf_float+0x130>
 8005b38:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005b3c:	d118      	bne.n	8005b70 <_printf_float+0x1b0>
 8005b3e:	2900      	cmp	r1, #0
 8005b40:	6863      	ldr	r3, [r4, #4]
 8005b42:	dd0b      	ble.n	8005b5c <_printf_float+0x19c>
 8005b44:	6121      	str	r1, [r4, #16]
 8005b46:	b913      	cbnz	r3, 8005b4e <_printf_float+0x18e>
 8005b48:	6822      	ldr	r2, [r4, #0]
 8005b4a:	07d0      	lsls	r0, r2, #31
 8005b4c:	d502      	bpl.n	8005b54 <_printf_float+0x194>
 8005b4e:	3301      	adds	r3, #1
 8005b50:	440b      	add	r3, r1
 8005b52:	6123      	str	r3, [r4, #16]
 8005b54:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005b56:	f04f 0900 	mov.w	r9, #0
 8005b5a:	e7db      	b.n	8005b14 <_printf_float+0x154>
 8005b5c:	b913      	cbnz	r3, 8005b64 <_printf_float+0x1a4>
 8005b5e:	6822      	ldr	r2, [r4, #0]
 8005b60:	07d2      	lsls	r2, r2, #31
 8005b62:	d501      	bpl.n	8005b68 <_printf_float+0x1a8>
 8005b64:	3302      	adds	r3, #2
 8005b66:	e7f4      	b.n	8005b52 <_printf_float+0x192>
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e7f2      	b.n	8005b52 <_printf_float+0x192>
 8005b6c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005b70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b72:	4299      	cmp	r1, r3
 8005b74:	db05      	blt.n	8005b82 <_printf_float+0x1c2>
 8005b76:	6823      	ldr	r3, [r4, #0]
 8005b78:	6121      	str	r1, [r4, #16]
 8005b7a:	07d8      	lsls	r0, r3, #31
 8005b7c:	d5ea      	bpl.n	8005b54 <_printf_float+0x194>
 8005b7e:	1c4b      	adds	r3, r1, #1
 8005b80:	e7e7      	b.n	8005b52 <_printf_float+0x192>
 8005b82:	2900      	cmp	r1, #0
 8005b84:	bfd4      	ite	le
 8005b86:	f1c1 0202 	rsble	r2, r1, #2
 8005b8a:	2201      	movgt	r2, #1
 8005b8c:	4413      	add	r3, r2
 8005b8e:	e7e0      	b.n	8005b52 <_printf_float+0x192>
 8005b90:	6823      	ldr	r3, [r4, #0]
 8005b92:	055a      	lsls	r2, r3, #21
 8005b94:	d407      	bmi.n	8005ba6 <_printf_float+0x1e6>
 8005b96:	6923      	ldr	r3, [r4, #16]
 8005b98:	4642      	mov	r2, r8
 8005b9a:	4631      	mov	r1, r6
 8005b9c:	4628      	mov	r0, r5
 8005b9e:	47b8      	blx	r7
 8005ba0:	3001      	adds	r0, #1
 8005ba2:	d12b      	bne.n	8005bfc <_printf_float+0x23c>
 8005ba4:	e767      	b.n	8005a76 <_printf_float+0xb6>
 8005ba6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005baa:	f240 80dd 	bls.w	8005d68 <_printf_float+0x3a8>
 8005bae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	f7fa ffaf 	bl	8000b18 <__aeabi_dcmpeq>
 8005bba:	2800      	cmp	r0, #0
 8005bbc:	d033      	beq.n	8005c26 <_printf_float+0x266>
 8005bbe:	4a37      	ldr	r2, [pc, #220]	@ (8005c9c <_printf_float+0x2dc>)
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	4631      	mov	r1, r6
 8005bc4:	4628      	mov	r0, r5
 8005bc6:	47b8      	blx	r7
 8005bc8:	3001      	adds	r0, #1
 8005bca:	f43f af54 	beq.w	8005a76 <_printf_float+0xb6>
 8005bce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005bd2:	4543      	cmp	r3, r8
 8005bd4:	db02      	blt.n	8005bdc <_printf_float+0x21c>
 8005bd6:	6823      	ldr	r3, [r4, #0]
 8005bd8:	07d8      	lsls	r0, r3, #31
 8005bda:	d50f      	bpl.n	8005bfc <_printf_float+0x23c>
 8005bdc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005be0:	4631      	mov	r1, r6
 8005be2:	4628      	mov	r0, r5
 8005be4:	47b8      	blx	r7
 8005be6:	3001      	adds	r0, #1
 8005be8:	f43f af45 	beq.w	8005a76 <_printf_float+0xb6>
 8005bec:	f04f 0900 	mov.w	r9, #0
 8005bf0:	f108 38ff 	add.w	r8, r8, #4294967295
 8005bf4:	f104 0a1a 	add.w	sl, r4, #26
 8005bf8:	45c8      	cmp	r8, r9
 8005bfa:	dc09      	bgt.n	8005c10 <_printf_float+0x250>
 8005bfc:	6823      	ldr	r3, [r4, #0]
 8005bfe:	079b      	lsls	r3, r3, #30
 8005c00:	f100 8103 	bmi.w	8005e0a <_printf_float+0x44a>
 8005c04:	68e0      	ldr	r0, [r4, #12]
 8005c06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c08:	4298      	cmp	r0, r3
 8005c0a:	bfb8      	it	lt
 8005c0c:	4618      	movlt	r0, r3
 8005c0e:	e734      	b.n	8005a7a <_printf_float+0xba>
 8005c10:	2301      	movs	r3, #1
 8005c12:	4652      	mov	r2, sl
 8005c14:	4631      	mov	r1, r6
 8005c16:	4628      	mov	r0, r5
 8005c18:	47b8      	blx	r7
 8005c1a:	3001      	adds	r0, #1
 8005c1c:	f43f af2b 	beq.w	8005a76 <_printf_float+0xb6>
 8005c20:	f109 0901 	add.w	r9, r9, #1
 8005c24:	e7e8      	b.n	8005bf8 <_printf_float+0x238>
 8005c26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	dc39      	bgt.n	8005ca0 <_printf_float+0x2e0>
 8005c2c:	4a1b      	ldr	r2, [pc, #108]	@ (8005c9c <_printf_float+0x2dc>)
 8005c2e:	2301      	movs	r3, #1
 8005c30:	4631      	mov	r1, r6
 8005c32:	4628      	mov	r0, r5
 8005c34:	47b8      	blx	r7
 8005c36:	3001      	adds	r0, #1
 8005c38:	f43f af1d 	beq.w	8005a76 <_printf_float+0xb6>
 8005c3c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005c40:	ea59 0303 	orrs.w	r3, r9, r3
 8005c44:	d102      	bne.n	8005c4c <_printf_float+0x28c>
 8005c46:	6823      	ldr	r3, [r4, #0]
 8005c48:	07d9      	lsls	r1, r3, #31
 8005c4a:	d5d7      	bpl.n	8005bfc <_printf_float+0x23c>
 8005c4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c50:	4631      	mov	r1, r6
 8005c52:	4628      	mov	r0, r5
 8005c54:	47b8      	blx	r7
 8005c56:	3001      	adds	r0, #1
 8005c58:	f43f af0d 	beq.w	8005a76 <_printf_float+0xb6>
 8005c5c:	f04f 0a00 	mov.w	sl, #0
 8005c60:	f104 0b1a 	add.w	fp, r4, #26
 8005c64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c66:	425b      	negs	r3, r3
 8005c68:	4553      	cmp	r3, sl
 8005c6a:	dc01      	bgt.n	8005c70 <_printf_float+0x2b0>
 8005c6c:	464b      	mov	r3, r9
 8005c6e:	e793      	b.n	8005b98 <_printf_float+0x1d8>
 8005c70:	2301      	movs	r3, #1
 8005c72:	465a      	mov	r2, fp
 8005c74:	4631      	mov	r1, r6
 8005c76:	4628      	mov	r0, r5
 8005c78:	47b8      	blx	r7
 8005c7a:	3001      	adds	r0, #1
 8005c7c:	f43f aefb 	beq.w	8005a76 <_printf_float+0xb6>
 8005c80:	f10a 0a01 	add.w	sl, sl, #1
 8005c84:	e7ee      	b.n	8005c64 <_printf_float+0x2a4>
 8005c86:	bf00      	nop
 8005c88:	7fefffff 	.word	0x7fefffff
 8005c8c:	08008304 	.word	0x08008304
 8005c90:	08008300 	.word	0x08008300
 8005c94:	0800830c 	.word	0x0800830c
 8005c98:	08008308 	.word	0x08008308
 8005c9c:	08008310 	.word	0x08008310
 8005ca0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005ca2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005ca6:	4553      	cmp	r3, sl
 8005ca8:	bfa8      	it	ge
 8005caa:	4653      	movge	r3, sl
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	4699      	mov	r9, r3
 8005cb0:	dc36      	bgt.n	8005d20 <_printf_float+0x360>
 8005cb2:	f04f 0b00 	mov.w	fp, #0
 8005cb6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005cba:	f104 021a 	add.w	r2, r4, #26
 8005cbe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005cc0:	9306      	str	r3, [sp, #24]
 8005cc2:	eba3 0309 	sub.w	r3, r3, r9
 8005cc6:	455b      	cmp	r3, fp
 8005cc8:	dc31      	bgt.n	8005d2e <_printf_float+0x36e>
 8005cca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ccc:	459a      	cmp	sl, r3
 8005cce:	dc3a      	bgt.n	8005d46 <_printf_float+0x386>
 8005cd0:	6823      	ldr	r3, [r4, #0]
 8005cd2:	07da      	lsls	r2, r3, #31
 8005cd4:	d437      	bmi.n	8005d46 <_printf_float+0x386>
 8005cd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cd8:	ebaa 0903 	sub.w	r9, sl, r3
 8005cdc:	9b06      	ldr	r3, [sp, #24]
 8005cde:	ebaa 0303 	sub.w	r3, sl, r3
 8005ce2:	4599      	cmp	r9, r3
 8005ce4:	bfa8      	it	ge
 8005ce6:	4699      	movge	r9, r3
 8005ce8:	f1b9 0f00 	cmp.w	r9, #0
 8005cec:	dc33      	bgt.n	8005d56 <_printf_float+0x396>
 8005cee:	f04f 0800 	mov.w	r8, #0
 8005cf2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005cf6:	f104 0b1a 	add.w	fp, r4, #26
 8005cfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cfc:	ebaa 0303 	sub.w	r3, sl, r3
 8005d00:	eba3 0309 	sub.w	r3, r3, r9
 8005d04:	4543      	cmp	r3, r8
 8005d06:	f77f af79 	ble.w	8005bfc <_printf_float+0x23c>
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	465a      	mov	r2, fp
 8005d0e:	4631      	mov	r1, r6
 8005d10:	4628      	mov	r0, r5
 8005d12:	47b8      	blx	r7
 8005d14:	3001      	adds	r0, #1
 8005d16:	f43f aeae 	beq.w	8005a76 <_printf_float+0xb6>
 8005d1a:	f108 0801 	add.w	r8, r8, #1
 8005d1e:	e7ec      	b.n	8005cfa <_printf_float+0x33a>
 8005d20:	4642      	mov	r2, r8
 8005d22:	4631      	mov	r1, r6
 8005d24:	4628      	mov	r0, r5
 8005d26:	47b8      	blx	r7
 8005d28:	3001      	adds	r0, #1
 8005d2a:	d1c2      	bne.n	8005cb2 <_printf_float+0x2f2>
 8005d2c:	e6a3      	b.n	8005a76 <_printf_float+0xb6>
 8005d2e:	2301      	movs	r3, #1
 8005d30:	4631      	mov	r1, r6
 8005d32:	4628      	mov	r0, r5
 8005d34:	9206      	str	r2, [sp, #24]
 8005d36:	47b8      	blx	r7
 8005d38:	3001      	adds	r0, #1
 8005d3a:	f43f ae9c 	beq.w	8005a76 <_printf_float+0xb6>
 8005d3e:	9a06      	ldr	r2, [sp, #24]
 8005d40:	f10b 0b01 	add.w	fp, fp, #1
 8005d44:	e7bb      	b.n	8005cbe <_printf_float+0x2fe>
 8005d46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d4a:	4631      	mov	r1, r6
 8005d4c:	4628      	mov	r0, r5
 8005d4e:	47b8      	blx	r7
 8005d50:	3001      	adds	r0, #1
 8005d52:	d1c0      	bne.n	8005cd6 <_printf_float+0x316>
 8005d54:	e68f      	b.n	8005a76 <_printf_float+0xb6>
 8005d56:	9a06      	ldr	r2, [sp, #24]
 8005d58:	464b      	mov	r3, r9
 8005d5a:	4442      	add	r2, r8
 8005d5c:	4631      	mov	r1, r6
 8005d5e:	4628      	mov	r0, r5
 8005d60:	47b8      	blx	r7
 8005d62:	3001      	adds	r0, #1
 8005d64:	d1c3      	bne.n	8005cee <_printf_float+0x32e>
 8005d66:	e686      	b.n	8005a76 <_printf_float+0xb6>
 8005d68:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005d6c:	f1ba 0f01 	cmp.w	sl, #1
 8005d70:	dc01      	bgt.n	8005d76 <_printf_float+0x3b6>
 8005d72:	07db      	lsls	r3, r3, #31
 8005d74:	d536      	bpl.n	8005de4 <_printf_float+0x424>
 8005d76:	2301      	movs	r3, #1
 8005d78:	4642      	mov	r2, r8
 8005d7a:	4631      	mov	r1, r6
 8005d7c:	4628      	mov	r0, r5
 8005d7e:	47b8      	blx	r7
 8005d80:	3001      	adds	r0, #1
 8005d82:	f43f ae78 	beq.w	8005a76 <_printf_float+0xb6>
 8005d86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d8a:	4631      	mov	r1, r6
 8005d8c:	4628      	mov	r0, r5
 8005d8e:	47b8      	blx	r7
 8005d90:	3001      	adds	r0, #1
 8005d92:	f43f ae70 	beq.w	8005a76 <_printf_float+0xb6>
 8005d96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005da2:	f7fa feb9 	bl	8000b18 <__aeabi_dcmpeq>
 8005da6:	b9c0      	cbnz	r0, 8005dda <_printf_float+0x41a>
 8005da8:	4653      	mov	r3, sl
 8005daa:	f108 0201 	add.w	r2, r8, #1
 8005dae:	4631      	mov	r1, r6
 8005db0:	4628      	mov	r0, r5
 8005db2:	47b8      	blx	r7
 8005db4:	3001      	adds	r0, #1
 8005db6:	d10c      	bne.n	8005dd2 <_printf_float+0x412>
 8005db8:	e65d      	b.n	8005a76 <_printf_float+0xb6>
 8005dba:	2301      	movs	r3, #1
 8005dbc:	465a      	mov	r2, fp
 8005dbe:	4631      	mov	r1, r6
 8005dc0:	4628      	mov	r0, r5
 8005dc2:	47b8      	blx	r7
 8005dc4:	3001      	adds	r0, #1
 8005dc6:	f43f ae56 	beq.w	8005a76 <_printf_float+0xb6>
 8005dca:	f108 0801 	add.w	r8, r8, #1
 8005dce:	45d0      	cmp	r8, sl
 8005dd0:	dbf3      	blt.n	8005dba <_printf_float+0x3fa>
 8005dd2:	464b      	mov	r3, r9
 8005dd4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005dd8:	e6df      	b.n	8005b9a <_printf_float+0x1da>
 8005dda:	f04f 0800 	mov.w	r8, #0
 8005dde:	f104 0b1a 	add.w	fp, r4, #26
 8005de2:	e7f4      	b.n	8005dce <_printf_float+0x40e>
 8005de4:	2301      	movs	r3, #1
 8005de6:	4642      	mov	r2, r8
 8005de8:	e7e1      	b.n	8005dae <_printf_float+0x3ee>
 8005dea:	2301      	movs	r3, #1
 8005dec:	464a      	mov	r2, r9
 8005dee:	4631      	mov	r1, r6
 8005df0:	4628      	mov	r0, r5
 8005df2:	47b8      	blx	r7
 8005df4:	3001      	adds	r0, #1
 8005df6:	f43f ae3e 	beq.w	8005a76 <_printf_float+0xb6>
 8005dfa:	f108 0801 	add.w	r8, r8, #1
 8005dfe:	68e3      	ldr	r3, [r4, #12]
 8005e00:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005e02:	1a5b      	subs	r3, r3, r1
 8005e04:	4543      	cmp	r3, r8
 8005e06:	dcf0      	bgt.n	8005dea <_printf_float+0x42a>
 8005e08:	e6fc      	b.n	8005c04 <_printf_float+0x244>
 8005e0a:	f04f 0800 	mov.w	r8, #0
 8005e0e:	f104 0919 	add.w	r9, r4, #25
 8005e12:	e7f4      	b.n	8005dfe <_printf_float+0x43e>

08005e14 <_printf_common>:
 8005e14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e18:	4616      	mov	r6, r2
 8005e1a:	4698      	mov	r8, r3
 8005e1c:	688a      	ldr	r2, [r1, #8]
 8005e1e:	690b      	ldr	r3, [r1, #16]
 8005e20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005e24:	4293      	cmp	r3, r2
 8005e26:	bfb8      	it	lt
 8005e28:	4613      	movlt	r3, r2
 8005e2a:	6033      	str	r3, [r6, #0]
 8005e2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005e30:	4607      	mov	r7, r0
 8005e32:	460c      	mov	r4, r1
 8005e34:	b10a      	cbz	r2, 8005e3a <_printf_common+0x26>
 8005e36:	3301      	adds	r3, #1
 8005e38:	6033      	str	r3, [r6, #0]
 8005e3a:	6823      	ldr	r3, [r4, #0]
 8005e3c:	0699      	lsls	r1, r3, #26
 8005e3e:	bf42      	ittt	mi
 8005e40:	6833      	ldrmi	r3, [r6, #0]
 8005e42:	3302      	addmi	r3, #2
 8005e44:	6033      	strmi	r3, [r6, #0]
 8005e46:	6825      	ldr	r5, [r4, #0]
 8005e48:	f015 0506 	ands.w	r5, r5, #6
 8005e4c:	d106      	bne.n	8005e5c <_printf_common+0x48>
 8005e4e:	f104 0a19 	add.w	sl, r4, #25
 8005e52:	68e3      	ldr	r3, [r4, #12]
 8005e54:	6832      	ldr	r2, [r6, #0]
 8005e56:	1a9b      	subs	r3, r3, r2
 8005e58:	42ab      	cmp	r3, r5
 8005e5a:	dc26      	bgt.n	8005eaa <_printf_common+0x96>
 8005e5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005e60:	6822      	ldr	r2, [r4, #0]
 8005e62:	3b00      	subs	r3, #0
 8005e64:	bf18      	it	ne
 8005e66:	2301      	movne	r3, #1
 8005e68:	0692      	lsls	r2, r2, #26
 8005e6a:	d42b      	bmi.n	8005ec4 <_printf_common+0xb0>
 8005e6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005e70:	4641      	mov	r1, r8
 8005e72:	4638      	mov	r0, r7
 8005e74:	47c8      	blx	r9
 8005e76:	3001      	adds	r0, #1
 8005e78:	d01e      	beq.n	8005eb8 <_printf_common+0xa4>
 8005e7a:	6823      	ldr	r3, [r4, #0]
 8005e7c:	6922      	ldr	r2, [r4, #16]
 8005e7e:	f003 0306 	and.w	r3, r3, #6
 8005e82:	2b04      	cmp	r3, #4
 8005e84:	bf02      	ittt	eq
 8005e86:	68e5      	ldreq	r5, [r4, #12]
 8005e88:	6833      	ldreq	r3, [r6, #0]
 8005e8a:	1aed      	subeq	r5, r5, r3
 8005e8c:	68a3      	ldr	r3, [r4, #8]
 8005e8e:	bf0c      	ite	eq
 8005e90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e94:	2500      	movne	r5, #0
 8005e96:	4293      	cmp	r3, r2
 8005e98:	bfc4      	itt	gt
 8005e9a:	1a9b      	subgt	r3, r3, r2
 8005e9c:	18ed      	addgt	r5, r5, r3
 8005e9e:	2600      	movs	r6, #0
 8005ea0:	341a      	adds	r4, #26
 8005ea2:	42b5      	cmp	r5, r6
 8005ea4:	d11a      	bne.n	8005edc <_printf_common+0xc8>
 8005ea6:	2000      	movs	r0, #0
 8005ea8:	e008      	b.n	8005ebc <_printf_common+0xa8>
 8005eaa:	2301      	movs	r3, #1
 8005eac:	4652      	mov	r2, sl
 8005eae:	4641      	mov	r1, r8
 8005eb0:	4638      	mov	r0, r7
 8005eb2:	47c8      	blx	r9
 8005eb4:	3001      	adds	r0, #1
 8005eb6:	d103      	bne.n	8005ec0 <_printf_common+0xac>
 8005eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8005ebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ec0:	3501      	adds	r5, #1
 8005ec2:	e7c6      	b.n	8005e52 <_printf_common+0x3e>
 8005ec4:	18e1      	adds	r1, r4, r3
 8005ec6:	1c5a      	adds	r2, r3, #1
 8005ec8:	2030      	movs	r0, #48	@ 0x30
 8005eca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005ece:	4422      	add	r2, r4
 8005ed0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005ed4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005ed8:	3302      	adds	r3, #2
 8005eda:	e7c7      	b.n	8005e6c <_printf_common+0x58>
 8005edc:	2301      	movs	r3, #1
 8005ede:	4622      	mov	r2, r4
 8005ee0:	4641      	mov	r1, r8
 8005ee2:	4638      	mov	r0, r7
 8005ee4:	47c8      	blx	r9
 8005ee6:	3001      	adds	r0, #1
 8005ee8:	d0e6      	beq.n	8005eb8 <_printf_common+0xa4>
 8005eea:	3601      	adds	r6, #1
 8005eec:	e7d9      	b.n	8005ea2 <_printf_common+0x8e>
	...

08005ef0 <_printf_i>:
 8005ef0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ef4:	7e0f      	ldrb	r7, [r1, #24]
 8005ef6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005ef8:	2f78      	cmp	r7, #120	@ 0x78
 8005efa:	4691      	mov	r9, r2
 8005efc:	4680      	mov	r8, r0
 8005efe:	460c      	mov	r4, r1
 8005f00:	469a      	mov	sl, r3
 8005f02:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005f06:	d807      	bhi.n	8005f18 <_printf_i+0x28>
 8005f08:	2f62      	cmp	r7, #98	@ 0x62
 8005f0a:	d80a      	bhi.n	8005f22 <_printf_i+0x32>
 8005f0c:	2f00      	cmp	r7, #0
 8005f0e:	f000 80d1 	beq.w	80060b4 <_printf_i+0x1c4>
 8005f12:	2f58      	cmp	r7, #88	@ 0x58
 8005f14:	f000 80b8 	beq.w	8006088 <_printf_i+0x198>
 8005f18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f1c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005f20:	e03a      	b.n	8005f98 <_printf_i+0xa8>
 8005f22:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005f26:	2b15      	cmp	r3, #21
 8005f28:	d8f6      	bhi.n	8005f18 <_printf_i+0x28>
 8005f2a:	a101      	add	r1, pc, #4	@ (adr r1, 8005f30 <_printf_i+0x40>)
 8005f2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005f30:	08005f89 	.word	0x08005f89
 8005f34:	08005f9d 	.word	0x08005f9d
 8005f38:	08005f19 	.word	0x08005f19
 8005f3c:	08005f19 	.word	0x08005f19
 8005f40:	08005f19 	.word	0x08005f19
 8005f44:	08005f19 	.word	0x08005f19
 8005f48:	08005f9d 	.word	0x08005f9d
 8005f4c:	08005f19 	.word	0x08005f19
 8005f50:	08005f19 	.word	0x08005f19
 8005f54:	08005f19 	.word	0x08005f19
 8005f58:	08005f19 	.word	0x08005f19
 8005f5c:	0800609b 	.word	0x0800609b
 8005f60:	08005fc7 	.word	0x08005fc7
 8005f64:	08006055 	.word	0x08006055
 8005f68:	08005f19 	.word	0x08005f19
 8005f6c:	08005f19 	.word	0x08005f19
 8005f70:	080060bd 	.word	0x080060bd
 8005f74:	08005f19 	.word	0x08005f19
 8005f78:	08005fc7 	.word	0x08005fc7
 8005f7c:	08005f19 	.word	0x08005f19
 8005f80:	08005f19 	.word	0x08005f19
 8005f84:	0800605d 	.word	0x0800605d
 8005f88:	6833      	ldr	r3, [r6, #0]
 8005f8a:	1d1a      	adds	r2, r3, #4
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	6032      	str	r2, [r6, #0]
 8005f90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e09c      	b.n	80060d6 <_printf_i+0x1e6>
 8005f9c:	6833      	ldr	r3, [r6, #0]
 8005f9e:	6820      	ldr	r0, [r4, #0]
 8005fa0:	1d19      	adds	r1, r3, #4
 8005fa2:	6031      	str	r1, [r6, #0]
 8005fa4:	0606      	lsls	r6, r0, #24
 8005fa6:	d501      	bpl.n	8005fac <_printf_i+0xbc>
 8005fa8:	681d      	ldr	r5, [r3, #0]
 8005faa:	e003      	b.n	8005fb4 <_printf_i+0xc4>
 8005fac:	0645      	lsls	r5, r0, #25
 8005fae:	d5fb      	bpl.n	8005fa8 <_printf_i+0xb8>
 8005fb0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005fb4:	2d00      	cmp	r5, #0
 8005fb6:	da03      	bge.n	8005fc0 <_printf_i+0xd0>
 8005fb8:	232d      	movs	r3, #45	@ 0x2d
 8005fba:	426d      	negs	r5, r5
 8005fbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005fc0:	4858      	ldr	r0, [pc, #352]	@ (8006124 <_printf_i+0x234>)
 8005fc2:	230a      	movs	r3, #10
 8005fc4:	e011      	b.n	8005fea <_printf_i+0xfa>
 8005fc6:	6821      	ldr	r1, [r4, #0]
 8005fc8:	6833      	ldr	r3, [r6, #0]
 8005fca:	0608      	lsls	r0, r1, #24
 8005fcc:	f853 5b04 	ldr.w	r5, [r3], #4
 8005fd0:	d402      	bmi.n	8005fd8 <_printf_i+0xe8>
 8005fd2:	0649      	lsls	r1, r1, #25
 8005fd4:	bf48      	it	mi
 8005fd6:	b2ad      	uxthmi	r5, r5
 8005fd8:	2f6f      	cmp	r7, #111	@ 0x6f
 8005fda:	4852      	ldr	r0, [pc, #328]	@ (8006124 <_printf_i+0x234>)
 8005fdc:	6033      	str	r3, [r6, #0]
 8005fde:	bf14      	ite	ne
 8005fe0:	230a      	movne	r3, #10
 8005fe2:	2308      	moveq	r3, #8
 8005fe4:	2100      	movs	r1, #0
 8005fe6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005fea:	6866      	ldr	r6, [r4, #4]
 8005fec:	60a6      	str	r6, [r4, #8]
 8005fee:	2e00      	cmp	r6, #0
 8005ff0:	db05      	blt.n	8005ffe <_printf_i+0x10e>
 8005ff2:	6821      	ldr	r1, [r4, #0]
 8005ff4:	432e      	orrs	r6, r5
 8005ff6:	f021 0104 	bic.w	r1, r1, #4
 8005ffa:	6021      	str	r1, [r4, #0]
 8005ffc:	d04b      	beq.n	8006096 <_printf_i+0x1a6>
 8005ffe:	4616      	mov	r6, r2
 8006000:	fbb5 f1f3 	udiv	r1, r5, r3
 8006004:	fb03 5711 	mls	r7, r3, r1, r5
 8006008:	5dc7      	ldrb	r7, [r0, r7]
 800600a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800600e:	462f      	mov	r7, r5
 8006010:	42bb      	cmp	r3, r7
 8006012:	460d      	mov	r5, r1
 8006014:	d9f4      	bls.n	8006000 <_printf_i+0x110>
 8006016:	2b08      	cmp	r3, #8
 8006018:	d10b      	bne.n	8006032 <_printf_i+0x142>
 800601a:	6823      	ldr	r3, [r4, #0]
 800601c:	07df      	lsls	r7, r3, #31
 800601e:	d508      	bpl.n	8006032 <_printf_i+0x142>
 8006020:	6923      	ldr	r3, [r4, #16]
 8006022:	6861      	ldr	r1, [r4, #4]
 8006024:	4299      	cmp	r1, r3
 8006026:	bfde      	ittt	le
 8006028:	2330      	movle	r3, #48	@ 0x30
 800602a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800602e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006032:	1b92      	subs	r2, r2, r6
 8006034:	6122      	str	r2, [r4, #16]
 8006036:	f8cd a000 	str.w	sl, [sp]
 800603a:	464b      	mov	r3, r9
 800603c:	aa03      	add	r2, sp, #12
 800603e:	4621      	mov	r1, r4
 8006040:	4640      	mov	r0, r8
 8006042:	f7ff fee7 	bl	8005e14 <_printf_common>
 8006046:	3001      	adds	r0, #1
 8006048:	d14a      	bne.n	80060e0 <_printf_i+0x1f0>
 800604a:	f04f 30ff 	mov.w	r0, #4294967295
 800604e:	b004      	add	sp, #16
 8006050:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006054:	6823      	ldr	r3, [r4, #0]
 8006056:	f043 0320 	orr.w	r3, r3, #32
 800605a:	6023      	str	r3, [r4, #0]
 800605c:	4832      	ldr	r0, [pc, #200]	@ (8006128 <_printf_i+0x238>)
 800605e:	2778      	movs	r7, #120	@ 0x78
 8006060:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006064:	6823      	ldr	r3, [r4, #0]
 8006066:	6831      	ldr	r1, [r6, #0]
 8006068:	061f      	lsls	r7, r3, #24
 800606a:	f851 5b04 	ldr.w	r5, [r1], #4
 800606e:	d402      	bmi.n	8006076 <_printf_i+0x186>
 8006070:	065f      	lsls	r7, r3, #25
 8006072:	bf48      	it	mi
 8006074:	b2ad      	uxthmi	r5, r5
 8006076:	6031      	str	r1, [r6, #0]
 8006078:	07d9      	lsls	r1, r3, #31
 800607a:	bf44      	itt	mi
 800607c:	f043 0320 	orrmi.w	r3, r3, #32
 8006080:	6023      	strmi	r3, [r4, #0]
 8006082:	b11d      	cbz	r5, 800608c <_printf_i+0x19c>
 8006084:	2310      	movs	r3, #16
 8006086:	e7ad      	b.n	8005fe4 <_printf_i+0xf4>
 8006088:	4826      	ldr	r0, [pc, #152]	@ (8006124 <_printf_i+0x234>)
 800608a:	e7e9      	b.n	8006060 <_printf_i+0x170>
 800608c:	6823      	ldr	r3, [r4, #0]
 800608e:	f023 0320 	bic.w	r3, r3, #32
 8006092:	6023      	str	r3, [r4, #0]
 8006094:	e7f6      	b.n	8006084 <_printf_i+0x194>
 8006096:	4616      	mov	r6, r2
 8006098:	e7bd      	b.n	8006016 <_printf_i+0x126>
 800609a:	6833      	ldr	r3, [r6, #0]
 800609c:	6825      	ldr	r5, [r4, #0]
 800609e:	6961      	ldr	r1, [r4, #20]
 80060a0:	1d18      	adds	r0, r3, #4
 80060a2:	6030      	str	r0, [r6, #0]
 80060a4:	062e      	lsls	r6, r5, #24
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	d501      	bpl.n	80060ae <_printf_i+0x1be>
 80060aa:	6019      	str	r1, [r3, #0]
 80060ac:	e002      	b.n	80060b4 <_printf_i+0x1c4>
 80060ae:	0668      	lsls	r0, r5, #25
 80060b0:	d5fb      	bpl.n	80060aa <_printf_i+0x1ba>
 80060b2:	8019      	strh	r1, [r3, #0]
 80060b4:	2300      	movs	r3, #0
 80060b6:	6123      	str	r3, [r4, #16]
 80060b8:	4616      	mov	r6, r2
 80060ba:	e7bc      	b.n	8006036 <_printf_i+0x146>
 80060bc:	6833      	ldr	r3, [r6, #0]
 80060be:	1d1a      	adds	r2, r3, #4
 80060c0:	6032      	str	r2, [r6, #0]
 80060c2:	681e      	ldr	r6, [r3, #0]
 80060c4:	6862      	ldr	r2, [r4, #4]
 80060c6:	2100      	movs	r1, #0
 80060c8:	4630      	mov	r0, r6
 80060ca:	f7fa f8a9 	bl	8000220 <memchr>
 80060ce:	b108      	cbz	r0, 80060d4 <_printf_i+0x1e4>
 80060d0:	1b80      	subs	r0, r0, r6
 80060d2:	6060      	str	r0, [r4, #4]
 80060d4:	6863      	ldr	r3, [r4, #4]
 80060d6:	6123      	str	r3, [r4, #16]
 80060d8:	2300      	movs	r3, #0
 80060da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060de:	e7aa      	b.n	8006036 <_printf_i+0x146>
 80060e0:	6923      	ldr	r3, [r4, #16]
 80060e2:	4632      	mov	r2, r6
 80060e4:	4649      	mov	r1, r9
 80060e6:	4640      	mov	r0, r8
 80060e8:	47d0      	blx	sl
 80060ea:	3001      	adds	r0, #1
 80060ec:	d0ad      	beq.n	800604a <_printf_i+0x15a>
 80060ee:	6823      	ldr	r3, [r4, #0]
 80060f0:	079b      	lsls	r3, r3, #30
 80060f2:	d413      	bmi.n	800611c <_printf_i+0x22c>
 80060f4:	68e0      	ldr	r0, [r4, #12]
 80060f6:	9b03      	ldr	r3, [sp, #12]
 80060f8:	4298      	cmp	r0, r3
 80060fa:	bfb8      	it	lt
 80060fc:	4618      	movlt	r0, r3
 80060fe:	e7a6      	b.n	800604e <_printf_i+0x15e>
 8006100:	2301      	movs	r3, #1
 8006102:	4632      	mov	r2, r6
 8006104:	4649      	mov	r1, r9
 8006106:	4640      	mov	r0, r8
 8006108:	47d0      	blx	sl
 800610a:	3001      	adds	r0, #1
 800610c:	d09d      	beq.n	800604a <_printf_i+0x15a>
 800610e:	3501      	adds	r5, #1
 8006110:	68e3      	ldr	r3, [r4, #12]
 8006112:	9903      	ldr	r1, [sp, #12]
 8006114:	1a5b      	subs	r3, r3, r1
 8006116:	42ab      	cmp	r3, r5
 8006118:	dcf2      	bgt.n	8006100 <_printf_i+0x210>
 800611a:	e7eb      	b.n	80060f4 <_printf_i+0x204>
 800611c:	2500      	movs	r5, #0
 800611e:	f104 0619 	add.w	r6, r4, #25
 8006122:	e7f5      	b.n	8006110 <_printf_i+0x220>
 8006124:	08008312 	.word	0x08008312
 8006128:	08008323 	.word	0x08008323

0800612c <std>:
 800612c:	2300      	movs	r3, #0
 800612e:	b510      	push	{r4, lr}
 8006130:	4604      	mov	r4, r0
 8006132:	e9c0 3300 	strd	r3, r3, [r0]
 8006136:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800613a:	6083      	str	r3, [r0, #8]
 800613c:	8181      	strh	r1, [r0, #12]
 800613e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006140:	81c2      	strh	r2, [r0, #14]
 8006142:	6183      	str	r3, [r0, #24]
 8006144:	4619      	mov	r1, r3
 8006146:	2208      	movs	r2, #8
 8006148:	305c      	adds	r0, #92	@ 0x5c
 800614a:	f000 f9f9 	bl	8006540 <memset>
 800614e:	4b0d      	ldr	r3, [pc, #52]	@ (8006184 <std+0x58>)
 8006150:	6263      	str	r3, [r4, #36]	@ 0x24
 8006152:	4b0d      	ldr	r3, [pc, #52]	@ (8006188 <std+0x5c>)
 8006154:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006156:	4b0d      	ldr	r3, [pc, #52]	@ (800618c <std+0x60>)
 8006158:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800615a:	4b0d      	ldr	r3, [pc, #52]	@ (8006190 <std+0x64>)
 800615c:	6323      	str	r3, [r4, #48]	@ 0x30
 800615e:	4b0d      	ldr	r3, [pc, #52]	@ (8006194 <std+0x68>)
 8006160:	6224      	str	r4, [r4, #32]
 8006162:	429c      	cmp	r4, r3
 8006164:	d006      	beq.n	8006174 <std+0x48>
 8006166:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800616a:	4294      	cmp	r4, r2
 800616c:	d002      	beq.n	8006174 <std+0x48>
 800616e:	33d0      	adds	r3, #208	@ 0xd0
 8006170:	429c      	cmp	r4, r3
 8006172:	d105      	bne.n	8006180 <std+0x54>
 8006174:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006178:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800617c:	f000 ba5c 	b.w	8006638 <__retarget_lock_init_recursive>
 8006180:	bd10      	pop	{r4, pc}
 8006182:	bf00      	nop
 8006184:	08006391 	.word	0x08006391
 8006188:	080063b3 	.word	0x080063b3
 800618c:	080063eb 	.word	0x080063eb
 8006190:	0800640f 	.word	0x0800640f
 8006194:	20000430 	.word	0x20000430

08006198 <stdio_exit_handler>:
 8006198:	4a02      	ldr	r2, [pc, #8]	@ (80061a4 <stdio_exit_handler+0xc>)
 800619a:	4903      	ldr	r1, [pc, #12]	@ (80061a8 <stdio_exit_handler+0x10>)
 800619c:	4803      	ldr	r0, [pc, #12]	@ (80061ac <stdio_exit_handler+0x14>)
 800619e:	f000 b869 	b.w	8006274 <_fwalk_sglue>
 80061a2:	bf00      	nop
 80061a4:	20000018 	.word	0x20000018
 80061a8:	08007f71 	.word	0x08007f71
 80061ac:	20000028 	.word	0x20000028

080061b0 <cleanup_stdio>:
 80061b0:	6841      	ldr	r1, [r0, #4]
 80061b2:	4b0c      	ldr	r3, [pc, #48]	@ (80061e4 <cleanup_stdio+0x34>)
 80061b4:	4299      	cmp	r1, r3
 80061b6:	b510      	push	{r4, lr}
 80061b8:	4604      	mov	r4, r0
 80061ba:	d001      	beq.n	80061c0 <cleanup_stdio+0x10>
 80061bc:	f001 fed8 	bl	8007f70 <_fflush_r>
 80061c0:	68a1      	ldr	r1, [r4, #8]
 80061c2:	4b09      	ldr	r3, [pc, #36]	@ (80061e8 <cleanup_stdio+0x38>)
 80061c4:	4299      	cmp	r1, r3
 80061c6:	d002      	beq.n	80061ce <cleanup_stdio+0x1e>
 80061c8:	4620      	mov	r0, r4
 80061ca:	f001 fed1 	bl	8007f70 <_fflush_r>
 80061ce:	68e1      	ldr	r1, [r4, #12]
 80061d0:	4b06      	ldr	r3, [pc, #24]	@ (80061ec <cleanup_stdio+0x3c>)
 80061d2:	4299      	cmp	r1, r3
 80061d4:	d004      	beq.n	80061e0 <cleanup_stdio+0x30>
 80061d6:	4620      	mov	r0, r4
 80061d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061dc:	f001 bec8 	b.w	8007f70 <_fflush_r>
 80061e0:	bd10      	pop	{r4, pc}
 80061e2:	bf00      	nop
 80061e4:	20000430 	.word	0x20000430
 80061e8:	20000498 	.word	0x20000498
 80061ec:	20000500 	.word	0x20000500

080061f0 <global_stdio_init.part.0>:
 80061f0:	b510      	push	{r4, lr}
 80061f2:	4b0b      	ldr	r3, [pc, #44]	@ (8006220 <global_stdio_init.part.0+0x30>)
 80061f4:	4c0b      	ldr	r4, [pc, #44]	@ (8006224 <global_stdio_init.part.0+0x34>)
 80061f6:	4a0c      	ldr	r2, [pc, #48]	@ (8006228 <global_stdio_init.part.0+0x38>)
 80061f8:	601a      	str	r2, [r3, #0]
 80061fa:	4620      	mov	r0, r4
 80061fc:	2200      	movs	r2, #0
 80061fe:	2104      	movs	r1, #4
 8006200:	f7ff ff94 	bl	800612c <std>
 8006204:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006208:	2201      	movs	r2, #1
 800620a:	2109      	movs	r1, #9
 800620c:	f7ff ff8e 	bl	800612c <std>
 8006210:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006214:	2202      	movs	r2, #2
 8006216:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800621a:	2112      	movs	r1, #18
 800621c:	f7ff bf86 	b.w	800612c <std>
 8006220:	20000568 	.word	0x20000568
 8006224:	20000430 	.word	0x20000430
 8006228:	08006199 	.word	0x08006199

0800622c <__sfp_lock_acquire>:
 800622c:	4801      	ldr	r0, [pc, #4]	@ (8006234 <__sfp_lock_acquire+0x8>)
 800622e:	f000 ba04 	b.w	800663a <__retarget_lock_acquire_recursive>
 8006232:	bf00      	nop
 8006234:	20000571 	.word	0x20000571

08006238 <__sfp_lock_release>:
 8006238:	4801      	ldr	r0, [pc, #4]	@ (8006240 <__sfp_lock_release+0x8>)
 800623a:	f000 b9ff 	b.w	800663c <__retarget_lock_release_recursive>
 800623e:	bf00      	nop
 8006240:	20000571 	.word	0x20000571

08006244 <__sinit>:
 8006244:	b510      	push	{r4, lr}
 8006246:	4604      	mov	r4, r0
 8006248:	f7ff fff0 	bl	800622c <__sfp_lock_acquire>
 800624c:	6a23      	ldr	r3, [r4, #32]
 800624e:	b11b      	cbz	r3, 8006258 <__sinit+0x14>
 8006250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006254:	f7ff bff0 	b.w	8006238 <__sfp_lock_release>
 8006258:	4b04      	ldr	r3, [pc, #16]	@ (800626c <__sinit+0x28>)
 800625a:	6223      	str	r3, [r4, #32]
 800625c:	4b04      	ldr	r3, [pc, #16]	@ (8006270 <__sinit+0x2c>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d1f5      	bne.n	8006250 <__sinit+0xc>
 8006264:	f7ff ffc4 	bl	80061f0 <global_stdio_init.part.0>
 8006268:	e7f2      	b.n	8006250 <__sinit+0xc>
 800626a:	bf00      	nop
 800626c:	080061b1 	.word	0x080061b1
 8006270:	20000568 	.word	0x20000568

08006274 <_fwalk_sglue>:
 8006274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006278:	4607      	mov	r7, r0
 800627a:	4688      	mov	r8, r1
 800627c:	4614      	mov	r4, r2
 800627e:	2600      	movs	r6, #0
 8006280:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006284:	f1b9 0901 	subs.w	r9, r9, #1
 8006288:	d505      	bpl.n	8006296 <_fwalk_sglue+0x22>
 800628a:	6824      	ldr	r4, [r4, #0]
 800628c:	2c00      	cmp	r4, #0
 800628e:	d1f7      	bne.n	8006280 <_fwalk_sglue+0xc>
 8006290:	4630      	mov	r0, r6
 8006292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006296:	89ab      	ldrh	r3, [r5, #12]
 8006298:	2b01      	cmp	r3, #1
 800629a:	d907      	bls.n	80062ac <_fwalk_sglue+0x38>
 800629c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80062a0:	3301      	adds	r3, #1
 80062a2:	d003      	beq.n	80062ac <_fwalk_sglue+0x38>
 80062a4:	4629      	mov	r1, r5
 80062a6:	4638      	mov	r0, r7
 80062a8:	47c0      	blx	r8
 80062aa:	4306      	orrs	r6, r0
 80062ac:	3568      	adds	r5, #104	@ 0x68
 80062ae:	e7e9      	b.n	8006284 <_fwalk_sglue+0x10>

080062b0 <iprintf>:
 80062b0:	b40f      	push	{r0, r1, r2, r3}
 80062b2:	b507      	push	{r0, r1, r2, lr}
 80062b4:	4906      	ldr	r1, [pc, #24]	@ (80062d0 <iprintf+0x20>)
 80062b6:	ab04      	add	r3, sp, #16
 80062b8:	6808      	ldr	r0, [r1, #0]
 80062ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80062be:	6881      	ldr	r1, [r0, #8]
 80062c0:	9301      	str	r3, [sp, #4]
 80062c2:	f001 fcb9 	bl	8007c38 <_vfiprintf_r>
 80062c6:	b003      	add	sp, #12
 80062c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80062cc:	b004      	add	sp, #16
 80062ce:	4770      	bx	lr
 80062d0:	20000024 	.word	0x20000024

080062d4 <_puts_r>:
 80062d4:	6a03      	ldr	r3, [r0, #32]
 80062d6:	b570      	push	{r4, r5, r6, lr}
 80062d8:	6884      	ldr	r4, [r0, #8]
 80062da:	4605      	mov	r5, r0
 80062dc:	460e      	mov	r6, r1
 80062de:	b90b      	cbnz	r3, 80062e4 <_puts_r+0x10>
 80062e0:	f7ff ffb0 	bl	8006244 <__sinit>
 80062e4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80062e6:	07db      	lsls	r3, r3, #31
 80062e8:	d405      	bmi.n	80062f6 <_puts_r+0x22>
 80062ea:	89a3      	ldrh	r3, [r4, #12]
 80062ec:	0598      	lsls	r0, r3, #22
 80062ee:	d402      	bmi.n	80062f6 <_puts_r+0x22>
 80062f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80062f2:	f000 f9a2 	bl	800663a <__retarget_lock_acquire_recursive>
 80062f6:	89a3      	ldrh	r3, [r4, #12]
 80062f8:	0719      	lsls	r1, r3, #28
 80062fa:	d502      	bpl.n	8006302 <_puts_r+0x2e>
 80062fc:	6923      	ldr	r3, [r4, #16]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d135      	bne.n	800636e <_puts_r+0x9a>
 8006302:	4621      	mov	r1, r4
 8006304:	4628      	mov	r0, r5
 8006306:	f000 f8c5 	bl	8006494 <__swsetup_r>
 800630a:	b380      	cbz	r0, 800636e <_puts_r+0x9a>
 800630c:	f04f 35ff 	mov.w	r5, #4294967295
 8006310:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006312:	07da      	lsls	r2, r3, #31
 8006314:	d405      	bmi.n	8006322 <_puts_r+0x4e>
 8006316:	89a3      	ldrh	r3, [r4, #12]
 8006318:	059b      	lsls	r3, r3, #22
 800631a:	d402      	bmi.n	8006322 <_puts_r+0x4e>
 800631c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800631e:	f000 f98d 	bl	800663c <__retarget_lock_release_recursive>
 8006322:	4628      	mov	r0, r5
 8006324:	bd70      	pop	{r4, r5, r6, pc}
 8006326:	2b00      	cmp	r3, #0
 8006328:	da04      	bge.n	8006334 <_puts_r+0x60>
 800632a:	69a2      	ldr	r2, [r4, #24]
 800632c:	429a      	cmp	r2, r3
 800632e:	dc17      	bgt.n	8006360 <_puts_r+0x8c>
 8006330:	290a      	cmp	r1, #10
 8006332:	d015      	beq.n	8006360 <_puts_r+0x8c>
 8006334:	6823      	ldr	r3, [r4, #0]
 8006336:	1c5a      	adds	r2, r3, #1
 8006338:	6022      	str	r2, [r4, #0]
 800633a:	7019      	strb	r1, [r3, #0]
 800633c:	68a3      	ldr	r3, [r4, #8]
 800633e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006342:	3b01      	subs	r3, #1
 8006344:	60a3      	str	r3, [r4, #8]
 8006346:	2900      	cmp	r1, #0
 8006348:	d1ed      	bne.n	8006326 <_puts_r+0x52>
 800634a:	2b00      	cmp	r3, #0
 800634c:	da11      	bge.n	8006372 <_puts_r+0x9e>
 800634e:	4622      	mov	r2, r4
 8006350:	210a      	movs	r1, #10
 8006352:	4628      	mov	r0, r5
 8006354:	f000 f85f 	bl	8006416 <__swbuf_r>
 8006358:	3001      	adds	r0, #1
 800635a:	d0d7      	beq.n	800630c <_puts_r+0x38>
 800635c:	250a      	movs	r5, #10
 800635e:	e7d7      	b.n	8006310 <_puts_r+0x3c>
 8006360:	4622      	mov	r2, r4
 8006362:	4628      	mov	r0, r5
 8006364:	f000 f857 	bl	8006416 <__swbuf_r>
 8006368:	3001      	adds	r0, #1
 800636a:	d1e7      	bne.n	800633c <_puts_r+0x68>
 800636c:	e7ce      	b.n	800630c <_puts_r+0x38>
 800636e:	3e01      	subs	r6, #1
 8006370:	e7e4      	b.n	800633c <_puts_r+0x68>
 8006372:	6823      	ldr	r3, [r4, #0]
 8006374:	1c5a      	adds	r2, r3, #1
 8006376:	6022      	str	r2, [r4, #0]
 8006378:	220a      	movs	r2, #10
 800637a:	701a      	strb	r2, [r3, #0]
 800637c:	e7ee      	b.n	800635c <_puts_r+0x88>
	...

08006380 <puts>:
 8006380:	4b02      	ldr	r3, [pc, #8]	@ (800638c <puts+0xc>)
 8006382:	4601      	mov	r1, r0
 8006384:	6818      	ldr	r0, [r3, #0]
 8006386:	f7ff bfa5 	b.w	80062d4 <_puts_r>
 800638a:	bf00      	nop
 800638c:	20000024 	.word	0x20000024

08006390 <__sread>:
 8006390:	b510      	push	{r4, lr}
 8006392:	460c      	mov	r4, r1
 8006394:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006398:	f000 f900 	bl	800659c <_read_r>
 800639c:	2800      	cmp	r0, #0
 800639e:	bfab      	itete	ge
 80063a0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80063a2:	89a3      	ldrhlt	r3, [r4, #12]
 80063a4:	181b      	addge	r3, r3, r0
 80063a6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80063aa:	bfac      	ite	ge
 80063ac:	6563      	strge	r3, [r4, #84]	@ 0x54
 80063ae:	81a3      	strhlt	r3, [r4, #12]
 80063b0:	bd10      	pop	{r4, pc}

080063b2 <__swrite>:
 80063b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063b6:	461f      	mov	r7, r3
 80063b8:	898b      	ldrh	r3, [r1, #12]
 80063ba:	05db      	lsls	r3, r3, #23
 80063bc:	4605      	mov	r5, r0
 80063be:	460c      	mov	r4, r1
 80063c0:	4616      	mov	r6, r2
 80063c2:	d505      	bpl.n	80063d0 <__swrite+0x1e>
 80063c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063c8:	2302      	movs	r3, #2
 80063ca:	2200      	movs	r2, #0
 80063cc:	f000 f8d4 	bl	8006578 <_lseek_r>
 80063d0:	89a3      	ldrh	r3, [r4, #12]
 80063d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80063da:	81a3      	strh	r3, [r4, #12]
 80063dc:	4632      	mov	r2, r6
 80063de:	463b      	mov	r3, r7
 80063e0:	4628      	mov	r0, r5
 80063e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063e6:	f000 b8eb 	b.w	80065c0 <_write_r>

080063ea <__sseek>:
 80063ea:	b510      	push	{r4, lr}
 80063ec:	460c      	mov	r4, r1
 80063ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063f2:	f000 f8c1 	bl	8006578 <_lseek_r>
 80063f6:	1c43      	adds	r3, r0, #1
 80063f8:	89a3      	ldrh	r3, [r4, #12]
 80063fa:	bf15      	itete	ne
 80063fc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80063fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006402:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006406:	81a3      	strheq	r3, [r4, #12]
 8006408:	bf18      	it	ne
 800640a:	81a3      	strhne	r3, [r4, #12]
 800640c:	bd10      	pop	{r4, pc}

0800640e <__sclose>:
 800640e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006412:	f000 b8a1 	b.w	8006558 <_close_r>

08006416 <__swbuf_r>:
 8006416:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006418:	460e      	mov	r6, r1
 800641a:	4614      	mov	r4, r2
 800641c:	4605      	mov	r5, r0
 800641e:	b118      	cbz	r0, 8006428 <__swbuf_r+0x12>
 8006420:	6a03      	ldr	r3, [r0, #32]
 8006422:	b90b      	cbnz	r3, 8006428 <__swbuf_r+0x12>
 8006424:	f7ff ff0e 	bl	8006244 <__sinit>
 8006428:	69a3      	ldr	r3, [r4, #24]
 800642a:	60a3      	str	r3, [r4, #8]
 800642c:	89a3      	ldrh	r3, [r4, #12]
 800642e:	071a      	lsls	r2, r3, #28
 8006430:	d501      	bpl.n	8006436 <__swbuf_r+0x20>
 8006432:	6923      	ldr	r3, [r4, #16]
 8006434:	b943      	cbnz	r3, 8006448 <__swbuf_r+0x32>
 8006436:	4621      	mov	r1, r4
 8006438:	4628      	mov	r0, r5
 800643a:	f000 f82b 	bl	8006494 <__swsetup_r>
 800643e:	b118      	cbz	r0, 8006448 <__swbuf_r+0x32>
 8006440:	f04f 37ff 	mov.w	r7, #4294967295
 8006444:	4638      	mov	r0, r7
 8006446:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006448:	6823      	ldr	r3, [r4, #0]
 800644a:	6922      	ldr	r2, [r4, #16]
 800644c:	1a98      	subs	r0, r3, r2
 800644e:	6963      	ldr	r3, [r4, #20]
 8006450:	b2f6      	uxtb	r6, r6
 8006452:	4283      	cmp	r3, r0
 8006454:	4637      	mov	r7, r6
 8006456:	dc05      	bgt.n	8006464 <__swbuf_r+0x4e>
 8006458:	4621      	mov	r1, r4
 800645a:	4628      	mov	r0, r5
 800645c:	f001 fd88 	bl	8007f70 <_fflush_r>
 8006460:	2800      	cmp	r0, #0
 8006462:	d1ed      	bne.n	8006440 <__swbuf_r+0x2a>
 8006464:	68a3      	ldr	r3, [r4, #8]
 8006466:	3b01      	subs	r3, #1
 8006468:	60a3      	str	r3, [r4, #8]
 800646a:	6823      	ldr	r3, [r4, #0]
 800646c:	1c5a      	adds	r2, r3, #1
 800646e:	6022      	str	r2, [r4, #0]
 8006470:	701e      	strb	r6, [r3, #0]
 8006472:	6962      	ldr	r2, [r4, #20]
 8006474:	1c43      	adds	r3, r0, #1
 8006476:	429a      	cmp	r2, r3
 8006478:	d004      	beq.n	8006484 <__swbuf_r+0x6e>
 800647a:	89a3      	ldrh	r3, [r4, #12]
 800647c:	07db      	lsls	r3, r3, #31
 800647e:	d5e1      	bpl.n	8006444 <__swbuf_r+0x2e>
 8006480:	2e0a      	cmp	r6, #10
 8006482:	d1df      	bne.n	8006444 <__swbuf_r+0x2e>
 8006484:	4621      	mov	r1, r4
 8006486:	4628      	mov	r0, r5
 8006488:	f001 fd72 	bl	8007f70 <_fflush_r>
 800648c:	2800      	cmp	r0, #0
 800648e:	d0d9      	beq.n	8006444 <__swbuf_r+0x2e>
 8006490:	e7d6      	b.n	8006440 <__swbuf_r+0x2a>
	...

08006494 <__swsetup_r>:
 8006494:	b538      	push	{r3, r4, r5, lr}
 8006496:	4b29      	ldr	r3, [pc, #164]	@ (800653c <__swsetup_r+0xa8>)
 8006498:	4605      	mov	r5, r0
 800649a:	6818      	ldr	r0, [r3, #0]
 800649c:	460c      	mov	r4, r1
 800649e:	b118      	cbz	r0, 80064a8 <__swsetup_r+0x14>
 80064a0:	6a03      	ldr	r3, [r0, #32]
 80064a2:	b90b      	cbnz	r3, 80064a8 <__swsetup_r+0x14>
 80064a4:	f7ff fece 	bl	8006244 <__sinit>
 80064a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064ac:	0719      	lsls	r1, r3, #28
 80064ae:	d422      	bmi.n	80064f6 <__swsetup_r+0x62>
 80064b0:	06da      	lsls	r2, r3, #27
 80064b2:	d407      	bmi.n	80064c4 <__swsetup_r+0x30>
 80064b4:	2209      	movs	r2, #9
 80064b6:	602a      	str	r2, [r5, #0]
 80064b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064bc:	81a3      	strh	r3, [r4, #12]
 80064be:	f04f 30ff 	mov.w	r0, #4294967295
 80064c2:	e033      	b.n	800652c <__swsetup_r+0x98>
 80064c4:	0758      	lsls	r0, r3, #29
 80064c6:	d512      	bpl.n	80064ee <__swsetup_r+0x5a>
 80064c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80064ca:	b141      	cbz	r1, 80064de <__swsetup_r+0x4a>
 80064cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80064d0:	4299      	cmp	r1, r3
 80064d2:	d002      	beq.n	80064da <__swsetup_r+0x46>
 80064d4:	4628      	mov	r0, r5
 80064d6:	f000 ff0b 	bl	80072f0 <_free_r>
 80064da:	2300      	movs	r3, #0
 80064dc:	6363      	str	r3, [r4, #52]	@ 0x34
 80064de:	89a3      	ldrh	r3, [r4, #12]
 80064e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80064e4:	81a3      	strh	r3, [r4, #12]
 80064e6:	2300      	movs	r3, #0
 80064e8:	6063      	str	r3, [r4, #4]
 80064ea:	6923      	ldr	r3, [r4, #16]
 80064ec:	6023      	str	r3, [r4, #0]
 80064ee:	89a3      	ldrh	r3, [r4, #12]
 80064f0:	f043 0308 	orr.w	r3, r3, #8
 80064f4:	81a3      	strh	r3, [r4, #12]
 80064f6:	6923      	ldr	r3, [r4, #16]
 80064f8:	b94b      	cbnz	r3, 800650e <__swsetup_r+0x7a>
 80064fa:	89a3      	ldrh	r3, [r4, #12]
 80064fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006500:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006504:	d003      	beq.n	800650e <__swsetup_r+0x7a>
 8006506:	4621      	mov	r1, r4
 8006508:	4628      	mov	r0, r5
 800650a:	f001 fd7f 	bl	800800c <__smakebuf_r>
 800650e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006512:	f013 0201 	ands.w	r2, r3, #1
 8006516:	d00a      	beq.n	800652e <__swsetup_r+0x9a>
 8006518:	2200      	movs	r2, #0
 800651a:	60a2      	str	r2, [r4, #8]
 800651c:	6962      	ldr	r2, [r4, #20]
 800651e:	4252      	negs	r2, r2
 8006520:	61a2      	str	r2, [r4, #24]
 8006522:	6922      	ldr	r2, [r4, #16]
 8006524:	b942      	cbnz	r2, 8006538 <__swsetup_r+0xa4>
 8006526:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800652a:	d1c5      	bne.n	80064b8 <__swsetup_r+0x24>
 800652c:	bd38      	pop	{r3, r4, r5, pc}
 800652e:	0799      	lsls	r1, r3, #30
 8006530:	bf58      	it	pl
 8006532:	6962      	ldrpl	r2, [r4, #20]
 8006534:	60a2      	str	r2, [r4, #8]
 8006536:	e7f4      	b.n	8006522 <__swsetup_r+0x8e>
 8006538:	2000      	movs	r0, #0
 800653a:	e7f7      	b.n	800652c <__swsetup_r+0x98>
 800653c:	20000024 	.word	0x20000024

08006540 <memset>:
 8006540:	4402      	add	r2, r0
 8006542:	4603      	mov	r3, r0
 8006544:	4293      	cmp	r3, r2
 8006546:	d100      	bne.n	800654a <memset+0xa>
 8006548:	4770      	bx	lr
 800654a:	f803 1b01 	strb.w	r1, [r3], #1
 800654e:	e7f9      	b.n	8006544 <memset+0x4>

08006550 <_localeconv_r>:
 8006550:	4800      	ldr	r0, [pc, #0]	@ (8006554 <_localeconv_r+0x4>)
 8006552:	4770      	bx	lr
 8006554:	20000164 	.word	0x20000164

08006558 <_close_r>:
 8006558:	b538      	push	{r3, r4, r5, lr}
 800655a:	4d06      	ldr	r5, [pc, #24]	@ (8006574 <_close_r+0x1c>)
 800655c:	2300      	movs	r3, #0
 800655e:	4604      	mov	r4, r0
 8006560:	4608      	mov	r0, r1
 8006562:	602b      	str	r3, [r5, #0]
 8006564:	f7fb fcca 	bl	8001efc <_close>
 8006568:	1c43      	adds	r3, r0, #1
 800656a:	d102      	bne.n	8006572 <_close_r+0x1a>
 800656c:	682b      	ldr	r3, [r5, #0]
 800656e:	b103      	cbz	r3, 8006572 <_close_r+0x1a>
 8006570:	6023      	str	r3, [r4, #0]
 8006572:	bd38      	pop	{r3, r4, r5, pc}
 8006574:	2000056c 	.word	0x2000056c

08006578 <_lseek_r>:
 8006578:	b538      	push	{r3, r4, r5, lr}
 800657a:	4d07      	ldr	r5, [pc, #28]	@ (8006598 <_lseek_r+0x20>)
 800657c:	4604      	mov	r4, r0
 800657e:	4608      	mov	r0, r1
 8006580:	4611      	mov	r1, r2
 8006582:	2200      	movs	r2, #0
 8006584:	602a      	str	r2, [r5, #0]
 8006586:	461a      	mov	r2, r3
 8006588:	f7fb fcdf 	bl	8001f4a <_lseek>
 800658c:	1c43      	adds	r3, r0, #1
 800658e:	d102      	bne.n	8006596 <_lseek_r+0x1e>
 8006590:	682b      	ldr	r3, [r5, #0]
 8006592:	b103      	cbz	r3, 8006596 <_lseek_r+0x1e>
 8006594:	6023      	str	r3, [r4, #0]
 8006596:	bd38      	pop	{r3, r4, r5, pc}
 8006598:	2000056c 	.word	0x2000056c

0800659c <_read_r>:
 800659c:	b538      	push	{r3, r4, r5, lr}
 800659e:	4d07      	ldr	r5, [pc, #28]	@ (80065bc <_read_r+0x20>)
 80065a0:	4604      	mov	r4, r0
 80065a2:	4608      	mov	r0, r1
 80065a4:	4611      	mov	r1, r2
 80065a6:	2200      	movs	r2, #0
 80065a8:	602a      	str	r2, [r5, #0]
 80065aa:	461a      	mov	r2, r3
 80065ac:	f7fb fc6d 	bl	8001e8a <_read>
 80065b0:	1c43      	adds	r3, r0, #1
 80065b2:	d102      	bne.n	80065ba <_read_r+0x1e>
 80065b4:	682b      	ldr	r3, [r5, #0]
 80065b6:	b103      	cbz	r3, 80065ba <_read_r+0x1e>
 80065b8:	6023      	str	r3, [r4, #0]
 80065ba:	bd38      	pop	{r3, r4, r5, pc}
 80065bc:	2000056c 	.word	0x2000056c

080065c0 <_write_r>:
 80065c0:	b538      	push	{r3, r4, r5, lr}
 80065c2:	4d07      	ldr	r5, [pc, #28]	@ (80065e0 <_write_r+0x20>)
 80065c4:	4604      	mov	r4, r0
 80065c6:	4608      	mov	r0, r1
 80065c8:	4611      	mov	r1, r2
 80065ca:	2200      	movs	r2, #0
 80065cc:	602a      	str	r2, [r5, #0]
 80065ce:	461a      	mov	r2, r3
 80065d0:	f7fb fc78 	bl	8001ec4 <_write>
 80065d4:	1c43      	adds	r3, r0, #1
 80065d6:	d102      	bne.n	80065de <_write_r+0x1e>
 80065d8:	682b      	ldr	r3, [r5, #0]
 80065da:	b103      	cbz	r3, 80065de <_write_r+0x1e>
 80065dc:	6023      	str	r3, [r4, #0]
 80065de:	bd38      	pop	{r3, r4, r5, pc}
 80065e0:	2000056c 	.word	0x2000056c

080065e4 <__errno>:
 80065e4:	4b01      	ldr	r3, [pc, #4]	@ (80065ec <__errno+0x8>)
 80065e6:	6818      	ldr	r0, [r3, #0]
 80065e8:	4770      	bx	lr
 80065ea:	bf00      	nop
 80065ec:	20000024 	.word	0x20000024

080065f0 <__libc_init_array>:
 80065f0:	b570      	push	{r4, r5, r6, lr}
 80065f2:	4d0d      	ldr	r5, [pc, #52]	@ (8006628 <__libc_init_array+0x38>)
 80065f4:	4c0d      	ldr	r4, [pc, #52]	@ (800662c <__libc_init_array+0x3c>)
 80065f6:	1b64      	subs	r4, r4, r5
 80065f8:	10a4      	asrs	r4, r4, #2
 80065fa:	2600      	movs	r6, #0
 80065fc:	42a6      	cmp	r6, r4
 80065fe:	d109      	bne.n	8006614 <__libc_init_array+0x24>
 8006600:	4d0b      	ldr	r5, [pc, #44]	@ (8006630 <__libc_init_array+0x40>)
 8006602:	4c0c      	ldr	r4, [pc, #48]	@ (8006634 <__libc_init_array+0x44>)
 8006604:	f001 fe2e 	bl	8008264 <_init>
 8006608:	1b64      	subs	r4, r4, r5
 800660a:	10a4      	asrs	r4, r4, #2
 800660c:	2600      	movs	r6, #0
 800660e:	42a6      	cmp	r6, r4
 8006610:	d105      	bne.n	800661e <__libc_init_array+0x2e>
 8006612:	bd70      	pop	{r4, r5, r6, pc}
 8006614:	f855 3b04 	ldr.w	r3, [r5], #4
 8006618:	4798      	blx	r3
 800661a:	3601      	adds	r6, #1
 800661c:	e7ee      	b.n	80065fc <__libc_init_array+0xc>
 800661e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006622:	4798      	blx	r3
 8006624:	3601      	adds	r6, #1
 8006626:	e7f2      	b.n	800660e <__libc_init_array+0x1e>
 8006628:	0800867c 	.word	0x0800867c
 800662c:	0800867c 	.word	0x0800867c
 8006630:	0800867c 	.word	0x0800867c
 8006634:	08008680 	.word	0x08008680

08006638 <__retarget_lock_init_recursive>:
 8006638:	4770      	bx	lr

0800663a <__retarget_lock_acquire_recursive>:
 800663a:	4770      	bx	lr

0800663c <__retarget_lock_release_recursive>:
 800663c:	4770      	bx	lr

0800663e <quorem>:
 800663e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006642:	6903      	ldr	r3, [r0, #16]
 8006644:	690c      	ldr	r4, [r1, #16]
 8006646:	42a3      	cmp	r3, r4
 8006648:	4607      	mov	r7, r0
 800664a:	db7e      	blt.n	800674a <quorem+0x10c>
 800664c:	3c01      	subs	r4, #1
 800664e:	f101 0814 	add.w	r8, r1, #20
 8006652:	00a3      	lsls	r3, r4, #2
 8006654:	f100 0514 	add.w	r5, r0, #20
 8006658:	9300      	str	r3, [sp, #0]
 800665a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800665e:	9301      	str	r3, [sp, #4]
 8006660:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006664:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006668:	3301      	adds	r3, #1
 800666a:	429a      	cmp	r2, r3
 800666c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006670:	fbb2 f6f3 	udiv	r6, r2, r3
 8006674:	d32e      	bcc.n	80066d4 <quorem+0x96>
 8006676:	f04f 0a00 	mov.w	sl, #0
 800667a:	46c4      	mov	ip, r8
 800667c:	46ae      	mov	lr, r5
 800667e:	46d3      	mov	fp, sl
 8006680:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006684:	b298      	uxth	r0, r3
 8006686:	fb06 a000 	mla	r0, r6, r0, sl
 800668a:	0c02      	lsrs	r2, r0, #16
 800668c:	0c1b      	lsrs	r3, r3, #16
 800668e:	fb06 2303 	mla	r3, r6, r3, r2
 8006692:	f8de 2000 	ldr.w	r2, [lr]
 8006696:	b280      	uxth	r0, r0
 8006698:	b292      	uxth	r2, r2
 800669a:	1a12      	subs	r2, r2, r0
 800669c:	445a      	add	r2, fp
 800669e:	f8de 0000 	ldr.w	r0, [lr]
 80066a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80066ac:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80066b0:	b292      	uxth	r2, r2
 80066b2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80066b6:	45e1      	cmp	r9, ip
 80066b8:	f84e 2b04 	str.w	r2, [lr], #4
 80066bc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80066c0:	d2de      	bcs.n	8006680 <quorem+0x42>
 80066c2:	9b00      	ldr	r3, [sp, #0]
 80066c4:	58eb      	ldr	r3, [r5, r3]
 80066c6:	b92b      	cbnz	r3, 80066d4 <quorem+0x96>
 80066c8:	9b01      	ldr	r3, [sp, #4]
 80066ca:	3b04      	subs	r3, #4
 80066cc:	429d      	cmp	r5, r3
 80066ce:	461a      	mov	r2, r3
 80066d0:	d32f      	bcc.n	8006732 <quorem+0xf4>
 80066d2:	613c      	str	r4, [r7, #16]
 80066d4:	4638      	mov	r0, r7
 80066d6:	f001 f97d 	bl	80079d4 <__mcmp>
 80066da:	2800      	cmp	r0, #0
 80066dc:	db25      	blt.n	800672a <quorem+0xec>
 80066de:	4629      	mov	r1, r5
 80066e0:	2000      	movs	r0, #0
 80066e2:	f858 2b04 	ldr.w	r2, [r8], #4
 80066e6:	f8d1 c000 	ldr.w	ip, [r1]
 80066ea:	fa1f fe82 	uxth.w	lr, r2
 80066ee:	fa1f f38c 	uxth.w	r3, ip
 80066f2:	eba3 030e 	sub.w	r3, r3, lr
 80066f6:	4403      	add	r3, r0
 80066f8:	0c12      	lsrs	r2, r2, #16
 80066fa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80066fe:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006702:	b29b      	uxth	r3, r3
 8006704:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006708:	45c1      	cmp	r9, r8
 800670a:	f841 3b04 	str.w	r3, [r1], #4
 800670e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006712:	d2e6      	bcs.n	80066e2 <quorem+0xa4>
 8006714:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006718:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800671c:	b922      	cbnz	r2, 8006728 <quorem+0xea>
 800671e:	3b04      	subs	r3, #4
 8006720:	429d      	cmp	r5, r3
 8006722:	461a      	mov	r2, r3
 8006724:	d30b      	bcc.n	800673e <quorem+0x100>
 8006726:	613c      	str	r4, [r7, #16]
 8006728:	3601      	adds	r6, #1
 800672a:	4630      	mov	r0, r6
 800672c:	b003      	add	sp, #12
 800672e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006732:	6812      	ldr	r2, [r2, #0]
 8006734:	3b04      	subs	r3, #4
 8006736:	2a00      	cmp	r2, #0
 8006738:	d1cb      	bne.n	80066d2 <quorem+0x94>
 800673a:	3c01      	subs	r4, #1
 800673c:	e7c6      	b.n	80066cc <quorem+0x8e>
 800673e:	6812      	ldr	r2, [r2, #0]
 8006740:	3b04      	subs	r3, #4
 8006742:	2a00      	cmp	r2, #0
 8006744:	d1ef      	bne.n	8006726 <quorem+0xe8>
 8006746:	3c01      	subs	r4, #1
 8006748:	e7ea      	b.n	8006720 <quorem+0xe2>
 800674a:	2000      	movs	r0, #0
 800674c:	e7ee      	b.n	800672c <quorem+0xee>
	...

08006750 <_dtoa_r>:
 8006750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006754:	69c7      	ldr	r7, [r0, #28]
 8006756:	b097      	sub	sp, #92	@ 0x5c
 8006758:	ed8d 0b04 	vstr	d0, [sp, #16]
 800675c:	ec55 4b10 	vmov	r4, r5, d0
 8006760:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006762:	9107      	str	r1, [sp, #28]
 8006764:	4681      	mov	r9, r0
 8006766:	920c      	str	r2, [sp, #48]	@ 0x30
 8006768:	9311      	str	r3, [sp, #68]	@ 0x44
 800676a:	b97f      	cbnz	r7, 800678c <_dtoa_r+0x3c>
 800676c:	2010      	movs	r0, #16
 800676e:	f000 fe09 	bl	8007384 <malloc>
 8006772:	4602      	mov	r2, r0
 8006774:	f8c9 001c 	str.w	r0, [r9, #28]
 8006778:	b920      	cbnz	r0, 8006784 <_dtoa_r+0x34>
 800677a:	4ba9      	ldr	r3, [pc, #676]	@ (8006a20 <_dtoa_r+0x2d0>)
 800677c:	21ef      	movs	r1, #239	@ 0xef
 800677e:	48a9      	ldr	r0, [pc, #676]	@ (8006a24 <_dtoa_r+0x2d4>)
 8006780:	f001 fcc0 	bl	8008104 <__assert_func>
 8006784:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006788:	6007      	str	r7, [r0, #0]
 800678a:	60c7      	str	r7, [r0, #12]
 800678c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006790:	6819      	ldr	r1, [r3, #0]
 8006792:	b159      	cbz	r1, 80067ac <_dtoa_r+0x5c>
 8006794:	685a      	ldr	r2, [r3, #4]
 8006796:	604a      	str	r2, [r1, #4]
 8006798:	2301      	movs	r3, #1
 800679a:	4093      	lsls	r3, r2
 800679c:	608b      	str	r3, [r1, #8]
 800679e:	4648      	mov	r0, r9
 80067a0:	f000 fee6 	bl	8007570 <_Bfree>
 80067a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80067a8:	2200      	movs	r2, #0
 80067aa:	601a      	str	r2, [r3, #0]
 80067ac:	1e2b      	subs	r3, r5, #0
 80067ae:	bfb9      	ittee	lt
 80067b0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80067b4:	9305      	strlt	r3, [sp, #20]
 80067b6:	2300      	movge	r3, #0
 80067b8:	6033      	strge	r3, [r6, #0]
 80067ba:	9f05      	ldr	r7, [sp, #20]
 80067bc:	4b9a      	ldr	r3, [pc, #616]	@ (8006a28 <_dtoa_r+0x2d8>)
 80067be:	bfbc      	itt	lt
 80067c0:	2201      	movlt	r2, #1
 80067c2:	6032      	strlt	r2, [r6, #0]
 80067c4:	43bb      	bics	r3, r7
 80067c6:	d112      	bne.n	80067ee <_dtoa_r+0x9e>
 80067c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80067ca:	f242 730f 	movw	r3, #9999	@ 0x270f
 80067ce:	6013      	str	r3, [r2, #0]
 80067d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80067d4:	4323      	orrs	r3, r4
 80067d6:	f000 855a 	beq.w	800728e <_dtoa_r+0xb3e>
 80067da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80067dc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006a3c <_dtoa_r+0x2ec>
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	f000 855c 	beq.w	800729e <_dtoa_r+0xb4e>
 80067e6:	f10a 0303 	add.w	r3, sl, #3
 80067ea:	f000 bd56 	b.w	800729a <_dtoa_r+0xb4a>
 80067ee:	ed9d 7b04 	vldr	d7, [sp, #16]
 80067f2:	2200      	movs	r2, #0
 80067f4:	ec51 0b17 	vmov	r0, r1, d7
 80067f8:	2300      	movs	r3, #0
 80067fa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80067fe:	f7fa f98b 	bl	8000b18 <__aeabi_dcmpeq>
 8006802:	4680      	mov	r8, r0
 8006804:	b158      	cbz	r0, 800681e <_dtoa_r+0xce>
 8006806:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006808:	2301      	movs	r3, #1
 800680a:	6013      	str	r3, [r2, #0]
 800680c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800680e:	b113      	cbz	r3, 8006816 <_dtoa_r+0xc6>
 8006810:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006812:	4b86      	ldr	r3, [pc, #536]	@ (8006a2c <_dtoa_r+0x2dc>)
 8006814:	6013      	str	r3, [r2, #0]
 8006816:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006a40 <_dtoa_r+0x2f0>
 800681a:	f000 bd40 	b.w	800729e <_dtoa_r+0xb4e>
 800681e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006822:	aa14      	add	r2, sp, #80	@ 0x50
 8006824:	a915      	add	r1, sp, #84	@ 0x54
 8006826:	4648      	mov	r0, r9
 8006828:	f001 f984 	bl	8007b34 <__d2b>
 800682c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006830:	9002      	str	r0, [sp, #8]
 8006832:	2e00      	cmp	r6, #0
 8006834:	d078      	beq.n	8006928 <_dtoa_r+0x1d8>
 8006836:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006838:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800683c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006840:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006844:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006848:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800684c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006850:	4619      	mov	r1, r3
 8006852:	2200      	movs	r2, #0
 8006854:	4b76      	ldr	r3, [pc, #472]	@ (8006a30 <_dtoa_r+0x2e0>)
 8006856:	f7f9 fd3f 	bl	80002d8 <__aeabi_dsub>
 800685a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006a08 <_dtoa_r+0x2b8>)
 800685c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006860:	f7f9 fef2 	bl	8000648 <__aeabi_dmul>
 8006864:	a36a      	add	r3, pc, #424	@ (adr r3, 8006a10 <_dtoa_r+0x2c0>)
 8006866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800686a:	f7f9 fd37 	bl	80002dc <__adddf3>
 800686e:	4604      	mov	r4, r0
 8006870:	4630      	mov	r0, r6
 8006872:	460d      	mov	r5, r1
 8006874:	f7f9 fe7e 	bl	8000574 <__aeabi_i2d>
 8006878:	a367      	add	r3, pc, #412	@ (adr r3, 8006a18 <_dtoa_r+0x2c8>)
 800687a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800687e:	f7f9 fee3 	bl	8000648 <__aeabi_dmul>
 8006882:	4602      	mov	r2, r0
 8006884:	460b      	mov	r3, r1
 8006886:	4620      	mov	r0, r4
 8006888:	4629      	mov	r1, r5
 800688a:	f7f9 fd27 	bl	80002dc <__adddf3>
 800688e:	4604      	mov	r4, r0
 8006890:	460d      	mov	r5, r1
 8006892:	f7fa f989 	bl	8000ba8 <__aeabi_d2iz>
 8006896:	2200      	movs	r2, #0
 8006898:	4607      	mov	r7, r0
 800689a:	2300      	movs	r3, #0
 800689c:	4620      	mov	r0, r4
 800689e:	4629      	mov	r1, r5
 80068a0:	f7fa f944 	bl	8000b2c <__aeabi_dcmplt>
 80068a4:	b140      	cbz	r0, 80068b8 <_dtoa_r+0x168>
 80068a6:	4638      	mov	r0, r7
 80068a8:	f7f9 fe64 	bl	8000574 <__aeabi_i2d>
 80068ac:	4622      	mov	r2, r4
 80068ae:	462b      	mov	r3, r5
 80068b0:	f7fa f932 	bl	8000b18 <__aeabi_dcmpeq>
 80068b4:	b900      	cbnz	r0, 80068b8 <_dtoa_r+0x168>
 80068b6:	3f01      	subs	r7, #1
 80068b8:	2f16      	cmp	r7, #22
 80068ba:	d852      	bhi.n	8006962 <_dtoa_r+0x212>
 80068bc:	4b5d      	ldr	r3, [pc, #372]	@ (8006a34 <_dtoa_r+0x2e4>)
 80068be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80068c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80068ca:	f7fa f92f 	bl	8000b2c <__aeabi_dcmplt>
 80068ce:	2800      	cmp	r0, #0
 80068d0:	d049      	beq.n	8006966 <_dtoa_r+0x216>
 80068d2:	3f01      	subs	r7, #1
 80068d4:	2300      	movs	r3, #0
 80068d6:	9310      	str	r3, [sp, #64]	@ 0x40
 80068d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80068da:	1b9b      	subs	r3, r3, r6
 80068dc:	1e5a      	subs	r2, r3, #1
 80068de:	bf45      	ittet	mi
 80068e0:	f1c3 0301 	rsbmi	r3, r3, #1
 80068e4:	9300      	strmi	r3, [sp, #0]
 80068e6:	2300      	movpl	r3, #0
 80068e8:	2300      	movmi	r3, #0
 80068ea:	9206      	str	r2, [sp, #24]
 80068ec:	bf54      	ite	pl
 80068ee:	9300      	strpl	r3, [sp, #0]
 80068f0:	9306      	strmi	r3, [sp, #24]
 80068f2:	2f00      	cmp	r7, #0
 80068f4:	db39      	blt.n	800696a <_dtoa_r+0x21a>
 80068f6:	9b06      	ldr	r3, [sp, #24]
 80068f8:	970d      	str	r7, [sp, #52]	@ 0x34
 80068fa:	443b      	add	r3, r7
 80068fc:	9306      	str	r3, [sp, #24]
 80068fe:	2300      	movs	r3, #0
 8006900:	9308      	str	r3, [sp, #32]
 8006902:	9b07      	ldr	r3, [sp, #28]
 8006904:	2b09      	cmp	r3, #9
 8006906:	d863      	bhi.n	80069d0 <_dtoa_r+0x280>
 8006908:	2b05      	cmp	r3, #5
 800690a:	bfc4      	itt	gt
 800690c:	3b04      	subgt	r3, #4
 800690e:	9307      	strgt	r3, [sp, #28]
 8006910:	9b07      	ldr	r3, [sp, #28]
 8006912:	f1a3 0302 	sub.w	r3, r3, #2
 8006916:	bfcc      	ite	gt
 8006918:	2400      	movgt	r4, #0
 800691a:	2401      	movle	r4, #1
 800691c:	2b03      	cmp	r3, #3
 800691e:	d863      	bhi.n	80069e8 <_dtoa_r+0x298>
 8006920:	e8df f003 	tbb	[pc, r3]
 8006924:	2b375452 	.word	0x2b375452
 8006928:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800692c:	441e      	add	r6, r3
 800692e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006932:	2b20      	cmp	r3, #32
 8006934:	bfc1      	itttt	gt
 8006936:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800693a:	409f      	lslgt	r7, r3
 800693c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006940:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006944:	bfd6      	itet	le
 8006946:	f1c3 0320 	rsble	r3, r3, #32
 800694a:	ea47 0003 	orrgt.w	r0, r7, r3
 800694e:	fa04 f003 	lslle.w	r0, r4, r3
 8006952:	f7f9 fdff 	bl	8000554 <__aeabi_ui2d>
 8006956:	2201      	movs	r2, #1
 8006958:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800695c:	3e01      	subs	r6, #1
 800695e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006960:	e776      	b.n	8006850 <_dtoa_r+0x100>
 8006962:	2301      	movs	r3, #1
 8006964:	e7b7      	b.n	80068d6 <_dtoa_r+0x186>
 8006966:	9010      	str	r0, [sp, #64]	@ 0x40
 8006968:	e7b6      	b.n	80068d8 <_dtoa_r+0x188>
 800696a:	9b00      	ldr	r3, [sp, #0]
 800696c:	1bdb      	subs	r3, r3, r7
 800696e:	9300      	str	r3, [sp, #0]
 8006970:	427b      	negs	r3, r7
 8006972:	9308      	str	r3, [sp, #32]
 8006974:	2300      	movs	r3, #0
 8006976:	930d      	str	r3, [sp, #52]	@ 0x34
 8006978:	e7c3      	b.n	8006902 <_dtoa_r+0x1b2>
 800697a:	2301      	movs	r3, #1
 800697c:	9309      	str	r3, [sp, #36]	@ 0x24
 800697e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006980:	eb07 0b03 	add.w	fp, r7, r3
 8006984:	f10b 0301 	add.w	r3, fp, #1
 8006988:	2b01      	cmp	r3, #1
 800698a:	9303      	str	r3, [sp, #12]
 800698c:	bfb8      	it	lt
 800698e:	2301      	movlt	r3, #1
 8006990:	e006      	b.n	80069a0 <_dtoa_r+0x250>
 8006992:	2301      	movs	r3, #1
 8006994:	9309      	str	r3, [sp, #36]	@ 0x24
 8006996:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006998:	2b00      	cmp	r3, #0
 800699a:	dd28      	ble.n	80069ee <_dtoa_r+0x29e>
 800699c:	469b      	mov	fp, r3
 800699e:	9303      	str	r3, [sp, #12]
 80069a0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80069a4:	2100      	movs	r1, #0
 80069a6:	2204      	movs	r2, #4
 80069a8:	f102 0514 	add.w	r5, r2, #20
 80069ac:	429d      	cmp	r5, r3
 80069ae:	d926      	bls.n	80069fe <_dtoa_r+0x2ae>
 80069b0:	6041      	str	r1, [r0, #4]
 80069b2:	4648      	mov	r0, r9
 80069b4:	f000 fd9c 	bl	80074f0 <_Balloc>
 80069b8:	4682      	mov	sl, r0
 80069ba:	2800      	cmp	r0, #0
 80069bc:	d142      	bne.n	8006a44 <_dtoa_r+0x2f4>
 80069be:	4b1e      	ldr	r3, [pc, #120]	@ (8006a38 <_dtoa_r+0x2e8>)
 80069c0:	4602      	mov	r2, r0
 80069c2:	f240 11af 	movw	r1, #431	@ 0x1af
 80069c6:	e6da      	b.n	800677e <_dtoa_r+0x2e>
 80069c8:	2300      	movs	r3, #0
 80069ca:	e7e3      	b.n	8006994 <_dtoa_r+0x244>
 80069cc:	2300      	movs	r3, #0
 80069ce:	e7d5      	b.n	800697c <_dtoa_r+0x22c>
 80069d0:	2401      	movs	r4, #1
 80069d2:	2300      	movs	r3, #0
 80069d4:	9307      	str	r3, [sp, #28]
 80069d6:	9409      	str	r4, [sp, #36]	@ 0x24
 80069d8:	f04f 3bff 	mov.w	fp, #4294967295
 80069dc:	2200      	movs	r2, #0
 80069de:	f8cd b00c 	str.w	fp, [sp, #12]
 80069e2:	2312      	movs	r3, #18
 80069e4:	920c      	str	r2, [sp, #48]	@ 0x30
 80069e6:	e7db      	b.n	80069a0 <_dtoa_r+0x250>
 80069e8:	2301      	movs	r3, #1
 80069ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80069ec:	e7f4      	b.n	80069d8 <_dtoa_r+0x288>
 80069ee:	f04f 0b01 	mov.w	fp, #1
 80069f2:	f8cd b00c 	str.w	fp, [sp, #12]
 80069f6:	465b      	mov	r3, fp
 80069f8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80069fc:	e7d0      	b.n	80069a0 <_dtoa_r+0x250>
 80069fe:	3101      	adds	r1, #1
 8006a00:	0052      	lsls	r2, r2, #1
 8006a02:	e7d1      	b.n	80069a8 <_dtoa_r+0x258>
 8006a04:	f3af 8000 	nop.w
 8006a08:	636f4361 	.word	0x636f4361
 8006a0c:	3fd287a7 	.word	0x3fd287a7
 8006a10:	8b60c8b3 	.word	0x8b60c8b3
 8006a14:	3fc68a28 	.word	0x3fc68a28
 8006a18:	509f79fb 	.word	0x509f79fb
 8006a1c:	3fd34413 	.word	0x3fd34413
 8006a20:	08008341 	.word	0x08008341
 8006a24:	08008358 	.word	0x08008358
 8006a28:	7ff00000 	.word	0x7ff00000
 8006a2c:	08008311 	.word	0x08008311
 8006a30:	3ff80000 	.word	0x3ff80000
 8006a34:	080084a8 	.word	0x080084a8
 8006a38:	080083b0 	.word	0x080083b0
 8006a3c:	0800833d 	.word	0x0800833d
 8006a40:	08008310 	.word	0x08008310
 8006a44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006a48:	6018      	str	r0, [r3, #0]
 8006a4a:	9b03      	ldr	r3, [sp, #12]
 8006a4c:	2b0e      	cmp	r3, #14
 8006a4e:	f200 80a1 	bhi.w	8006b94 <_dtoa_r+0x444>
 8006a52:	2c00      	cmp	r4, #0
 8006a54:	f000 809e 	beq.w	8006b94 <_dtoa_r+0x444>
 8006a58:	2f00      	cmp	r7, #0
 8006a5a:	dd33      	ble.n	8006ac4 <_dtoa_r+0x374>
 8006a5c:	4b9c      	ldr	r3, [pc, #624]	@ (8006cd0 <_dtoa_r+0x580>)
 8006a5e:	f007 020f 	and.w	r2, r7, #15
 8006a62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a66:	ed93 7b00 	vldr	d7, [r3]
 8006a6a:	05f8      	lsls	r0, r7, #23
 8006a6c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006a70:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006a74:	d516      	bpl.n	8006aa4 <_dtoa_r+0x354>
 8006a76:	4b97      	ldr	r3, [pc, #604]	@ (8006cd4 <_dtoa_r+0x584>)
 8006a78:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006a7c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006a80:	f7f9 ff0c 	bl	800089c <__aeabi_ddiv>
 8006a84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a88:	f004 040f 	and.w	r4, r4, #15
 8006a8c:	2603      	movs	r6, #3
 8006a8e:	4d91      	ldr	r5, [pc, #580]	@ (8006cd4 <_dtoa_r+0x584>)
 8006a90:	b954      	cbnz	r4, 8006aa8 <_dtoa_r+0x358>
 8006a92:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006a96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a9a:	f7f9 feff 	bl	800089c <__aeabi_ddiv>
 8006a9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006aa2:	e028      	b.n	8006af6 <_dtoa_r+0x3a6>
 8006aa4:	2602      	movs	r6, #2
 8006aa6:	e7f2      	b.n	8006a8e <_dtoa_r+0x33e>
 8006aa8:	07e1      	lsls	r1, r4, #31
 8006aaa:	d508      	bpl.n	8006abe <_dtoa_r+0x36e>
 8006aac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006ab0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006ab4:	f7f9 fdc8 	bl	8000648 <__aeabi_dmul>
 8006ab8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006abc:	3601      	adds	r6, #1
 8006abe:	1064      	asrs	r4, r4, #1
 8006ac0:	3508      	adds	r5, #8
 8006ac2:	e7e5      	b.n	8006a90 <_dtoa_r+0x340>
 8006ac4:	f000 80af 	beq.w	8006c26 <_dtoa_r+0x4d6>
 8006ac8:	427c      	negs	r4, r7
 8006aca:	4b81      	ldr	r3, [pc, #516]	@ (8006cd0 <_dtoa_r+0x580>)
 8006acc:	4d81      	ldr	r5, [pc, #516]	@ (8006cd4 <_dtoa_r+0x584>)
 8006ace:	f004 020f 	and.w	r2, r4, #15
 8006ad2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ada:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006ade:	f7f9 fdb3 	bl	8000648 <__aeabi_dmul>
 8006ae2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ae6:	1124      	asrs	r4, r4, #4
 8006ae8:	2300      	movs	r3, #0
 8006aea:	2602      	movs	r6, #2
 8006aec:	2c00      	cmp	r4, #0
 8006aee:	f040 808f 	bne.w	8006c10 <_dtoa_r+0x4c0>
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d1d3      	bne.n	8006a9e <_dtoa_r+0x34e>
 8006af6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006af8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	f000 8094 	beq.w	8006c2a <_dtoa_r+0x4da>
 8006b02:	4b75      	ldr	r3, [pc, #468]	@ (8006cd8 <_dtoa_r+0x588>)
 8006b04:	2200      	movs	r2, #0
 8006b06:	4620      	mov	r0, r4
 8006b08:	4629      	mov	r1, r5
 8006b0a:	f7fa f80f 	bl	8000b2c <__aeabi_dcmplt>
 8006b0e:	2800      	cmp	r0, #0
 8006b10:	f000 808b 	beq.w	8006c2a <_dtoa_r+0x4da>
 8006b14:	9b03      	ldr	r3, [sp, #12]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	f000 8087 	beq.w	8006c2a <_dtoa_r+0x4da>
 8006b1c:	f1bb 0f00 	cmp.w	fp, #0
 8006b20:	dd34      	ble.n	8006b8c <_dtoa_r+0x43c>
 8006b22:	4620      	mov	r0, r4
 8006b24:	4b6d      	ldr	r3, [pc, #436]	@ (8006cdc <_dtoa_r+0x58c>)
 8006b26:	2200      	movs	r2, #0
 8006b28:	4629      	mov	r1, r5
 8006b2a:	f7f9 fd8d 	bl	8000648 <__aeabi_dmul>
 8006b2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b32:	f107 38ff 	add.w	r8, r7, #4294967295
 8006b36:	3601      	adds	r6, #1
 8006b38:	465c      	mov	r4, fp
 8006b3a:	4630      	mov	r0, r6
 8006b3c:	f7f9 fd1a 	bl	8000574 <__aeabi_i2d>
 8006b40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b44:	f7f9 fd80 	bl	8000648 <__aeabi_dmul>
 8006b48:	4b65      	ldr	r3, [pc, #404]	@ (8006ce0 <_dtoa_r+0x590>)
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f7f9 fbc6 	bl	80002dc <__adddf3>
 8006b50:	4605      	mov	r5, r0
 8006b52:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006b56:	2c00      	cmp	r4, #0
 8006b58:	d16a      	bne.n	8006c30 <_dtoa_r+0x4e0>
 8006b5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b5e:	4b61      	ldr	r3, [pc, #388]	@ (8006ce4 <_dtoa_r+0x594>)
 8006b60:	2200      	movs	r2, #0
 8006b62:	f7f9 fbb9 	bl	80002d8 <__aeabi_dsub>
 8006b66:	4602      	mov	r2, r0
 8006b68:	460b      	mov	r3, r1
 8006b6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006b6e:	462a      	mov	r2, r5
 8006b70:	4633      	mov	r3, r6
 8006b72:	f7f9 fff9 	bl	8000b68 <__aeabi_dcmpgt>
 8006b76:	2800      	cmp	r0, #0
 8006b78:	f040 8298 	bne.w	80070ac <_dtoa_r+0x95c>
 8006b7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b80:	462a      	mov	r2, r5
 8006b82:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006b86:	f7f9 ffd1 	bl	8000b2c <__aeabi_dcmplt>
 8006b8a:	bb38      	cbnz	r0, 8006bdc <_dtoa_r+0x48c>
 8006b8c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006b90:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006b94:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	f2c0 8157 	blt.w	8006e4a <_dtoa_r+0x6fa>
 8006b9c:	2f0e      	cmp	r7, #14
 8006b9e:	f300 8154 	bgt.w	8006e4a <_dtoa_r+0x6fa>
 8006ba2:	4b4b      	ldr	r3, [pc, #300]	@ (8006cd0 <_dtoa_r+0x580>)
 8006ba4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006ba8:	ed93 7b00 	vldr	d7, [r3]
 8006bac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	ed8d 7b00 	vstr	d7, [sp]
 8006bb4:	f280 80e5 	bge.w	8006d82 <_dtoa_r+0x632>
 8006bb8:	9b03      	ldr	r3, [sp, #12]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	f300 80e1 	bgt.w	8006d82 <_dtoa_r+0x632>
 8006bc0:	d10c      	bne.n	8006bdc <_dtoa_r+0x48c>
 8006bc2:	4b48      	ldr	r3, [pc, #288]	@ (8006ce4 <_dtoa_r+0x594>)
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	ec51 0b17 	vmov	r0, r1, d7
 8006bca:	f7f9 fd3d 	bl	8000648 <__aeabi_dmul>
 8006bce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bd2:	f7f9 ffbf 	bl	8000b54 <__aeabi_dcmpge>
 8006bd6:	2800      	cmp	r0, #0
 8006bd8:	f000 8266 	beq.w	80070a8 <_dtoa_r+0x958>
 8006bdc:	2400      	movs	r4, #0
 8006bde:	4625      	mov	r5, r4
 8006be0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006be2:	4656      	mov	r6, sl
 8006be4:	ea6f 0803 	mvn.w	r8, r3
 8006be8:	2700      	movs	r7, #0
 8006bea:	4621      	mov	r1, r4
 8006bec:	4648      	mov	r0, r9
 8006bee:	f000 fcbf 	bl	8007570 <_Bfree>
 8006bf2:	2d00      	cmp	r5, #0
 8006bf4:	f000 80bd 	beq.w	8006d72 <_dtoa_r+0x622>
 8006bf8:	b12f      	cbz	r7, 8006c06 <_dtoa_r+0x4b6>
 8006bfa:	42af      	cmp	r7, r5
 8006bfc:	d003      	beq.n	8006c06 <_dtoa_r+0x4b6>
 8006bfe:	4639      	mov	r1, r7
 8006c00:	4648      	mov	r0, r9
 8006c02:	f000 fcb5 	bl	8007570 <_Bfree>
 8006c06:	4629      	mov	r1, r5
 8006c08:	4648      	mov	r0, r9
 8006c0a:	f000 fcb1 	bl	8007570 <_Bfree>
 8006c0e:	e0b0      	b.n	8006d72 <_dtoa_r+0x622>
 8006c10:	07e2      	lsls	r2, r4, #31
 8006c12:	d505      	bpl.n	8006c20 <_dtoa_r+0x4d0>
 8006c14:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006c18:	f7f9 fd16 	bl	8000648 <__aeabi_dmul>
 8006c1c:	3601      	adds	r6, #1
 8006c1e:	2301      	movs	r3, #1
 8006c20:	1064      	asrs	r4, r4, #1
 8006c22:	3508      	adds	r5, #8
 8006c24:	e762      	b.n	8006aec <_dtoa_r+0x39c>
 8006c26:	2602      	movs	r6, #2
 8006c28:	e765      	b.n	8006af6 <_dtoa_r+0x3a6>
 8006c2a:	9c03      	ldr	r4, [sp, #12]
 8006c2c:	46b8      	mov	r8, r7
 8006c2e:	e784      	b.n	8006b3a <_dtoa_r+0x3ea>
 8006c30:	4b27      	ldr	r3, [pc, #156]	@ (8006cd0 <_dtoa_r+0x580>)
 8006c32:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c34:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006c38:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006c3c:	4454      	add	r4, sl
 8006c3e:	2900      	cmp	r1, #0
 8006c40:	d054      	beq.n	8006cec <_dtoa_r+0x59c>
 8006c42:	4929      	ldr	r1, [pc, #164]	@ (8006ce8 <_dtoa_r+0x598>)
 8006c44:	2000      	movs	r0, #0
 8006c46:	f7f9 fe29 	bl	800089c <__aeabi_ddiv>
 8006c4a:	4633      	mov	r3, r6
 8006c4c:	462a      	mov	r2, r5
 8006c4e:	f7f9 fb43 	bl	80002d8 <__aeabi_dsub>
 8006c52:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006c56:	4656      	mov	r6, sl
 8006c58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c5c:	f7f9 ffa4 	bl	8000ba8 <__aeabi_d2iz>
 8006c60:	4605      	mov	r5, r0
 8006c62:	f7f9 fc87 	bl	8000574 <__aeabi_i2d>
 8006c66:	4602      	mov	r2, r0
 8006c68:	460b      	mov	r3, r1
 8006c6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c6e:	f7f9 fb33 	bl	80002d8 <__aeabi_dsub>
 8006c72:	3530      	adds	r5, #48	@ 0x30
 8006c74:	4602      	mov	r2, r0
 8006c76:	460b      	mov	r3, r1
 8006c78:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006c7c:	f806 5b01 	strb.w	r5, [r6], #1
 8006c80:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006c84:	f7f9 ff52 	bl	8000b2c <__aeabi_dcmplt>
 8006c88:	2800      	cmp	r0, #0
 8006c8a:	d172      	bne.n	8006d72 <_dtoa_r+0x622>
 8006c8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c90:	4911      	ldr	r1, [pc, #68]	@ (8006cd8 <_dtoa_r+0x588>)
 8006c92:	2000      	movs	r0, #0
 8006c94:	f7f9 fb20 	bl	80002d8 <__aeabi_dsub>
 8006c98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006c9c:	f7f9 ff46 	bl	8000b2c <__aeabi_dcmplt>
 8006ca0:	2800      	cmp	r0, #0
 8006ca2:	f040 80b4 	bne.w	8006e0e <_dtoa_r+0x6be>
 8006ca6:	42a6      	cmp	r6, r4
 8006ca8:	f43f af70 	beq.w	8006b8c <_dtoa_r+0x43c>
 8006cac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006cb0:	4b0a      	ldr	r3, [pc, #40]	@ (8006cdc <_dtoa_r+0x58c>)
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	f7f9 fcc8 	bl	8000648 <__aeabi_dmul>
 8006cb8:	4b08      	ldr	r3, [pc, #32]	@ (8006cdc <_dtoa_r+0x58c>)
 8006cba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006cc4:	f7f9 fcc0 	bl	8000648 <__aeabi_dmul>
 8006cc8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ccc:	e7c4      	b.n	8006c58 <_dtoa_r+0x508>
 8006cce:	bf00      	nop
 8006cd0:	080084a8 	.word	0x080084a8
 8006cd4:	08008480 	.word	0x08008480
 8006cd8:	3ff00000 	.word	0x3ff00000
 8006cdc:	40240000 	.word	0x40240000
 8006ce0:	401c0000 	.word	0x401c0000
 8006ce4:	40140000 	.word	0x40140000
 8006ce8:	3fe00000 	.word	0x3fe00000
 8006cec:	4631      	mov	r1, r6
 8006cee:	4628      	mov	r0, r5
 8006cf0:	f7f9 fcaa 	bl	8000648 <__aeabi_dmul>
 8006cf4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006cf8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006cfa:	4656      	mov	r6, sl
 8006cfc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d00:	f7f9 ff52 	bl	8000ba8 <__aeabi_d2iz>
 8006d04:	4605      	mov	r5, r0
 8006d06:	f7f9 fc35 	bl	8000574 <__aeabi_i2d>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	460b      	mov	r3, r1
 8006d0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d12:	f7f9 fae1 	bl	80002d8 <__aeabi_dsub>
 8006d16:	3530      	adds	r5, #48	@ 0x30
 8006d18:	f806 5b01 	strb.w	r5, [r6], #1
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	460b      	mov	r3, r1
 8006d20:	42a6      	cmp	r6, r4
 8006d22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006d26:	f04f 0200 	mov.w	r2, #0
 8006d2a:	d124      	bne.n	8006d76 <_dtoa_r+0x626>
 8006d2c:	4baf      	ldr	r3, [pc, #700]	@ (8006fec <_dtoa_r+0x89c>)
 8006d2e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006d32:	f7f9 fad3 	bl	80002dc <__adddf3>
 8006d36:	4602      	mov	r2, r0
 8006d38:	460b      	mov	r3, r1
 8006d3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d3e:	f7f9 ff13 	bl	8000b68 <__aeabi_dcmpgt>
 8006d42:	2800      	cmp	r0, #0
 8006d44:	d163      	bne.n	8006e0e <_dtoa_r+0x6be>
 8006d46:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006d4a:	49a8      	ldr	r1, [pc, #672]	@ (8006fec <_dtoa_r+0x89c>)
 8006d4c:	2000      	movs	r0, #0
 8006d4e:	f7f9 fac3 	bl	80002d8 <__aeabi_dsub>
 8006d52:	4602      	mov	r2, r0
 8006d54:	460b      	mov	r3, r1
 8006d56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d5a:	f7f9 fee7 	bl	8000b2c <__aeabi_dcmplt>
 8006d5e:	2800      	cmp	r0, #0
 8006d60:	f43f af14 	beq.w	8006b8c <_dtoa_r+0x43c>
 8006d64:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006d66:	1e73      	subs	r3, r6, #1
 8006d68:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006d6a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006d6e:	2b30      	cmp	r3, #48	@ 0x30
 8006d70:	d0f8      	beq.n	8006d64 <_dtoa_r+0x614>
 8006d72:	4647      	mov	r7, r8
 8006d74:	e03b      	b.n	8006dee <_dtoa_r+0x69e>
 8006d76:	4b9e      	ldr	r3, [pc, #632]	@ (8006ff0 <_dtoa_r+0x8a0>)
 8006d78:	f7f9 fc66 	bl	8000648 <__aeabi_dmul>
 8006d7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d80:	e7bc      	b.n	8006cfc <_dtoa_r+0x5ac>
 8006d82:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006d86:	4656      	mov	r6, sl
 8006d88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d8c:	4620      	mov	r0, r4
 8006d8e:	4629      	mov	r1, r5
 8006d90:	f7f9 fd84 	bl	800089c <__aeabi_ddiv>
 8006d94:	f7f9 ff08 	bl	8000ba8 <__aeabi_d2iz>
 8006d98:	4680      	mov	r8, r0
 8006d9a:	f7f9 fbeb 	bl	8000574 <__aeabi_i2d>
 8006d9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006da2:	f7f9 fc51 	bl	8000648 <__aeabi_dmul>
 8006da6:	4602      	mov	r2, r0
 8006da8:	460b      	mov	r3, r1
 8006daa:	4620      	mov	r0, r4
 8006dac:	4629      	mov	r1, r5
 8006dae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006db2:	f7f9 fa91 	bl	80002d8 <__aeabi_dsub>
 8006db6:	f806 4b01 	strb.w	r4, [r6], #1
 8006dba:	9d03      	ldr	r5, [sp, #12]
 8006dbc:	eba6 040a 	sub.w	r4, r6, sl
 8006dc0:	42a5      	cmp	r5, r4
 8006dc2:	4602      	mov	r2, r0
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	d133      	bne.n	8006e30 <_dtoa_r+0x6e0>
 8006dc8:	f7f9 fa88 	bl	80002dc <__adddf3>
 8006dcc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006dd0:	4604      	mov	r4, r0
 8006dd2:	460d      	mov	r5, r1
 8006dd4:	f7f9 fec8 	bl	8000b68 <__aeabi_dcmpgt>
 8006dd8:	b9c0      	cbnz	r0, 8006e0c <_dtoa_r+0x6bc>
 8006dda:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006dde:	4620      	mov	r0, r4
 8006de0:	4629      	mov	r1, r5
 8006de2:	f7f9 fe99 	bl	8000b18 <__aeabi_dcmpeq>
 8006de6:	b110      	cbz	r0, 8006dee <_dtoa_r+0x69e>
 8006de8:	f018 0f01 	tst.w	r8, #1
 8006dec:	d10e      	bne.n	8006e0c <_dtoa_r+0x6bc>
 8006dee:	9902      	ldr	r1, [sp, #8]
 8006df0:	4648      	mov	r0, r9
 8006df2:	f000 fbbd 	bl	8007570 <_Bfree>
 8006df6:	2300      	movs	r3, #0
 8006df8:	7033      	strb	r3, [r6, #0]
 8006dfa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006dfc:	3701      	adds	r7, #1
 8006dfe:	601f      	str	r7, [r3, #0]
 8006e00:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	f000 824b 	beq.w	800729e <_dtoa_r+0xb4e>
 8006e08:	601e      	str	r6, [r3, #0]
 8006e0a:	e248      	b.n	800729e <_dtoa_r+0xb4e>
 8006e0c:	46b8      	mov	r8, r7
 8006e0e:	4633      	mov	r3, r6
 8006e10:	461e      	mov	r6, r3
 8006e12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e16:	2a39      	cmp	r2, #57	@ 0x39
 8006e18:	d106      	bne.n	8006e28 <_dtoa_r+0x6d8>
 8006e1a:	459a      	cmp	sl, r3
 8006e1c:	d1f8      	bne.n	8006e10 <_dtoa_r+0x6c0>
 8006e1e:	2230      	movs	r2, #48	@ 0x30
 8006e20:	f108 0801 	add.w	r8, r8, #1
 8006e24:	f88a 2000 	strb.w	r2, [sl]
 8006e28:	781a      	ldrb	r2, [r3, #0]
 8006e2a:	3201      	adds	r2, #1
 8006e2c:	701a      	strb	r2, [r3, #0]
 8006e2e:	e7a0      	b.n	8006d72 <_dtoa_r+0x622>
 8006e30:	4b6f      	ldr	r3, [pc, #444]	@ (8006ff0 <_dtoa_r+0x8a0>)
 8006e32:	2200      	movs	r2, #0
 8006e34:	f7f9 fc08 	bl	8000648 <__aeabi_dmul>
 8006e38:	2200      	movs	r2, #0
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	4604      	mov	r4, r0
 8006e3e:	460d      	mov	r5, r1
 8006e40:	f7f9 fe6a 	bl	8000b18 <__aeabi_dcmpeq>
 8006e44:	2800      	cmp	r0, #0
 8006e46:	d09f      	beq.n	8006d88 <_dtoa_r+0x638>
 8006e48:	e7d1      	b.n	8006dee <_dtoa_r+0x69e>
 8006e4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e4c:	2a00      	cmp	r2, #0
 8006e4e:	f000 80ea 	beq.w	8007026 <_dtoa_r+0x8d6>
 8006e52:	9a07      	ldr	r2, [sp, #28]
 8006e54:	2a01      	cmp	r2, #1
 8006e56:	f300 80cd 	bgt.w	8006ff4 <_dtoa_r+0x8a4>
 8006e5a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006e5c:	2a00      	cmp	r2, #0
 8006e5e:	f000 80c1 	beq.w	8006fe4 <_dtoa_r+0x894>
 8006e62:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006e66:	9c08      	ldr	r4, [sp, #32]
 8006e68:	9e00      	ldr	r6, [sp, #0]
 8006e6a:	9a00      	ldr	r2, [sp, #0]
 8006e6c:	441a      	add	r2, r3
 8006e6e:	9200      	str	r2, [sp, #0]
 8006e70:	9a06      	ldr	r2, [sp, #24]
 8006e72:	2101      	movs	r1, #1
 8006e74:	441a      	add	r2, r3
 8006e76:	4648      	mov	r0, r9
 8006e78:	9206      	str	r2, [sp, #24]
 8006e7a:	f000 fc2d 	bl	80076d8 <__i2b>
 8006e7e:	4605      	mov	r5, r0
 8006e80:	b166      	cbz	r6, 8006e9c <_dtoa_r+0x74c>
 8006e82:	9b06      	ldr	r3, [sp, #24]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	dd09      	ble.n	8006e9c <_dtoa_r+0x74c>
 8006e88:	42b3      	cmp	r3, r6
 8006e8a:	9a00      	ldr	r2, [sp, #0]
 8006e8c:	bfa8      	it	ge
 8006e8e:	4633      	movge	r3, r6
 8006e90:	1ad2      	subs	r2, r2, r3
 8006e92:	9200      	str	r2, [sp, #0]
 8006e94:	9a06      	ldr	r2, [sp, #24]
 8006e96:	1af6      	subs	r6, r6, r3
 8006e98:	1ad3      	subs	r3, r2, r3
 8006e9a:	9306      	str	r3, [sp, #24]
 8006e9c:	9b08      	ldr	r3, [sp, #32]
 8006e9e:	b30b      	cbz	r3, 8006ee4 <_dtoa_r+0x794>
 8006ea0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	f000 80c6 	beq.w	8007034 <_dtoa_r+0x8e4>
 8006ea8:	2c00      	cmp	r4, #0
 8006eaa:	f000 80c0 	beq.w	800702e <_dtoa_r+0x8de>
 8006eae:	4629      	mov	r1, r5
 8006eb0:	4622      	mov	r2, r4
 8006eb2:	4648      	mov	r0, r9
 8006eb4:	f000 fcc8 	bl	8007848 <__pow5mult>
 8006eb8:	9a02      	ldr	r2, [sp, #8]
 8006eba:	4601      	mov	r1, r0
 8006ebc:	4605      	mov	r5, r0
 8006ebe:	4648      	mov	r0, r9
 8006ec0:	f000 fc20 	bl	8007704 <__multiply>
 8006ec4:	9902      	ldr	r1, [sp, #8]
 8006ec6:	4680      	mov	r8, r0
 8006ec8:	4648      	mov	r0, r9
 8006eca:	f000 fb51 	bl	8007570 <_Bfree>
 8006ece:	9b08      	ldr	r3, [sp, #32]
 8006ed0:	1b1b      	subs	r3, r3, r4
 8006ed2:	9308      	str	r3, [sp, #32]
 8006ed4:	f000 80b1 	beq.w	800703a <_dtoa_r+0x8ea>
 8006ed8:	9a08      	ldr	r2, [sp, #32]
 8006eda:	4641      	mov	r1, r8
 8006edc:	4648      	mov	r0, r9
 8006ede:	f000 fcb3 	bl	8007848 <__pow5mult>
 8006ee2:	9002      	str	r0, [sp, #8]
 8006ee4:	2101      	movs	r1, #1
 8006ee6:	4648      	mov	r0, r9
 8006ee8:	f000 fbf6 	bl	80076d8 <__i2b>
 8006eec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006eee:	4604      	mov	r4, r0
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	f000 81d8 	beq.w	80072a6 <_dtoa_r+0xb56>
 8006ef6:	461a      	mov	r2, r3
 8006ef8:	4601      	mov	r1, r0
 8006efa:	4648      	mov	r0, r9
 8006efc:	f000 fca4 	bl	8007848 <__pow5mult>
 8006f00:	9b07      	ldr	r3, [sp, #28]
 8006f02:	2b01      	cmp	r3, #1
 8006f04:	4604      	mov	r4, r0
 8006f06:	f300 809f 	bgt.w	8007048 <_dtoa_r+0x8f8>
 8006f0a:	9b04      	ldr	r3, [sp, #16]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	f040 8097 	bne.w	8007040 <_dtoa_r+0x8f0>
 8006f12:	9b05      	ldr	r3, [sp, #20]
 8006f14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	f040 8093 	bne.w	8007044 <_dtoa_r+0x8f4>
 8006f1e:	9b05      	ldr	r3, [sp, #20]
 8006f20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006f24:	0d1b      	lsrs	r3, r3, #20
 8006f26:	051b      	lsls	r3, r3, #20
 8006f28:	b133      	cbz	r3, 8006f38 <_dtoa_r+0x7e8>
 8006f2a:	9b00      	ldr	r3, [sp, #0]
 8006f2c:	3301      	adds	r3, #1
 8006f2e:	9300      	str	r3, [sp, #0]
 8006f30:	9b06      	ldr	r3, [sp, #24]
 8006f32:	3301      	adds	r3, #1
 8006f34:	9306      	str	r3, [sp, #24]
 8006f36:	2301      	movs	r3, #1
 8006f38:	9308      	str	r3, [sp, #32]
 8006f3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	f000 81b8 	beq.w	80072b2 <_dtoa_r+0xb62>
 8006f42:	6923      	ldr	r3, [r4, #16]
 8006f44:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006f48:	6918      	ldr	r0, [r3, #16]
 8006f4a:	f000 fb79 	bl	8007640 <__hi0bits>
 8006f4e:	f1c0 0020 	rsb	r0, r0, #32
 8006f52:	9b06      	ldr	r3, [sp, #24]
 8006f54:	4418      	add	r0, r3
 8006f56:	f010 001f 	ands.w	r0, r0, #31
 8006f5a:	f000 8082 	beq.w	8007062 <_dtoa_r+0x912>
 8006f5e:	f1c0 0320 	rsb	r3, r0, #32
 8006f62:	2b04      	cmp	r3, #4
 8006f64:	dd73      	ble.n	800704e <_dtoa_r+0x8fe>
 8006f66:	9b00      	ldr	r3, [sp, #0]
 8006f68:	f1c0 001c 	rsb	r0, r0, #28
 8006f6c:	4403      	add	r3, r0
 8006f6e:	9300      	str	r3, [sp, #0]
 8006f70:	9b06      	ldr	r3, [sp, #24]
 8006f72:	4403      	add	r3, r0
 8006f74:	4406      	add	r6, r0
 8006f76:	9306      	str	r3, [sp, #24]
 8006f78:	9b00      	ldr	r3, [sp, #0]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	dd05      	ble.n	8006f8a <_dtoa_r+0x83a>
 8006f7e:	9902      	ldr	r1, [sp, #8]
 8006f80:	461a      	mov	r2, r3
 8006f82:	4648      	mov	r0, r9
 8006f84:	f000 fcba 	bl	80078fc <__lshift>
 8006f88:	9002      	str	r0, [sp, #8]
 8006f8a:	9b06      	ldr	r3, [sp, #24]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	dd05      	ble.n	8006f9c <_dtoa_r+0x84c>
 8006f90:	4621      	mov	r1, r4
 8006f92:	461a      	mov	r2, r3
 8006f94:	4648      	mov	r0, r9
 8006f96:	f000 fcb1 	bl	80078fc <__lshift>
 8006f9a:	4604      	mov	r4, r0
 8006f9c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d061      	beq.n	8007066 <_dtoa_r+0x916>
 8006fa2:	9802      	ldr	r0, [sp, #8]
 8006fa4:	4621      	mov	r1, r4
 8006fa6:	f000 fd15 	bl	80079d4 <__mcmp>
 8006faa:	2800      	cmp	r0, #0
 8006fac:	da5b      	bge.n	8007066 <_dtoa_r+0x916>
 8006fae:	2300      	movs	r3, #0
 8006fb0:	9902      	ldr	r1, [sp, #8]
 8006fb2:	220a      	movs	r2, #10
 8006fb4:	4648      	mov	r0, r9
 8006fb6:	f000 fafd 	bl	80075b4 <__multadd>
 8006fba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fbc:	9002      	str	r0, [sp, #8]
 8006fbe:	f107 38ff 	add.w	r8, r7, #4294967295
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	f000 8177 	beq.w	80072b6 <_dtoa_r+0xb66>
 8006fc8:	4629      	mov	r1, r5
 8006fca:	2300      	movs	r3, #0
 8006fcc:	220a      	movs	r2, #10
 8006fce:	4648      	mov	r0, r9
 8006fd0:	f000 faf0 	bl	80075b4 <__multadd>
 8006fd4:	f1bb 0f00 	cmp.w	fp, #0
 8006fd8:	4605      	mov	r5, r0
 8006fda:	dc6f      	bgt.n	80070bc <_dtoa_r+0x96c>
 8006fdc:	9b07      	ldr	r3, [sp, #28]
 8006fde:	2b02      	cmp	r3, #2
 8006fe0:	dc49      	bgt.n	8007076 <_dtoa_r+0x926>
 8006fe2:	e06b      	b.n	80070bc <_dtoa_r+0x96c>
 8006fe4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006fe6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006fea:	e73c      	b.n	8006e66 <_dtoa_r+0x716>
 8006fec:	3fe00000 	.word	0x3fe00000
 8006ff0:	40240000 	.word	0x40240000
 8006ff4:	9b03      	ldr	r3, [sp, #12]
 8006ff6:	1e5c      	subs	r4, r3, #1
 8006ff8:	9b08      	ldr	r3, [sp, #32]
 8006ffa:	42a3      	cmp	r3, r4
 8006ffc:	db09      	blt.n	8007012 <_dtoa_r+0x8c2>
 8006ffe:	1b1c      	subs	r4, r3, r4
 8007000:	9b03      	ldr	r3, [sp, #12]
 8007002:	2b00      	cmp	r3, #0
 8007004:	f6bf af30 	bge.w	8006e68 <_dtoa_r+0x718>
 8007008:	9b00      	ldr	r3, [sp, #0]
 800700a:	9a03      	ldr	r2, [sp, #12]
 800700c:	1a9e      	subs	r6, r3, r2
 800700e:	2300      	movs	r3, #0
 8007010:	e72b      	b.n	8006e6a <_dtoa_r+0x71a>
 8007012:	9b08      	ldr	r3, [sp, #32]
 8007014:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007016:	9408      	str	r4, [sp, #32]
 8007018:	1ae3      	subs	r3, r4, r3
 800701a:	441a      	add	r2, r3
 800701c:	9e00      	ldr	r6, [sp, #0]
 800701e:	9b03      	ldr	r3, [sp, #12]
 8007020:	920d      	str	r2, [sp, #52]	@ 0x34
 8007022:	2400      	movs	r4, #0
 8007024:	e721      	b.n	8006e6a <_dtoa_r+0x71a>
 8007026:	9c08      	ldr	r4, [sp, #32]
 8007028:	9e00      	ldr	r6, [sp, #0]
 800702a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800702c:	e728      	b.n	8006e80 <_dtoa_r+0x730>
 800702e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007032:	e751      	b.n	8006ed8 <_dtoa_r+0x788>
 8007034:	9a08      	ldr	r2, [sp, #32]
 8007036:	9902      	ldr	r1, [sp, #8]
 8007038:	e750      	b.n	8006edc <_dtoa_r+0x78c>
 800703a:	f8cd 8008 	str.w	r8, [sp, #8]
 800703e:	e751      	b.n	8006ee4 <_dtoa_r+0x794>
 8007040:	2300      	movs	r3, #0
 8007042:	e779      	b.n	8006f38 <_dtoa_r+0x7e8>
 8007044:	9b04      	ldr	r3, [sp, #16]
 8007046:	e777      	b.n	8006f38 <_dtoa_r+0x7e8>
 8007048:	2300      	movs	r3, #0
 800704a:	9308      	str	r3, [sp, #32]
 800704c:	e779      	b.n	8006f42 <_dtoa_r+0x7f2>
 800704e:	d093      	beq.n	8006f78 <_dtoa_r+0x828>
 8007050:	9a00      	ldr	r2, [sp, #0]
 8007052:	331c      	adds	r3, #28
 8007054:	441a      	add	r2, r3
 8007056:	9200      	str	r2, [sp, #0]
 8007058:	9a06      	ldr	r2, [sp, #24]
 800705a:	441a      	add	r2, r3
 800705c:	441e      	add	r6, r3
 800705e:	9206      	str	r2, [sp, #24]
 8007060:	e78a      	b.n	8006f78 <_dtoa_r+0x828>
 8007062:	4603      	mov	r3, r0
 8007064:	e7f4      	b.n	8007050 <_dtoa_r+0x900>
 8007066:	9b03      	ldr	r3, [sp, #12]
 8007068:	2b00      	cmp	r3, #0
 800706a:	46b8      	mov	r8, r7
 800706c:	dc20      	bgt.n	80070b0 <_dtoa_r+0x960>
 800706e:	469b      	mov	fp, r3
 8007070:	9b07      	ldr	r3, [sp, #28]
 8007072:	2b02      	cmp	r3, #2
 8007074:	dd1e      	ble.n	80070b4 <_dtoa_r+0x964>
 8007076:	f1bb 0f00 	cmp.w	fp, #0
 800707a:	f47f adb1 	bne.w	8006be0 <_dtoa_r+0x490>
 800707e:	4621      	mov	r1, r4
 8007080:	465b      	mov	r3, fp
 8007082:	2205      	movs	r2, #5
 8007084:	4648      	mov	r0, r9
 8007086:	f000 fa95 	bl	80075b4 <__multadd>
 800708a:	4601      	mov	r1, r0
 800708c:	4604      	mov	r4, r0
 800708e:	9802      	ldr	r0, [sp, #8]
 8007090:	f000 fca0 	bl	80079d4 <__mcmp>
 8007094:	2800      	cmp	r0, #0
 8007096:	f77f ada3 	ble.w	8006be0 <_dtoa_r+0x490>
 800709a:	4656      	mov	r6, sl
 800709c:	2331      	movs	r3, #49	@ 0x31
 800709e:	f806 3b01 	strb.w	r3, [r6], #1
 80070a2:	f108 0801 	add.w	r8, r8, #1
 80070a6:	e59f      	b.n	8006be8 <_dtoa_r+0x498>
 80070a8:	9c03      	ldr	r4, [sp, #12]
 80070aa:	46b8      	mov	r8, r7
 80070ac:	4625      	mov	r5, r4
 80070ae:	e7f4      	b.n	800709a <_dtoa_r+0x94a>
 80070b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80070b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	f000 8101 	beq.w	80072be <_dtoa_r+0xb6e>
 80070bc:	2e00      	cmp	r6, #0
 80070be:	dd05      	ble.n	80070cc <_dtoa_r+0x97c>
 80070c0:	4629      	mov	r1, r5
 80070c2:	4632      	mov	r2, r6
 80070c4:	4648      	mov	r0, r9
 80070c6:	f000 fc19 	bl	80078fc <__lshift>
 80070ca:	4605      	mov	r5, r0
 80070cc:	9b08      	ldr	r3, [sp, #32]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d05c      	beq.n	800718c <_dtoa_r+0xa3c>
 80070d2:	6869      	ldr	r1, [r5, #4]
 80070d4:	4648      	mov	r0, r9
 80070d6:	f000 fa0b 	bl	80074f0 <_Balloc>
 80070da:	4606      	mov	r6, r0
 80070dc:	b928      	cbnz	r0, 80070ea <_dtoa_r+0x99a>
 80070de:	4b82      	ldr	r3, [pc, #520]	@ (80072e8 <_dtoa_r+0xb98>)
 80070e0:	4602      	mov	r2, r0
 80070e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80070e6:	f7ff bb4a 	b.w	800677e <_dtoa_r+0x2e>
 80070ea:	692a      	ldr	r2, [r5, #16]
 80070ec:	3202      	adds	r2, #2
 80070ee:	0092      	lsls	r2, r2, #2
 80070f0:	f105 010c 	add.w	r1, r5, #12
 80070f4:	300c      	adds	r0, #12
 80070f6:	f000 fff7 	bl	80080e8 <memcpy>
 80070fa:	2201      	movs	r2, #1
 80070fc:	4631      	mov	r1, r6
 80070fe:	4648      	mov	r0, r9
 8007100:	f000 fbfc 	bl	80078fc <__lshift>
 8007104:	f10a 0301 	add.w	r3, sl, #1
 8007108:	9300      	str	r3, [sp, #0]
 800710a:	eb0a 030b 	add.w	r3, sl, fp
 800710e:	9308      	str	r3, [sp, #32]
 8007110:	9b04      	ldr	r3, [sp, #16]
 8007112:	f003 0301 	and.w	r3, r3, #1
 8007116:	462f      	mov	r7, r5
 8007118:	9306      	str	r3, [sp, #24]
 800711a:	4605      	mov	r5, r0
 800711c:	9b00      	ldr	r3, [sp, #0]
 800711e:	9802      	ldr	r0, [sp, #8]
 8007120:	4621      	mov	r1, r4
 8007122:	f103 3bff 	add.w	fp, r3, #4294967295
 8007126:	f7ff fa8a 	bl	800663e <quorem>
 800712a:	4603      	mov	r3, r0
 800712c:	3330      	adds	r3, #48	@ 0x30
 800712e:	9003      	str	r0, [sp, #12]
 8007130:	4639      	mov	r1, r7
 8007132:	9802      	ldr	r0, [sp, #8]
 8007134:	9309      	str	r3, [sp, #36]	@ 0x24
 8007136:	f000 fc4d 	bl	80079d4 <__mcmp>
 800713a:	462a      	mov	r2, r5
 800713c:	9004      	str	r0, [sp, #16]
 800713e:	4621      	mov	r1, r4
 8007140:	4648      	mov	r0, r9
 8007142:	f000 fc63 	bl	8007a0c <__mdiff>
 8007146:	68c2      	ldr	r2, [r0, #12]
 8007148:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800714a:	4606      	mov	r6, r0
 800714c:	bb02      	cbnz	r2, 8007190 <_dtoa_r+0xa40>
 800714e:	4601      	mov	r1, r0
 8007150:	9802      	ldr	r0, [sp, #8]
 8007152:	f000 fc3f 	bl	80079d4 <__mcmp>
 8007156:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007158:	4602      	mov	r2, r0
 800715a:	4631      	mov	r1, r6
 800715c:	4648      	mov	r0, r9
 800715e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007160:	9309      	str	r3, [sp, #36]	@ 0x24
 8007162:	f000 fa05 	bl	8007570 <_Bfree>
 8007166:	9b07      	ldr	r3, [sp, #28]
 8007168:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800716a:	9e00      	ldr	r6, [sp, #0]
 800716c:	ea42 0103 	orr.w	r1, r2, r3
 8007170:	9b06      	ldr	r3, [sp, #24]
 8007172:	4319      	orrs	r1, r3
 8007174:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007176:	d10d      	bne.n	8007194 <_dtoa_r+0xa44>
 8007178:	2b39      	cmp	r3, #57	@ 0x39
 800717a:	d027      	beq.n	80071cc <_dtoa_r+0xa7c>
 800717c:	9a04      	ldr	r2, [sp, #16]
 800717e:	2a00      	cmp	r2, #0
 8007180:	dd01      	ble.n	8007186 <_dtoa_r+0xa36>
 8007182:	9b03      	ldr	r3, [sp, #12]
 8007184:	3331      	adds	r3, #49	@ 0x31
 8007186:	f88b 3000 	strb.w	r3, [fp]
 800718a:	e52e      	b.n	8006bea <_dtoa_r+0x49a>
 800718c:	4628      	mov	r0, r5
 800718e:	e7b9      	b.n	8007104 <_dtoa_r+0x9b4>
 8007190:	2201      	movs	r2, #1
 8007192:	e7e2      	b.n	800715a <_dtoa_r+0xa0a>
 8007194:	9904      	ldr	r1, [sp, #16]
 8007196:	2900      	cmp	r1, #0
 8007198:	db04      	blt.n	80071a4 <_dtoa_r+0xa54>
 800719a:	9807      	ldr	r0, [sp, #28]
 800719c:	4301      	orrs	r1, r0
 800719e:	9806      	ldr	r0, [sp, #24]
 80071a0:	4301      	orrs	r1, r0
 80071a2:	d120      	bne.n	80071e6 <_dtoa_r+0xa96>
 80071a4:	2a00      	cmp	r2, #0
 80071a6:	ddee      	ble.n	8007186 <_dtoa_r+0xa36>
 80071a8:	9902      	ldr	r1, [sp, #8]
 80071aa:	9300      	str	r3, [sp, #0]
 80071ac:	2201      	movs	r2, #1
 80071ae:	4648      	mov	r0, r9
 80071b0:	f000 fba4 	bl	80078fc <__lshift>
 80071b4:	4621      	mov	r1, r4
 80071b6:	9002      	str	r0, [sp, #8]
 80071b8:	f000 fc0c 	bl	80079d4 <__mcmp>
 80071bc:	2800      	cmp	r0, #0
 80071be:	9b00      	ldr	r3, [sp, #0]
 80071c0:	dc02      	bgt.n	80071c8 <_dtoa_r+0xa78>
 80071c2:	d1e0      	bne.n	8007186 <_dtoa_r+0xa36>
 80071c4:	07da      	lsls	r2, r3, #31
 80071c6:	d5de      	bpl.n	8007186 <_dtoa_r+0xa36>
 80071c8:	2b39      	cmp	r3, #57	@ 0x39
 80071ca:	d1da      	bne.n	8007182 <_dtoa_r+0xa32>
 80071cc:	2339      	movs	r3, #57	@ 0x39
 80071ce:	f88b 3000 	strb.w	r3, [fp]
 80071d2:	4633      	mov	r3, r6
 80071d4:	461e      	mov	r6, r3
 80071d6:	3b01      	subs	r3, #1
 80071d8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80071dc:	2a39      	cmp	r2, #57	@ 0x39
 80071de:	d04e      	beq.n	800727e <_dtoa_r+0xb2e>
 80071e0:	3201      	adds	r2, #1
 80071e2:	701a      	strb	r2, [r3, #0]
 80071e4:	e501      	b.n	8006bea <_dtoa_r+0x49a>
 80071e6:	2a00      	cmp	r2, #0
 80071e8:	dd03      	ble.n	80071f2 <_dtoa_r+0xaa2>
 80071ea:	2b39      	cmp	r3, #57	@ 0x39
 80071ec:	d0ee      	beq.n	80071cc <_dtoa_r+0xa7c>
 80071ee:	3301      	adds	r3, #1
 80071f0:	e7c9      	b.n	8007186 <_dtoa_r+0xa36>
 80071f2:	9a00      	ldr	r2, [sp, #0]
 80071f4:	9908      	ldr	r1, [sp, #32]
 80071f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80071fa:	428a      	cmp	r2, r1
 80071fc:	d028      	beq.n	8007250 <_dtoa_r+0xb00>
 80071fe:	9902      	ldr	r1, [sp, #8]
 8007200:	2300      	movs	r3, #0
 8007202:	220a      	movs	r2, #10
 8007204:	4648      	mov	r0, r9
 8007206:	f000 f9d5 	bl	80075b4 <__multadd>
 800720a:	42af      	cmp	r7, r5
 800720c:	9002      	str	r0, [sp, #8]
 800720e:	f04f 0300 	mov.w	r3, #0
 8007212:	f04f 020a 	mov.w	r2, #10
 8007216:	4639      	mov	r1, r7
 8007218:	4648      	mov	r0, r9
 800721a:	d107      	bne.n	800722c <_dtoa_r+0xadc>
 800721c:	f000 f9ca 	bl	80075b4 <__multadd>
 8007220:	4607      	mov	r7, r0
 8007222:	4605      	mov	r5, r0
 8007224:	9b00      	ldr	r3, [sp, #0]
 8007226:	3301      	adds	r3, #1
 8007228:	9300      	str	r3, [sp, #0]
 800722a:	e777      	b.n	800711c <_dtoa_r+0x9cc>
 800722c:	f000 f9c2 	bl	80075b4 <__multadd>
 8007230:	4629      	mov	r1, r5
 8007232:	4607      	mov	r7, r0
 8007234:	2300      	movs	r3, #0
 8007236:	220a      	movs	r2, #10
 8007238:	4648      	mov	r0, r9
 800723a:	f000 f9bb 	bl	80075b4 <__multadd>
 800723e:	4605      	mov	r5, r0
 8007240:	e7f0      	b.n	8007224 <_dtoa_r+0xad4>
 8007242:	f1bb 0f00 	cmp.w	fp, #0
 8007246:	bfcc      	ite	gt
 8007248:	465e      	movgt	r6, fp
 800724a:	2601      	movle	r6, #1
 800724c:	4456      	add	r6, sl
 800724e:	2700      	movs	r7, #0
 8007250:	9902      	ldr	r1, [sp, #8]
 8007252:	9300      	str	r3, [sp, #0]
 8007254:	2201      	movs	r2, #1
 8007256:	4648      	mov	r0, r9
 8007258:	f000 fb50 	bl	80078fc <__lshift>
 800725c:	4621      	mov	r1, r4
 800725e:	9002      	str	r0, [sp, #8]
 8007260:	f000 fbb8 	bl	80079d4 <__mcmp>
 8007264:	2800      	cmp	r0, #0
 8007266:	dcb4      	bgt.n	80071d2 <_dtoa_r+0xa82>
 8007268:	d102      	bne.n	8007270 <_dtoa_r+0xb20>
 800726a:	9b00      	ldr	r3, [sp, #0]
 800726c:	07db      	lsls	r3, r3, #31
 800726e:	d4b0      	bmi.n	80071d2 <_dtoa_r+0xa82>
 8007270:	4633      	mov	r3, r6
 8007272:	461e      	mov	r6, r3
 8007274:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007278:	2a30      	cmp	r2, #48	@ 0x30
 800727a:	d0fa      	beq.n	8007272 <_dtoa_r+0xb22>
 800727c:	e4b5      	b.n	8006bea <_dtoa_r+0x49a>
 800727e:	459a      	cmp	sl, r3
 8007280:	d1a8      	bne.n	80071d4 <_dtoa_r+0xa84>
 8007282:	2331      	movs	r3, #49	@ 0x31
 8007284:	f108 0801 	add.w	r8, r8, #1
 8007288:	f88a 3000 	strb.w	r3, [sl]
 800728c:	e4ad      	b.n	8006bea <_dtoa_r+0x49a>
 800728e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007290:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80072ec <_dtoa_r+0xb9c>
 8007294:	b11b      	cbz	r3, 800729e <_dtoa_r+0xb4e>
 8007296:	f10a 0308 	add.w	r3, sl, #8
 800729a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800729c:	6013      	str	r3, [r2, #0]
 800729e:	4650      	mov	r0, sl
 80072a0:	b017      	add	sp, #92	@ 0x5c
 80072a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072a6:	9b07      	ldr	r3, [sp, #28]
 80072a8:	2b01      	cmp	r3, #1
 80072aa:	f77f ae2e 	ble.w	8006f0a <_dtoa_r+0x7ba>
 80072ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80072b0:	9308      	str	r3, [sp, #32]
 80072b2:	2001      	movs	r0, #1
 80072b4:	e64d      	b.n	8006f52 <_dtoa_r+0x802>
 80072b6:	f1bb 0f00 	cmp.w	fp, #0
 80072ba:	f77f aed9 	ble.w	8007070 <_dtoa_r+0x920>
 80072be:	4656      	mov	r6, sl
 80072c0:	9802      	ldr	r0, [sp, #8]
 80072c2:	4621      	mov	r1, r4
 80072c4:	f7ff f9bb 	bl	800663e <quorem>
 80072c8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80072cc:	f806 3b01 	strb.w	r3, [r6], #1
 80072d0:	eba6 020a 	sub.w	r2, r6, sl
 80072d4:	4593      	cmp	fp, r2
 80072d6:	ddb4      	ble.n	8007242 <_dtoa_r+0xaf2>
 80072d8:	9902      	ldr	r1, [sp, #8]
 80072da:	2300      	movs	r3, #0
 80072dc:	220a      	movs	r2, #10
 80072de:	4648      	mov	r0, r9
 80072e0:	f000 f968 	bl	80075b4 <__multadd>
 80072e4:	9002      	str	r0, [sp, #8]
 80072e6:	e7eb      	b.n	80072c0 <_dtoa_r+0xb70>
 80072e8:	080083b0 	.word	0x080083b0
 80072ec:	08008334 	.word	0x08008334

080072f0 <_free_r>:
 80072f0:	b538      	push	{r3, r4, r5, lr}
 80072f2:	4605      	mov	r5, r0
 80072f4:	2900      	cmp	r1, #0
 80072f6:	d041      	beq.n	800737c <_free_r+0x8c>
 80072f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072fc:	1f0c      	subs	r4, r1, #4
 80072fe:	2b00      	cmp	r3, #0
 8007300:	bfb8      	it	lt
 8007302:	18e4      	addlt	r4, r4, r3
 8007304:	f000 f8e8 	bl	80074d8 <__malloc_lock>
 8007308:	4a1d      	ldr	r2, [pc, #116]	@ (8007380 <_free_r+0x90>)
 800730a:	6813      	ldr	r3, [r2, #0]
 800730c:	b933      	cbnz	r3, 800731c <_free_r+0x2c>
 800730e:	6063      	str	r3, [r4, #4]
 8007310:	6014      	str	r4, [r2, #0]
 8007312:	4628      	mov	r0, r5
 8007314:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007318:	f000 b8e4 	b.w	80074e4 <__malloc_unlock>
 800731c:	42a3      	cmp	r3, r4
 800731e:	d908      	bls.n	8007332 <_free_r+0x42>
 8007320:	6820      	ldr	r0, [r4, #0]
 8007322:	1821      	adds	r1, r4, r0
 8007324:	428b      	cmp	r3, r1
 8007326:	bf01      	itttt	eq
 8007328:	6819      	ldreq	r1, [r3, #0]
 800732a:	685b      	ldreq	r3, [r3, #4]
 800732c:	1809      	addeq	r1, r1, r0
 800732e:	6021      	streq	r1, [r4, #0]
 8007330:	e7ed      	b.n	800730e <_free_r+0x1e>
 8007332:	461a      	mov	r2, r3
 8007334:	685b      	ldr	r3, [r3, #4]
 8007336:	b10b      	cbz	r3, 800733c <_free_r+0x4c>
 8007338:	42a3      	cmp	r3, r4
 800733a:	d9fa      	bls.n	8007332 <_free_r+0x42>
 800733c:	6811      	ldr	r1, [r2, #0]
 800733e:	1850      	adds	r0, r2, r1
 8007340:	42a0      	cmp	r0, r4
 8007342:	d10b      	bne.n	800735c <_free_r+0x6c>
 8007344:	6820      	ldr	r0, [r4, #0]
 8007346:	4401      	add	r1, r0
 8007348:	1850      	adds	r0, r2, r1
 800734a:	4283      	cmp	r3, r0
 800734c:	6011      	str	r1, [r2, #0]
 800734e:	d1e0      	bne.n	8007312 <_free_r+0x22>
 8007350:	6818      	ldr	r0, [r3, #0]
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	6053      	str	r3, [r2, #4]
 8007356:	4408      	add	r0, r1
 8007358:	6010      	str	r0, [r2, #0]
 800735a:	e7da      	b.n	8007312 <_free_r+0x22>
 800735c:	d902      	bls.n	8007364 <_free_r+0x74>
 800735e:	230c      	movs	r3, #12
 8007360:	602b      	str	r3, [r5, #0]
 8007362:	e7d6      	b.n	8007312 <_free_r+0x22>
 8007364:	6820      	ldr	r0, [r4, #0]
 8007366:	1821      	adds	r1, r4, r0
 8007368:	428b      	cmp	r3, r1
 800736a:	bf04      	itt	eq
 800736c:	6819      	ldreq	r1, [r3, #0]
 800736e:	685b      	ldreq	r3, [r3, #4]
 8007370:	6063      	str	r3, [r4, #4]
 8007372:	bf04      	itt	eq
 8007374:	1809      	addeq	r1, r1, r0
 8007376:	6021      	streq	r1, [r4, #0]
 8007378:	6054      	str	r4, [r2, #4]
 800737a:	e7ca      	b.n	8007312 <_free_r+0x22>
 800737c:	bd38      	pop	{r3, r4, r5, pc}
 800737e:	bf00      	nop
 8007380:	20000578 	.word	0x20000578

08007384 <malloc>:
 8007384:	4b02      	ldr	r3, [pc, #8]	@ (8007390 <malloc+0xc>)
 8007386:	4601      	mov	r1, r0
 8007388:	6818      	ldr	r0, [r3, #0]
 800738a:	f000 b825 	b.w	80073d8 <_malloc_r>
 800738e:	bf00      	nop
 8007390:	20000024 	.word	0x20000024

08007394 <sbrk_aligned>:
 8007394:	b570      	push	{r4, r5, r6, lr}
 8007396:	4e0f      	ldr	r6, [pc, #60]	@ (80073d4 <sbrk_aligned+0x40>)
 8007398:	460c      	mov	r4, r1
 800739a:	6831      	ldr	r1, [r6, #0]
 800739c:	4605      	mov	r5, r0
 800739e:	b911      	cbnz	r1, 80073a6 <sbrk_aligned+0x12>
 80073a0:	f000 fe92 	bl	80080c8 <_sbrk_r>
 80073a4:	6030      	str	r0, [r6, #0]
 80073a6:	4621      	mov	r1, r4
 80073a8:	4628      	mov	r0, r5
 80073aa:	f000 fe8d 	bl	80080c8 <_sbrk_r>
 80073ae:	1c43      	adds	r3, r0, #1
 80073b0:	d103      	bne.n	80073ba <sbrk_aligned+0x26>
 80073b2:	f04f 34ff 	mov.w	r4, #4294967295
 80073b6:	4620      	mov	r0, r4
 80073b8:	bd70      	pop	{r4, r5, r6, pc}
 80073ba:	1cc4      	adds	r4, r0, #3
 80073bc:	f024 0403 	bic.w	r4, r4, #3
 80073c0:	42a0      	cmp	r0, r4
 80073c2:	d0f8      	beq.n	80073b6 <sbrk_aligned+0x22>
 80073c4:	1a21      	subs	r1, r4, r0
 80073c6:	4628      	mov	r0, r5
 80073c8:	f000 fe7e 	bl	80080c8 <_sbrk_r>
 80073cc:	3001      	adds	r0, #1
 80073ce:	d1f2      	bne.n	80073b6 <sbrk_aligned+0x22>
 80073d0:	e7ef      	b.n	80073b2 <sbrk_aligned+0x1e>
 80073d2:	bf00      	nop
 80073d4:	20000574 	.word	0x20000574

080073d8 <_malloc_r>:
 80073d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073dc:	1ccd      	adds	r5, r1, #3
 80073de:	f025 0503 	bic.w	r5, r5, #3
 80073e2:	3508      	adds	r5, #8
 80073e4:	2d0c      	cmp	r5, #12
 80073e6:	bf38      	it	cc
 80073e8:	250c      	movcc	r5, #12
 80073ea:	2d00      	cmp	r5, #0
 80073ec:	4606      	mov	r6, r0
 80073ee:	db01      	blt.n	80073f4 <_malloc_r+0x1c>
 80073f0:	42a9      	cmp	r1, r5
 80073f2:	d904      	bls.n	80073fe <_malloc_r+0x26>
 80073f4:	230c      	movs	r3, #12
 80073f6:	6033      	str	r3, [r6, #0]
 80073f8:	2000      	movs	r0, #0
 80073fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80074d4 <_malloc_r+0xfc>
 8007402:	f000 f869 	bl	80074d8 <__malloc_lock>
 8007406:	f8d8 3000 	ldr.w	r3, [r8]
 800740a:	461c      	mov	r4, r3
 800740c:	bb44      	cbnz	r4, 8007460 <_malloc_r+0x88>
 800740e:	4629      	mov	r1, r5
 8007410:	4630      	mov	r0, r6
 8007412:	f7ff ffbf 	bl	8007394 <sbrk_aligned>
 8007416:	1c43      	adds	r3, r0, #1
 8007418:	4604      	mov	r4, r0
 800741a:	d158      	bne.n	80074ce <_malloc_r+0xf6>
 800741c:	f8d8 4000 	ldr.w	r4, [r8]
 8007420:	4627      	mov	r7, r4
 8007422:	2f00      	cmp	r7, #0
 8007424:	d143      	bne.n	80074ae <_malloc_r+0xd6>
 8007426:	2c00      	cmp	r4, #0
 8007428:	d04b      	beq.n	80074c2 <_malloc_r+0xea>
 800742a:	6823      	ldr	r3, [r4, #0]
 800742c:	4639      	mov	r1, r7
 800742e:	4630      	mov	r0, r6
 8007430:	eb04 0903 	add.w	r9, r4, r3
 8007434:	f000 fe48 	bl	80080c8 <_sbrk_r>
 8007438:	4581      	cmp	r9, r0
 800743a:	d142      	bne.n	80074c2 <_malloc_r+0xea>
 800743c:	6821      	ldr	r1, [r4, #0]
 800743e:	1a6d      	subs	r5, r5, r1
 8007440:	4629      	mov	r1, r5
 8007442:	4630      	mov	r0, r6
 8007444:	f7ff ffa6 	bl	8007394 <sbrk_aligned>
 8007448:	3001      	adds	r0, #1
 800744a:	d03a      	beq.n	80074c2 <_malloc_r+0xea>
 800744c:	6823      	ldr	r3, [r4, #0]
 800744e:	442b      	add	r3, r5
 8007450:	6023      	str	r3, [r4, #0]
 8007452:	f8d8 3000 	ldr.w	r3, [r8]
 8007456:	685a      	ldr	r2, [r3, #4]
 8007458:	bb62      	cbnz	r2, 80074b4 <_malloc_r+0xdc>
 800745a:	f8c8 7000 	str.w	r7, [r8]
 800745e:	e00f      	b.n	8007480 <_malloc_r+0xa8>
 8007460:	6822      	ldr	r2, [r4, #0]
 8007462:	1b52      	subs	r2, r2, r5
 8007464:	d420      	bmi.n	80074a8 <_malloc_r+0xd0>
 8007466:	2a0b      	cmp	r2, #11
 8007468:	d917      	bls.n	800749a <_malloc_r+0xc2>
 800746a:	1961      	adds	r1, r4, r5
 800746c:	42a3      	cmp	r3, r4
 800746e:	6025      	str	r5, [r4, #0]
 8007470:	bf18      	it	ne
 8007472:	6059      	strne	r1, [r3, #4]
 8007474:	6863      	ldr	r3, [r4, #4]
 8007476:	bf08      	it	eq
 8007478:	f8c8 1000 	streq.w	r1, [r8]
 800747c:	5162      	str	r2, [r4, r5]
 800747e:	604b      	str	r3, [r1, #4]
 8007480:	4630      	mov	r0, r6
 8007482:	f000 f82f 	bl	80074e4 <__malloc_unlock>
 8007486:	f104 000b 	add.w	r0, r4, #11
 800748a:	1d23      	adds	r3, r4, #4
 800748c:	f020 0007 	bic.w	r0, r0, #7
 8007490:	1ac2      	subs	r2, r0, r3
 8007492:	bf1c      	itt	ne
 8007494:	1a1b      	subne	r3, r3, r0
 8007496:	50a3      	strne	r3, [r4, r2]
 8007498:	e7af      	b.n	80073fa <_malloc_r+0x22>
 800749a:	6862      	ldr	r2, [r4, #4]
 800749c:	42a3      	cmp	r3, r4
 800749e:	bf0c      	ite	eq
 80074a0:	f8c8 2000 	streq.w	r2, [r8]
 80074a4:	605a      	strne	r2, [r3, #4]
 80074a6:	e7eb      	b.n	8007480 <_malloc_r+0xa8>
 80074a8:	4623      	mov	r3, r4
 80074aa:	6864      	ldr	r4, [r4, #4]
 80074ac:	e7ae      	b.n	800740c <_malloc_r+0x34>
 80074ae:	463c      	mov	r4, r7
 80074b0:	687f      	ldr	r7, [r7, #4]
 80074b2:	e7b6      	b.n	8007422 <_malloc_r+0x4a>
 80074b4:	461a      	mov	r2, r3
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	42a3      	cmp	r3, r4
 80074ba:	d1fb      	bne.n	80074b4 <_malloc_r+0xdc>
 80074bc:	2300      	movs	r3, #0
 80074be:	6053      	str	r3, [r2, #4]
 80074c0:	e7de      	b.n	8007480 <_malloc_r+0xa8>
 80074c2:	230c      	movs	r3, #12
 80074c4:	6033      	str	r3, [r6, #0]
 80074c6:	4630      	mov	r0, r6
 80074c8:	f000 f80c 	bl	80074e4 <__malloc_unlock>
 80074cc:	e794      	b.n	80073f8 <_malloc_r+0x20>
 80074ce:	6005      	str	r5, [r0, #0]
 80074d0:	e7d6      	b.n	8007480 <_malloc_r+0xa8>
 80074d2:	bf00      	nop
 80074d4:	20000578 	.word	0x20000578

080074d8 <__malloc_lock>:
 80074d8:	4801      	ldr	r0, [pc, #4]	@ (80074e0 <__malloc_lock+0x8>)
 80074da:	f7ff b8ae 	b.w	800663a <__retarget_lock_acquire_recursive>
 80074de:	bf00      	nop
 80074e0:	20000570 	.word	0x20000570

080074e4 <__malloc_unlock>:
 80074e4:	4801      	ldr	r0, [pc, #4]	@ (80074ec <__malloc_unlock+0x8>)
 80074e6:	f7ff b8a9 	b.w	800663c <__retarget_lock_release_recursive>
 80074ea:	bf00      	nop
 80074ec:	20000570 	.word	0x20000570

080074f0 <_Balloc>:
 80074f0:	b570      	push	{r4, r5, r6, lr}
 80074f2:	69c6      	ldr	r6, [r0, #28]
 80074f4:	4604      	mov	r4, r0
 80074f6:	460d      	mov	r5, r1
 80074f8:	b976      	cbnz	r6, 8007518 <_Balloc+0x28>
 80074fa:	2010      	movs	r0, #16
 80074fc:	f7ff ff42 	bl	8007384 <malloc>
 8007500:	4602      	mov	r2, r0
 8007502:	61e0      	str	r0, [r4, #28]
 8007504:	b920      	cbnz	r0, 8007510 <_Balloc+0x20>
 8007506:	4b18      	ldr	r3, [pc, #96]	@ (8007568 <_Balloc+0x78>)
 8007508:	4818      	ldr	r0, [pc, #96]	@ (800756c <_Balloc+0x7c>)
 800750a:	216b      	movs	r1, #107	@ 0x6b
 800750c:	f000 fdfa 	bl	8008104 <__assert_func>
 8007510:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007514:	6006      	str	r6, [r0, #0]
 8007516:	60c6      	str	r6, [r0, #12]
 8007518:	69e6      	ldr	r6, [r4, #28]
 800751a:	68f3      	ldr	r3, [r6, #12]
 800751c:	b183      	cbz	r3, 8007540 <_Balloc+0x50>
 800751e:	69e3      	ldr	r3, [r4, #28]
 8007520:	68db      	ldr	r3, [r3, #12]
 8007522:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007526:	b9b8      	cbnz	r0, 8007558 <_Balloc+0x68>
 8007528:	2101      	movs	r1, #1
 800752a:	fa01 f605 	lsl.w	r6, r1, r5
 800752e:	1d72      	adds	r2, r6, #5
 8007530:	0092      	lsls	r2, r2, #2
 8007532:	4620      	mov	r0, r4
 8007534:	f000 fe04 	bl	8008140 <_calloc_r>
 8007538:	b160      	cbz	r0, 8007554 <_Balloc+0x64>
 800753a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800753e:	e00e      	b.n	800755e <_Balloc+0x6e>
 8007540:	2221      	movs	r2, #33	@ 0x21
 8007542:	2104      	movs	r1, #4
 8007544:	4620      	mov	r0, r4
 8007546:	f000 fdfb 	bl	8008140 <_calloc_r>
 800754a:	69e3      	ldr	r3, [r4, #28]
 800754c:	60f0      	str	r0, [r6, #12]
 800754e:	68db      	ldr	r3, [r3, #12]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d1e4      	bne.n	800751e <_Balloc+0x2e>
 8007554:	2000      	movs	r0, #0
 8007556:	bd70      	pop	{r4, r5, r6, pc}
 8007558:	6802      	ldr	r2, [r0, #0]
 800755a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800755e:	2300      	movs	r3, #0
 8007560:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007564:	e7f7      	b.n	8007556 <_Balloc+0x66>
 8007566:	bf00      	nop
 8007568:	08008341 	.word	0x08008341
 800756c:	080083c1 	.word	0x080083c1

08007570 <_Bfree>:
 8007570:	b570      	push	{r4, r5, r6, lr}
 8007572:	69c6      	ldr	r6, [r0, #28]
 8007574:	4605      	mov	r5, r0
 8007576:	460c      	mov	r4, r1
 8007578:	b976      	cbnz	r6, 8007598 <_Bfree+0x28>
 800757a:	2010      	movs	r0, #16
 800757c:	f7ff ff02 	bl	8007384 <malloc>
 8007580:	4602      	mov	r2, r0
 8007582:	61e8      	str	r0, [r5, #28]
 8007584:	b920      	cbnz	r0, 8007590 <_Bfree+0x20>
 8007586:	4b09      	ldr	r3, [pc, #36]	@ (80075ac <_Bfree+0x3c>)
 8007588:	4809      	ldr	r0, [pc, #36]	@ (80075b0 <_Bfree+0x40>)
 800758a:	218f      	movs	r1, #143	@ 0x8f
 800758c:	f000 fdba 	bl	8008104 <__assert_func>
 8007590:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007594:	6006      	str	r6, [r0, #0]
 8007596:	60c6      	str	r6, [r0, #12]
 8007598:	b13c      	cbz	r4, 80075aa <_Bfree+0x3a>
 800759a:	69eb      	ldr	r3, [r5, #28]
 800759c:	6862      	ldr	r2, [r4, #4]
 800759e:	68db      	ldr	r3, [r3, #12]
 80075a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80075a4:	6021      	str	r1, [r4, #0]
 80075a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80075aa:	bd70      	pop	{r4, r5, r6, pc}
 80075ac:	08008341 	.word	0x08008341
 80075b0:	080083c1 	.word	0x080083c1

080075b4 <__multadd>:
 80075b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075b8:	690d      	ldr	r5, [r1, #16]
 80075ba:	4607      	mov	r7, r0
 80075bc:	460c      	mov	r4, r1
 80075be:	461e      	mov	r6, r3
 80075c0:	f101 0c14 	add.w	ip, r1, #20
 80075c4:	2000      	movs	r0, #0
 80075c6:	f8dc 3000 	ldr.w	r3, [ip]
 80075ca:	b299      	uxth	r1, r3
 80075cc:	fb02 6101 	mla	r1, r2, r1, r6
 80075d0:	0c1e      	lsrs	r6, r3, #16
 80075d2:	0c0b      	lsrs	r3, r1, #16
 80075d4:	fb02 3306 	mla	r3, r2, r6, r3
 80075d8:	b289      	uxth	r1, r1
 80075da:	3001      	adds	r0, #1
 80075dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80075e0:	4285      	cmp	r5, r0
 80075e2:	f84c 1b04 	str.w	r1, [ip], #4
 80075e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80075ea:	dcec      	bgt.n	80075c6 <__multadd+0x12>
 80075ec:	b30e      	cbz	r6, 8007632 <__multadd+0x7e>
 80075ee:	68a3      	ldr	r3, [r4, #8]
 80075f0:	42ab      	cmp	r3, r5
 80075f2:	dc19      	bgt.n	8007628 <__multadd+0x74>
 80075f4:	6861      	ldr	r1, [r4, #4]
 80075f6:	4638      	mov	r0, r7
 80075f8:	3101      	adds	r1, #1
 80075fa:	f7ff ff79 	bl	80074f0 <_Balloc>
 80075fe:	4680      	mov	r8, r0
 8007600:	b928      	cbnz	r0, 800760e <__multadd+0x5a>
 8007602:	4602      	mov	r2, r0
 8007604:	4b0c      	ldr	r3, [pc, #48]	@ (8007638 <__multadd+0x84>)
 8007606:	480d      	ldr	r0, [pc, #52]	@ (800763c <__multadd+0x88>)
 8007608:	21ba      	movs	r1, #186	@ 0xba
 800760a:	f000 fd7b 	bl	8008104 <__assert_func>
 800760e:	6922      	ldr	r2, [r4, #16]
 8007610:	3202      	adds	r2, #2
 8007612:	f104 010c 	add.w	r1, r4, #12
 8007616:	0092      	lsls	r2, r2, #2
 8007618:	300c      	adds	r0, #12
 800761a:	f000 fd65 	bl	80080e8 <memcpy>
 800761e:	4621      	mov	r1, r4
 8007620:	4638      	mov	r0, r7
 8007622:	f7ff ffa5 	bl	8007570 <_Bfree>
 8007626:	4644      	mov	r4, r8
 8007628:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800762c:	3501      	adds	r5, #1
 800762e:	615e      	str	r6, [r3, #20]
 8007630:	6125      	str	r5, [r4, #16]
 8007632:	4620      	mov	r0, r4
 8007634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007638:	080083b0 	.word	0x080083b0
 800763c:	080083c1 	.word	0x080083c1

08007640 <__hi0bits>:
 8007640:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007644:	4603      	mov	r3, r0
 8007646:	bf36      	itet	cc
 8007648:	0403      	lslcc	r3, r0, #16
 800764a:	2000      	movcs	r0, #0
 800764c:	2010      	movcc	r0, #16
 800764e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007652:	bf3c      	itt	cc
 8007654:	021b      	lslcc	r3, r3, #8
 8007656:	3008      	addcc	r0, #8
 8007658:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800765c:	bf3c      	itt	cc
 800765e:	011b      	lslcc	r3, r3, #4
 8007660:	3004      	addcc	r0, #4
 8007662:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007666:	bf3c      	itt	cc
 8007668:	009b      	lslcc	r3, r3, #2
 800766a:	3002      	addcc	r0, #2
 800766c:	2b00      	cmp	r3, #0
 800766e:	db05      	blt.n	800767c <__hi0bits+0x3c>
 8007670:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007674:	f100 0001 	add.w	r0, r0, #1
 8007678:	bf08      	it	eq
 800767a:	2020      	moveq	r0, #32
 800767c:	4770      	bx	lr

0800767e <__lo0bits>:
 800767e:	6803      	ldr	r3, [r0, #0]
 8007680:	4602      	mov	r2, r0
 8007682:	f013 0007 	ands.w	r0, r3, #7
 8007686:	d00b      	beq.n	80076a0 <__lo0bits+0x22>
 8007688:	07d9      	lsls	r1, r3, #31
 800768a:	d421      	bmi.n	80076d0 <__lo0bits+0x52>
 800768c:	0798      	lsls	r0, r3, #30
 800768e:	bf49      	itett	mi
 8007690:	085b      	lsrmi	r3, r3, #1
 8007692:	089b      	lsrpl	r3, r3, #2
 8007694:	2001      	movmi	r0, #1
 8007696:	6013      	strmi	r3, [r2, #0]
 8007698:	bf5c      	itt	pl
 800769a:	6013      	strpl	r3, [r2, #0]
 800769c:	2002      	movpl	r0, #2
 800769e:	4770      	bx	lr
 80076a0:	b299      	uxth	r1, r3
 80076a2:	b909      	cbnz	r1, 80076a8 <__lo0bits+0x2a>
 80076a4:	0c1b      	lsrs	r3, r3, #16
 80076a6:	2010      	movs	r0, #16
 80076a8:	b2d9      	uxtb	r1, r3
 80076aa:	b909      	cbnz	r1, 80076b0 <__lo0bits+0x32>
 80076ac:	3008      	adds	r0, #8
 80076ae:	0a1b      	lsrs	r3, r3, #8
 80076b0:	0719      	lsls	r1, r3, #28
 80076b2:	bf04      	itt	eq
 80076b4:	091b      	lsreq	r3, r3, #4
 80076b6:	3004      	addeq	r0, #4
 80076b8:	0799      	lsls	r1, r3, #30
 80076ba:	bf04      	itt	eq
 80076bc:	089b      	lsreq	r3, r3, #2
 80076be:	3002      	addeq	r0, #2
 80076c0:	07d9      	lsls	r1, r3, #31
 80076c2:	d403      	bmi.n	80076cc <__lo0bits+0x4e>
 80076c4:	085b      	lsrs	r3, r3, #1
 80076c6:	f100 0001 	add.w	r0, r0, #1
 80076ca:	d003      	beq.n	80076d4 <__lo0bits+0x56>
 80076cc:	6013      	str	r3, [r2, #0]
 80076ce:	4770      	bx	lr
 80076d0:	2000      	movs	r0, #0
 80076d2:	4770      	bx	lr
 80076d4:	2020      	movs	r0, #32
 80076d6:	4770      	bx	lr

080076d8 <__i2b>:
 80076d8:	b510      	push	{r4, lr}
 80076da:	460c      	mov	r4, r1
 80076dc:	2101      	movs	r1, #1
 80076de:	f7ff ff07 	bl	80074f0 <_Balloc>
 80076e2:	4602      	mov	r2, r0
 80076e4:	b928      	cbnz	r0, 80076f2 <__i2b+0x1a>
 80076e6:	4b05      	ldr	r3, [pc, #20]	@ (80076fc <__i2b+0x24>)
 80076e8:	4805      	ldr	r0, [pc, #20]	@ (8007700 <__i2b+0x28>)
 80076ea:	f240 1145 	movw	r1, #325	@ 0x145
 80076ee:	f000 fd09 	bl	8008104 <__assert_func>
 80076f2:	2301      	movs	r3, #1
 80076f4:	6144      	str	r4, [r0, #20]
 80076f6:	6103      	str	r3, [r0, #16]
 80076f8:	bd10      	pop	{r4, pc}
 80076fa:	bf00      	nop
 80076fc:	080083b0 	.word	0x080083b0
 8007700:	080083c1 	.word	0x080083c1

08007704 <__multiply>:
 8007704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007708:	4617      	mov	r7, r2
 800770a:	690a      	ldr	r2, [r1, #16]
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	429a      	cmp	r2, r3
 8007710:	bfa8      	it	ge
 8007712:	463b      	movge	r3, r7
 8007714:	4689      	mov	r9, r1
 8007716:	bfa4      	itt	ge
 8007718:	460f      	movge	r7, r1
 800771a:	4699      	movge	r9, r3
 800771c:	693d      	ldr	r5, [r7, #16]
 800771e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	6879      	ldr	r1, [r7, #4]
 8007726:	eb05 060a 	add.w	r6, r5, sl
 800772a:	42b3      	cmp	r3, r6
 800772c:	b085      	sub	sp, #20
 800772e:	bfb8      	it	lt
 8007730:	3101      	addlt	r1, #1
 8007732:	f7ff fedd 	bl	80074f0 <_Balloc>
 8007736:	b930      	cbnz	r0, 8007746 <__multiply+0x42>
 8007738:	4602      	mov	r2, r0
 800773a:	4b41      	ldr	r3, [pc, #260]	@ (8007840 <__multiply+0x13c>)
 800773c:	4841      	ldr	r0, [pc, #260]	@ (8007844 <__multiply+0x140>)
 800773e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007742:	f000 fcdf 	bl	8008104 <__assert_func>
 8007746:	f100 0414 	add.w	r4, r0, #20
 800774a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800774e:	4623      	mov	r3, r4
 8007750:	2200      	movs	r2, #0
 8007752:	4573      	cmp	r3, lr
 8007754:	d320      	bcc.n	8007798 <__multiply+0x94>
 8007756:	f107 0814 	add.w	r8, r7, #20
 800775a:	f109 0114 	add.w	r1, r9, #20
 800775e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007762:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007766:	9302      	str	r3, [sp, #8]
 8007768:	1beb      	subs	r3, r5, r7
 800776a:	3b15      	subs	r3, #21
 800776c:	f023 0303 	bic.w	r3, r3, #3
 8007770:	3304      	adds	r3, #4
 8007772:	3715      	adds	r7, #21
 8007774:	42bd      	cmp	r5, r7
 8007776:	bf38      	it	cc
 8007778:	2304      	movcc	r3, #4
 800777a:	9301      	str	r3, [sp, #4]
 800777c:	9b02      	ldr	r3, [sp, #8]
 800777e:	9103      	str	r1, [sp, #12]
 8007780:	428b      	cmp	r3, r1
 8007782:	d80c      	bhi.n	800779e <__multiply+0x9a>
 8007784:	2e00      	cmp	r6, #0
 8007786:	dd03      	ble.n	8007790 <__multiply+0x8c>
 8007788:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800778c:	2b00      	cmp	r3, #0
 800778e:	d055      	beq.n	800783c <__multiply+0x138>
 8007790:	6106      	str	r6, [r0, #16]
 8007792:	b005      	add	sp, #20
 8007794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007798:	f843 2b04 	str.w	r2, [r3], #4
 800779c:	e7d9      	b.n	8007752 <__multiply+0x4e>
 800779e:	f8b1 a000 	ldrh.w	sl, [r1]
 80077a2:	f1ba 0f00 	cmp.w	sl, #0
 80077a6:	d01f      	beq.n	80077e8 <__multiply+0xe4>
 80077a8:	46c4      	mov	ip, r8
 80077aa:	46a1      	mov	r9, r4
 80077ac:	2700      	movs	r7, #0
 80077ae:	f85c 2b04 	ldr.w	r2, [ip], #4
 80077b2:	f8d9 3000 	ldr.w	r3, [r9]
 80077b6:	fa1f fb82 	uxth.w	fp, r2
 80077ba:	b29b      	uxth	r3, r3
 80077bc:	fb0a 330b 	mla	r3, sl, fp, r3
 80077c0:	443b      	add	r3, r7
 80077c2:	f8d9 7000 	ldr.w	r7, [r9]
 80077c6:	0c12      	lsrs	r2, r2, #16
 80077c8:	0c3f      	lsrs	r7, r7, #16
 80077ca:	fb0a 7202 	mla	r2, sl, r2, r7
 80077ce:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80077d2:	b29b      	uxth	r3, r3
 80077d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80077d8:	4565      	cmp	r5, ip
 80077da:	f849 3b04 	str.w	r3, [r9], #4
 80077de:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80077e2:	d8e4      	bhi.n	80077ae <__multiply+0xaa>
 80077e4:	9b01      	ldr	r3, [sp, #4]
 80077e6:	50e7      	str	r7, [r4, r3]
 80077e8:	9b03      	ldr	r3, [sp, #12]
 80077ea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80077ee:	3104      	adds	r1, #4
 80077f0:	f1b9 0f00 	cmp.w	r9, #0
 80077f4:	d020      	beq.n	8007838 <__multiply+0x134>
 80077f6:	6823      	ldr	r3, [r4, #0]
 80077f8:	4647      	mov	r7, r8
 80077fa:	46a4      	mov	ip, r4
 80077fc:	f04f 0a00 	mov.w	sl, #0
 8007800:	f8b7 b000 	ldrh.w	fp, [r7]
 8007804:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007808:	fb09 220b 	mla	r2, r9, fp, r2
 800780c:	4452      	add	r2, sl
 800780e:	b29b      	uxth	r3, r3
 8007810:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007814:	f84c 3b04 	str.w	r3, [ip], #4
 8007818:	f857 3b04 	ldr.w	r3, [r7], #4
 800781c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007820:	f8bc 3000 	ldrh.w	r3, [ip]
 8007824:	fb09 330a 	mla	r3, r9, sl, r3
 8007828:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800782c:	42bd      	cmp	r5, r7
 800782e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007832:	d8e5      	bhi.n	8007800 <__multiply+0xfc>
 8007834:	9a01      	ldr	r2, [sp, #4]
 8007836:	50a3      	str	r3, [r4, r2]
 8007838:	3404      	adds	r4, #4
 800783a:	e79f      	b.n	800777c <__multiply+0x78>
 800783c:	3e01      	subs	r6, #1
 800783e:	e7a1      	b.n	8007784 <__multiply+0x80>
 8007840:	080083b0 	.word	0x080083b0
 8007844:	080083c1 	.word	0x080083c1

08007848 <__pow5mult>:
 8007848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800784c:	4615      	mov	r5, r2
 800784e:	f012 0203 	ands.w	r2, r2, #3
 8007852:	4607      	mov	r7, r0
 8007854:	460e      	mov	r6, r1
 8007856:	d007      	beq.n	8007868 <__pow5mult+0x20>
 8007858:	4c25      	ldr	r4, [pc, #148]	@ (80078f0 <__pow5mult+0xa8>)
 800785a:	3a01      	subs	r2, #1
 800785c:	2300      	movs	r3, #0
 800785e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007862:	f7ff fea7 	bl	80075b4 <__multadd>
 8007866:	4606      	mov	r6, r0
 8007868:	10ad      	asrs	r5, r5, #2
 800786a:	d03d      	beq.n	80078e8 <__pow5mult+0xa0>
 800786c:	69fc      	ldr	r4, [r7, #28]
 800786e:	b97c      	cbnz	r4, 8007890 <__pow5mult+0x48>
 8007870:	2010      	movs	r0, #16
 8007872:	f7ff fd87 	bl	8007384 <malloc>
 8007876:	4602      	mov	r2, r0
 8007878:	61f8      	str	r0, [r7, #28]
 800787a:	b928      	cbnz	r0, 8007888 <__pow5mult+0x40>
 800787c:	4b1d      	ldr	r3, [pc, #116]	@ (80078f4 <__pow5mult+0xac>)
 800787e:	481e      	ldr	r0, [pc, #120]	@ (80078f8 <__pow5mult+0xb0>)
 8007880:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007884:	f000 fc3e 	bl	8008104 <__assert_func>
 8007888:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800788c:	6004      	str	r4, [r0, #0]
 800788e:	60c4      	str	r4, [r0, #12]
 8007890:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007894:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007898:	b94c      	cbnz	r4, 80078ae <__pow5mult+0x66>
 800789a:	f240 2171 	movw	r1, #625	@ 0x271
 800789e:	4638      	mov	r0, r7
 80078a0:	f7ff ff1a 	bl	80076d8 <__i2b>
 80078a4:	2300      	movs	r3, #0
 80078a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80078aa:	4604      	mov	r4, r0
 80078ac:	6003      	str	r3, [r0, #0]
 80078ae:	f04f 0900 	mov.w	r9, #0
 80078b2:	07eb      	lsls	r3, r5, #31
 80078b4:	d50a      	bpl.n	80078cc <__pow5mult+0x84>
 80078b6:	4631      	mov	r1, r6
 80078b8:	4622      	mov	r2, r4
 80078ba:	4638      	mov	r0, r7
 80078bc:	f7ff ff22 	bl	8007704 <__multiply>
 80078c0:	4631      	mov	r1, r6
 80078c2:	4680      	mov	r8, r0
 80078c4:	4638      	mov	r0, r7
 80078c6:	f7ff fe53 	bl	8007570 <_Bfree>
 80078ca:	4646      	mov	r6, r8
 80078cc:	106d      	asrs	r5, r5, #1
 80078ce:	d00b      	beq.n	80078e8 <__pow5mult+0xa0>
 80078d0:	6820      	ldr	r0, [r4, #0]
 80078d2:	b938      	cbnz	r0, 80078e4 <__pow5mult+0x9c>
 80078d4:	4622      	mov	r2, r4
 80078d6:	4621      	mov	r1, r4
 80078d8:	4638      	mov	r0, r7
 80078da:	f7ff ff13 	bl	8007704 <__multiply>
 80078de:	6020      	str	r0, [r4, #0]
 80078e0:	f8c0 9000 	str.w	r9, [r0]
 80078e4:	4604      	mov	r4, r0
 80078e6:	e7e4      	b.n	80078b2 <__pow5mult+0x6a>
 80078e8:	4630      	mov	r0, r6
 80078ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078ee:	bf00      	nop
 80078f0:	08008474 	.word	0x08008474
 80078f4:	08008341 	.word	0x08008341
 80078f8:	080083c1 	.word	0x080083c1

080078fc <__lshift>:
 80078fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007900:	460c      	mov	r4, r1
 8007902:	6849      	ldr	r1, [r1, #4]
 8007904:	6923      	ldr	r3, [r4, #16]
 8007906:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800790a:	68a3      	ldr	r3, [r4, #8]
 800790c:	4607      	mov	r7, r0
 800790e:	4691      	mov	r9, r2
 8007910:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007914:	f108 0601 	add.w	r6, r8, #1
 8007918:	42b3      	cmp	r3, r6
 800791a:	db0b      	blt.n	8007934 <__lshift+0x38>
 800791c:	4638      	mov	r0, r7
 800791e:	f7ff fde7 	bl	80074f0 <_Balloc>
 8007922:	4605      	mov	r5, r0
 8007924:	b948      	cbnz	r0, 800793a <__lshift+0x3e>
 8007926:	4602      	mov	r2, r0
 8007928:	4b28      	ldr	r3, [pc, #160]	@ (80079cc <__lshift+0xd0>)
 800792a:	4829      	ldr	r0, [pc, #164]	@ (80079d0 <__lshift+0xd4>)
 800792c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007930:	f000 fbe8 	bl	8008104 <__assert_func>
 8007934:	3101      	adds	r1, #1
 8007936:	005b      	lsls	r3, r3, #1
 8007938:	e7ee      	b.n	8007918 <__lshift+0x1c>
 800793a:	2300      	movs	r3, #0
 800793c:	f100 0114 	add.w	r1, r0, #20
 8007940:	f100 0210 	add.w	r2, r0, #16
 8007944:	4618      	mov	r0, r3
 8007946:	4553      	cmp	r3, sl
 8007948:	db33      	blt.n	80079b2 <__lshift+0xb6>
 800794a:	6920      	ldr	r0, [r4, #16]
 800794c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007950:	f104 0314 	add.w	r3, r4, #20
 8007954:	f019 091f 	ands.w	r9, r9, #31
 8007958:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800795c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007960:	d02b      	beq.n	80079ba <__lshift+0xbe>
 8007962:	f1c9 0e20 	rsb	lr, r9, #32
 8007966:	468a      	mov	sl, r1
 8007968:	2200      	movs	r2, #0
 800796a:	6818      	ldr	r0, [r3, #0]
 800796c:	fa00 f009 	lsl.w	r0, r0, r9
 8007970:	4310      	orrs	r0, r2
 8007972:	f84a 0b04 	str.w	r0, [sl], #4
 8007976:	f853 2b04 	ldr.w	r2, [r3], #4
 800797a:	459c      	cmp	ip, r3
 800797c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007980:	d8f3      	bhi.n	800796a <__lshift+0x6e>
 8007982:	ebac 0304 	sub.w	r3, ip, r4
 8007986:	3b15      	subs	r3, #21
 8007988:	f023 0303 	bic.w	r3, r3, #3
 800798c:	3304      	adds	r3, #4
 800798e:	f104 0015 	add.w	r0, r4, #21
 8007992:	4560      	cmp	r0, ip
 8007994:	bf88      	it	hi
 8007996:	2304      	movhi	r3, #4
 8007998:	50ca      	str	r2, [r1, r3]
 800799a:	b10a      	cbz	r2, 80079a0 <__lshift+0xa4>
 800799c:	f108 0602 	add.w	r6, r8, #2
 80079a0:	3e01      	subs	r6, #1
 80079a2:	4638      	mov	r0, r7
 80079a4:	612e      	str	r6, [r5, #16]
 80079a6:	4621      	mov	r1, r4
 80079a8:	f7ff fde2 	bl	8007570 <_Bfree>
 80079ac:	4628      	mov	r0, r5
 80079ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079b2:	f842 0f04 	str.w	r0, [r2, #4]!
 80079b6:	3301      	adds	r3, #1
 80079b8:	e7c5      	b.n	8007946 <__lshift+0x4a>
 80079ba:	3904      	subs	r1, #4
 80079bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80079c0:	f841 2f04 	str.w	r2, [r1, #4]!
 80079c4:	459c      	cmp	ip, r3
 80079c6:	d8f9      	bhi.n	80079bc <__lshift+0xc0>
 80079c8:	e7ea      	b.n	80079a0 <__lshift+0xa4>
 80079ca:	bf00      	nop
 80079cc:	080083b0 	.word	0x080083b0
 80079d0:	080083c1 	.word	0x080083c1

080079d4 <__mcmp>:
 80079d4:	690a      	ldr	r2, [r1, #16]
 80079d6:	4603      	mov	r3, r0
 80079d8:	6900      	ldr	r0, [r0, #16]
 80079da:	1a80      	subs	r0, r0, r2
 80079dc:	b530      	push	{r4, r5, lr}
 80079de:	d10e      	bne.n	80079fe <__mcmp+0x2a>
 80079e0:	3314      	adds	r3, #20
 80079e2:	3114      	adds	r1, #20
 80079e4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80079e8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80079ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80079f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80079f4:	4295      	cmp	r5, r2
 80079f6:	d003      	beq.n	8007a00 <__mcmp+0x2c>
 80079f8:	d205      	bcs.n	8007a06 <__mcmp+0x32>
 80079fa:	f04f 30ff 	mov.w	r0, #4294967295
 80079fe:	bd30      	pop	{r4, r5, pc}
 8007a00:	42a3      	cmp	r3, r4
 8007a02:	d3f3      	bcc.n	80079ec <__mcmp+0x18>
 8007a04:	e7fb      	b.n	80079fe <__mcmp+0x2a>
 8007a06:	2001      	movs	r0, #1
 8007a08:	e7f9      	b.n	80079fe <__mcmp+0x2a>
	...

08007a0c <__mdiff>:
 8007a0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a10:	4689      	mov	r9, r1
 8007a12:	4606      	mov	r6, r0
 8007a14:	4611      	mov	r1, r2
 8007a16:	4648      	mov	r0, r9
 8007a18:	4614      	mov	r4, r2
 8007a1a:	f7ff ffdb 	bl	80079d4 <__mcmp>
 8007a1e:	1e05      	subs	r5, r0, #0
 8007a20:	d112      	bne.n	8007a48 <__mdiff+0x3c>
 8007a22:	4629      	mov	r1, r5
 8007a24:	4630      	mov	r0, r6
 8007a26:	f7ff fd63 	bl	80074f0 <_Balloc>
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	b928      	cbnz	r0, 8007a3a <__mdiff+0x2e>
 8007a2e:	4b3f      	ldr	r3, [pc, #252]	@ (8007b2c <__mdiff+0x120>)
 8007a30:	f240 2137 	movw	r1, #567	@ 0x237
 8007a34:	483e      	ldr	r0, [pc, #248]	@ (8007b30 <__mdiff+0x124>)
 8007a36:	f000 fb65 	bl	8008104 <__assert_func>
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007a40:	4610      	mov	r0, r2
 8007a42:	b003      	add	sp, #12
 8007a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a48:	bfbc      	itt	lt
 8007a4a:	464b      	movlt	r3, r9
 8007a4c:	46a1      	movlt	r9, r4
 8007a4e:	4630      	mov	r0, r6
 8007a50:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007a54:	bfba      	itte	lt
 8007a56:	461c      	movlt	r4, r3
 8007a58:	2501      	movlt	r5, #1
 8007a5a:	2500      	movge	r5, #0
 8007a5c:	f7ff fd48 	bl	80074f0 <_Balloc>
 8007a60:	4602      	mov	r2, r0
 8007a62:	b918      	cbnz	r0, 8007a6c <__mdiff+0x60>
 8007a64:	4b31      	ldr	r3, [pc, #196]	@ (8007b2c <__mdiff+0x120>)
 8007a66:	f240 2145 	movw	r1, #581	@ 0x245
 8007a6a:	e7e3      	b.n	8007a34 <__mdiff+0x28>
 8007a6c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007a70:	6926      	ldr	r6, [r4, #16]
 8007a72:	60c5      	str	r5, [r0, #12]
 8007a74:	f109 0310 	add.w	r3, r9, #16
 8007a78:	f109 0514 	add.w	r5, r9, #20
 8007a7c:	f104 0e14 	add.w	lr, r4, #20
 8007a80:	f100 0b14 	add.w	fp, r0, #20
 8007a84:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007a88:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007a8c:	9301      	str	r3, [sp, #4]
 8007a8e:	46d9      	mov	r9, fp
 8007a90:	f04f 0c00 	mov.w	ip, #0
 8007a94:	9b01      	ldr	r3, [sp, #4]
 8007a96:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007a9a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007a9e:	9301      	str	r3, [sp, #4]
 8007aa0:	fa1f f38a 	uxth.w	r3, sl
 8007aa4:	4619      	mov	r1, r3
 8007aa6:	b283      	uxth	r3, r0
 8007aa8:	1acb      	subs	r3, r1, r3
 8007aaa:	0c00      	lsrs	r0, r0, #16
 8007aac:	4463      	add	r3, ip
 8007aae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007ab2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007ab6:	b29b      	uxth	r3, r3
 8007ab8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007abc:	4576      	cmp	r6, lr
 8007abe:	f849 3b04 	str.w	r3, [r9], #4
 8007ac2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007ac6:	d8e5      	bhi.n	8007a94 <__mdiff+0x88>
 8007ac8:	1b33      	subs	r3, r6, r4
 8007aca:	3b15      	subs	r3, #21
 8007acc:	f023 0303 	bic.w	r3, r3, #3
 8007ad0:	3415      	adds	r4, #21
 8007ad2:	3304      	adds	r3, #4
 8007ad4:	42a6      	cmp	r6, r4
 8007ad6:	bf38      	it	cc
 8007ad8:	2304      	movcc	r3, #4
 8007ada:	441d      	add	r5, r3
 8007adc:	445b      	add	r3, fp
 8007ade:	461e      	mov	r6, r3
 8007ae0:	462c      	mov	r4, r5
 8007ae2:	4544      	cmp	r4, r8
 8007ae4:	d30e      	bcc.n	8007b04 <__mdiff+0xf8>
 8007ae6:	f108 0103 	add.w	r1, r8, #3
 8007aea:	1b49      	subs	r1, r1, r5
 8007aec:	f021 0103 	bic.w	r1, r1, #3
 8007af0:	3d03      	subs	r5, #3
 8007af2:	45a8      	cmp	r8, r5
 8007af4:	bf38      	it	cc
 8007af6:	2100      	movcc	r1, #0
 8007af8:	440b      	add	r3, r1
 8007afa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007afe:	b191      	cbz	r1, 8007b26 <__mdiff+0x11a>
 8007b00:	6117      	str	r7, [r2, #16]
 8007b02:	e79d      	b.n	8007a40 <__mdiff+0x34>
 8007b04:	f854 1b04 	ldr.w	r1, [r4], #4
 8007b08:	46e6      	mov	lr, ip
 8007b0a:	0c08      	lsrs	r0, r1, #16
 8007b0c:	fa1c fc81 	uxtah	ip, ip, r1
 8007b10:	4471      	add	r1, lr
 8007b12:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007b16:	b289      	uxth	r1, r1
 8007b18:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007b1c:	f846 1b04 	str.w	r1, [r6], #4
 8007b20:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007b24:	e7dd      	b.n	8007ae2 <__mdiff+0xd6>
 8007b26:	3f01      	subs	r7, #1
 8007b28:	e7e7      	b.n	8007afa <__mdiff+0xee>
 8007b2a:	bf00      	nop
 8007b2c:	080083b0 	.word	0x080083b0
 8007b30:	080083c1 	.word	0x080083c1

08007b34 <__d2b>:
 8007b34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007b38:	460f      	mov	r7, r1
 8007b3a:	2101      	movs	r1, #1
 8007b3c:	ec59 8b10 	vmov	r8, r9, d0
 8007b40:	4616      	mov	r6, r2
 8007b42:	f7ff fcd5 	bl	80074f0 <_Balloc>
 8007b46:	4604      	mov	r4, r0
 8007b48:	b930      	cbnz	r0, 8007b58 <__d2b+0x24>
 8007b4a:	4602      	mov	r2, r0
 8007b4c:	4b23      	ldr	r3, [pc, #140]	@ (8007bdc <__d2b+0xa8>)
 8007b4e:	4824      	ldr	r0, [pc, #144]	@ (8007be0 <__d2b+0xac>)
 8007b50:	f240 310f 	movw	r1, #783	@ 0x30f
 8007b54:	f000 fad6 	bl	8008104 <__assert_func>
 8007b58:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007b5c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007b60:	b10d      	cbz	r5, 8007b66 <__d2b+0x32>
 8007b62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b66:	9301      	str	r3, [sp, #4]
 8007b68:	f1b8 0300 	subs.w	r3, r8, #0
 8007b6c:	d023      	beq.n	8007bb6 <__d2b+0x82>
 8007b6e:	4668      	mov	r0, sp
 8007b70:	9300      	str	r3, [sp, #0]
 8007b72:	f7ff fd84 	bl	800767e <__lo0bits>
 8007b76:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007b7a:	b1d0      	cbz	r0, 8007bb2 <__d2b+0x7e>
 8007b7c:	f1c0 0320 	rsb	r3, r0, #32
 8007b80:	fa02 f303 	lsl.w	r3, r2, r3
 8007b84:	430b      	orrs	r3, r1
 8007b86:	40c2      	lsrs	r2, r0
 8007b88:	6163      	str	r3, [r4, #20]
 8007b8a:	9201      	str	r2, [sp, #4]
 8007b8c:	9b01      	ldr	r3, [sp, #4]
 8007b8e:	61a3      	str	r3, [r4, #24]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	bf0c      	ite	eq
 8007b94:	2201      	moveq	r2, #1
 8007b96:	2202      	movne	r2, #2
 8007b98:	6122      	str	r2, [r4, #16]
 8007b9a:	b1a5      	cbz	r5, 8007bc6 <__d2b+0x92>
 8007b9c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007ba0:	4405      	add	r5, r0
 8007ba2:	603d      	str	r5, [r7, #0]
 8007ba4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007ba8:	6030      	str	r0, [r6, #0]
 8007baa:	4620      	mov	r0, r4
 8007bac:	b003      	add	sp, #12
 8007bae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007bb2:	6161      	str	r1, [r4, #20]
 8007bb4:	e7ea      	b.n	8007b8c <__d2b+0x58>
 8007bb6:	a801      	add	r0, sp, #4
 8007bb8:	f7ff fd61 	bl	800767e <__lo0bits>
 8007bbc:	9b01      	ldr	r3, [sp, #4]
 8007bbe:	6163      	str	r3, [r4, #20]
 8007bc0:	3020      	adds	r0, #32
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	e7e8      	b.n	8007b98 <__d2b+0x64>
 8007bc6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007bca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007bce:	6038      	str	r0, [r7, #0]
 8007bd0:	6918      	ldr	r0, [r3, #16]
 8007bd2:	f7ff fd35 	bl	8007640 <__hi0bits>
 8007bd6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007bda:	e7e5      	b.n	8007ba8 <__d2b+0x74>
 8007bdc:	080083b0 	.word	0x080083b0
 8007be0:	080083c1 	.word	0x080083c1

08007be4 <__sfputc_r>:
 8007be4:	6893      	ldr	r3, [r2, #8]
 8007be6:	3b01      	subs	r3, #1
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	b410      	push	{r4}
 8007bec:	6093      	str	r3, [r2, #8]
 8007bee:	da08      	bge.n	8007c02 <__sfputc_r+0x1e>
 8007bf0:	6994      	ldr	r4, [r2, #24]
 8007bf2:	42a3      	cmp	r3, r4
 8007bf4:	db01      	blt.n	8007bfa <__sfputc_r+0x16>
 8007bf6:	290a      	cmp	r1, #10
 8007bf8:	d103      	bne.n	8007c02 <__sfputc_r+0x1e>
 8007bfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bfe:	f7fe bc0a 	b.w	8006416 <__swbuf_r>
 8007c02:	6813      	ldr	r3, [r2, #0]
 8007c04:	1c58      	adds	r0, r3, #1
 8007c06:	6010      	str	r0, [r2, #0]
 8007c08:	7019      	strb	r1, [r3, #0]
 8007c0a:	4608      	mov	r0, r1
 8007c0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c10:	4770      	bx	lr

08007c12 <__sfputs_r>:
 8007c12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c14:	4606      	mov	r6, r0
 8007c16:	460f      	mov	r7, r1
 8007c18:	4614      	mov	r4, r2
 8007c1a:	18d5      	adds	r5, r2, r3
 8007c1c:	42ac      	cmp	r4, r5
 8007c1e:	d101      	bne.n	8007c24 <__sfputs_r+0x12>
 8007c20:	2000      	movs	r0, #0
 8007c22:	e007      	b.n	8007c34 <__sfputs_r+0x22>
 8007c24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c28:	463a      	mov	r2, r7
 8007c2a:	4630      	mov	r0, r6
 8007c2c:	f7ff ffda 	bl	8007be4 <__sfputc_r>
 8007c30:	1c43      	adds	r3, r0, #1
 8007c32:	d1f3      	bne.n	8007c1c <__sfputs_r+0xa>
 8007c34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007c38 <_vfiprintf_r>:
 8007c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c3c:	460d      	mov	r5, r1
 8007c3e:	b09d      	sub	sp, #116	@ 0x74
 8007c40:	4614      	mov	r4, r2
 8007c42:	4698      	mov	r8, r3
 8007c44:	4606      	mov	r6, r0
 8007c46:	b118      	cbz	r0, 8007c50 <_vfiprintf_r+0x18>
 8007c48:	6a03      	ldr	r3, [r0, #32]
 8007c4a:	b90b      	cbnz	r3, 8007c50 <_vfiprintf_r+0x18>
 8007c4c:	f7fe fafa 	bl	8006244 <__sinit>
 8007c50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c52:	07d9      	lsls	r1, r3, #31
 8007c54:	d405      	bmi.n	8007c62 <_vfiprintf_r+0x2a>
 8007c56:	89ab      	ldrh	r3, [r5, #12]
 8007c58:	059a      	lsls	r2, r3, #22
 8007c5a:	d402      	bmi.n	8007c62 <_vfiprintf_r+0x2a>
 8007c5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c5e:	f7fe fcec 	bl	800663a <__retarget_lock_acquire_recursive>
 8007c62:	89ab      	ldrh	r3, [r5, #12]
 8007c64:	071b      	lsls	r3, r3, #28
 8007c66:	d501      	bpl.n	8007c6c <_vfiprintf_r+0x34>
 8007c68:	692b      	ldr	r3, [r5, #16]
 8007c6a:	b99b      	cbnz	r3, 8007c94 <_vfiprintf_r+0x5c>
 8007c6c:	4629      	mov	r1, r5
 8007c6e:	4630      	mov	r0, r6
 8007c70:	f7fe fc10 	bl	8006494 <__swsetup_r>
 8007c74:	b170      	cbz	r0, 8007c94 <_vfiprintf_r+0x5c>
 8007c76:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c78:	07dc      	lsls	r4, r3, #31
 8007c7a:	d504      	bpl.n	8007c86 <_vfiprintf_r+0x4e>
 8007c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c80:	b01d      	add	sp, #116	@ 0x74
 8007c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c86:	89ab      	ldrh	r3, [r5, #12]
 8007c88:	0598      	lsls	r0, r3, #22
 8007c8a:	d4f7      	bmi.n	8007c7c <_vfiprintf_r+0x44>
 8007c8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c8e:	f7fe fcd5 	bl	800663c <__retarget_lock_release_recursive>
 8007c92:	e7f3      	b.n	8007c7c <_vfiprintf_r+0x44>
 8007c94:	2300      	movs	r3, #0
 8007c96:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c98:	2320      	movs	r3, #32
 8007c9a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007c9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ca2:	2330      	movs	r3, #48	@ 0x30
 8007ca4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007e54 <_vfiprintf_r+0x21c>
 8007ca8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007cac:	f04f 0901 	mov.w	r9, #1
 8007cb0:	4623      	mov	r3, r4
 8007cb2:	469a      	mov	sl, r3
 8007cb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007cb8:	b10a      	cbz	r2, 8007cbe <_vfiprintf_r+0x86>
 8007cba:	2a25      	cmp	r2, #37	@ 0x25
 8007cbc:	d1f9      	bne.n	8007cb2 <_vfiprintf_r+0x7a>
 8007cbe:	ebba 0b04 	subs.w	fp, sl, r4
 8007cc2:	d00b      	beq.n	8007cdc <_vfiprintf_r+0xa4>
 8007cc4:	465b      	mov	r3, fp
 8007cc6:	4622      	mov	r2, r4
 8007cc8:	4629      	mov	r1, r5
 8007cca:	4630      	mov	r0, r6
 8007ccc:	f7ff ffa1 	bl	8007c12 <__sfputs_r>
 8007cd0:	3001      	adds	r0, #1
 8007cd2:	f000 80a7 	beq.w	8007e24 <_vfiprintf_r+0x1ec>
 8007cd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007cd8:	445a      	add	r2, fp
 8007cda:	9209      	str	r2, [sp, #36]	@ 0x24
 8007cdc:	f89a 3000 	ldrb.w	r3, [sl]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	f000 809f 	beq.w	8007e24 <_vfiprintf_r+0x1ec>
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8007cec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007cf0:	f10a 0a01 	add.w	sl, sl, #1
 8007cf4:	9304      	str	r3, [sp, #16]
 8007cf6:	9307      	str	r3, [sp, #28]
 8007cf8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007cfc:	931a      	str	r3, [sp, #104]	@ 0x68
 8007cfe:	4654      	mov	r4, sl
 8007d00:	2205      	movs	r2, #5
 8007d02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d06:	4853      	ldr	r0, [pc, #332]	@ (8007e54 <_vfiprintf_r+0x21c>)
 8007d08:	f7f8 fa8a 	bl	8000220 <memchr>
 8007d0c:	9a04      	ldr	r2, [sp, #16]
 8007d0e:	b9d8      	cbnz	r0, 8007d48 <_vfiprintf_r+0x110>
 8007d10:	06d1      	lsls	r1, r2, #27
 8007d12:	bf44      	itt	mi
 8007d14:	2320      	movmi	r3, #32
 8007d16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d1a:	0713      	lsls	r3, r2, #28
 8007d1c:	bf44      	itt	mi
 8007d1e:	232b      	movmi	r3, #43	@ 0x2b
 8007d20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d24:	f89a 3000 	ldrb.w	r3, [sl]
 8007d28:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d2a:	d015      	beq.n	8007d58 <_vfiprintf_r+0x120>
 8007d2c:	9a07      	ldr	r2, [sp, #28]
 8007d2e:	4654      	mov	r4, sl
 8007d30:	2000      	movs	r0, #0
 8007d32:	f04f 0c0a 	mov.w	ip, #10
 8007d36:	4621      	mov	r1, r4
 8007d38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d3c:	3b30      	subs	r3, #48	@ 0x30
 8007d3e:	2b09      	cmp	r3, #9
 8007d40:	d94b      	bls.n	8007dda <_vfiprintf_r+0x1a2>
 8007d42:	b1b0      	cbz	r0, 8007d72 <_vfiprintf_r+0x13a>
 8007d44:	9207      	str	r2, [sp, #28]
 8007d46:	e014      	b.n	8007d72 <_vfiprintf_r+0x13a>
 8007d48:	eba0 0308 	sub.w	r3, r0, r8
 8007d4c:	fa09 f303 	lsl.w	r3, r9, r3
 8007d50:	4313      	orrs	r3, r2
 8007d52:	9304      	str	r3, [sp, #16]
 8007d54:	46a2      	mov	sl, r4
 8007d56:	e7d2      	b.n	8007cfe <_vfiprintf_r+0xc6>
 8007d58:	9b03      	ldr	r3, [sp, #12]
 8007d5a:	1d19      	adds	r1, r3, #4
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	9103      	str	r1, [sp, #12]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	bfbb      	ittet	lt
 8007d64:	425b      	neglt	r3, r3
 8007d66:	f042 0202 	orrlt.w	r2, r2, #2
 8007d6a:	9307      	strge	r3, [sp, #28]
 8007d6c:	9307      	strlt	r3, [sp, #28]
 8007d6e:	bfb8      	it	lt
 8007d70:	9204      	strlt	r2, [sp, #16]
 8007d72:	7823      	ldrb	r3, [r4, #0]
 8007d74:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d76:	d10a      	bne.n	8007d8e <_vfiprintf_r+0x156>
 8007d78:	7863      	ldrb	r3, [r4, #1]
 8007d7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d7c:	d132      	bne.n	8007de4 <_vfiprintf_r+0x1ac>
 8007d7e:	9b03      	ldr	r3, [sp, #12]
 8007d80:	1d1a      	adds	r2, r3, #4
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	9203      	str	r2, [sp, #12]
 8007d86:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007d8a:	3402      	adds	r4, #2
 8007d8c:	9305      	str	r3, [sp, #20]
 8007d8e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007e64 <_vfiprintf_r+0x22c>
 8007d92:	7821      	ldrb	r1, [r4, #0]
 8007d94:	2203      	movs	r2, #3
 8007d96:	4650      	mov	r0, sl
 8007d98:	f7f8 fa42 	bl	8000220 <memchr>
 8007d9c:	b138      	cbz	r0, 8007dae <_vfiprintf_r+0x176>
 8007d9e:	9b04      	ldr	r3, [sp, #16]
 8007da0:	eba0 000a 	sub.w	r0, r0, sl
 8007da4:	2240      	movs	r2, #64	@ 0x40
 8007da6:	4082      	lsls	r2, r0
 8007da8:	4313      	orrs	r3, r2
 8007daa:	3401      	adds	r4, #1
 8007dac:	9304      	str	r3, [sp, #16]
 8007dae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007db2:	4829      	ldr	r0, [pc, #164]	@ (8007e58 <_vfiprintf_r+0x220>)
 8007db4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007db8:	2206      	movs	r2, #6
 8007dba:	f7f8 fa31 	bl	8000220 <memchr>
 8007dbe:	2800      	cmp	r0, #0
 8007dc0:	d03f      	beq.n	8007e42 <_vfiprintf_r+0x20a>
 8007dc2:	4b26      	ldr	r3, [pc, #152]	@ (8007e5c <_vfiprintf_r+0x224>)
 8007dc4:	bb1b      	cbnz	r3, 8007e0e <_vfiprintf_r+0x1d6>
 8007dc6:	9b03      	ldr	r3, [sp, #12]
 8007dc8:	3307      	adds	r3, #7
 8007dca:	f023 0307 	bic.w	r3, r3, #7
 8007dce:	3308      	adds	r3, #8
 8007dd0:	9303      	str	r3, [sp, #12]
 8007dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dd4:	443b      	add	r3, r7
 8007dd6:	9309      	str	r3, [sp, #36]	@ 0x24
 8007dd8:	e76a      	b.n	8007cb0 <_vfiprintf_r+0x78>
 8007dda:	fb0c 3202 	mla	r2, ip, r2, r3
 8007dde:	460c      	mov	r4, r1
 8007de0:	2001      	movs	r0, #1
 8007de2:	e7a8      	b.n	8007d36 <_vfiprintf_r+0xfe>
 8007de4:	2300      	movs	r3, #0
 8007de6:	3401      	adds	r4, #1
 8007de8:	9305      	str	r3, [sp, #20]
 8007dea:	4619      	mov	r1, r3
 8007dec:	f04f 0c0a 	mov.w	ip, #10
 8007df0:	4620      	mov	r0, r4
 8007df2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007df6:	3a30      	subs	r2, #48	@ 0x30
 8007df8:	2a09      	cmp	r2, #9
 8007dfa:	d903      	bls.n	8007e04 <_vfiprintf_r+0x1cc>
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d0c6      	beq.n	8007d8e <_vfiprintf_r+0x156>
 8007e00:	9105      	str	r1, [sp, #20]
 8007e02:	e7c4      	b.n	8007d8e <_vfiprintf_r+0x156>
 8007e04:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e08:	4604      	mov	r4, r0
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	e7f0      	b.n	8007df0 <_vfiprintf_r+0x1b8>
 8007e0e:	ab03      	add	r3, sp, #12
 8007e10:	9300      	str	r3, [sp, #0]
 8007e12:	462a      	mov	r2, r5
 8007e14:	4b12      	ldr	r3, [pc, #72]	@ (8007e60 <_vfiprintf_r+0x228>)
 8007e16:	a904      	add	r1, sp, #16
 8007e18:	4630      	mov	r0, r6
 8007e1a:	f7fd fdd1 	bl	80059c0 <_printf_float>
 8007e1e:	4607      	mov	r7, r0
 8007e20:	1c78      	adds	r0, r7, #1
 8007e22:	d1d6      	bne.n	8007dd2 <_vfiprintf_r+0x19a>
 8007e24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e26:	07d9      	lsls	r1, r3, #31
 8007e28:	d405      	bmi.n	8007e36 <_vfiprintf_r+0x1fe>
 8007e2a:	89ab      	ldrh	r3, [r5, #12]
 8007e2c:	059a      	lsls	r2, r3, #22
 8007e2e:	d402      	bmi.n	8007e36 <_vfiprintf_r+0x1fe>
 8007e30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e32:	f7fe fc03 	bl	800663c <__retarget_lock_release_recursive>
 8007e36:	89ab      	ldrh	r3, [r5, #12]
 8007e38:	065b      	lsls	r3, r3, #25
 8007e3a:	f53f af1f 	bmi.w	8007c7c <_vfiprintf_r+0x44>
 8007e3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e40:	e71e      	b.n	8007c80 <_vfiprintf_r+0x48>
 8007e42:	ab03      	add	r3, sp, #12
 8007e44:	9300      	str	r3, [sp, #0]
 8007e46:	462a      	mov	r2, r5
 8007e48:	4b05      	ldr	r3, [pc, #20]	@ (8007e60 <_vfiprintf_r+0x228>)
 8007e4a:	a904      	add	r1, sp, #16
 8007e4c:	4630      	mov	r0, r6
 8007e4e:	f7fe f84f 	bl	8005ef0 <_printf_i>
 8007e52:	e7e4      	b.n	8007e1e <_vfiprintf_r+0x1e6>
 8007e54:	0800841a 	.word	0x0800841a
 8007e58:	08008424 	.word	0x08008424
 8007e5c:	080059c1 	.word	0x080059c1
 8007e60:	08007c13 	.word	0x08007c13
 8007e64:	08008420 	.word	0x08008420

08007e68 <__sflush_r>:
 8007e68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e70:	0716      	lsls	r6, r2, #28
 8007e72:	4605      	mov	r5, r0
 8007e74:	460c      	mov	r4, r1
 8007e76:	d454      	bmi.n	8007f22 <__sflush_r+0xba>
 8007e78:	684b      	ldr	r3, [r1, #4]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	dc02      	bgt.n	8007e84 <__sflush_r+0x1c>
 8007e7e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	dd48      	ble.n	8007f16 <__sflush_r+0xae>
 8007e84:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e86:	2e00      	cmp	r6, #0
 8007e88:	d045      	beq.n	8007f16 <__sflush_r+0xae>
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007e90:	682f      	ldr	r7, [r5, #0]
 8007e92:	6a21      	ldr	r1, [r4, #32]
 8007e94:	602b      	str	r3, [r5, #0]
 8007e96:	d030      	beq.n	8007efa <__sflush_r+0x92>
 8007e98:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007e9a:	89a3      	ldrh	r3, [r4, #12]
 8007e9c:	0759      	lsls	r1, r3, #29
 8007e9e:	d505      	bpl.n	8007eac <__sflush_r+0x44>
 8007ea0:	6863      	ldr	r3, [r4, #4]
 8007ea2:	1ad2      	subs	r2, r2, r3
 8007ea4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007ea6:	b10b      	cbz	r3, 8007eac <__sflush_r+0x44>
 8007ea8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007eaa:	1ad2      	subs	r2, r2, r3
 8007eac:	2300      	movs	r3, #0
 8007eae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007eb0:	6a21      	ldr	r1, [r4, #32]
 8007eb2:	4628      	mov	r0, r5
 8007eb4:	47b0      	blx	r6
 8007eb6:	1c43      	adds	r3, r0, #1
 8007eb8:	89a3      	ldrh	r3, [r4, #12]
 8007eba:	d106      	bne.n	8007eca <__sflush_r+0x62>
 8007ebc:	6829      	ldr	r1, [r5, #0]
 8007ebe:	291d      	cmp	r1, #29
 8007ec0:	d82b      	bhi.n	8007f1a <__sflush_r+0xb2>
 8007ec2:	4a2a      	ldr	r2, [pc, #168]	@ (8007f6c <__sflush_r+0x104>)
 8007ec4:	40ca      	lsrs	r2, r1
 8007ec6:	07d6      	lsls	r6, r2, #31
 8007ec8:	d527      	bpl.n	8007f1a <__sflush_r+0xb2>
 8007eca:	2200      	movs	r2, #0
 8007ecc:	6062      	str	r2, [r4, #4]
 8007ece:	04d9      	lsls	r1, r3, #19
 8007ed0:	6922      	ldr	r2, [r4, #16]
 8007ed2:	6022      	str	r2, [r4, #0]
 8007ed4:	d504      	bpl.n	8007ee0 <__sflush_r+0x78>
 8007ed6:	1c42      	adds	r2, r0, #1
 8007ed8:	d101      	bne.n	8007ede <__sflush_r+0x76>
 8007eda:	682b      	ldr	r3, [r5, #0]
 8007edc:	b903      	cbnz	r3, 8007ee0 <__sflush_r+0x78>
 8007ede:	6560      	str	r0, [r4, #84]	@ 0x54
 8007ee0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ee2:	602f      	str	r7, [r5, #0]
 8007ee4:	b1b9      	cbz	r1, 8007f16 <__sflush_r+0xae>
 8007ee6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007eea:	4299      	cmp	r1, r3
 8007eec:	d002      	beq.n	8007ef4 <__sflush_r+0x8c>
 8007eee:	4628      	mov	r0, r5
 8007ef0:	f7ff f9fe 	bl	80072f0 <_free_r>
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ef8:	e00d      	b.n	8007f16 <__sflush_r+0xae>
 8007efa:	2301      	movs	r3, #1
 8007efc:	4628      	mov	r0, r5
 8007efe:	47b0      	blx	r6
 8007f00:	4602      	mov	r2, r0
 8007f02:	1c50      	adds	r0, r2, #1
 8007f04:	d1c9      	bne.n	8007e9a <__sflush_r+0x32>
 8007f06:	682b      	ldr	r3, [r5, #0]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d0c6      	beq.n	8007e9a <__sflush_r+0x32>
 8007f0c:	2b1d      	cmp	r3, #29
 8007f0e:	d001      	beq.n	8007f14 <__sflush_r+0xac>
 8007f10:	2b16      	cmp	r3, #22
 8007f12:	d11e      	bne.n	8007f52 <__sflush_r+0xea>
 8007f14:	602f      	str	r7, [r5, #0]
 8007f16:	2000      	movs	r0, #0
 8007f18:	e022      	b.n	8007f60 <__sflush_r+0xf8>
 8007f1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f1e:	b21b      	sxth	r3, r3
 8007f20:	e01b      	b.n	8007f5a <__sflush_r+0xf2>
 8007f22:	690f      	ldr	r7, [r1, #16]
 8007f24:	2f00      	cmp	r7, #0
 8007f26:	d0f6      	beq.n	8007f16 <__sflush_r+0xae>
 8007f28:	0793      	lsls	r3, r2, #30
 8007f2a:	680e      	ldr	r6, [r1, #0]
 8007f2c:	bf08      	it	eq
 8007f2e:	694b      	ldreq	r3, [r1, #20]
 8007f30:	600f      	str	r7, [r1, #0]
 8007f32:	bf18      	it	ne
 8007f34:	2300      	movne	r3, #0
 8007f36:	eba6 0807 	sub.w	r8, r6, r7
 8007f3a:	608b      	str	r3, [r1, #8]
 8007f3c:	f1b8 0f00 	cmp.w	r8, #0
 8007f40:	dde9      	ble.n	8007f16 <__sflush_r+0xae>
 8007f42:	6a21      	ldr	r1, [r4, #32]
 8007f44:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007f46:	4643      	mov	r3, r8
 8007f48:	463a      	mov	r2, r7
 8007f4a:	4628      	mov	r0, r5
 8007f4c:	47b0      	blx	r6
 8007f4e:	2800      	cmp	r0, #0
 8007f50:	dc08      	bgt.n	8007f64 <__sflush_r+0xfc>
 8007f52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f5a:	81a3      	strh	r3, [r4, #12]
 8007f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f64:	4407      	add	r7, r0
 8007f66:	eba8 0800 	sub.w	r8, r8, r0
 8007f6a:	e7e7      	b.n	8007f3c <__sflush_r+0xd4>
 8007f6c:	20400001 	.word	0x20400001

08007f70 <_fflush_r>:
 8007f70:	b538      	push	{r3, r4, r5, lr}
 8007f72:	690b      	ldr	r3, [r1, #16]
 8007f74:	4605      	mov	r5, r0
 8007f76:	460c      	mov	r4, r1
 8007f78:	b913      	cbnz	r3, 8007f80 <_fflush_r+0x10>
 8007f7a:	2500      	movs	r5, #0
 8007f7c:	4628      	mov	r0, r5
 8007f7e:	bd38      	pop	{r3, r4, r5, pc}
 8007f80:	b118      	cbz	r0, 8007f8a <_fflush_r+0x1a>
 8007f82:	6a03      	ldr	r3, [r0, #32]
 8007f84:	b90b      	cbnz	r3, 8007f8a <_fflush_r+0x1a>
 8007f86:	f7fe f95d 	bl	8006244 <__sinit>
 8007f8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d0f3      	beq.n	8007f7a <_fflush_r+0xa>
 8007f92:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007f94:	07d0      	lsls	r0, r2, #31
 8007f96:	d404      	bmi.n	8007fa2 <_fflush_r+0x32>
 8007f98:	0599      	lsls	r1, r3, #22
 8007f9a:	d402      	bmi.n	8007fa2 <_fflush_r+0x32>
 8007f9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f9e:	f7fe fb4c 	bl	800663a <__retarget_lock_acquire_recursive>
 8007fa2:	4628      	mov	r0, r5
 8007fa4:	4621      	mov	r1, r4
 8007fa6:	f7ff ff5f 	bl	8007e68 <__sflush_r>
 8007faa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007fac:	07da      	lsls	r2, r3, #31
 8007fae:	4605      	mov	r5, r0
 8007fb0:	d4e4      	bmi.n	8007f7c <_fflush_r+0xc>
 8007fb2:	89a3      	ldrh	r3, [r4, #12]
 8007fb4:	059b      	lsls	r3, r3, #22
 8007fb6:	d4e1      	bmi.n	8007f7c <_fflush_r+0xc>
 8007fb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007fba:	f7fe fb3f 	bl	800663c <__retarget_lock_release_recursive>
 8007fbe:	e7dd      	b.n	8007f7c <_fflush_r+0xc>

08007fc0 <__swhatbuf_r>:
 8007fc0:	b570      	push	{r4, r5, r6, lr}
 8007fc2:	460c      	mov	r4, r1
 8007fc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fc8:	2900      	cmp	r1, #0
 8007fca:	b096      	sub	sp, #88	@ 0x58
 8007fcc:	4615      	mov	r5, r2
 8007fce:	461e      	mov	r6, r3
 8007fd0:	da0d      	bge.n	8007fee <__swhatbuf_r+0x2e>
 8007fd2:	89a3      	ldrh	r3, [r4, #12]
 8007fd4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007fd8:	f04f 0100 	mov.w	r1, #0
 8007fdc:	bf14      	ite	ne
 8007fde:	2340      	movne	r3, #64	@ 0x40
 8007fe0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007fe4:	2000      	movs	r0, #0
 8007fe6:	6031      	str	r1, [r6, #0]
 8007fe8:	602b      	str	r3, [r5, #0]
 8007fea:	b016      	add	sp, #88	@ 0x58
 8007fec:	bd70      	pop	{r4, r5, r6, pc}
 8007fee:	466a      	mov	r2, sp
 8007ff0:	f000 f848 	bl	8008084 <_fstat_r>
 8007ff4:	2800      	cmp	r0, #0
 8007ff6:	dbec      	blt.n	8007fd2 <__swhatbuf_r+0x12>
 8007ff8:	9901      	ldr	r1, [sp, #4]
 8007ffa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007ffe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008002:	4259      	negs	r1, r3
 8008004:	4159      	adcs	r1, r3
 8008006:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800800a:	e7eb      	b.n	8007fe4 <__swhatbuf_r+0x24>

0800800c <__smakebuf_r>:
 800800c:	898b      	ldrh	r3, [r1, #12]
 800800e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008010:	079d      	lsls	r5, r3, #30
 8008012:	4606      	mov	r6, r0
 8008014:	460c      	mov	r4, r1
 8008016:	d507      	bpl.n	8008028 <__smakebuf_r+0x1c>
 8008018:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800801c:	6023      	str	r3, [r4, #0]
 800801e:	6123      	str	r3, [r4, #16]
 8008020:	2301      	movs	r3, #1
 8008022:	6163      	str	r3, [r4, #20]
 8008024:	b003      	add	sp, #12
 8008026:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008028:	ab01      	add	r3, sp, #4
 800802a:	466a      	mov	r2, sp
 800802c:	f7ff ffc8 	bl	8007fc0 <__swhatbuf_r>
 8008030:	9f00      	ldr	r7, [sp, #0]
 8008032:	4605      	mov	r5, r0
 8008034:	4639      	mov	r1, r7
 8008036:	4630      	mov	r0, r6
 8008038:	f7ff f9ce 	bl	80073d8 <_malloc_r>
 800803c:	b948      	cbnz	r0, 8008052 <__smakebuf_r+0x46>
 800803e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008042:	059a      	lsls	r2, r3, #22
 8008044:	d4ee      	bmi.n	8008024 <__smakebuf_r+0x18>
 8008046:	f023 0303 	bic.w	r3, r3, #3
 800804a:	f043 0302 	orr.w	r3, r3, #2
 800804e:	81a3      	strh	r3, [r4, #12]
 8008050:	e7e2      	b.n	8008018 <__smakebuf_r+0xc>
 8008052:	89a3      	ldrh	r3, [r4, #12]
 8008054:	6020      	str	r0, [r4, #0]
 8008056:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800805a:	81a3      	strh	r3, [r4, #12]
 800805c:	9b01      	ldr	r3, [sp, #4]
 800805e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008062:	b15b      	cbz	r3, 800807c <__smakebuf_r+0x70>
 8008064:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008068:	4630      	mov	r0, r6
 800806a:	f000 f81d 	bl	80080a8 <_isatty_r>
 800806e:	b128      	cbz	r0, 800807c <__smakebuf_r+0x70>
 8008070:	89a3      	ldrh	r3, [r4, #12]
 8008072:	f023 0303 	bic.w	r3, r3, #3
 8008076:	f043 0301 	orr.w	r3, r3, #1
 800807a:	81a3      	strh	r3, [r4, #12]
 800807c:	89a3      	ldrh	r3, [r4, #12]
 800807e:	431d      	orrs	r5, r3
 8008080:	81a5      	strh	r5, [r4, #12]
 8008082:	e7cf      	b.n	8008024 <__smakebuf_r+0x18>

08008084 <_fstat_r>:
 8008084:	b538      	push	{r3, r4, r5, lr}
 8008086:	4d07      	ldr	r5, [pc, #28]	@ (80080a4 <_fstat_r+0x20>)
 8008088:	2300      	movs	r3, #0
 800808a:	4604      	mov	r4, r0
 800808c:	4608      	mov	r0, r1
 800808e:	4611      	mov	r1, r2
 8008090:	602b      	str	r3, [r5, #0]
 8008092:	f7f9 ff3f 	bl	8001f14 <_fstat>
 8008096:	1c43      	adds	r3, r0, #1
 8008098:	d102      	bne.n	80080a0 <_fstat_r+0x1c>
 800809a:	682b      	ldr	r3, [r5, #0]
 800809c:	b103      	cbz	r3, 80080a0 <_fstat_r+0x1c>
 800809e:	6023      	str	r3, [r4, #0]
 80080a0:	bd38      	pop	{r3, r4, r5, pc}
 80080a2:	bf00      	nop
 80080a4:	2000056c 	.word	0x2000056c

080080a8 <_isatty_r>:
 80080a8:	b538      	push	{r3, r4, r5, lr}
 80080aa:	4d06      	ldr	r5, [pc, #24]	@ (80080c4 <_isatty_r+0x1c>)
 80080ac:	2300      	movs	r3, #0
 80080ae:	4604      	mov	r4, r0
 80080b0:	4608      	mov	r0, r1
 80080b2:	602b      	str	r3, [r5, #0]
 80080b4:	f7f9 ff3e 	bl	8001f34 <_isatty>
 80080b8:	1c43      	adds	r3, r0, #1
 80080ba:	d102      	bne.n	80080c2 <_isatty_r+0x1a>
 80080bc:	682b      	ldr	r3, [r5, #0]
 80080be:	b103      	cbz	r3, 80080c2 <_isatty_r+0x1a>
 80080c0:	6023      	str	r3, [r4, #0]
 80080c2:	bd38      	pop	{r3, r4, r5, pc}
 80080c4:	2000056c 	.word	0x2000056c

080080c8 <_sbrk_r>:
 80080c8:	b538      	push	{r3, r4, r5, lr}
 80080ca:	4d06      	ldr	r5, [pc, #24]	@ (80080e4 <_sbrk_r+0x1c>)
 80080cc:	2300      	movs	r3, #0
 80080ce:	4604      	mov	r4, r0
 80080d0:	4608      	mov	r0, r1
 80080d2:	602b      	str	r3, [r5, #0]
 80080d4:	f7f9 ff46 	bl	8001f64 <_sbrk>
 80080d8:	1c43      	adds	r3, r0, #1
 80080da:	d102      	bne.n	80080e2 <_sbrk_r+0x1a>
 80080dc:	682b      	ldr	r3, [r5, #0]
 80080de:	b103      	cbz	r3, 80080e2 <_sbrk_r+0x1a>
 80080e0:	6023      	str	r3, [r4, #0]
 80080e2:	bd38      	pop	{r3, r4, r5, pc}
 80080e4:	2000056c 	.word	0x2000056c

080080e8 <memcpy>:
 80080e8:	440a      	add	r2, r1
 80080ea:	4291      	cmp	r1, r2
 80080ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80080f0:	d100      	bne.n	80080f4 <memcpy+0xc>
 80080f2:	4770      	bx	lr
 80080f4:	b510      	push	{r4, lr}
 80080f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080fe:	4291      	cmp	r1, r2
 8008100:	d1f9      	bne.n	80080f6 <memcpy+0xe>
 8008102:	bd10      	pop	{r4, pc}

08008104 <__assert_func>:
 8008104:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008106:	4614      	mov	r4, r2
 8008108:	461a      	mov	r2, r3
 800810a:	4b09      	ldr	r3, [pc, #36]	@ (8008130 <__assert_func+0x2c>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	4605      	mov	r5, r0
 8008110:	68d8      	ldr	r0, [r3, #12]
 8008112:	b14c      	cbz	r4, 8008128 <__assert_func+0x24>
 8008114:	4b07      	ldr	r3, [pc, #28]	@ (8008134 <__assert_func+0x30>)
 8008116:	9100      	str	r1, [sp, #0]
 8008118:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800811c:	4906      	ldr	r1, [pc, #24]	@ (8008138 <__assert_func+0x34>)
 800811e:	462b      	mov	r3, r5
 8008120:	f000 f842 	bl	80081a8 <fiprintf>
 8008124:	f000 f852 	bl	80081cc <abort>
 8008128:	4b04      	ldr	r3, [pc, #16]	@ (800813c <__assert_func+0x38>)
 800812a:	461c      	mov	r4, r3
 800812c:	e7f3      	b.n	8008116 <__assert_func+0x12>
 800812e:	bf00      	nop
 8008130:	20000024 	.word	0x20000024
 8008134:	08008435 	.word	0x08008435
 8008138:	08008442 	.word	0x08008442
 800813c:	08008470 	.word	0x08008470

08008140 <_calloc_r>:
 8008140:	b570      	push	{r4, r5, r6, lr}
 8008142:	fba1 5402 	umull	r5, r4, r1, r2
 8008146:	b934      	cbnz	r4, 8008156 <_calloc_r+0x16>
 8008148:	4629      	mov	r1, r5
 800814a:	f7ff f945 	bl	80073d8 <_malloc_r>
 800814e:	4606      	mov	r6, r0
 8008150:	b928      	cbnz	r0, 800815e <_calloc_r+0x1e>
 8008152:	4630      	mov	r0, r6
 8008154:	bd70      	pop	{r4, r5, r6, pc}
 8008156:	220c      	movs	r2, #12
 8008158:	6002      	str	r2, [r0, #0]
 800815a:	2600      	movs	r6, #0
 800815c:	e7f9      	b.n	8008152 <_calloc_r+0x12>
 800815e:	462a      	mov	r2, r5
 8008160:	4621      	mov	r1, r4
 8008162:	f7fe f9ed 	bl	8006540 <memset>
 8008166:	e7f4      	b.n	8008152 <_calloc_r+0x12>

08008168 <__ascii_mbtowc>:
 8008168:	b082      	sub	sp, #8
 800816a:	b901      	cbnz	r1, 800816e <__ascii_mbtowc+0x6>
 800816c:	a901      	add	r1, sp, #4
 800816e:	b142      	cbz	r2, 8008182 <__ascii_mbtowc+0x1a>
 8008170:	b14b      	cbz	r3, 8008186 <__ascii_mbtowc+0x1e>
 8008172:	7813      	ldrb	r3, [r2, #0]
 8008174:	600b      	str	r3, [r1, #0]
 8008176:	7812      	ldrb	r2, [r2, #0]
 8008178:	1e10      	subs	r0, r2, #0
 800817a:	bf18      	it	ne
 800817c:	2001      	movne	r0, #1
 800817e:	b002      	add	sp, #8
 8008180:	4770      	bx	lr
 8008182:	4610      	mov	r0, r2
 8008184:	e7fb      	b.n	800817e <__ascii_mbtowc+0x16>
 8008186:	f06f 0001 	mvn.w	r0, #1
 800818a:	e7f8      	b.n	800817e <__ascii_mbtowc+0x16>

0800818c <__ascii_wctomb>:
 800818c:	4603      	mov	r3, r0
 800818e:	4608      	mov	r0, r1
 8008190:	b141      	cbz	r1, 80081a4 <__ascii_wctomb+0x18>
 8008192:	2aff      	cmp	r2, #255	@ 0xff
 8008194:	d904      	bls.n	80081a0 <__ascii_wctomb+0x14>
 8008196:	228a      	movs	r2, #138	@ 0x8a
 8008198:	601a      	str	r2, [r3, #0]
 800819a:	f04f 30ff 	mov.w	r0, #4294967295
 800819e:	4770      	bx	lr
 80081a0:	700a      	strb	r2, [r1, #0]
 80081a2:	2001      	movs	r0, #1
 80081a4:	4770      	bx	lr
	...

080081a8 <fiprintf>:
 80081a8:	b40e      	push	{r1, r2, r3}
 80081aa:	b503      	push	{r0, r1, lr}
 80081ac:	4601      	mov	r1, r0
 80081ae:	ab03      	add	r3, sp, #12
 80081b0:	4805      	ldr	r0, [pc, #20]	@ (80081c8 <fiprintf+0x20>)
 80081b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80081b6:	6800      	ldr	r0, [r0, #0]
 80081b8:	9301      	str	r3, [sp, #4]
 80081ba:	f7ff fd3d 	bl	8007c38 <_vfiprintf_r>
 80081be:	b002      	add	sp, #8
 80081c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80081c4:	b003      	add	sp, #12
 80081c6:	4770      	bx	lr
 80081c8:	20000024 	.word	0x20000024

080081cc <abort>:
 80081cc:	b508      	push	{r3, lr}
 80081ce:	2006      	movs	r0, #6
 80081d0:	f000 f82c 	bl	800822c <raise>
 80081d4:	2001      	movs	r0, #1
 80081d6:	f7f9 fe4d 	bl	8001e74 <_exit>

080081da <_raise_r>:
 80081da:	291f      	cmp	r1, #31
 80081dc:	b538      	push	{r3, r4, r5, lr}
 80081de:	4605      	mov	r5, r0
 80081e0:	460c      	mov	r4, r1
 80081e2:	d904      	bls.n	80081ee <_raise_r+0x14>
 80081e4:	2316      	movs	r3, #22
 80081e6:	6003      	str	r3, [r0, #0]
 80081e8:	f04f 30ff 	mov.w	r0, #4294967295
 80081ec:	bd38      	pop	{r3, r4, r5, pc}
 80081ee:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80081f0:	b112      	cbz	r2, 80081f8 <_raise_r+0x1e>
 80081f2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80081f6:	b94b      	cbnz	r3, 800820c <_raise_r+0x32>
 80081f8:	4628      	mov	r0, r5
 80081fa:	f000 f831 	bl	8008260 <_getpid_r>
 80081fe:	4622      	mov	r2, r4
 8008200:	4601      	mov	r1, r0
 8008202:	4628      	mov	r0, r5
 8008204:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008208:	f000 b818 	b.w	800823c <_kill_r>
 800820c:	2b01      	cmp	r3, #1
 800820e:	d00a      	beq.n	8008226 <_raise_r+0x4c>
 8008210:	1c59      	adds	r1, r3, #1
 8008212:	d103      	bne.n	800821c <_raise_r+0x42>
 8008214:	2316      	movs	r3, #22
 8008216:	6003      	str	r3, [r0, #0]
 8008218:	2001      	movs	r0, #1
 800821a:	e7e7      	b.n	80081ec <_raise_r+0x12>
 800821c:	2100      	movs	r1, #0
 800821e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008222:	4620      	mov	r0, r4
 8008224:	4798      	blx	r3
 8008226:	2000      	movs	r0, #0
 8008228:	e7e0      	b.n	80081ec <_raise_r+0x12>
	...

0800822c <raise>:
 800822c:	4b02      	ldr	r3, [pc, #8]	@ (8008238 <raise+0xc>)
 800822e:	4601      	mov	r1, r0
 8008230:	6818      	ldr	r0, [r3, #0]
 8008232:	f7ff bfd2 	b.w	80081da <_raise_r>
 8008236:	bf00      	nop
 8008238:	20000024 	.word	0x20000024

0800823c <_kill_r>:
 800823c:	b538      	push	{r3, r4, r5, lr}
 800823e:	4d07      	ldr	r5, [pc, #28]	@ (800825c <_kill_r+0x20>)
 8008240:	2300      	movs	r3, #0
 8008242:	4604      	mov	r4, r0
 8008244:	4608      	mov	r0, r1
 8008246:	4611      	mov	r1, r2
 8008248:	602b      	str	r3, [r5, #0]
 800824a:	f7f9 fe03 	bl	8001e54 <_kill>
 800824e:	1c43      	adds	r3, r0, #1
 8008250:	d102      	bne.n	8008258 <_kill_r+0x1c>
 8008252:	682b      	ldr	r3, [r5, #0]
 8008254:	b103      	cbz	r3, 8008258 <_kill_r+0x1c>
 8008256:	6023      	str	r3, [r4, #0]
 8008258:	bd38      	pop	{r3, r4, r5, pc}
 800825a:	bf00      	nop
 800825c:	2000056c 	.word	0x2000056c

08008260 <_getpid_r>:
 8008260:	f7f9 bdf0 	b.w	8001e44 <_getpid>

08008264 <_init>:
 8008264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008266:	bf00      	nop
 8008268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800826a:	bc08      	pop	{r3}
 800826c:	469e      	mov	lr, r3
 800826e:	4770      	bx	lr

08008270 <_fini>:
 8008270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008272:	bf00      	nop
 8008274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008276:	bc08      	pop	{r3}
 8008278:	469e      	mov	lr, r3
 800827a:	4770      	bx	lr
