<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\05_Functional_Description\TopLevelInterconnect\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/05_Functional_Description/TopLevelInterconnect/Topics/?><?path2project ..\..\..\..\?><?path2project-uri ../../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="Subsystem_Controls_PMC_Internal__5i3gio6ng" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="topic:1;2:136">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="title:1;3:10">Subsystem Controls</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="p:1;6:8">The TL_IC provides PCBI register bits to control several features of
    all subsystems. The following per-subsystem outputs are provided:</p>

    <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="ul:1;9:9">
      <li id="d1e665" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="li:1;10:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="p:2;10:26">WCI_MODE (interrupt write to clear mode)</p></li>

      <li id="d1e671" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="li:2;12:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="p:3;12:26">Low Power mode (used for clock gating)</p></li>

      <li id="d1e677" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="li:3;14:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="p:4;14:26">Software resets.</p></li>

      <li id="d1e683" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="li:4;16:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="p:5;16:26">RAM Low Power mode (places RAMs in subsystem to Light
      Sleep or Shutdown mode)</p></li>

      <li id="d1e689" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="li:5;19:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="p:6;19:26">RAM Power Gate Override (PGO) - Disables all RAM low
      power features within a subsystem. Intended as a test/debug feature
      only.</p></li>

      <li id="d1e696" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="li:6;23:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="p:7;23:26">SERDES IDDQ - Drives IDDQ input on each SERDES, to
      place SERDES into low power mode.</p></li>

      <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="li:7;26:11"><b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="b:1;26:14">NOTE: </b>GCCx_CTRL register is slightly different than the
      others, due to the addition of an extra software reset, gcc_preset, to
      address PREP 379345.</li>
    </ul>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="p:8;31:8">In addition, the TL_IC provides PCBI controls for miscellaneous device
    functions:</p>

    <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="ul:2;34:9">
      <li id="d1e708" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="li:8;35:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="p:9;35:26">AVS and Device ID fuse status</p></li>

      <li id="d1e714" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="li:9;37:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="p:10;37:26">Dedicated FW scratch register (PREP 330287)</p></li>

      <li id="d1e720" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="li:10;39:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="p:11;39:26">5 Configuration registers directly connected to 5
      device GPO pins (PREP 341082)</p></li>

      <li id="d1e726" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="li:11;42:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="p:12;42:26">5 Status registers directly connected to 5 device GPI
      pins</p></li>

      <li id="d1e732" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="li:12;45:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="p:13;45:26">Miscellaneous clock selects and controls (To be
      reviewed)</p></li>

      <li id="d1e739" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="li:13;48:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="p:14;48:26">Subsystem RAM IDDQ configuration. Two NFIC RAM IDDQ
      registers are required to allow PCBI control over the RAM IDDQ within
      their blocks for functional modes. The remaining registers aren't
      required for functional use and have JTAG UDR control for test use.
      (PREP 334472, PREP 326655) (To be reviewed)</p></li>

      <li id="d1e745" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="li:14;54:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="p:15;54:26">APB interface PSLVERR control and interrupt status
      (PREP 335874)</p></li>

      <li id="d1e751" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="li:15;57:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Subsystem_Controls_PMC_Internal__5i3gio6ng.xml" xtrc="p:16;57:26">Drive strength and tristate control for LVCMOS
      pads</p></li>
    </ul>
  </body>
</topic>