FPGA project for stand-alone default AFU design.
