// Seed: 2726504281
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  assign id_7 = id_4[-1];
  wire id_8;
  assign id_2 = id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd52
) (
    id_1
);
  output logic [7:0] id_1;
  logic [7:0] id_2;
  wire _id_3;
  assign id_1 = id_2[id_3];
  logic id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_2,
      id_4,
      id_4
  );
endmodule
