# Educational-ARM-Processors-ARM1-ARM32-ARMPIP

This project implements three progressively complex ARM-based processor architectures in **SystemVerilog**, demonstrating the evolution of computer architecture from a simple FSM-controlled design to a fully hazard-resolved pipelined processor.

Course: CIE 439 â€“ Computer Architecture and Assembly Language  
Institution: Zewail City of Science and Technology  
Semester: Fall 2025  

---

## ğŸš€ Project Overview

The project consists of three processor implementations:

### 1ï¸âƒ£ ARM1 â€“ 8-bit Multicycle Processor
- Accumulator-based architecture
- 4-state FSM control unit
- Unified instruction/data memory
- Basic ALU operations (ADD, SUB, AND, OR)
- Memory operations (LDA, LDB, STR)
- Output instruction
- Fully simulated and verified

ğŸ“Œ Concepts Demonstrated:
- Fetchâ€“Decodeâ€“Execute cycle
- Finite State Machine control
- Multicycle datapath design

---

### 2ï¸âƒ£ ARM32 â€“ 32-bit Single-Cycle Processor
- Subset of ARM instruction set
- Separate instruction and data memories
- Register file with 15 general-purpose registers
- Conditional execution (ARM condition codes)
- Data processing, memory, and branch instructions

ğŸ“Œ Concepts Demonstrated:
- Single-cycle architecture
- Instruction encoding
- ALU flag handling
- Conditional execution logic

---

### 3ï¸âƒ£ ARMPIP â€“ 32-bit 5-Stage Pipelined Processor
Pipeline stages:
1. Fetch
2. Decode
3. Execute
4. Memory
5. Writeback

Supported instructions:
- ADD, SUB, AND, ORR, BIC, EOR, MOV
- LDR, STR
- Branch (B)

### ğŸ›  Hazard Handling

| Hazard Type | Resolution | Penalty |
|-------------|------------|---------|
| RAW (Register) | Data Forwarding | 0 cycles |
| Load-Use (LDR) | Stall + Forward | 1 cycle |
| Control (Branch) | Pipeline Flush | 2 cycles |

ğŸ“Œ Concepts Demonstrated:
- Pipeline registers
- Forwarding unit
- Hazard detection unit
- Stall & flush logic
- Throughput improvement

---

## ğŸ“š References

- Harris & Harris, *Digital Design and Computer Architecture â€“ ARM Edition*
- CIE 439 Course Materials

---

## ğŸ‘¨â€ğŸ’» Authors

- Mohammed Soliman  
- Mohammed Abdelrahman  
- Mohamed Ashraf  

---

## ğŸ“Œ Key Takeaway

This project demonstrates the architectural evolution of processors â€” from a simple FSM-based accumulator machine to a fully pipelined ARM processor with hazard resolution â€” providing practical insight into modern CPU design principles.


