// Seed: 1923711308
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    output supply0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri id_6,
    input wand id_7
);
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input tri id_2,
    input wire id_3,
    input uwire id_4,
    input uwire id_5,
    input uwire id_6,
    inout supply0 id_7
);
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  and (id_0, id_4, id_5, id_10, id_6, id_13, id_16, id_15, id_7);
  module_0(
      id_0, id_4, id_7, id_0, id_1, id_4, id_7, id_1
  );
endmodule
