init_cache 32 16 1   128 16 2

access 0x000
access 0x020
access 0x040
access 0x000

cache_stats

- First accesses cause L1 MISS and L2 MISS.
- Later access to 0x000 results in L1 MISS but L2 HIT.
- Confirms multilevel hierarchy correctness.
