m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/swd/asic-design
vproject
!s110 1604089502
!i10b 1
!s100 BMzed1_QUGAMggdbD7Hg`1
!s11b Dg1SIo80bB@j0V0VzS_@n1
Ik>@zMG4_5C@;@T`e;gb9Y0
VDg1SIo80bB@j0V0VzS_@n1
d/mnt/c/Users/seanw/Desktop/projects/verilog-projets/asic-design
w1604089502
8/mnt/c/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/project.v
F/mnt/c/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/project.v
!i122 93
L0 1 190
OV;L;2020.1;71
r1
!s85 0
31
!s108 1604089502.000000
!s107 /mnt/c/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/project.v|
!s90 -modelsimini|/mnt/c/Users/seanw/Desktop/projects/verilog-projets/asic-design/.hdl_checker/modelsim.ini|-quiet|-work|/mnt/c/Users/seanw/Desktop/projects/verilog-projets/asic-design/.hdl_checker/default_library|-lint|-hazards|-pedanticerrors|-L|default_library|/mnt/c/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/project.v|
!i113 1
o-quiet -work /mnt/c/Users/seanw/Desktop/projects/verilog-projets/asic-design/.hdl_checker/default_library -lint -hazards -pedanticerrors -L default_library
tCvgOpt 0
