<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p910" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_910{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_910{left:80px;bottom:51px;letter-spacing:0.12px;}
#t3_910{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_910{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_910{left:80px;bottom:874px;letter-spacing:0.17px;}
#t6_910{left:145px;bottom:874px;letter-spacing:0.14px;word-spacing:0.05px;}
#t7_910{left:145px;bottom:847px;letter-spacing:-0.11px;}
#t8_910{left:410px;bottom:848px;letter-spacing:-0.27px;}
#t9_910{left:431px;bottom:847px;letter-spacing:-0.09px;}
#ta_910{left:454px;bottom:848px;letter-spacing:-0.22px;}
#tb_910{left:475px;bottom:847px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tc_910{left:145px;bottom:830px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#td_910{left:145px;bottom:724px;letter-spacing:-0.11px;}
#te_910{left:232px;bottom:724px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tf_910{left:232px;bottom:707px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tg_910{left:145px;bottom:678px;letter-spacing:-0.09px;word-spacing:0.05px;}
#th_910{left:232px;bottom:678px;letter-spacing:-0.1px;}
#ti_910{left:232px;bottom:658px;letter-spacing:-0.1px;}
#tj_910{left:297px;bottom:658px;letter-spacing:-0.15px;word-spacing:0.02px;}
#tk_910{left:549px;bottom:659px;letter-spacing:-0.22px;}
#tl_910{left:571px;bottom:658px;letter-spacing:-0.11px;}
#tm_910{left:232px;bottom:638px;letter-spacing:-0.1px;}
#tn_910{left:297px;bottom:638px;letter-spacing:-0.14px;word-spacing:0.04px;}
#to_910{left:549px;bottom:639px;letter-spacing:-0.22px;}
#tp_910{left:571px;bottom:638px;letter-spacing:-0.11px;}
#tq_910{left:145px;bottom:609px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tr_910{left:232px;bottom:609px;letter-spacing:-0.13px;word-spacing:0.03px;}
#ts_910{left:232px;bottom:586px;}
#tt_910{left:268px;bottom:586px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tu_910{left:268px;bottom:569px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#tv_910{left:232px;bottom:546px;}
#tw_910{left:268px;bottom:546px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tx_910{left:232px;bottom:523px;}
#ty_910{left:268px;bottom:523px;letter-spacing:-0.15px;word-spacing:0.05px;}
#tz_910{left:268px;bottom:507px;letter-spacing:-0.11px;}
#t10_910{left:232px;bottom:484px;letter-spacing:-0.11px;}
#t11_910{left:232px;bottom:468px;letter-spacing:-0.03px;}
#t12_910{left:294px;bottom:467px;}
#t13_910{left:145px;bottom:438px;letter-spacing:-0.04px;}
#t14_910{left:232px;bottom:438px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t15_910{left:232px;bottom:421px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t16_910{left:232px;bottom:398px;}
#t17_910{left:268px;bottom:398px;letter-spacing:-0.15px;word-spacing:0.1px;}
#t18_910{left:307px;bottom:399px;letter-spacing:-0.27px;}
#t19_910{left:328px;bottom:398px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1a_910{left:539px;bottom:399px;letter-spacing:-0.01px;}
#t1b_910{left:629px;bottom:398px;}
#t1c_910{left:232px;bottom:375px;}
#t1d_910{left:268px;bottom:375px;letter-spacing:-0.15px;word-spacing:0.1px;}
#t1e_910{left:307px;bottom:376px;letter-spacing:-0.27px;}
#t1f_910{left:328px;bottom:375px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1g_910{left:268px;bottom:358px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1h_910{left:689px;bottom:359px;letter-spacing:-0.24px;}
#t1i_910{left:268px;bottom:342px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1j_910{left:268px;bottom:325px;letter-spacing:-0.1px;}
#t1k_910{left:515px;bottom:326px;letter-spacing:-0.22px;}
#t1l_910{left:536px;bottom:325px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1m_910{left:268px;bottom:309px;letter-spacing:-0.01px;}
#t1n_910{left:359px;bottom:308px;}
#t1o_910{left:145px;bottom:279px;letter-spacing:-0.12px;}
#t1p_910{left:232px;bottom:279px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1q_910{left:232px;bottom:262px;letter-spacing:-0.14px;}
#t1r_910{left:232px;bottom:239px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t1s_910{left:232px;bottom:222px;letter-spacing:-0.18px;}
#t1t_910{left:148px;bottom:803px;letter-spacing:0.12px;word-spacing:2.97px;}
#t1u_910{left:276px;bottom:803px;letter-spacing:0.14px;word-spacing:2.86px;}
#t1v_910{left:331px;bottom:803px;letter-spacing:0.08px;word-spacing:3.03px;}
#t1w_910{left:422px;bottom:803px;letter-spacing:0.1px;word-spacing:2.96px;}
#t1x_910{left:495px;bottom:803px;letter-spacing:0.14px;word-spacing:2.86px;}
#t1y_910{left:571px;bottom:803px;}
#t1z_910{left:590px;bottom:803px;}
#t20_910{left:608px;bottom:803px;}
#t21_910{left:626px;bottom:803px;}
#t22_910{left:645px;bottom:803px;}
#t23_910{left:663px;bottom:803px;}
#t24_910{left:718px;bottom:803px;}
#t25_910{left:168px;bottom:774px;letter-spacing:-0.14px;}
#t26_910{left:224px;bottom:774px;}
#t27_910{left:242px;bottom:774px;}
#t28_910{left:261px;bottom:774px;}
#t29_910{left:279px;bottom:774px;}
#t2a_910{left:299px;bottom:774px;letter-spacing:-0.13px;}
#t2b_910{left:351px;bottom:774px;}
#t2c_910{left:394px;bottom:774px;letter-spacing:-0.17px;}
#t2d_910{left:466px;bottom:774px;letter-spacing:-0.15px;}
#t2e_910{left:525px;bottom:774px;letter-spacing:-0.13px;}
#t2f_910{left:588px;bottom:774px;}
#t2g_910{left:608px;bottom:774px;letter-spacing:-0.17px;}
#t2h_910{left:644px;bottom:774px;}
#t2i_910{left:681px;bottom:774px;letter-spacing:-0.17px;}

.s1_910{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_910{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_910{font-size:18px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_910{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_910{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s6_910{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s7_910{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s8_910{font-size:12px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_910{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts910" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg910Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg910" style="-webkit-user-select: none;"><object width="825" height="990" data="910/910.svg" type="image/svg+xml" id="pdf910" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_910" class="t s1_910">VFP Instruction Set Overview </span>
<span id="t2_910" class="t s2_910">C3-18 </span><span id="t3_910" class="t s1_910">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_910" class="t s2_910">ARM DDI 0100I </span>
<span id="t5_910" class="t s3_910">C3.3 </span><span id="t6_910" class="t s3_910">Single register transfer instructions </span>
<span id="t7_910" class="t s4_910">All VFP single-register transfer instructions are </span><span id="t8_910" class="t v0_910 s5_910">MCR </span><span id="t9_910" class="t s4_910">and </span><span id="ta_910" class="t v0_910 s5_910">MRC </span><span id="tb_910" class="t s4_910">instructions for coprocessors 10 and 11, with </span>
<span id="tc_910" class="t s4_910">the following format: </span>
<span id="td_910" class="t s6_910">opcode </span><span id="te_910" class="t s4_910">This determines which register transfer operation is required, as shown in Table C3-2 on </span>
<span id="tf_910" class="t s4_910">page C3-19. </span>
<span id="tg_910" class="t s6_910">L bit </span><span id="th_910" class="t s4_910">This bit determines the direction of the transfer: </span>
<span id="ti_910" class="t s6_910">L == 0 </span><span id="tj_910" class="t s4_910">From an ARM register to a VFP register. (An </span><span id="tk_910" class="t v0_910 s5_910">MCR </span><span id="tl_910" class="t s4_910">instruction.) </span>
<span id="tm_910" class="t s6_910">L == 1 </span><span id="tn_910" class="t s4_910">From a VFP register to an ARM register. (An </span><span id="to_910" class="t v0_910 s5_910">MRC </span><span id="tp_910" class="t s4_910">instruction.) </span>
<span id="tq_910" class="t s6_910">Fn and N bit </span><span id="tr_910" class="t s4_910">These bits specify the VFP register involved in the transfer: </span>
<span id="ts_910" class="t s4_910">• </span><span id="tt_910" class="t s4_910">For a single-precision register, Fn holds the top 4 bits of the register number, and N </span>
<span id="tu_910" class="t s4_910">holds the bottom bit. </span>
<span id="tv_910" class="t s4_910">• </span><span id="tw_910" class="t s4_910">For a double-precision register, Fn holds the register number, and N must be 0. </span>
<span id="tx_910" class="t s4_910">• </span><span id="ty_910" class="t s4_910">For a system register, Fn and N specify the register as shown in Table C3-3 on </span>
<span id="tz_910" class="t s4_910">page C3-19. </span>
<span id="t10_910" class="t s4_910">If N is 1 in an instruction that transfers a double-precision register, the instruction is </span>
<span id="t11_910" class="t s7_910">UNDEFINED</span><span id="t12_910" class="t s4_910">. </span>
<span id="t13_910" class="t s6_910">Rd </span><span id="t14_910" class="t s4_910">This specifies the ARM register involved in the transfer. If Rd is R15, the behavior is as </span>
<span id="t15_910" class="t s4_910">specified for the generic ARM instruction: </span>
<span id="t16_910" class="t s4_910">• </span><span id="t17_910" class="t s4_910">For an </span><span id="t18_910" class="t v0_910 s5_910">MCR </span><span id="t19_910" class="t s4_910">instruction (L == 0), the instruction is </span><span id="t1a_910" class="t s7_910">UNPREDICTABLE</span><span id="t1b_910" class="t s4_910">. </span>
<span id="t1c_910" class="t s4_910">• </span><span id="t1d_910" class="t s4_910">For an </span><span id="t1e_910" class="t v0_910 s5_910">MRC </span><span id="t1f_910" class="t s4_910">instruction (L == 1), the top 4 bits of the value transferred are placed in </span>
<span id="t1g_910" class="t s4_910">the ARM condition code flags, and the remaining 28 bits are discarded. The </span><span id="t1h_910" class="t v0_910 s5_910">FMSTAT </span>
<span id="t1i_910" class="t s4_910">instruction is the only VFP instruction that uses this behavior, enabling the transfer </span>
<span id="t1j_910" class="t s4_910">of comparison results to the ARM. All other </span><span id="t1k_910" class="t v0_910 s5_910">MRC </span><span id="t1l_910" class="t s4_910">instructions where Rd is R15 are </span>
<span id="t1m_910" class="t s7_910">UNPREDICTABLE</span><span id="t1n_910" class="t s4_910">. </span>
<span id="t1o_910" class="t s6_910">cp_num </span><span id="t1p_910" class="t s4_910">If cp_num is 0b1010 (coprocessor number 10), the instruction is a single-precision or </span>
<span id="t1q_910" class="t s4_910">system register transfer. </span>
<span id="t1r_910" class="t s4_910">If cp_num is 0b1011 (coprocessor number 11), the instruction is a double-precision register </span>
<span id="t1s_910" class="t s4_910">transfer. </span>
<span id="t1t_910" class="t s8_910">31 30 29 28 27 </span><span id="t1u_910" class="t s8_910">24 23 </span><span id="t1v_910" class="t s8_910">21 20 19 </span><span id="t1w_910" class="t s8_910">16 15 </span><span id="t1x_910" class="t s8_910">12 11 </span><span id="t1y_910" class="t s8_910">8 </span><span id="t1z_910" class="t s8_910">7 </span><span id="t20_910" class="t s8_910">6 </span><span id="t21_910" class="t s8_910">5 </span><span id="t22_910" class="t s8_910">4 </span><span id="t23_910" class="t s8_910">3 </span><span id="t24_910" class="t s8_910">0 </span>
<span id="t25_910" class="t s4_910">cond </span><span id="t26_910" class="t s4_910">1 </span><span id="t27_910" class="t s4_910">1 </span><span id="t28_910" class="t s4_910">1 </span><span id="t29_910" class="t s4_910">0 </span><span id="t2a_910" class="t s4_910">opcode </span><span id="t2b_910" class="t s4_910">L </span><span id="t2c_910" class="t s4_910">Fn </span><span id="t2d_910" class="t s4_910">Rd </span><span id="t2e_910" class="t s4_910">cp_num </span><span id="t2f_910" class="t s4_910">N </span><span id="t2g_910" class="t s4_910">SBZ </span><span id="t2h_910" class="t s4_910">1 </span><span id="t2i_910" class="t s4_910">SBZ </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
