#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Mar 08 10:20:44 2017
# Process ID: 5760
# Current directory: E:/Lin/vivado_learing/Gmode
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12840 E:\Lin\vivado_learing\Gmode\gpsImode_Proj.xpr
# Log file: E:/Lin/vivado_learing/Gmode/vivado.log
# Journal file: E:/Lin/vivado_learing/Gmode\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Lin/vivado_learing/Gmode/gpsImode_Proj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 961.430 ; gain = 274.223
update_compile_order -fileset sources_1
open_bd_design {E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - ch1_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /ch1_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - ch1_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /ch1_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - ch2_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /ch2_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - ch2_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /ch2_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - gps1_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /gps1_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - gps1_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /gps1_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - gps2_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /gps2_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - gps2_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /gps2_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - start_tri_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /start_tri_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - start_tri_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /start_tri_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:newGpsIp:1.0 - newGpsIp_0
Adding cell -- xilinx.com:user:myip_fifo_ctrl:1.0 - myip_fifo_ctrl_0
Adding cell -- xilinx.com:user:myImode:1.0 - myGmode_0
Adding cell -- xilinx.com:user:delay:1.0 - delay_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <gpsImode> from BD file <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd>
update_ip_catalog -delete_ip xilinx.com:user:delay_module:1.0 -repo_path e:/Lin/vivado_learing/Gmode/ip_repo
INFO: [IP_Flow 19-1659] Deleted IP 'xilinx.com:user:delay_module:1.0' from repository 'e:/Lin/vivado_learing/Gmode/ip_repo' at e:/Lin/vivado_learing/Gmode/ip_repo.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'
update_ip_catalog -delete_ip xilinx.com:user:DELAY_OUT:1.0 -repo_path e:/Lin/vivado_learing/Gmode/ip_repo
INFO: [IP_Flow 19-1659] Deleted IP 'xilinx.com:user:DELAY_OUT:1.0' from repository 'e:/Lin/vivado_learing/Gmode/ip_repo' at e:/Lin/vivado_learing/Gmode/ip_repo/delay_out.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'
update_ip_catalog -delete_ip xilinx.com:user:TDC_TO_DELAY:1.0 -repo_path e:/Lin/vivado_learing/Gmode/ip_repo
INFO: [IP_Flow 19-1659] Deleted IP 'xilinx.com:user:TDC_TO_DELAY:1.0' from repository 'e:/Lin/vivado_learing/Gmode/ip_repo' at e:/Lin/vivado_learing/Gmode/ip_repo/tdc_to_delay.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:time_data_mapper:1.0 time_data_mapper_0
endgroup
delete_bd_objs [get_bd_cells time_data_mapper_0]
update_ip_catalog -delete_ip xilinx.com:user:time_data_mapper:1.0 -repo_path e:/Lin/vivado_learing/Gmode/ip_repo
INFO: [IP_Flow 19-1659] Deleted IP 'xilinx.com:user:time_data_mapper:1.0' from repository 'e:/Lin/vivado_learing/Gmode/ip_repo' at e:/Lin/vivado_learing/Gmode/ip_repo/time_data_mapper_1.0.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'
update_ip_catalog -delete_ip xilinx.com:user:gpsIpSimulatedLynn:1.0 -repo_path e:/Lin/vivado_learing/Gmode/ip_repo
INFO: [IP_Flow 19-1659] Deleted IP 'xilinx.com:user:gpsIpSimulatedLynn:1.0' from repository 'e:/Lin/vivado_learing/Gmode/ip_repo' at e:/Lin/vivado_learing/Gmode/ip_repo/gpsIpSimulatedLynn_1.0.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:dec_pwm:1.0 dec_pwm_0
endgroup
set_property location {2 659 1332} [get_bd_cells dec_pwm_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins dec_pwm_0/S00_AXI]
</dec_pwm_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C40000 [ 64K ]>
set_property location {1.5 672 1358} [get_bd_cells dec_pwm_0]
startgroup
create_bd_port -dir O pwmo
connect_bd_net [get_bd_pins /dec_pwm_0/pwmo] [get_bd_ports pwmo]
endgroup
startgroup
create_bd_port -dir O pwmd
connect_bd_net [get_bd_pins /dec_pwm_0/pwmd] [get_bd_ports pwmd]
endgroup
startgroup
create_bd_port -dir I sig_in
connect_bd_net [get_bd_pins /dec_pwm_0/sig_in] [get_bd_ports sig_in]
endgroup
startgroup
create_bd_port -dir I B
connect_bd_net [get_bd_pins /dec_pwm_0/B] [get_bd_ports B]
endgroup
startgroup
create_bd_port -dir I clr
connect_bd_net [get_bd_pins /dec_pwm_0/clr] [get_bd_ports clr]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
close [ open E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/constrs_1/new/motor.xdc w ]
add_files -fileset constrs_1 E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/constrs_1/new/motor.xdc
generate_target all [get_files  E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Verilog Output written to : E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode.v
Verilog Output written to : E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode_wrapper.v
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block newGpsIp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myGmode_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_fifo_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch1_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch1_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch2_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch2_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps1_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps1_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps2_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps2_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block start_tri_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block start_tri_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dec_pwm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hw_handoff/gpsImode.hwh
Generated Block Design Tcl file E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hw_handoff/gpsImode_bd.tcl
Generated Hardware Definition File E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1294.039 ; gain = 168.703
export_ip_user_files -of_objects [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -directory E:/Lin/vivado_learing/Gmode/gpsImode_Proj.ip_user_files/sim_scripts -ip_user_files_dir E:/Lin/vivado_learing/Gmode/gpsImode_Proj.ip_user_files -ipstatic_source_dir E:/Lin/vivado_learing/Gmode/gpsImode_Proj.ip_user_files/ipstatic -force -quiet
make_wrapper -files [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 09 10:43:56 2017] Launched synth_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/synth_1/runme.log
[Thu Mar 09 10:43:56 2017] Launched impl_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1346.262 ; gain = 52.223
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 09 10:55:24 2017] Launched impl_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/impl_1/runme.log
make_wrapper -files [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -top
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 09 10:58:46 2017] Launched impl_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/impl_1/runme.log
delete_bd_objs [get_bd_ports StartTrigger]
save_bd_design
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
generate_target all [get_files  E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd]
Verilog Output written to : E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode.v
Verilog Output written to : E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode_wrapper.v
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block newGpsIp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myGmode_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_fifo_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch1_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch1_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch2_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch2_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps1_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps1_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps2_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gps2_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block start_tri_fifo1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block start_tri_fifo2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dec_pwm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hw_handoff/gpsImode.hwh
Generated Block Design Tcl file E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hw_handoff/gpsImode_bd.tcl
Generated Hardware Definition File E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/hdl/gpsImode.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1538.832 ; gain = 9.906
export_ip_user_files -of_objects [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -directory E:/Lin/vivado_learing/Gmode/gpsImode_Proj.ip_user_files/sim_scripts -ip_user_files_dir E:/Lin/vivado_learing/Gmode/gpsImode_Proj.ip_user_files -ipstatic_source_dir E:/Lin/vivado_learing/Gmode/gpsImode_Proj.ip_user_files/ipstatic -force -quiet
make_wrapper -files [get_files E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 09 11:02:35 2017] Launched synth_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/synth_1/runme.log
[Thu Mar 09 11:02:35 2017] Launched impl_1...
Run output will be captured here: E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 406 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Lin/vivado_learing/Gmode/.Xil/Vivado-5760-DESKTOP-G26N4G8/dcp/gpsImode_wrapper_early.xdc]
Finished Parsing XDC File [E:/Lin/vivado_learing/Gmode/.Xil/Vivado-5760-DESKTOP-G26N4G8/dcp/gpsImode_wrapper_early.xdc]
Parsing XDC File [E:/Lin/vivado_learing/Gmode/.Xil/Vivado-5760-DESKTOP-G26N4G8/dcp/gpsImode_wrapper.xdc]
Finished Parsing XDC File [E:/Lin/vivado_learing/Gmode/.Xil/Vivado-5760-DESKTOP-G26N4G8/dcp/gpsImode_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1712.270 ; gain = 3.777
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1712.270 ; gain = 3.777
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 28 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1847.082 ; gain = 308.250
file copy -force E:/Lin/vivado_learing/Gmode/gpsImode_Proj.runs/impl_1/gpsImode_wrapper.sysdef E:/Lin/vivado_learing/Gmode/gpsImode_Proj.sdk/gpsImode_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 09 14:35:43 2017...
