==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/svm_gold.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from vivado_hls_examples/svm_gold.c:1:
vivado_hls_examples/svm_gold.c:12:25: error: use of undeclared identifier 'sup_vectors'
  diff=test_vector[j] - sup_vectors[j][i];
                        ^
vivado_hls_examples/svm_gold.c:16:34: error: use of undeclared identifier 'sv_coeff'
    *sum = *sum + (exp(-8*norma)*sv_coeff[i]);
                                 ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/svm_gold.c' ... 
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/main.c' ... 
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/knn.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from vivado_hls_examples/knn.c:1:
vivado_hls_examples/knn.c:107:10: error: redefinition of 'i'
 for(int i=0; i<KValue; i++) {
         ^
vivado_hls_examples/knn.c:102:10: note: previous definition is here
 for(int i=0; i<NClasses+1; i++)
         ^
vivado_hls_examples/knn.c:115:10: error: redefinition of 'i'
 for(int i=0; i<NClasses +1; i++) {
         ^
vivado_hls_examples/knn.c:102:10: note: previous definition is here
 for(int i=0; i<NClasses+1; i++)
         ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/array_addition.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 178.547 ; gain = 88.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 178.547 ; gain = 88.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:49 . Memory (MB): peak = 178.547 ; gain = 88.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:49 . Memory (MB): peak = 178.547 ; gain = 88.375
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.547 ; gain = 88.375
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.547 ; gain = 88.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_addition' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_addition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.46 seconds; current allocated memory: 95.615 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.837 seconds; current allocated memory: 95.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_addition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_addition/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_addition/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_addition/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_addition' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_addition'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 96.034 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 178.547 ; gain = 88.375
INFO: [VHDL 208-304] Generating VHDL RTL for array_addition.
INFO: [VLOG 209-307] Generating Verilog RTL for array_addition.
INFO: [HLS 200-112] Total elapsed time: 57.097 seconds; peak allocated memory: 96.034 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/array_addition.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 178.590 ; gain = 88.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 178.590 ; gain = 88.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 178.590 ; gain = 88.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 178.590 ; gain = 88.746
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (vivado_hls_examples/array_addition.c:4) in function 'array_addition' completely with a factor of 1024.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (vivado_hls_examples/array_addition.c:4) in function 'array_addition' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:38 . Memory (MB): peak = 178.590 ; gain = 88.746
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:55 . Memory (MB): peak = 420.930 ; gain = 331.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_addition' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_addition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.307 seconds; current allocated memory: 165.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.297 seconds; current allocated memory: 188.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_addition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_addition/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_addition/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_addition/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_addition' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_addition'.
INFO: [HLS 200-111]  Elapsed time: 20.039 seconds; current allocated memory: 221.537 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:17 ; elapsed = 00:02:06 . Memory (MB): peak = 420.930 ; gain = 331.086
INFO: [VHDL 208-304] Generating VHDL RTL for array_addition.
INFO: [VLOG 209-307] Generating Verilog RTL for array_addition.
INFO: [HLS 200-112] Total elapsed time: 126.466 seconds; peak allocated memory: 221.537 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/svm_gold.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 178.633 ; gain = 87.563
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 178.633 ; gain = 87.563
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'array_addition' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/svm_gold.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 178.613 ; gain = 87.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 178.613 ; gain = 87.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 178.613 ; gain = 87.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 178.613 ; gain = 87.828
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 178.613 ; gain = 87.828
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 178.613 ; gain = 87.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm_predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.048 seconds; current allocated memory: 96.304 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 96.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_predict/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_predict/sum' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm_predict' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors' to 'svm_predict_sup_vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sv_coeff' to 'svm_predict_sv_cocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_predict_faddfdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_predict_fmul_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fptrunc_64ns_32_2_1' to 'svm_predict_fptrufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fpext_32ns_64_2_1' to 'svm_predict_fpextg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_predict_dadd_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_predict_dmul_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_predict_dexp_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_predict_dadd_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_dexp_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_dmul_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_faddfdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fmul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fpextg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fptrufYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_predict'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 97.445 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_vbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sv_cocud_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 178.613 ; gain = 87.828
INFO: [VHDL 208-304] Generating VHDL RTL for svm_predict.
INFO: [VLOG 209-307] Generating Verilog RTL for svm_predict.
INFO: [HLS 200-112] Total elapsed time: 33.642 seconds; peak allocated memory: 97.445 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/svm_gold.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 179.441 ; gain = 89.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 179.441 ; gain = 89.320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.441 ; gain = 89.320
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.441 ; gain = 89.320
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (vivado_hls_examples/svm_gold.c:9) in function 'svm_predict' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (vivado_hls_examples/svm_gold.c:11) in function 'svm_predict' completely with a factor of 18.
INFO: [XFORM 203-102] Partitioning array 'sup_vectors' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 179.441 ; gain = 89.320
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 179.441 ; gain = 89.320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm_predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'sum' (vivado_hls_examples/svm_gold.c:16) and wire read on port 'sum' (vivado_hls_examples/svm_gold.c:16).
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'sum' (vivado_hls_examples/svm_gold.c:16) and wire read on port 'sum' (vivado_hls_examples/svm_gold.c:16).
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'sum' (vivado_hls_examples/svm_gold.c:16) and wire read on port 'sum' (vivado_hls_examples/svm_gold.c:16).
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between wire write on port 'sum' (vivado_hls_examples/svm_gold.c:16) and wire read on port 'sum' (vivado_hls_examples/svm_gold.c:16).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('test_vector_load_16', vivado_hls_examples/svm_gold.c:12) on array 'test_vector' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'test_vector'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 9, Depth = 139.
WARNING: [SCHED 204-21] Estimated clock period (11.7594ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'svm_predict' consists of the following:
	'fpext' operation ('tmp_2', vivado_hls_examples/svm_gold.c:16) [109]  (4.44 ns)
	'dexp' operation ('tmp_3', vivado_hls_examples/svm_gold.c:16) [110]  (7.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.311 seconds; current allocated memory: 97.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 98.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_predict/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_predict/sum' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm_predict' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors_0' to 'svm_predict_sup_vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors_1' to 'svm_predict_sup_vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors_2' to 'svm_predict_sup_vdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors_3' to 'svm_predict_sup_veOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sv_coeff' to 'svm_predict_sv_cofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_predict_faddfg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fadd_32ns_32ns_32_5_full_dsp_1' to 'svm_predict_fadd_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_predict_fmul_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fptrunc_64ns_32_2_1' to 'svm_predict_fptrujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fpext_32ns_64_2_1' to 'svm_predict_fpextkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_predict_dadd_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_predict_dmul_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_predict_dexp_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_predict_dadd_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_dexp_ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_dmul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fadd_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_faddfg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fmul_ibs': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fpextkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fptrujbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_predict'.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 99.740 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_vbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_vcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_vdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_veOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sv_cofYi_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 179.441 ; gain = 89.320
INFO: [VHDL 208-304] Generating VHDL RTL for svm_predict.
INFO: [VLOG 209-307] Generating Verilog RTL for svm_predict.
INFO: [HLS 200-112] Total elapsed time: 16.609 seconds; peak allocated memory: 99.740 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/svm_gold.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.238 ; gain = 88.188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.238 ; gain = 88.188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.238 ; gain = 88.188
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.238 ; gain = 88.188
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.238 ; gain = 88.188
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (vivado_hls_examples/svm_gold.c:9:13) in function 'svm_predict'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.238 ; gain = 88.188
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm_predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('norma', vivado_hls_examples/svm_gold.c:14) and 'select' operation ('select_ln12', vivado_hls_examples/svm_gold.c:12).
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('norma', vivado_hls_examples/svm_gold.c:14) and 'select' operation ('select_ln12', vivado_hls_examples/svm_gold.c:12).
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'sum' (vivado_hls_examples/svm_gold.c:16) and wire read on port 'sum' (vivado_hls_examples/svm_gold.c:16).
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between wire write on port 'sum' (vivado_hls_examples/svm_gold.c:16) and wire read on port 'sum' (vivado_hls_examples/svm_gold.c:16).
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between wire write on port 'sum' (vivado_hls_examples/svm_gold.c:16) and wire read on port 'sum' (vivado_hls_examples/svm_gold.c:16).
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 7, Depth = 47.
WARNING: [SCHED 204-21] Estimated clock period (13.434ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'svm_predict' consists of the following:
	'dadd' operation ('tmp_6', vivado_hls_examples/svm_gold.c:16) [54]  (8.23 ns)
	'fptrunc' operation ('tmp_7', vivado_hls_examples/svm_gold.c:16) [55]  (5.2 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.608 seconds; current allocated memory: 96.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 96.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_predict/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_predict/sum' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm_predict' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_predict_sv_coeff' to 'svm_predict_sv_cobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors' to 'svm_predict_sup_vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_predict_faddfdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_predict_fmul_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fptrunc_64ns_32_2_1' to 'svm_predict_fptrufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fpext_32ns_64_2_1' to 'svm_predict_fpextg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_predict_dadd_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_predict_dmul_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_predict_dexp_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_mac_muladd_5ns_12ns_11ns_16_1_1' to 'svm_predict_mac_mkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_predict_dadd_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_dexp_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_dmul_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_faddfdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fmul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fpextg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fptrufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_mac_mkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_predict'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 97.696 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sv_cobkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_vcud_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 178.238 ; gain = 88.188
INFO: [VHDL 208-304] Generating VHDL RTL for svm_predict.
INFO: [VLOG 209-307] Generating Verilog RTL for svm_predict.
INFO: [HLS 200-112] Total elapsed time: 14.368 seconds; peak allocated memory: 97.696 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/svm_gold.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.953 ; gain = 87.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.953 ; gain = 87.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.953 ; gain = 87.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.953 ; gain = 87.883
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.953 ; gain = 87.883
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.953 ; gain = 87.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm_predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.714 seconds; current allocated memory: 96.165 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 96.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_predict/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_predict/sum' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm_predict' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors' to 'svm_predict_sup_vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sv_coeff' to 'svm_predict_sv_cocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_predict_faddfdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_predict_fmul_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'svm_predict_fexp_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_predict_faddfdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fexp_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fmul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_predict'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 97.126 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_vbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sv_cocud_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 178.953 ; gain = 87.883
INFO: [VHDL 208-304] Generating VHDL RTL for svm_predict.
INFO: [VLOG 209-307] Generating Verilog RTL for svm_predict.
INFO: [HLS 200-112] Total elapsed time: 14.078 seconds; peak allocated memory: 97.126 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'reports.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/svm_gold.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.859 ; gain = 87.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.859 ; gain = 87.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.859 ; gain = 87.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.859 ; gain = 87.305
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (vivado_hls_examples/svm_gold.c:8) in function 'svm_predict' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (vivado_hls_examples/svm_gold.c:10) in function 'svm_predict' completely with a factor of 18.
INFO: [XFORM 203-102] Partitioning array 'sup_vectors' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.859 ; gain = 87.305
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.859 ; gain = 87.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm_predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'sum' (vivado_hls_examples/svm_gold.c:15) and wire read on port 'sum' (vivado_hls_examples/svm_gold.c:15).
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'sum' (vivado_hls_examples/svm_gold.c:15) and wire read on port 'sum' (vivado_hls_examples/svm_gold.c:15).
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'sum' (vivado_hls_examples/svm_gold.c:15) and wire read on port 'sum' (vivado_hls_examples/svm_gold.c:15).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('test_vector_load_10', vivado_hls_examples/svm_gold.c:11) on array 'test_vector' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'test_vector'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 9, Depth = 128.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.419 seconds; current allocated memory: 97.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 98.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_predict/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_predict/sum' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm_predict' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors_0' to 'svm_predict_sup_vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors_1' to 'svm_predict_sup_vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors_2' to 'svm_predict_sup_vdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors_3' to 'svm_predict_sup_veOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sv_coeff' to 'svm_predict_sv_cofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_predict_faddfg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fadd_32ns_32ns_32_5_full_dsp_1' to 'svm_predict_fadd_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_predict_fmul_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'svm_predict_fexp_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fadd_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_faddfg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fexp_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fmul_ibs': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_predict'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 99.515 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_vbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_vcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_vdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_veOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sv_cofYi_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 178.859 ; gain = 87.305
INFO: [VHDL 208-304] Generating VHDL RTL for svm_predict.
INFO: [VLOG 209-307] Generating Verilog RTL for svm_predict.
INFO: [HLS 200-112] Total elapsed time: 12.998 seconds; peak allocated memory: 99.515 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'reports.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/svm_gold.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.707 ; gain = 88.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.707 ; gain = 88.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.707 ; gain = 88.102
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.707 ; gain = 88.102
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.707 ; gain = 88.102
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (vivado_hls_examples/svm_gold.c:8:16) in function 'svm_predict'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.707 ; gain = 88.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm_predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('norma', vivado_hls_examples/svm_gold.c:13) and 'select' operation ('select_ln11', vivado_hls_examples/svm_gold.c:11).
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('norma', vivado_hls_examples/svm_gold.c:13) and 'select' operation ('select_ln11', vivado_hls_examples/svm_gold.c:11).
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'sum' (vivado_hls_examples/svm_gold.c:15) and wire read on port 'sum' (vivado_hls_examples/svm_gold.c:15).
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 5, Depth = 39.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'svm_predict' consists of the following:
	'mul' operation of DSP[31] ('mul_ln11', vivado_hls_examples/svm_gold.c:11) [30]  (3.36 ns)
	'add' operation of DSP[31] ('add_ln11', vivado_hls_examples/svm_gold.c:11) [31]  (3.02 ns)
	'getelementptr' operation ('sup_vectors_addr', vivado_hls_examples/svm_gold.c:11) [33]  (0 ns)
	'load' operation ('sup_vectors_load', vivado_hls_examples/svm_gold.c:11) on array 'sup_vectors' [36]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.651 seconds; current allocated memory: 96.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 96.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_predict/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_predict/sum' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm_predict' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_predict_sv_coeff' to 'svm_predict_sv_cobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors' to 'svm_predict_sup_vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_predict_faddfdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_predict_fmul_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'svm_predict_fexp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_mac_muladd_5ns_12ns_11ns_16_1_1' to 'svm_predict_mac_mg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_predict_faddfdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fexp_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fmul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_mac_mg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_predict'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 97.456 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sv_cobkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_vcud_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 179.707 ; gain = 88.102
INFO: [VHDL 208-304] Generating VHDL RTL for svm_predict.
INFO: [VLOG 209-307] Generating Verilog RTL for svm_predict.
INFO: [HLS 200-112] Total elapsed time: 12.211 seconds; peak allocated memory: 97.456 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'reports.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/svm_gold.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.426 ; gain = 86.930
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.426 ; gain = 86.930
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.426 ; gain = 86.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.426 ; gain = 86.930
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.426 ; gain = 86.930
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (vivado_hls_examples/svm_gold.c:8:16) in function 'svm_predict'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.426 ; gain = 86.930
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm_predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'sum' (vivado_hls_examples/svm_gold.c:15) and wire read on port 'sum' (vivado_hls_examples/svm_gold.c:15).
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between wire write on port 'sum' (vivado_hls_examples/svm_gold.c:15) and wire read on port 'sum' (vivado_hls_examples/svm_gold.c:15).
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between wire write on port 'sum' (vivado_hls_examples/svm_gold.c:15) and wire read on port 'sum' (vivado_hls_examples/svm_gold.c:15).
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 7, Depth = 47.
WARNING: [SCHED 204-21] Estimated clock period (13.434ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'svm_predict' consists of the following:
	'dadd' operation ('tmp_6', vivado_hls_examples/svm_gold.c:15) [54]  (8.23 ns)
	'fptrunc' operation ('tmp_7', vivado_hls_examples/svm_gold.c:15) [55]  (5.2 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.589 seconds; current allocated memory: 96.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 96.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_predict/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_predict/sum' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm_predict' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_predict_sv_coeff' to 'svm_predict_sv_cobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors' to 'svm_predict_sup_vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_predict_faddfdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_predict_fmul_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fptrunc_64ns_32_2_1' to 'svm_predict_fptrufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fpext_32ns_64_2_1' to 'svm_predict_fpextg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_predict_dadd_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_predict_dmul_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_predict_dexp_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_mac_muladd_5ns_12ns_11ns_16_1_1' to 'svm_predict_mac_mkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_predict_dadd_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_dexp_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_dmul_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_faddfdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fmul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fpextg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fptrufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_mac_mkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_predict'.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 97.701 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sv_cobkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_vcud_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 178.426 ; gain = 86.930
INFO: [VHDL 208-304] Generating VHDL RTL for svm_predict.
INFO: [VLOG 209-307] Generating Verilog RTL for svm_predict.
INFO: [HLS 200-112] Total elapsed time: 12.465 seconds; peak allocated memory: 97.701 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'reports.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/svm_gold.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.746 ; gain = 87.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.746 ; gain = 87.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.746 ; gain = 87.098
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.746 ; gain = 87.098
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (vivado_hls_examples/svm_gold.c:8) in function 'svm_predict' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (vivado_hls_examples/svm_gold.c:10) in function 'svm_predict' completely with a factor of 18.
INFO: [XFORM 203-102] Partitioning array 'sup_vectors' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.746 ; gain = 87.098
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.746 ; gain = 87.098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm_predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'sum' (vivado_hls_examples/svm_gold.c:15) and wire read on port 'sum' (vivado_hls_examples/svm_gold.c:15).
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between wire write on port 'sum' (vivado_hls_examples/svm_gold.c:15) and wire read on port 'sum' (vivado_hls_examples/svm_gold.c:15).
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between wire write on port 'sum' (vivado_hls_examples/svm_gold.c:15) and wire read on port 'sum' (vivado_hls_examples/svm_gold.c:15).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('test_vector_load_14', vivado_hls_examples/svm_gold.c:11) on array 'test_vector' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'test_vector'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 9, Depth = 133.
WARNING: [SCHED 204-21] Estimated clock period (13.434ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'svm_predict' consists of the following:
	'dadd' operation ('tmp_6', vivado_hls_examples/svm_gold.c:15) [115]  (8.23 ns)
	'fptrunc' operation ('tmp_7', vivado_hls_examples/svm_gold.c:15) [116]  (5.2 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.064 seconds; current allocated memory: 97.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 98.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_predict/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_predict/sum' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm_predict' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors_0' to 'svm_predict_sup_vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors_1' to 'svm_predict_sup_vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors_2' to 'svm_predict_sup_vdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors_3' to 'svm_predict_sup_veOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sv_coeff' to 'svm_predict_sv_cofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_predict_faddfg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fadd_32ns_32ns_32_5_full_dsp_1' to 'svm_predict_fadd_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_predict_fmul_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fptrunc_64ns_32_2_1' to 'svm_predict_fptrujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fpext_32ns_64_2_1' to 'svm_predict_fpextkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_predict_dadd_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_predict_dmul_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_predict_dexp_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_predict_dadd_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_dexp_ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_dmul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fadd_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_faddfg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fmul_ibs': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fpextkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fptrujbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_predict'.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 99.677 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_vbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_vcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_vdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_veOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sv_cofYi_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 178.746 ; gain = 87.098
INFO: [VHDL 208-304] Generating VHDL RTL for svm_predict.
INFO: [VLOG 209-307] Generating Verilog RTL for svm_predict.
INFO: [HLS 200-112] Total elapsed time: 14.175 seconds; peak allocated memory: 99.677 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'reports.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/svm_gold.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.527 ; gain = 87.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.527 ; gain = 87.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.527 ; gain = 87.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.527 ; gain = 87.000
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (vivado_hls_examples/svm_gold.c:8) in function 'svm_predict' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (vivado_hls_examples/svm_gold.c:10) in function 'svm_predict' completely with a factor of 18.
INFO: [XFORM 203-102] Partitioning array 'sup_vectors' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.527 ; gain = 87.000
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.527 ; gain = 87.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm_predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'sum' (vivado_hls_examples/svm_gold.c:15) and wire read on port 'sum' (vivado_hls_examples/svm_gold.c:15).
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between wire write on port 'sum' (vivado_hls_examples/svm_gold.c:15) and wire read on port 'sum' (vivado_hls_examples/svm_gold.c:15).
WARNING: [SCHED 204-68] The II Violation in module 'svm_predict' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between wire write on port 'sum' (vivado_hls_examples/svm_gold.c:15) and wire read on port 'sum' (vivado_hls_examples/svm_gold.c:15).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('test_vector_load_14', vivado_hls_examples/svm_gold.c:11) on array 'test_vector' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'test_vector'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 9, Depth = 133.
WARNING: [SCHED 204-21] Estimated clock period (13.434ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'svm_predict' consists of the following:
	'dadd' operation ('tmp_6', vivado_hls_examples/svm_gold.c:15) [115]  (8.23 ns)
	'fptrunc' operation ('tmp_7', vivado_hls_examples/svm_gold.c:15) [116]  (5.2 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.573 seconds; current allocated memory: 97.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 98.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_predict/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_predict/sum' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm_predict' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors_0' to 'svm_predict_sup_vbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors_1' to 'svm_predict_sup_vcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors_2' to 'svm_predict_sup_vdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sup_vectors_3' to 'svm_predict_sup_veOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_sv_coeff' to 'svm_predict_sv_cofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_predict_faddfg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fadd_32ns_32ns_32_5_full_dsp_1' to 'svm_predict_fadd_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_predict_fmul_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fptrunc_64ns_32_2_1' to 'svm_predict_fptrujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_fpext_32ns_64_2_1' to 'svm_predict_fpextkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_predict_dadd_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_predict_dmul_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_predict_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_predict_dexp_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_predict_dadd_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_dexp_ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_dmul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fadd_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_faddfg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fmul_ibs': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fpextkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_predict_fptrujbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_predict'.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 99.677 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_vbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_vcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_vdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sup_veOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_predict_sv_cofYi_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 178.527 ; gain = 87.000
INFO: [VHDL 208-304] Generating VHDL RTL for svm_predict.
INFO: [VLOG 209-307] Generating Verilog RTL for svm_predict.
INFO: [HLS 200-112] Total elapsed time: 13.018 seconds; peak allocated memory: 99.677 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'reports.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/svm_gold.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from vivado_hls_examples/svm_gold.c:1:
vivado_hls_examples/svm_gold.c:31:47: error: use of undeclared identifier 'offset'
   diff = test_vector[j] - sup_vectors[j][i + offset];
                                              ^
vivado_hls_examples/svm_gold.c:34:47: error: use of undeclared identifier 'offset'
  *sum = *sum + exp(-8 * norma) * sv_coef[i + offset];
                                              ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'reports.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/svm_gold.c' ... 
WARNING: [HLS 200-40] In file included from vivado_hls_examples/svm_gold.c:1:
vivado_hls_examples/svm_gold.c:24:61: warning: declaration specifier missing, defaulting to 'int'
  float sv_coef[1248 / 2], float sup_vectors[18][1248 / 2], offset) {
                                                            ^~~~~~
                                                            int
1 warning generated.
WARNING: [HLS 200-40] In file included from vivado_hls_examples/svm_gold.c:1:
vivado_hls_examples/svm_gold.c:31:47: error: use of undeclared identifier 'offset'
   diff = test_vector[j] - sup_vectors[j][i + offset];
                                              ^
vivado_hls_examples/svm_gold.c:34:47: error: use of undeclared identifier 'offset'
  *sum = *sum + exp(-8 * norma) * sv_coef[i + offset];
                                              ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'reports.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/svm_gold.c' ... 
WARNING: [HLS 200-40] In file included from vivado_hls_examples/svm_gold.c:1:
vivado_hls_examples/svm_gold.c:24:61: warning: declaration specifier missing, defaulting to 'int'
  float sv_coef[1248 / 2], float sup_vectors[18][1248 / 2], offset) {
                                                            ^~~~~~
                                                            int
1 warning generated.
WARNING: [HLS 200-40] In file included from vivado_hls_examples/svm_gold.c:1:
vivado_hls_examples/svm_gold.c:31:47: error: use of undeclared identifier 'offset'
   diff = test_vector[j] - sup_vectors[j][i + offset];
                                              ^
vivado_hls_examples/svm_gold.c:34:47: error: use of undeclared identifier 'offset'
  *sum = *sum + exp(-8 * norma) * sv_coef[i + offset];
                                              ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'reports.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/svm_gold.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.555 ; gain = 87.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.555 ; gain = 87.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.555 ; gain = 87.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.555 ; gain = 87.023
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.555 ; gain = 87.023
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.555 ; gain = 87.023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm_partitioned_predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_partial_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.676 seconds; current allocated memory: 105.976 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 106.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_partitioned_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 106.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 106.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_partial_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_partitioned_pbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_partitioned_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_fptrunc_64ns_32_2_1' to 'svm_partitioned_pdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_fpext_32ns_64_2_1' to 'svm_partitioned_peOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_partitioned_pfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_partitioned_pg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_partitioned_phbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_partitioned_pbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_partitioned_pcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_partitioned_pdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_partitioned_peOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_partitioned_pfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_partitioned_pg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_partitioned_phbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_partial_predict'.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 107.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_partitioned_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_partitioned_predict/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_partitioned_predict/sum' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm_partitioned_predict' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'coef1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_coef1' to 'svm_partitioned_pibs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'sv1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_sv1' to 'svm_partitioned_pjbC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'coef2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_coef2' to 'svm_partitioned_pkbM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'sv2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_sv2' to 'svm_partitioned_plbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_fadd_32ns_32ns_32_5_full_dsp_1' to 'svm_partitioned_pmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_partitioned_pmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_partitioned_predict'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 107.628 MB.
WARNING: [RTMG 210-274] Memory 'svm_partitioned_pibs' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'svm_partitioned_pibs_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'svm_partitioned_pjbC' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'svm_partitioned_pjbC_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 179.813 ; gain = 88.281
INFO: [VHDL 208-304] Generating VHDL RTL for svm_partitioned_predict.
INFO: [VLOG 209-307] Generating Verilog RTL for svm_partitioned_predict.
INFO: [HLS 200-112] Total elapsed time: 12.983 seconds; peak allocated memory: 107.628 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'reports.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/svm_gold.c' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: vivado_hls_examples/svm_gold.c:43:50
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file vivado_hls_examples/svm_gold.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.180 ; gain = 87.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.180 ; gain = 87.637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.180 ; gain = 87.637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.180 ; gain = 87.637
ERROR: [XFORM 203-711] Array 'test_vector' failed dataflow checking: it cannot be read by more than 1 process.
WARNING: [XFORM 203-713] Argument 'test_vector' has read operations in process function 'svm_partial_predict5'.
WARNING: [XFORM 203-713] Argument 'test_vector' has read operations in process function 'svm_partial_predict6'.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'reports.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/svm_gold.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.641 ; gain = 88.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.641 ; gain = 88.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.641 ; gain = 88.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.641 ; gain = 88.223
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'svm_partial_predict' (vivado_hls_examples/svm_gold.c:23).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (vivado_hls_examples/svm_gold.c:29) in function 'svm_partial_predict' completely with a factor of 624.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (vivado_hls_examples/svm_gold.c:30) in function 'svm_partial_predict' completely with a factor of 18.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 330.922 ; gain = 240.504
WARNING: [ANALYSIS 214-1] Tool encounters 11232 load/store instructions to analyze which may result in long runtime.
ERROR: [XFORM 203-1403] Unsupported enormous number of load/store instructions: 'svm_partial_predict' .
ERROR: [HLS 200-70] Failed building synthesis data model.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'reports.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/svm_gold.c' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: vivado_hls_examples/svm_gold.c:43:50
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file vivado_hls_examples/svm_gold.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.555 ; gain = 87.516
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.555 ; gain = 87.516
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.555 ; gain = 87.516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.555 ; gain = 87.516
INFO: [XFORM 203-101] Partitioning array 'test_vector' (vivado_hls_examples/svm_gold.c:39) in dimension 1 with a block factor 2.
ERROR: [XFORM 203-711] Array 'test_vector[0]' failed dataflow checking: it cannot be read by more than 1 process.
WARNING: [XFORM 203-713] Argument 'test_vector[0]' has read operations in process function 'svm_partial_predict5'.
WARNING: [XFORM 203-713] Argument 'test_vector[0]' has read operations in process function 'svm_partial_predict6'.
ERROR: [XFORM 203-711] Array 'test_vector[1]' failed dataflow checking: it cannot be read by more than 1 process.
WARNING: [XFORM 203-713] Argument 'test_vector[1]' has read operations in process function 'svm_partial_predict5'.
WARNING: [XFORM 203-713] Argument 'test_vector[1]' has read operations in process function 'svm_partial_predict6'.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'reports.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/svm_gold.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.367 ; gain = 86.867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.367 ; gain = 86.867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.367 ; gain = 86.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.367 ; gain = 86.867
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.367 ; gain = 86.867
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.367 ; gain = 86.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm_partitioned_predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_partial_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.459 seconds; current allocated memory: 105.976 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 106.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_partitioned_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 106.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 106.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_partial_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_partitioned_pbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_partitioned_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_fptrunc_64ns_32_2_1' to 'svm_partitioned_pdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_fpext_32ns_64_2_1' to 'svm_partitioned_peOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_partitioned_pfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_partitioned_pg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_partitioned_phbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_partitioned_pbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_partitioned_pcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_partitioned_pdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_partitioned_peOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_partitioned_pfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_partitioned_pg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_partitioned_phbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_partial_predict'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 107.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_partitioned_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_partitioned_predict/test_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_partitioned_predict/sum' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm_partitioned_predict' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'coef1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_coef1' to 'svm_partitioned_pibs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'sv1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_sv1' to 'svm_partitioned_pjbC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'coef2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_coef2' to 'svm_partitioned_pkbM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'sv2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_sv2' to 'svm_partitioned_plbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_partitioned_predict_fadd_32ns_32ns_32_5_full_dsp_1' to 'svm_partitioned_pmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_partitioned_pmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_partitioned_predict'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 107.628 MB.
WARNING: [RTMG 210-274] Memory 'svm_partitioned_pibs' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'svm_partitioned_pibs_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'svm_partitioned_pjbC' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'svm_partitioned_pjbC_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 179.629 ; gain = 88.129
INFO: [VHDL 208-304] Generating VHDL RTL for svm_partitioned_predict.
INFO: [VLOG 209-307] Generating Verilog RTL for svm_partitioned_predict.
INFO: [HLS 200-112] Total elapsed time: 12.405 seconds; peak allocated memory: 107.628 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'reports.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/euclidean_dist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 178.949 ; gain = 88.012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 178.949 ; gain = 88.012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 272.461 ; gain = 181.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'euclidean_dist' (vivado_hls_examples/euclidean_dist.c:8) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 310.219 ; gain = 219.281
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'euclidean_dist' (vivado_hls_examples/euclidean_dist.c:8) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:488:26) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:25) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 399.789 ; gain = 308.852
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:41 . Memory (MB): peak = 417.750 ; gain = 326.813
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'euclidean_dist' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 67.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[241] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [238]  (3.36 ns)
	'add' operation of DSP[241] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [241]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [245]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [247]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [248]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.685 seconds; current allocated memory: 350.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.741 seconds; current allocated memory: 352.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'euclidean_dist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 352.409 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 353.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_20' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_19' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_16' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_17' to 'pow_generic_doubleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_9' to 'pow_generic_doublfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_12' to 'pow_generic_doublg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_13' to 'pow_generic_doublhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_14' to 'pow_generic_doublibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_15' to 'pow_generic_doubljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_18' to 'pow_generic_doublkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doubllbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_21' to 'pow_generic_doublmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_54s_6ns_54_2_1' to 'euclidean_dist_muncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_71ns_4ns_75_5_1' to 'euclidean_dist_muocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_73ns_6ns_79_5_1' to 'euclidean_dist_mupcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_83ns_6ns_89_5_1' to 'euclidean_dist_muqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_92ns_6ns_98_5_1' to 'euclidean_dist_murcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_87ns_6ns_93_5_1' to 'euclidean_dist_musc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_82ns_6ns_88_5_1' to 'euclidean_dist_mutde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_77ns_6ns_83_5_1' to 'euclidean_dist_muudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_80ns_12s_90_5_1' to 'euclidean_dist_muvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_72ns_13s_83_5_1' to 'euclidean_dist_muwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_43ns_36ns_79_2_1' to 'euclidean_dist_muxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_49ns_44ns_93_2_1' to 'euclidean_dist_muyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_50ns_50ns_100_2_1' to 'euclidean_dist_muzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mac_muladd_16ns_16s_19s_31_1_1' to 'euclidean_dist_maAem' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 11134 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_maAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_mupcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_murcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_musc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_mutde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muzec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.395 seconds; current allocated memory: 357.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'euclidean_dist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'euclidean_dist/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'euclidean_dist/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'euclidean_dist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_fsub_32ns_32ns_32_5_full_dsp_1' to 'euclidean_dist_fsBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_fptrunc_64ns_32_2_1' to 'euclidean_dist_fpCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_fpext_32ns_64_2_1' to 'euclidean_dist_fpDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_fsqrt_32ns_32ns_32_12_1' to 'euclidean_dist_fsEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_dadd_64ns_64ns_64_5_full_dsp_1' to 'euclidean_dist_daFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_daFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_fpCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_fpDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_fsBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_fsEe0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'euclidean_dist'.
INFO: [HLS 200-111]  Elapsed time: 1.698 seconds; current allocated memory: 359.141 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_muncg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_muocq_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_mupcA_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_muqcK_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_murcU_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_musc4_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_mutde_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_muudo_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_muvdy_MulnS_8'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_muwdI_MulnS_9'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_muxdS_MulnS_10'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_muyd2_MulnS_11'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_muzec_MulnS_12'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubleOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubljbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublkbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubllbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublmb6_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:59 . Memory (MB): peak = 441.855 ; gain = 350.918
INFO: [VHDL 208-304] Generating VHDL RTL for euclidean_dist.
INFO: [VLOG 209-307] Generating Verilog RTL for euclidean_dist.
INFO: [HLS 200-112] Total elapsed time: 58.954 seconds; peak allocated memory: 359.141 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'reports.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/euclidean_dist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 178.621 ; gain = 87.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 178.621 ; gain = 87.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 246.797 ; gain = 155.266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:170) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::log_range_reduction<39>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'powf' into 'euclidean_dist' (vivado_hls_examples/euclidean_dist.c:8) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 266.180 ; gain = 174.648
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:170) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::log_range_reduction<39>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'powf' into 'euclidean_dist' (vivado_hls_examples/euclidean_dist.c:8) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320:19) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 22 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 331.949 ; gain = 240.418
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<float>' to 'pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 347.766 ; gain = 256.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'euclidean_dist' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
WARNING: [SCHED 204-21] Estimated clock period (9.38625ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_float_s' consists of the following:
	'mul' operation of DSP[148] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [145]  (3.36 ns)
	'add' operation of DSP[148] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [148]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [152]  (2.32 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [154]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [155]  (0.687 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.637 seconds; current allocated memory: 283.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 284.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'euclidean_dist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 285.026 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 285.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo_7' to 'pow_generic_floatbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo_6' to 'pow_generic_floatcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo_9' to 'pow_generic_floatdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo_10' to 'pow_generic_floateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo_8' to 'pow_generic_floatfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo_11' to 'pow_generic_floatg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo' to 'pow_generic_floathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_6ns_41ns_47_2_1' to 'euclidean_dist_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_6ns_44ns_50_3_1' to 'euclidean_dist_mujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_9s_45ns_52_2_1' to 'euclidean_dist_mukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_mul_6ns_25s_25_1_1' to 'euclidean_dist_mulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mac_muladd_13s_13ns_16s_25_1_1' to 'euclidean_dist_mamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_mul_18ns_18ns_36_1_1' to 'euclidean_dist_muncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_mamb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_mujbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_mukbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_mulbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 287.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'euclidean_dist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'euclidean_dist/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'euclidean_dist/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'euclidean_dist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'euclidean_dist_faocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_fsqrt_32ns_32ns_32_12_1' to 'euclidean_dist_fspcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_faocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_fspcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'euclidean_dist'.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 288.482 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_muibs_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_mujbC_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_mukbM_MulnS_2'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floatbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floatcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floatdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floateOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floatfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floatg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floathbi_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:45 . Memory (MB): peak = 370.895 ; gain = 279.363
INFO: [VHDL 208-304] Generating VHDL RTL for euclidean_dist.
INFO: [VLOG 209-307] Generating Verilog RTL for euclidean_dist.
INFO: [HLS 200-112] Total elapsed time: 44.803 seconds; peak allocated memory: 288.482 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'reports.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/euclidean_dist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 178.816 ; gain = 87.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 178.816 ; gain = 87.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 272.895 ; gain = 181.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'euclidean_dist' (vivado_hls_examples/euclidean_dist.c:8) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 309.840 ; gain = 218.719
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'euclidean_dist' (vivado_hls_examples/euclidean_dist.c:8) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:488:26) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:25) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 399.027 ; gain = 307.906
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 417.250 ; gain = 326.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'euclidean_dist' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 67.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[241] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [238]  (3.36 ns)
	'add' operation of DSP[241] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [241]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [245]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [247]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [248]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.419 seconds; current allocated memory: 350.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 352.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'euclidean_dist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 352.408 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 353.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_20' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_19' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_16' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_17' to 'pow_generic_doubleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_9' to 'pow_generic_doublfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_12' to 'pow_generic_doublg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_13' to 'pow_generic_doublhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_14' to 'pow_generic_doublibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_15' to 'pow_generic_doubljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_18' to 'pow_generic_doublkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doubllbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_21' to 'pow_generic_doublmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_54s_6ns_54_2_1' to 'euclidean_dist_muncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_71ns_4ns_75_5_1' to 'euclidean_dist_muocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_73ns_6ns_79_5_1' to 'euclidean_dist_mupcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_83ns_6ns_89_5_1' to 'euclidean_dist_muqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_92ns_6ns_98_5_1' to 'euclidean_dist_murcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_87ns_6ns_93_5_1' to 'euclidean_dist_musc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_82ns_6ns_88_5_1' to 'euclidean_dist_mutde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_77ns_6ns_83_5_1' to 'euclidean_dist_muudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_80ns_12s_90_5_1' to 'euclidean_dist_muvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_72ns_13s_83_5_1' to 'euclidean_dist_muwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_43ns_36ns_79_2_1' to 'euclidean_dist_muxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_49ns_44ns_93_2_1' to 'euclidean_dist_muyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_50ns_50ns_100_2_1' to 'euclidean_dist_muzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mac_muladd_16ns_16s_19s_31_1_1' to 'euclidean_dist_maAem' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 11134 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_maAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_mupcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_murcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_musc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_mutde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muzec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.391 seconds; current allocated memory: 357.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'euclidean_dist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'euclidean_dist/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'euclidean_dist/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'euclidean_dist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_fsub_32ns_32ns_32_5_full_dsp_1' to 'euclidean_dist_fsBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_fptrunc_64ns_32_2_1' to 'euclidean_dist_fpCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_fpext_32ns_64_2_1' to 'euclidean_dist_fpDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_fsqrt_32ns_32ns_32_12_1' to 'euclidean_dist_fsEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_dadd_64ns_64ns_64_5_full_dsp_1' to 'euclidean_dist_daFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_daFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_fpCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_fpDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_fsBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_fsEe0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'euclidean_dist'.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 359.141 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_muncg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_muocq_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_mupcA_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_muqcK_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_murcU_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_musc4_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_mutde_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_muudo_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_muvdy_MulnS_8'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_muwdI_MulnS_9'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_muxdS_MulnS_10'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_muyd2_MulnS_11'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_muzec_MulnS_12'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubleOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubljbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublkbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubllbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublmb6_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:50 . Memory (MB): peak = 441.668 ; gain = 350.547
INFO: [VHDL 208-304] Generating VHDL RTL for euclidean_dist.
INFO: [VLOG 209-307] Generating Verilog RTL for euclidean_dist.
INFO: [HLS 200-112] Total elapsed time: 50.111 seconds; peak allocated memory: 359.141 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'reports.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/euclidean_dist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.586 ; gain = 88.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.586 ; gain = 88.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 245.992 ; gain = 155.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:170) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::log_range_reduction<39>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'powf' into 'euclidean_dist' (vivado_hls_examples/euclidean_dist.c:8) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 263.863 ; gain = 173.477
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:170) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::log_range_reduction<39>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'powf' into 'euclidean_dist' (vivado_hls_examples/euclidean_dist.c:8) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320:19) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 22 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 330.484 ; gain = 240.098
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<float>' to 'pow_generic<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 346.832 ; gain = 256.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'euclidean_dist' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
WARNING: [SCHED 204-21] Estimated clock period (9.38625ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_float_s' consists of the following:
	'mul' operation of DSP[148] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [145]  (3.36 ns)
	'add' operation of DSP[148] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [148]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [152]  (2.32 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [154]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [155]  (0.687 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.093 seconds; current allocated memory: 283.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 284.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'euclidean_dist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 285.026 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 285.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo_7' to 'pow_generic_floatbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo_6' to 'pow_generic_floatcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo_9' to 'pow_generic_floatdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo_10' to 'pow_generic_floateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo_8' to 'pow_generic_floatfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo_11' to 'pow_generic_floatg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo' to 'pow_generic_floathbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_6ns_41ns_47_2_1' to 'euclidean_dist_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_6ns_44ns_50_3_1' to 'euclidean_dist_mujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_9s_45ns_52_2_1' to 'euclidean_dist_mukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_mul_6ns_25s_25_1_1' to 'euclidean_dist_mulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mac_muladd_13s_13ns_16s_25_1_1' to 'euclidean_dist_mamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_mul_mul_18ns_18ns_36_1_1' to 'euclidean_dist_muncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_mamb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_mujbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_mukbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_mulbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_muncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 287.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'euclidean_dist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'euclidean_dist/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'euclidean_dist/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'euclidean_dist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'euclidean_dist_faocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_fsqrt_32ns_32ns_32_12_1' to 'euclidean_dist_fspcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_faocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_fspcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'euclidean_dist'.
INFO: [HLS 200-111]  Elapsed time: 0.923 seconds; current allocated memory: 288.482 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_muibs_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_mujbC_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'euclidean_dist_mukbM_MulnS_2'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floatbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floatcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floatdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floateOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floatfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floatg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floathbi_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 369.051 ; gain = 278.664
INFO: [VHDL 208-304] Generating VHDL RTL for euclidean_dist.
INFO: [VLOG 209-307] Generating Verilog RTL for euclidean_dist.
INFO: [HLS 200-112] Total elapsed time: 24.778 seconds; peak allocated memory: 288.482 MB.
