Warning (10268): Verilog HDL information at RegisterFile.sv(11): always construct contains both blocking and non-blocking assignments File: C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/RegisterFile.sv Line: 11
Info (10281): Verilog HDL Declaration information at plus_n.sv(1): object "N" differs only in case from object "n" in the same scope File: C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/plus_n.sv Line: 1
Info (10281): Verilog HDL Declaration information at cpu.sv(19): object "extImmE" differs only in case from object "ExtImmE" in the same scope File: C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv Line: 19
Info (10281): Verilog HDL Declaration information at cpu.sv(15): object "a1" differs only in case from object "A1" in the same scope File: C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv Line: 15
Info (10281): Verilog HDL Declaration information at cpu.sv(15): object "a2" differs only in case from object "A2" in the same scope File: C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv Line: 15
Info (10281): Verilog HDL Declaration information at cpu.sv(15): object "a3" differs only in case from object "A3" in the same scope File: C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv Line: 15
Warning (10268): Verilog HDL information at adder_alu.sv(11): always construct contains both blocking and non-blocking assignments File: C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/adder_alu.sv Line: 11
