set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
    {{"Slow Model"} {lpcdbg_qspi_p83-80_intel-sr6a4.vo lpcdbg_qspi_p83-80_intel-sr6a4_v.sdo}}
}
