{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 19 18:39:51 2018 " "Info: Processing started: Fri Oct 19 18:39:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HW1 -c HW1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW1 -c HW1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "E\$latch " "Warning: Node \"E\$latch\" is a latch" {  } { { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "C\[0\] " "Info: Assuming node \"C\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "C\[1\] " "Info: Assuming node \"C\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Equal2~0 " "Info: Detected gated clock \"Equal2~0\" as buffer" {  } { { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 24 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "E\$latch A\[4\] C\[0\] 9.645 ns register " "Info: tsu for register \"E\$latch\" (data pin = \"A\[4\]\", clock pin = \"C\[0\]\") is 9.645 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.276 ns + Longest pin register " "Info: + Longest pin to register delay is 11.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns A\[4\] 1 PIN PIN_AG23 24 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_AG23; Fanout = 24; PIN Node = 'A\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.671 ns) + CELL(2.280 ns) 8.828 ns lpm_mult:Mult0\|mult_pet:auto_generated\|mac_mult2~DATAOUT14 2 COMB DSPMULT_X12_Y17_N0 1 " "Info: 2: + IC(5.671 ns) + CELL(2.280 ns) = 8.828 ns; Loc. = DSPMULT_X12_Y17_N0; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|mult_pet:auto_generated\|mac_mult2~DATAOUT14'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.951 ns" { A[4] lpm_mult:Mult0|mult_pet:auto_generated|mac_mult2~DATAOUT14 } "NODE_NAME" } } { "db/mult_pet.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/mult_pet.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 9.428 ns lpm_mult:Mult0\|mult_pet:auto_generated\|mac_out1~DATAOUT14 3 COMB DSPOUT_X12_Y17_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 9.428 ns; Loc. = DSPOUT_X12_Y17_N2; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|mult_pet:auto_generated\|mac_out1~DATAOUT14'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { lpm_mult:Mult0|mult_pet:auto_generated|mac_mult2~DATAOUT14 lpm_mult:Mult0|mult_pet:auto_generated|mac_out1~DATAOUT14 } "NODE_NAME" } } { "db/mult_pet.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/mult_pet.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.366 ns) 10.617 ns temp~0 4 COMB LCCOMB_X11_Y20_N24 14 " "Info: 4: + IC(0.823 ns) + CELL(0.366 ns) = 10.617 ns; Loc. = LCCOMB_X11_Y20_N24; Fanout = 14; COMB Node = 'temp~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { lpm_mult:Mult0|mult_pet:auto_generated|mac_out1~DATAOUT14 temp~0 } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.346 ns) 11.276 ns E\$latch 5 REG LCCOMB_X11_Y20_N10 1 " "Info: 5: + IC(0.313 ns) + CELL(0.346 ns) = 11.276 ns; Loc. = LCCOMB_X11_Y20_N10; Fanout = 1; REG Node = 'E\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { temp~0 E$latch } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.469 ns ( 39.63 % ) " "Info: Total cell delay = 4.469 ns ( 39.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.807 ns ( 60.37 % ) " "Info: Total interconnect delay = 6.807 ns ( 60.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.276 ns" { A[4] lpm_mult:Mult0|mult_pet:auto_generated|mac_mult2~DATAOUT14 lpm_mult:Mult0|mult_pet:auto_generated|mac_out1~DATAOUT14 temp~0 E$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "11.276 ns" { A[4] {} A[4]~combout {} lpm_mult:Mult0|mult_pet:auto_generated|mac_mult2~DATAOUT14 {} lpm_mult:Mult0|mult_pet:auto_generated|mac_out1~DATAOUT14 {} temp~0 {} E$latch {} } { 0.000ns 0.000ns 5.671ns 0.000ns 0.823ns 0.313ns } { 0.000ns 0.877ns 2.280ns 0.600ns 0.366ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.523 ns + " "Info: + Micro setup delay of destination is 0.523 ns" {  } { { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 11 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[0\] destination 2.154 ns - Shortest register " "Info: - Shortest clock path from clock \"C\[0\]\" to destination register is 2.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns C\[0\] 1 CLK PIN_T25 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_T25; Fanout = 17; CLK Node = 'C\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[0] } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.053 ns) 1.894 ns Equal2~0 2 COMB LCCOMB_X11_Y20_N26 4 " "Info: 2: + IC(0.977 ns) + CELL(0.053 ns) = 1.894 ns; Loc. = LCCOMB_X11_Y20_N26; Fanout = 4; COMB Node = 'Equal2~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { C[0] Equal2~0 } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 2.154 ns E\$latch 3 REG LCCOMB_X11_Y20_N10 1 " "Info: 3: + IC(0.207 ns) + CELL(0.053 ns) = 2.154 ns; Loc. = LCCOMB_X11_Y20_N10; Fanout = 1; REG Node = 'E\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { Equal2~0 E$latch } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.970 ns ( 45.03 % ) " "Info: Total cell delay = 0.970 ns ( 45.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.184 ns ( 54.97 % ) " "Info: Total interconnect delay = 1.184 ns ( 54.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.154 ns" { C[0] Equal2~0 E$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.154 ns" { C[0] {} C[0]~combout {} Equal2~0 {} E$latch {} } { 0.000ns 0.000ns 0.977ns 0.207ns } { 0.000ns 0.864ns 0.053ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.276 ns" { A[4] lpm_mult:Mult0|mult_pet:auto_generated|mac_mult2~DATAOUT14 lpm_mult:Mult0|mult_pet:auto_generated|mac_out1~DATAOUT14 temp~0 E$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "11.276 ns" { A[4] {} A[4]~combout {} lpm_mult:Mult0|mult_pet:auto_generated|mac_mult2~DATAOUT14 {} lpm_mult:Mult0|mult_pet:auto_generated|mac_out1~DATAOUT14 {} temp~0 {} E$latch {} } { 0.000ns 0.000ns 5.671ns 0.000ns 0.823ns 0.313ns } { 0.000ns 0.877ns 2.280ns 0.600ns 0.366ns 0.346ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.154 ns" { C[0] Equal2~0 E$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.154 ns" { C[0] {} C[0]~combout {} Equal2~0 {} E$latch {} } { 0.000ns 0.000ns 0.977ns 0.207ns } { 0.000ns 0.864ns 0.053ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "C\[1\] E E\$latch 6.041 ns register " "Info: tco from clock \"C\[1\]\" to destination pin \"E\" through register \"E\$latch\" is 6.041 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[1\] source 2.397 ns + Longest register " "Info: + Longest clock path from clock \"C\[1\]\" to source register is 2.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns C\[1\] 1 CLK PIN_T24 17 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T24; Fanout = 17; CLK Node = 'C\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.228 ns) 2.137 ns Equal2~0 2 COMB LCCOMB_X11_Y20_N26 4 " "Info: 2: + IC(1.035 ns) + CELL(0.228 ns) = 2.137 ns; Loc. = LCCOMB_X11_Y20_N26; Fanout = 4; COMB Node = 'Equal2~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { C[1] Equal2~0 } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 2.397 ns E\$latch 3 REG LCCOMB_X11_Y20_N10 1 " "Info: 3: + IC(0.207 ns) + CELL(0.053 ns) = 2.397 ns; Loc. = LCCOMB_X11_Y20_N10; Fanout = 1; REG Node = 'E\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { Equal2~0 E$latch } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.155 ns ( 48.19 % ) " "Info: Total cell delay = 1.155 ns ( 48.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.242 ns ( 51.81 % ) " "Info: Total interconnect delay = 1.242 ns ( 51.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { C[1] Equal2~0 E$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { C[1] {} C[1]~combout {} Equal2~0 {} E$latch {} } { 0.000ns 0.000ns 1.035ns 0.207ns } { 0.000ns 0.874ns 0.228ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 11 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.644 ns + Longest register pin " "Info: + Longest register to pin delay is 3.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns E\$latch 1 REG LCCOMB_X11_Y20_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X11_Y20_N10; Fanout = 1; REG Node = 'E\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E$latch } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.632 ns) + CELL(2.012 ns) 3.644 ns E 2 PIN PIN_C24 0 " "Info: 2: + IC(1.632 ns) + CELL(2.012 ns) = 3.644 ns; Loc. = PIN_C24; Fanout = 0; PIN Node = 'E'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { E$latch E } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.012 ns ( 55.21 % ) " "Info: Total cell delay = 2.012 ns ( 55.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.632 ns ( 44.79 % ) " "Info: Total interconnect delay = 1.632 ns ( 44.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { E$latch E } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.644 ns" { E$latch {} E {} } { 0.000ns 1.632ns } { 0.000ns 2.012ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { C[1] Equal2~0 E$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { C[1] {} C[1]~combout {} Equal2~0 {} E$latch {} } { 0.000ns 0.000ns 1.035ns 0.207ns } { 0.000ns 0.874ns 0.228ns 0.053ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { E$latch E } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.644 ns" { E$latch {} E {} } { 0.000ns 1.632ns } { 0.000ns 2.012ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[7\] Y\[5\] 23.411 ns Longest " "Info: Longest tpd from source pin \"A\[7\]\" to destination pin \"Y\[5\]\" is 23.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.887 ns) 0.887 ns A\[7\] 1 PIN PIN_B23 23 " "Info: 1: + IC(0.000 ns) + CELL(0.887 ns) = 0.887 ns; Loc. = PIN_B23; Fanout = 23; PIN Node = 'A\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.515 ns) + CELL(0.378 ns) 5.780 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_0_result_int\[0\]~3 2 COMB LCCOMB_X11_Y18_N0 1 " "Info: 2: + IC(4.515 ns) + CELL(0.378 ns) = 5.780 ns; Loc. = LCCOMB_X11_Y18_N0; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_0_result_int\[0\]~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.893 ns" { A[7] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_0_result_int[0]~3 } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 30 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.312 ns) 6.092 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_0_result_int\[1\]~5 3 COMB LCCOMB_X11_Y18_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.312 ns) = 6.092 ns; Loc. = LCCOMB_X11_Y18_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_0_result_int\[1\]~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.312 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_0_result_int[0]~3 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_0_result_int[1]~5 } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 30 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.225 ns) 6.582 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[0\] 4 COMB LCCOMB_X11_Y18_N6 3 " "Info: 4: + IC(0.265 ns) + CELL(0.225 ns) = 6.582 ns; Loc. = LCCOMB_X11_Y18_N6; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.490 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_0_result_int[1]~5 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[0] } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 79 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.378 ns) 7.223 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_1_result_int\[1\]~7 5 COMB LCCOMB_X11_Y18_N18 1 " "Info: 5: + IC(0.263 ns) + CELL(0.378 ns) = 7.223 ns; Loc. = LCCOMB_X11_Y18_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_1_result_int\[1\]~7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[0] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[1]~7 } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 35 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.312 ns) 7.535 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_1_result_int\[2\]~9 6 COMB LCCOMB_X11_Y18_N20 4 " "Info: 6: + IC(0.000 ns) + CELL(0.312 ns) = 7.535 ns; Loc. = LCCOMB_X11_Y18_N20; Fanout = 4; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_1_result_int\[2\]~9'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.312 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[1]~7 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[2]~9 } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 35 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.228 ns) 8.121 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[9\] 7 COMB LCCOMB_X11_Y18_N22 6 " "Info: 7: + IC(0.358 ns) + CELL(0.228 ns) = 8.121 ns; Loc. = LCCOMB_X11_Y18_N22; Fanout = 6; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[9\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[2]~9 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[9] } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 79 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.516 ns) 9.172 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_2_result_int\[1\]~6 8 COMB LCCOMB_X15_Y18_N2 2 " "Info: 8: + IC(0.535 ns) + CELL(0.516 ns) = 9.172 ns; Loc. = LCCOMB_X15_Y18_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_2_result_int\[1\]~6'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[9] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[1]~6 } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 40 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.207 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_2_result_int\[2\]~10 9 COMB LCCOMB_X15_Y18_N4 1 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 9.207 ns; Loc. = LCCOMB_X15_Y18_N4; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_2_result_int\[2\]~10'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[1]~6 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[2]~10 } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 40 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 9.332 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_2_result_int\[3\]~13 10 COMB LCCOMB_X15_Y18_N6 8 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 9.332 ns; Loc. = LCCOMB_X15_Y18_N6; Fanout = 8; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_2_result_int\[3\]~13'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[2]~10 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[3]~13 } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 40 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.228 ns) 10.113 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[18\] 11 COMB LCCOMB_X11_Y18_N4 2 " "Info: 11: + IC(0.553 ns) + CELL(0.228 ns) = 10.113 ns; Loc. = LCCOMB_X11_Y18_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[18\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.781 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[3]~13 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 79 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.545 ns) 11.198 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_4~18 12 COMB LCCOMB_X15_Y18_N16 1 " "Info: 12: + IC(0.540 ns) + CELL(0.545 ns) = 11.198 ns; Loc. = LCCOMB_X15_Y18_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_4~18'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[18] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 11.323 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_4~21 13 COMB LCCOMB_X15_Y18_N18 13 " "Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 11.323 ns; Loc. = LCCOMB_X15_Y18_N18; Fanout = 13; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_4~21'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~18 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.545 ns) 12.768 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~10 14 COMB LCCOMB_X16_Y21_N4 2 " "Info: 14: + IC(0.900 ns) + CELL(0.545 ns) = 12.768 ns; Loc. = LCCOMB_X16_Y21_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~10'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~21 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.803 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~14 15 COMB LCCOMB_X16_Y21_N6 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 12.803 ns; Loc. = LCCOMB_X16_Y21_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~14'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~10 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.838 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~18 16 COMB LCCOMB_X16_Y21_N8 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 12.838 ns; Loc. = LCCOMB_X16_Y21_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~18'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~14 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.873 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~22 17 COMB LCCOMB_X16_Y21_N10 1 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 12.873 ns; Loc. = LCCOMB_X16_Y21_N10; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~18 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 12.998 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~25 18 COMB LCCOMB_X16_Y21_N12 14 " "Info: 18: + IC(0.000 ns) + CELL(0.125 ns) = 12.998 ns; Loc. = LCCOMB_X16_Y21_N12; Fanout = 14; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~25'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~22 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.366 ns) 13.711 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[36\] 19 COMB LCCOMB_X16_Y21_N18 2 " "Info: 19: + IC(0.347 ns) + CELL(0.366 ns) = 13.711 ns; Loc. = LCCOMB_X16_Y21_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[36\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~25 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[36] } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 79 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.436 ns) 14.478 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_6~26 20 COMB LCCOMB_X17_Y21_N16 1 " "Info: 20: + IC(0.331 ns) + CELL(0.436 ns) = 14.478 ns; Loc. = LCCOMB_X17_Y21_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_6~26'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[36] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 14.603 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_6~29 21 COMB LCCOMB_X17_Y21_N18 19 " "Info: 21: + IC(0.000 ns) + CELL(0.125 ns) = 14.603 ns; Loc. = LCCOMB_X17_Y21_N18; Fanout = 19; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_6~29'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~26 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.545 ns) 15.966 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~10 22 COMB LCCOMB_X15_Y20_N16 2 " "Info: 22: + IC(0.818 ns) + CELL(0.545 ns) = 15.966 ns; Loc. = LCCOMB_X15_Y20_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~10'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~29 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 16.001 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~14 23 COMB LCCOMB_X15_Y20_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 16.001 ns; Loc. = LCCOMB_X15_Y20_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~14'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~10 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 16.036 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~18 24 COMB LCCOMB_X15_Y20_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 16.036 ns; Loc. = LCCOMB_X15_Y20_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~18'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~14 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 16.071 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~22 25 COMB LCCOMB_X15_Y20_N22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 16.071 ns; Loc. = LCCOMB_X15_Y20_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~18 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 16.106 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~26 26 COMB LCCOMB_X15_Y20_N24 2 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 16.106 ns; Loc. = LCCOMB_X15_Y20_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~26'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~22 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 16.141 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~30 27 COMB LCCOMB_X15_Y20_N26 1 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 16.141 ns; Loc. = LCCOMB_X15_Y20_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~30'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~26 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 16.266 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~33 28 COMB LCCOMB_X15_Y20_N28 20 " "Info: 28: + IC(0.000 ns) + CELL(0.125 ns) = 16.266 ns; Loc. = LCCOMB_X15_Y20_N28; Fanout = 20; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~33'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~30 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.053 ns) 17.000 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[54\] 29 COMB LCCOMB_X15_Y21_N6 2 " "Info: 29: + IC(0.681 ns) + CELL(0.053 ns) = 17.000 ns; Loc. = LCCOMB_X15_Y21_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[54\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~33 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[54] } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 79 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.436 ns) 18.282 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_8~34 30 COMB LCCOMB_X14_Y19_N16 1 " "Info: 30: + IC(0.846 ns) + CELL(0.436 ns) = 18.282 ns; Loc. = LCCOMB_X14_Y19_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_8~34'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[54] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 18.407 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_8~37 31 COMB LCCOMB_X14_Y19_N18 8 " "Info: 31: + IC(0.000 ns) + CELL(0.125 ns) = 18.407 ns; Loc. = LCCOMB_X14_Y19_N18; Fanout = 8; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_8~37'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~34 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.272 ns) 19.462 ns temp~24 32 COMB LCCOMB_X15_Y21_N28 1 " "Info: 32: + IC(0.783 ns) + CELL(0.272 ns) = 19.462 ns; Loc. = LCCOMB_X15_Y21_N28; Fanout = 1; COMB Node = 'temp~24'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~37 temp~24 } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(1.972 ns) 23.411 ns Y\[5\] 33 PIN PIN_AC18 0 " "Info: 33: + IC(1.977 ns) + CELL(1.972 ns) = 23.411 ns; Loc. = PIN_AC18; Fanout = 0; PIN Node = 'Y\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.949 ns" { temp~24 Y[5] } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.699 ns ( 41.43 % ) " "Info: Total cell delay = 9.699 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.712 ns ( 58.57 % ) " "Info: Total interconnect delay = 13.712 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "23.411 ns" { A[7] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_0_result_int[0]~3 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_0_result_int[1]~5 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[0] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[1]~7 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[2]~9 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[9] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[1]~6 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[2]~10 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[3]~13 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[18] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~18 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~21 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~10 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~14 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~18 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~22 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~25 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[36] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~26 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~29 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~10 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~14 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~18 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~22 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~26 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~30 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~33 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[54] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~34 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~37 temp~24 Y[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "23.411 ns" { A[7] {} A[7]~combout {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_0_result_int[0]~3 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_0_result_int[1]~5 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[0] {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[1]~7 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[2]~9 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[9] {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[1]~6 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[2]~10 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[3]~13 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[18] {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~18 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~21 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~10 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~14 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~18 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~22 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~25 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[36] {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~26 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~29 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~10 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~14 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~18 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~22 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~26 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~30 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~33 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[54] {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~34 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~37 {} temp~24 {} Y[5] {} } { 0.000ns 0.000ns 4.515ns 0.000ns 0.265ns 0.263ns 0.000ns 0.358ns 0.535ns 0.000ns 0.000ns 0.553ns 0.540ns 0.000ns 0.900ns 0.000ns 0.000ns 0.000ns 0.000ns 0.347ns 0.331ns 0.000ns 0.818ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.681ns 0.846ns 0.000ns 0.783ns 1.977ns } { 0.000ns 0.887ns 0.378ns 0.312ns 0.225ns 0.378ns 0.312ns 0.228ns 0.516ns 0.035ns 0.125ns 0.228ns 0.545ns 0.125ns 0.545ns 0.035ns 0.035ns 0.035ns 0.125ns 0.366ns 0.436ns 0.125ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.436ns 0.125ns 0.272ns 1.972ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "E\$latch A\[0\] C\[1\] -6.823 ns register " "Info: th for register \"E\$latch\" (data pin = \"A\[0\]\", clock pin = \"C\[1\]\") is -6.823 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[1\] destination 2.397 ns + Longest register " "Info: + Longest clock path from clock \"C\[1\]\" to destination register is 2.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns C\[1\] 1 CLK PIN_T24 17 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T24; Fanout = 17; CLK Node = 'C\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.228 ns) 2.137 ns Equal2~0 2 COMB LCCOMB_X11_Y20_N26 4 " "Info: 2: + IC(1.035 ns) + CELL(0.228 ns) = 2.137 ns; Loc. = LCCOMB_X11_Y20_N26; Fanout = 4; COMB Node = 'Equal2~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { C[1] Equal2~0 } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 2.397 ns E\$latch 3 REG LCCOMB_X11_Y20_N10 1 " "Info: 3: + IC(0.207 ns) + CELL(0.053 ns) = 2.397 ns; Loc. = LCCOMB_X11_Y20_N10; Fanout = 1; REG Node = 'E\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { Equal2~0 E$latch } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.155 ns ( 48.19 % ) " "Info: Total cell delay = 1.155 ns ( 48.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.242 ns ( 51.81 % ) " "Info: Total interconnect delay = 1.242 ns ( 51.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { C[1] Equal2~0 E$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { C[1] {} C[1]~combout {} Equal2~0 {} E$latch {} } { 0.000ns 0.000ns 1.035ns 0.207ns } { 0.000ns 0.874ns 0.228ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 11 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.220 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns A\[0\] 1 PIN PIN_T26 22 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T26; Fanout = 22; PIN Node = 'A\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.034 ns) + CELL(2.280 ns) 7.144 ns lpm_mult:Mult0\|mult_pet:auto_generated\|mac_mult2~DATAOUT15 2 COMB DSPMULT_X12_Y17_N0 1 " "Info: 2: + IC(4.034 ns) + CELL(2.280 ns) = 7.144 ns; Loc. = DSPMULT_X12_Y17_N0; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|mult_pet:auto_generated\|mac_mult2~DATAOUT15'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.314 ns" { A[0] lpm_mult:Mult0|mult_pet:auto_generated|mac_mult2~DATAOUT15 } "NODE_NAME" } } { "db/mult_pet.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/mult_pet.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 7.744 ns lpm_mult:Mult0\|mult_pet:auto_generated\|mac_out1~DATAOUT15 3 COMB DSPOUT_X12_Y17_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 7.744 ns; Loc. = DSPOUT_X12_Y17_N2; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|mult_pet:auto_generated\|mac_out1~DATAOUT15'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { lpm_mult:Mult0|mult_pet:auto_generated|mac_mult2~DATAOUT15 lpm_mult:Mult0|mult_pet:auto_generated|mac_out1~DATAOUT15 } "NODE_NAME" } } { "db/mult_pet.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/mult_pet.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.053 ns) 8.561 ns temp~0 4 COMB LCCOMB_X11_Y20_N24 14 " "Info: 4: + IC(0.764 ns) + CELL(0.053 ns) = 8.561 ns; Loc. = LCCOMB_X11_Y20_N24; Fanout = 14; COMB Node = 'temp~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { lpm_mult:Mult0|mult_pet:auto_generated|mac_out1~DATAOUT15 temp~0 } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.346 ns) 9.220 ns E\$latch 5 REG LCCOMB_X11_Y20_N10 1 " "Info: 5: + IC(0.313 ns) + CELL(0.346 ns) = 9.220 ns; Loc. = LCCOMB_X11_Y20_N10; Fanout = 1; REG Node = 'E\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { temp~0 E$latch } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.109 ns ( 44.57 % ) " "Info: Total cell delay = 4.109 ns ( 44.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.111 ns ( 55.43 % ) " "Info: Total interconnect delay = 5.111 ns ( 55.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.220 ns" { A[0] lpm_mult:Mult0|mult_pet:auto_generated|mac_mult2~DATAOUT15 lpm_mult:Mult0|mult_pet:auto_generated|mac_out1~DATAOUT15 temp~0 E$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.220 ns" { A[0] {} A[0]~combout {} lpm_mult:Mult0|mult_pet:auto_generated|mac_mult2~DATAOUT15 {} lpm_mult:Mult0|mult_pet:auto_generated|mac_out1~DATAOUT15 {} temp~0 {} E$latch {} } { 0.000ns 0.000ns 4.034ns 0.000ns 0.764ns 0.313ns } { 0.000ns 0.830ns 2.280ns 0.600ns 0.053ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { C[1] Equal2~0 E$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { C[1] {} C[1]~combout {} Equal2~0 {} E$latch {} } { 0.000ns 0.000ns 1.035ns 0.207ns } { 0.000ns 0.874ns 0.228ns 0.053ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.220 ns" { A[0] lpm_mult:Mult0|mult_pet:auto_generated|mac_mult2~DATAOUT15 lpm_mult:Mult0|mult_pet:auto_generated|mac_out1~DATAOUT15 temp~0 E$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.220 ns" { A[0] {} A[0]~combout {} lpm_mult:Mult0|mult_pet:auto_generated|mac_mult2~DATAOUT15 {} lpm_mult:Mult0|mult_pet:auto_generated|mac_out1~DATAOUT15 {} temp~0 {} E$latch {} } { 0.000ns 0.000ns 4.034ns 0.000ns 0.764ns 0.313ns } { 0.000ns 0.830ns 2.280ns 0.600ns 0.053ns 0.346ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 19 18:39:52 2018 " "Info: Processing ended: Fri Oct 19 18:39:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
