
*** Running vivado
    with args -log driver.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source driver.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source driver.tcl -notrace
Command: synth_design -top driver -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 394.180 ; gain = 101.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'driver' [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/driver.sv:31]
INFO: [Synth 8-6157] synthesizing module 'blk_mem' [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.runs/synth_1/.Xil/Vivado-19008-DESKTOP-KMIMTOV/realtime/blk_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem' (1#1) [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.runs/synth_1/.Xil/Vivado-19008-DESKTOP-KMIMTOV/realtime/blk_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cache' [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/cache.v:13]
	Parameter Ready bound to: 3'b000 
	Parameter Tag_check bound to: 3'b001 
	Parameter Hit bound to: 3'b010 
	Parameter Wait_Mem bound to: 3'b011 
	Parameter Refill bound to: 3'b100 
	Parameter Unhit bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/cache.v:60]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.runs/synth_1/.Xil/Vivado-19008-DESKTOP-KMIMTOV/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (2#1) [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.runs/synth_1/.Xil/Vivado-19008-DESKTOP-KMIMTOV/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/cache.v:89]
WARNING: [Synth 8-6014] Unused sequential element formerState_reg was removed.  [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/cache.v:87]
INFO: [Synth 8-6155] done synthesizing module 'cache' (3#1) [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/cache.v:13]
INFO: [Synth 8-6157] synthesizing module 'mem_wrap' [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/mem_wrap.v:23]
	Parameter LATENCY bound to: 10 - type: integer 
	Parameter IDLE bound to: 4'b0001 
	Parameter WAIT bound to: 4'b0010 
	Parameter BURST bound to: 4'b0100 
	Parameter RESP bound to: 4'b1000 
	Parameter burst_len bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/mem_wrap.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/mem_wrap.v:134]
INFO: [Synth 8-6155] done synthesizing module 'mem_wrap' (4#1) [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/mem_wrap.v:23]
INFO: [Synth 8-6155] done synthesizing module 'driver' (5#1) [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/driver.sv:31]
WARNING: [Synth 8-3331] design cache has unconnected port reset
WARNING: [Synth 8-3331] design cache has unconnected port wait_data_from_mem
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 449.570 ; gain = 157.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 449.570 ; gain = 157.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 449.570 ; gain = 157.125
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'ut0/cache1'
Finished Parsing XDC File [c:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'ut0/cache1'
Parsing XDC File [c:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/ip/blk_mem/blk_mem/blk_mem_in_context.xdc] for cell 'mem0/mm'
Finished Parsing XDC File [c:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/ip/blk_mem/blk_mem/blk_mem_in_context.xdc] for cell 'mem0/mm'
Parsing XDC File [c:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/ip/blk_mem/blk_mem/blk_mem_in_context.xdc] for cell 'trace'
Finished Parsing XDC File [c:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/ip/blk_mem/blk_mem/blk_mem_in_context.xdc] for cell 'trace'
Parsing XDC File [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/constrs_1/new/main.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/constrs_1/new/main.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/driver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/driver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 792.383 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 792.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 792.383 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 792.383 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 792.383 ; gain = 499.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 792.383 ; gain = 499.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ut0/cache1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem0/mm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for trace. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 792.383 ; gain = 499.938
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'hitornot_reg' into 'timeEnough_reg' [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/cache.v:50]
INFO: [Synth 8-4471] merging register 'fillOver_reg' into 'wea_reg' [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/cache.v:94]
INFO: [Synth 8-802] inferred FSM for state register 'currState_reg' in module 'cache'
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wea" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timeEnough" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataout" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rreq_to_mem1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "raddr_to_mem1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dina" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'mem_wrap'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "raddr_latch" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "burst_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'driver'
INFO: [Synth 8-5546] ROM "test_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cache_rreq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "test_success" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "test_fail" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_from_trace" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/cache.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/cache.v:61]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   Ready |                            00001 |                              000
               Tag_check |                            00010 |                              001
                Wait_Mem |                            00100 |                              011
                  Refill |                            01000 |                              100
                     Hit |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currState_reg' using encoding 'one-hot' in module 'cache'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/cache.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'tempData_reg' [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/cache.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'wait_data_reg' [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/mem_wrap.v:139]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                    WAIT |                             0010 |                             0010
                   BURST |                             0100 |                             0100
                    RESP |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'mem_wrap'
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/mem_wrap.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'rdata_reg' [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/mem_wrap.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'rvalid_reg' [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/mem_wrap.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'addr_to_ram_reg' [C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/mem_wrap.v:136]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                         00000000
              READ_TRACE |                           000010 |                         00000001
              READ_CACHE |                           000100 |                         00000010
             RES_COMPARE |                           001000 |                         00100000
               TEST_PASS |                           010000 |                         00010000
               TEST_FAIL |                           100000 |                         00001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 792.383 ; gain = 499.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   6 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 20    
	   7 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   6 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 4     
Module cache 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
Module mem_wrap 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ut0/dina_reg[35] )
WARNING: [Synth 8-3332] Sequential element (mem0/wait_data_reg) is unused and will be removed from module driver.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 792.383 ; gain = 499.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 792.383 ; gain = 499.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 792.383 ; gain = 499.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 808.605 ; gain = 516.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 808.605 ; gain = 516.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 808.605 ; gain = 516.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 808.605 ; gain = 516.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 808.605 ; gain = 516.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 808.605 ; gain = 516.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 808.605 ; gain = 516.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem       |         2|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem       |     1|
|2     |blk_mem__2    |     1|
|3     |blk_mem_gen_0 |     1|
|4     |BUFG          |     3|
|5     |CARRY4        |     9|
|6     |LUT1          |     2|
|7     |LUT2          |    42|
|8     |LUT3          |    21|
|9     |LUT4          |    25|
|10    |LUT5          |    20|
|11    |LUT6          |    42|
|12    |FDRE          |   187|
|13    |FDSE          |     2|
|14    |LD            |    85|
|15    |IBUF          |    13|
|16    |OBUF          |    12|
+------+--------------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   515|
|2     |  mem0   |mem_wrap |   231|
|3     |  ut0    |cache    |   171|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 808.605 ; gain = 516.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 808.605 ; gain = 173.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 808.605 ; gain = 516.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 812.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 85 instances were transformed.
  LD => LDCE: 85 instances

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 812.441 ; gain = 531.465
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 812.441 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/fay/Downloads/Lab1_Cache_20200329/Lab1_Cache/Lab1_Cache.runs/synth_1/driver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file driver_utilization_synth.rpt -pb driver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  2 22:00:47 2020...
