<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head> <span style="font-family: courier, monospace; font-weight: bold; font-size:24px">
<a name="TOP">Multi-hop Path Report</a></span></head><body style="font-family: courier,monospace; line-height: 1.0; margin-top: 0em; margin-bottom: 0em; font-size:14px; white-space:pre;">
<table></table><span>Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/|pa0
Synopsys ProtoCompiler Partitioner/Router, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


To see more or fewer paths in this report, use option '-report_timing_paths &lt;count>'

Start points with multiple hops: 1
End points with multiple hops: 336
Printing up to 10 paths

Path #1 through net PCIF[62]
Hops  Type*         Bin/TDM   Clock/Cell/Net     Cell_Type   
-----------------------------------------------------------
      Start Clock             clk:r                          
0     Port          FB1.PLL1  clk                            
      Net(CDP)                clk                            
0     Cell          FB1.uB    idex1              ID_EX_0     
      Net                     REGRS2_EX[4]                   
1     Cell          FB1.uC    forward1           Forwarding  
      Net                     forwardB[1]                    
2     Cell          FB1.uB    mux3_1_2           MUX3_1      
      Net                     comparatorin2[60]              
2     Cell          FB1.uB    cp1                comparator  
      Net(DP)                 equal                          
2     Cell          FB1.uB    PCSRCID            and         
      Net                     PCSRCID                        
3     Cell          FB1.uA    mux3               MUX         
      Net                     PCIF[62]                       
3     Cell          FB1.uA    pc1                PC          
      End Clock(s)            clk:r                          
===========================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #2 through net PCIF[57]
Hops  Type*         Bin/TDM   Clock/Cell/Net     Cell_Type   
-----------------------------------------------------------
      Start Clock             clk:r                          
0     Port          FB1.PLL1  clk                            
      Net(CDP)                clk                            
0     Cell          FB1.uB    idex1              ID_EX_0     
      Net                     REGRS2_EX[4]                   
1     Cell          FB1.uC    forward1           Forwarding  
      Net                     forwardB[1]                    
2     Cell          FB1.uB    mux3_1_2           MUX3_1      
      Net                     comparatorin2[60]              
2     Cell          FB1.uB    cp1                comparator  
      Net(DP)                 equal                          
2     Cell          FB1.uB    PCSRCID            and         
      Net                     PCSRCID                        
3     Cell          FB1.uA    mux3               MUX         
      Net                     PCIF[57]                       
3     Cell          FB1.uA    pc1                PC          
      End Clock(s)            clk:r                          
===========================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #3 through net PCIF[56]
Hops  Type*         Bin/TDM   Clock/Cell/Net     Cell_Type   
-----------------------------------------------------------
      Start Clock             clk:r                          
0     Port          FB1.PLL1  clk                            
      Net(CDP)                clk                            
0     Cell          FB1.uB    idex1              ID_EX_0     
      Net                     REGRS2_EX[4]                   
1     Cell          FB1.uC    forward1           Forwarding  
      Net                     forwardB[1]                    
2     Cell          FB1.uB    mux3_1_2           MUX3_1      
      Net                     comparatorin2[60]              
2     Cell          FB1.uB    cp1                comparator  
      Net(DP)                 equal                          
2     Cell          FB1.uB    PCSRCID            and         
      Net                     PCSRCID                        
3     Cell          FB1.uA    mux3               MUX         
      Net                     PCIF[56]                       
3     Cell          FB1.uA    pc1                PC          
      End Clock(s)            clk:r                          
===========================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #4 through net PCIF[43]
Hops  Type*         Bin/TDM   Clock/Cell/Net     Cell_Type   
-----------------------------------------------------------
      Start Clock             clk:r                          
0     Port          FB1.PLL1  clk                            
      Net(CDP)                clk                            
0     Cell          FB1.uB    idex1              ID_EX_0     
      Net                     REGRS2_EX[4]                   
1     Cell          FB1.uC    forward1           Forwarding  
      Net                     forwardB[1]                    
2     Cell          FB1.uB    mux3_1_2           MUX3_1      
      Net                     comparatorin2[60]              
2     Cell          FB1.uB    cp1                comparator  
      Net(DP)                 equal                          
2     Cell          FB1.uB    PCSRCID            and         
      Net                     PCSRCID                        
3     Cell          FB1.uA    mux3               MUX         
      Net                     PCIF[43]                       
3     Cell          FB1.uA    pc1                PC          
      End Clock(s)            clk:r                          
===========================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #5 through net PCIF[42]
Hops  Type*         Bin/TDM   Clock/Cell/Net     Cell_Type   
-----------------------------------------------------------
      Start Clock             clk:r                          
0     Port          FB1.PLL1  clk                            
      Net(CDP)                clk                            
0     Cell          FB1.uB    idex1              ID_EX_0     
      Net                     REGRS2_EX[4]                   
1     Cell          FB1.uC    forward1           Forwarding  
      Net                     forwardB[1]                    
2     Cell          FB1.uB    mux3_1_2           MUX3_1      
      Net                     comparatorin2[60]              
2     Cell          FB1.uB    cp1                comparator  
      Net(DP)                 equal                          
2     Cell          FB1.uB    PCSRCID            and         
      Net                     PCSRCID                        
3     Cell          FB1.uA    mux3               MUX         
      Net                     PCIF[42]                       
3     Cell          FB1.uA    pc1                PC          
      End Clock(s)            clk:r                          
===========================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #6 through net PCIF[40]
Hops  Type*         Bin/TDM   Clock/Cell/Net     Cell_Type   
-----------------------------------------------------------
      Start Clock             clk:r                          
0     Port          FB1.PLL1  clk                            
      Net(CDP)                clk                            
0     Cell          FB1.uB    idex1              ID_EX_0     
      Net                     REGRS2_EX[4]                   
1     Cell          FB1.uC    forward1           Forwarding  
      Net                     forwardB[1]                    
2     Cell          FB1.uB    mux3_1_2           MUX3_1      
      Net                     comparatorin2[60]              
2     Cell          FB1.uB    cp1                comparator  
      Net(DP)                 equal                          
2     Cell          FB1.uB    PCSRCID            and         
      Net                     PCSRCID                        
3     Cell          FB1.uA    mux3               MUX         
      Net                     PCIF[40]                       
3     Cell          FB1.uA    pc1                PC          
      End Clock(s)            clk:r                          
===========================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #7 through net PCIF[38]
Hops  Type*         Bin/TDM   Clock/Cell/Net     Cell_Type   
-----------------------------------------------------------
      Start Clock             clk:r                          
0     Port          FB1.PLL1  clk                            
      Net(CDP)                clk                            
0     Cell          FB1.uB    idex1              ID_EX_0     
      Net                     REGRS2_EX[4]                   
1     Cell          FB1.uC    forward1           Forwarding  
      Net                     forwardB[1]                    
2     Cell          FB1.uB    mux3_1_2           MUX3_1      
      Net                     comparatorin2[60]              
2     Cell          FB1.uB    cp1                comparator  
      Net(DP)                 equal                          
2     Cell          FB1.uB    PCSRCID            and         
      Net                     PCSRCID                        
3     Cell          FB1.uA    mux3               MUX         
      Net                     PCIF[38]                       
3     Cell          FB1.uA    pc1                PC          
      End Clock(s)            clk:r                          
===========================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #8 through net PCIF[36]
Hops  Type*         Bin/TDM   Clock/Cell/Net     Cell_Type   
-----------------------------------------------------------
      Start Clock             clk:r                          
0     Port          FB1.PLL1  clk                            
      Net(CDP)                clk                            
0     Cell          FB1.uB    idex1              ID_EX_0     
      Net                     REGRS2_EX[4]                   
1     Cell          FB1.uC    forward1           Forwarding  
      Net                     forwardB[1]                    
2     Cell          FB1.uB    mux3_1_2           MUX3_1      
      Net                     comparatorin2[60]              
2     Cell          FB1.uB    cp1                comparator  
      Net(DP)                 equal                          
2     Cell          FB1.uB    PCSRCID            and         
      Net                     PCSRCID                        
3     Cell          FB1.uA    mux3               MUX         
      Net                     PCIF[36]                       
3     Cell          FB1.uA    pc1                PC          
      End Clock(s)            clk:r                          
===========================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #9 through net PCIF[34]
Hops  Type*         Bin/TDM   Clock/Cell/Net     Cell_Type   
-----------------------------------------------------------
      Start Clock             clk:r                          
0     Port          FB1.PLL1  clk                            
      Net(CDP)                clk                            
0     Cell          FB1.uB    idex1              ID_EX_0     
      Net                     REGRS2_EX[4]                   
1     Cell          FB1.uC    forward1           Forwarding  
      Net                     forwardB[1]                    
2     Cell          FB1.uB    mux3_1_2           MUX3_1      
      Net                     comparatorin2[60]              
2     Cell          FB1.uB    cp1                comparator  
      Net(DP)                 equal                          
2     Cell          FB1.uB    PCSRCID            and         
      Net                     PCSRCID                        
3     Cell          FB1.uA    mux3               MUX         
      Net                     PCIF[34]                       
3     Cell          FB1.uA    pc1                PC          
      End Clock(s)            clk:r                          
===========================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #10 through net PCIF[33]
Hops  Type*         Bin/TDM   Clock/Cell/Net     Cell_Type   
-----------------------------------------------------------
      Start Clock             clk:r                          
0     Port          FB1.PLL1  clk                            
      Net(CDP)                clk                            
0     Cell          FB1.uB    idex1              ID_EX_0     
      Net                     REGRS2_EX[4]                   
1     Cell          FB1.uC    forward1           Forwarding  
      Net                     forwardB[1]                    
2     Cell          FB1.uB    mux3_1_2           MUX3_1      
      Net                     comparatorin2[60]              
2     Cell          FB1.uB    cp1                comparator  
      Net(DP)                 equal                          
2     Cell          FB1.uB    PCSRCID            and         
      Net                     PCSRCID                        
3     Cell          FB1.uA    mux3               MUX         
      Net                     PCIF[33]                       
3     Cell          FB1.uA    pc1                PC          
      End Clock(s)            clk:r                          
===========================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 
</body>
</html>
