<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: RTC_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_r_t_c___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">RTC_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_t_c___peripheral__access__layer___g_r_o_u_p.html">RTC Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_t_c__structs___g_r_o_u_p.html">RTC struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a5c8182569d4fb9aa8403e3f5933058a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type.html#a5c8182569d4fb9aa8403e3f5933058a6">TSR</a></td></tr>
<tr class="memdesc:a5c8182569d4fb9aa8403e3f5933058a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: Time Seconds Register  <a href="#a5c8182569d4fb9aa8403e3f5933058a6">More...</a><br /></td></tr>
<tr class="separator:a5c8182569d4fb9aa8403e3f5933058a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab718ffaf4897a4eec35a15790bae8806"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type.html#ab718ffaf4897a4eec35a15790bae8806">TPR</a></td></tr>
<tr class="memdesc:ab718ffaf4897a4eec35a15790bae8806"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: Time Prescaler Register  <a href="#ab718ffaf4897a4eec35a15790bae8806">More...</a><br /></td></tr>
<tr class="separator:ab718ffaf4897a4eec35a15790bae8806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67e5fa23e338883e5efd5b036164f26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type.html#ac67e5fa23e338883e5efd5b036164f26">TAR</a></td></tr>
<tr class="memdesc:ac67e5fa23e338883e5efd5b036164f26"><td class="mdescLeft">&#160;</td><td class="mdescRight">0008: Time Alarm Register  <a href="#ac67e5fa23e338883e5efd5b036164f26">More...</a><br /></td></tr>
<tr class="separator:ac67e5fa23e338883e5efd5b036164f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a576676dbe6140e6ac08dfbf9a54aea17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type.html#a576676dbe6140e6ac08dfbf9a54aea17">TCR</a></td></tr>
<tr class="memdesc:a576676dbe6140e6ac08dfbf9a54aea17"><td class="mdescLeft">&#160;</td><td class="mdescRight">000C: Time Compensation Register  <a href="#a576676dbe6140e6ac08dfbf9a54aea17">More...</a><br /></td></tr>
<tr class="separator:a576676dbe6140e6ac08dfbf9a54aea17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ff2c2ef6d58e8826deb51d8604c01e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type.html#ac5ff2c2ef6d58e8826deb51d8604c01e">CR</a></td></tr>
<tr class="memdesc:ac5ff2c2ef6d58e8826deb51d8604c01e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0010: Control Register  <a href="#ac5ff2c2ef6d58e8826deb51d8604c01e">More...</a><br /></td></tr>
<tr class="separator:ac5ff2c2ef6d58e8826deb51d8604c01e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae12dc1e198cb7aa7602e59e36bbf43b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type.html#ae12dc1e198cb7aa7602e59e36bbf43b6">SR</a></td></tr>
<tr class="memdesc:ae12dc1e198cb7aa7602e59e36bbf43b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0014: Status Register  <a href="#ae12dc1e198cb7aa7602e59e36bbf43b6">More...</a><br /></td></tr>
<tr class="separator:ae12dc1e198cb7aa7602e59e36bbf43b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac72766ca7476a2a74bd14042bc88aa05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type.html#ac72766ca7476a2a74bd14042bc88aa05">LR</a></td></tr>
<tr class="memdesc:ac72766ca7476a2a74bd14042bc88aa05"><td class="mdescLeft">&#160;</td><td class="mdescRight">0018: Lock Register  <a href="#ac72766ca7476a2a74bd14042bc88aa05">More...</a><br /></td></tr>
<tr class="separator:ac72766ca7476a2a74bd14042bc88aa05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80ed5731d6b625b56c6bbeedd8f9bcb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type.html#a80ed5731d6b625b56c6bbeedd8f9bcb8">IER</a></td></tr>
<tr class="memdesc:a80ed5731d6b625b56c6bbeedd8f9bcb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">001C: Interrupt Enable Register  <a href="#a80ed5731d6b625b56c6bbeedd8f9bcb8">More...</a><br /></td></tr>
<tr class="separator:a80ed5731d6b625b56c6bbeedd8f9bcb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ddb7b59f6f42b2e8e369db7a04d0ed"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type.html#a47ddb7b59f6f42b2e8e369db7a04d0ed">RESERVED_0</a> [2016]</td></tr>
<tr class="separator:a47ddb7b59f6f42b2e8e369db7a04d0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a701400edb86bacaa5c19309a90013cc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type.html#a701400edb86bacaa5c19309a90013cc6">WAR</a></td></tr>
<tr class="memdesc:a701400edb86bacaa5c19309a90013cc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0800: Write Access Register  <a href="#a701400edb86bacaa5c19309a90013cc6">More...</a><br /></td></tr>
<tr class="separator:a701400edb86bacaa5c19309a90013cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab35b8ebf2d7d05ced0f5d5cc61ac71af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type.html#ab35b8ebf2d7d05ced0f5d5cc61ac71af">RAR</a></td></tr>
<tr class="memdesc:ab35b8ebf2d7d05ced0f5d5cc61ac71af"><td class="mdescLeft">&#160;</td><td class="mdescRight">0804: Read Access Register  <a href="#ab35b8ebf2d7d05ced0f5d5cc61ac71af">More...</a><br /></td></tr>
<tr class="separator:ab35b8ebf2d7d05ced0f5d5cc61ac71af"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ac5ff2c2ef6d58e8826deb51d8604c01e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5ff2c2ef6d58e8826deb51d8604c01e">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_Type::CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0010: Control Register </p>

</div>
</div>
<a id="a80ed5731d6b625b56c6bbeedd8f9bcb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80ed5731d6b625b56c6bbeedd8f9bcb8">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_Type::IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001C: Interrupt Enable Register </p>

</div>
</div>
<a id="ac72766ca7476a2a74bd14042bc88aa05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac72766ca7476a2a74bd14042bc88aa05">&#9670;&nbsp;</a></span>LR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_Type::LR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0018: Lock Register </p>

</div>
</div>
<a id="ab35b8ebf2d7d05ced0f5d5cc61ac71af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab35b8ebf2d7d05ced0f5d5cc61ac71af">&#9670;&nbsp;</a></span>RAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_Type::RAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0804: Read Access Register </p>

</div>
</div>
<a id="a47ddb7b59f6f42b2e8e369db7a04d0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47ddb7b59f6f42b2e8e369db7a04d0ed">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RTC_Type::RESERVED_0[2016]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae12dc1e198cb7aa7602e59e36bbf43b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae12dc1e198cb7aa7602e59e36bbf43b6">&#9670;&nbsp;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_Type::SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0014: Status Register </p>

</div>
</div>
<a id="ac67e5fa23e338883e5efd5b036164f26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac67e5fa23e338883e5efd5b036164f26">&#9670;&nbsp;</a></span>TAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_Type::TAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0008: Time Alarm Register </p>

</div>
</div>
<a id="a576676dbe6140e6ac08dfbf9a54aea17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a576676dbe6140e6ac08dfbf9a54aea17">&#9670;&nbsp;</a></span>TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_Type::TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000C: Time Compensation Register </p>

</div>
</div>
<a id="ab718ffaf4897a4eec35a15790bae8806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab718ffaf4897a4eec35a15790bae8806">&#9670;&nbsp;</a></span>TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_Type::TPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: Time Prescaler Register </p>

</div>
</div>
<a id="a5c8182569d4fb9aa8403e3f5933058a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c8182569d4fb9aa8403e3f5933058a6">&#9670;&nbsp;</a></span>TSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_Type::TSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: Time Seconds Register </p>

</div>
</div>
<a id="a701400edb86bacaa5c19309a90013cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a701400edb86bacaa5c19309a90013cc6">&#9670;&nbsp;</a></span>WAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_Type::WAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0800: Write Access Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 21 2017 07:45:26 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
