Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Sun Dec 06 16:44:45 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 24 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   sopc/openmips0/regfile1/Mram_regs11_RAMD_D1_O
   sopc/openmips0/regfile1/Mram_regs12_RAMD_D1_O
   sopc/openmips0/regfile1/Mram_regs13_RAMD_D1_O
   sopc/openmips0/regfile1/Mram_regs14_RAMD_D1_O
   sopc/openmips0/regfile1/Mram_regs15_RAMD_D1_O
   sopc/openmips0/regfile1/Mram_regs21_RAMD_D1_O
   sopc/openmips0/regfile1/Mram_regs22_RAMD_D1_O
   sopc/openmips0/regfile1/Mram_regs23_RAMD_D1_O
   sopc/openmips0/regfile1/Mram_regs24_RAMD_D1_O
   sopc/openmips0/regfile1/Mram_regs25_RAMD_D1_O
   sw_dip<11>_IBUF
   sw_dip<12>_IBUF
   sw_dip<13>_IBUF
   sw_dip<14>_IBUF
   sw_dip<15>_IBUF
   sw_dip<24>_IBUF
   sw_dip<25>_IBUF
   sw_dip<26>_IBUF
   sw_dip<27>_IBUF
   sw_dip<28>_IBUF
   sw_dip<29>_IBUF
   sw_dip<30>_IBUF
   sw_dip<5>_IBUF
   sw_dip<6>_IBUF


