# RISC_V
This repo holds my implementation of a RISC_V architecture CPU written in VHDL and tested via SystemVerilog testbenches.
