(librepcb_symbol 05819783-74fa-41b5-af88-3f631a6976d8
 (name "AND2_4")
 (description "created from file---  ./Logic/AND2_4.csv.\nGenerated with librepcb-parts-generator (generate_logic_sym.py)")
 (keywords "digital,logic,gates,and")
 (author "John Eaton")
 (version "0.1")
 (created 2020-03-22T00:00:00Z)
 (deprecated false)
 (category 8e4af7b5-cbff-4409-9698-f2b545218075)
 (pin 86101e31-a58d-4dff-86d0-73f0c8e0382c (name "A")
  (position -15.24 5.08) (rotation 180.0) (length 0.0)
 )
 (pin 12d487f4-309d-4ca3-a5c6-9f56fac1bd81 (name "B")
  (position -15.24 -5.08) (rotation 180.0) (length 0.0)
 )
 (pin cc15b9a6-8e72-4086-924f-e194cc1f6ce2 (name "OUT")
  (position 15.24 0.0) (rotation 0.0) (length 0.0)
 )
 (polygon 85f7ce97-c567-417e-889d-76a293e66e75 (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true)
  (vertex (position -10.16 8.255) (angle 0.0))
  (vertex (position 1.905 8.255) (angle -180.0))
  (vertex (position 1.905 -8.255) (angle 0.0))
  (vertex (position -10.16 -8.255) (angle 0.0))
  (vertex (position -10.16 8.255) (angle 0.0))
 )
 (polygon 85f7ce97-c567-417e-889d-76a293e66e75 (layer sym_outlines)
  (width 0.158) (fill false) (grab_area false)
  (vertex (position -15.24 5.08) (angle 0.0))
  (vertex (position -10.16 5.08) (angle 0.0))
 )
 (polygon 85f7ce97-c567-417e-889d-76a293e66e75 (layer sym_outlines)
  (width 0.158) (fill false) (grab_area false)
  (vertex (position -15.24 -5.08) (angle 0.0))
  (vertex (position -10.16 -5.08) (angle 0.0))
 )
 (polygon 85f7ce97-c567-417e-889d-76a293e66e75 (layer sym_outlines)
  (width 0.158) (fill false) (grab_area false)
  (vertex (position 15.24 0.0) (angle 0.0))
  (vertex (position 10.16 0.0) (angle 0.0))
 )
 (text 50b49425-ae40-45ec-8462-e9ee75d6d4a4 (layer sym_names) (value "{{NAME}}")
  (align left bottom) (height 2.54) (position -10.16 7.62) (rotation 0.0)
 )
 (text 73c1f9e7-c7af-44a9-9042-1ec79697dcc2 (layer sym_values) (value "{{VALUE}}")
  (align left top) (height 2.54) (position -10.16 -7.62) (rotation 0.0)
 )
)
