
5_pwm_output.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004384  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08004444  08004444  00014444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044fc  080044fc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080044fc  080044fc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080044fc  080044fc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044fc  080044fc  000144fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004500  08004500  00014500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004504  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  2000000c  08004510  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000140  08004510  00020140  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bc6e  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016b1  00000000  00000000  0002bca2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae8  00000000  00000000  0002d358  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a60  00000000  00000000  0002de40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000ff35  00000000  00000000  0002e8a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c673  00000000  00000000  0003e7d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00064d40  00000000  00000000  0004ae48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000afb88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002964  00000000  00000000  000afbd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800442c 	.word	0x0800442c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	0800442c 	.word	0x0800442c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_d2uiz>:
 8000220:	b570      	push	{r4, r5, r6, lr}
 8000222:	2200      	movs	r2, #0
 8000224:	4b0c      	ldr	r3, [pc, #48]	; (8000258 <__aeabi_d2uiz+0x38>)
 8000226:	0004      	movs	r4, r0
 8000228:	000d      	movs	r5, r1
 800022a:	f001 f9a5 	bl	8001578 <__aeabi_dcmpge>
 800022e:	2800      	cmp	r0, #0
 8000230:	d104      	bne.n	800023c <__aeabi_d2uiz+0x1c>
 8000232:	0020      	movs	r0, r4
 8000234:	0029      	movs	r1, r5
 8000236:	f001 f905 	bl	8001444 <__aeabi_d2iz>
 800023a:	bd70      	pop	{r4, r5, r6, pc}
 800023c:	4b06      	ldr	r3, [pc, #24]	; (8000258 <__aeabi_d2uiz+0x38>)
 800023e:	2200      	movs	r2, #0
 8000240:	0020      	movs	r0, r4
 8000242:	0029      	movs	r1, r5
 8000244:	f000 fd6c 	bl	8000d20 <__aeabi_dsub>
 8000248:	f001 f8fc 	bl	8001444 <__aeabi_d2iz>
 800024c:	2380      	movs	r3, #128	; 0x80
 800024e:	061b      	lsls	r3, r3, #24
 8000250:	469c      	mov	ip, r3
 8000252:	4460      	add	r0, ip
 8000254:	e7f1      	b.n	800023a <__aeabi_d2uiz+0x1a>
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	41e00000 	.word	0x41e00000

0800025c <__aeabi_ddiv>:
 800025c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800025e:	4657      	mov	r7, sl
 8000260:	464e      	mov	r6, r9
 8000262:	4645      	mov	r5, r8
 8000264:	46de      	mov	lr, fp
 8000266:	b5e0      	push	{r5, r6, r7, lr}
 8000268:	4681      	mov	r9, r0
 800026a:	0005      	movs	r5, r0
 800026c:	030c      	lsls	r4, r1, #12
 800026e:	0048      	lsls	r0, r1, #1
 8000270:	4692      	mov	sl, r2
 8000272:	001f      	movs	r7, r3
 8000274:	b085      	sub	sp, #20
 8000276:	0b24      	lsrs	r4, r4, #12
 8000278:	0d40      	lsrs	r0, r0, #21
 800027a:	0fce      	lsrs	r6, r1, #31
 800027c:	2800      	cmp	r0, #0
 800027e:	d100      	bne.n	8000282 <__aeabi_ddiv+0x26>
 8000280:	e156      	b.n	8000530 <__aeabi_ddiv+0x2d4>
 8000282:	4bd4      	ldr	r3, [pc, #848]	; (80005d4 <__aeabi_ddiv+0x378>)
 8000284:	4298      	cmp	r0, r3
 8000286:	d100      	bne.n	800028a <__aeabi_ddiv+0x2e>
 8000288:	e172      	b.n	8000570 <__aeabi_ddiv+0x314>
 800028a:	0f6b      	lsrs	r3, r5, #29
 800028c:	00e4      	lsls	r4, r4, #3
 800028e:	431c      	orrs	r4, r3
 8000290:	2380      	movs	r3, #128	; 0x80
 8000292:	041b      	lsls	r3, r3, #16
 8000294:	4323      	orrs	r3, r4
 8000296:	4698      	mov	r8, r3
 8000298:	4bcf      	ldr	r3, [pc, #828]	; (80005d8 <__aeabi_ddiv+0x37c>)
 800029a:	00ed      	lsls	r5, r5, #3
 800029c:	469b      	mov	fp, r3
 800029e:	2300      	movs	r3, #0
 80002a0:	4699      	mov	r9, r3
 80002a2:	4483      	add	fp, r0
 80002a4:	9300      	str	r3, [sp, #0]
 80002a6:	033c      	lsls	r4, r7, #12
 80002a8:	007b      	lsls	r3, r7, #1
 80002aa:	4650      	mov	r0, sl
 80002ac:	0b24      	lsrs	r4, r4, #12
 80002ae:	0d5b      	lsrs	r3, r3, #21
 80002b0:	0fff      	lsrs	r7, r7, #31
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d100      	bne.n	80002b8 <__aeabi_ddiv+0x5c>
 80002b6:	e11f      	b.n	80004f8 <__aeabi_ddiv+0x29c>
 80002b8:	4ac6      	ldr	r2, [pc, #792]	; (80005d4 <__aeabi_ddiv+0x378>)
 80002ba:	4293      	cmp	r3, r2
 80002bc:	d100      	bne.n	80002c0 <__aeabi_ddiv+0x64>
 80002be:	e162      	b.n	8000586 <__aeabi_ddiv+0x32a>
 80002c0:	49c5      	ldr	r1, [pc, #788]	; (80005d8 <__aeabi_ddiv+0x37c>)
 80002c2:	0f42      	lsrs	r2, r0, #29
 80002c4:	468c      	mov	ip, r1
 80002c6:	00e4      	lsls	r4, r4, #3
 80002c8:	4659      	mov	r1, fp
 80002ca:	4314      	orrs	r4, r2
 80002cc:	2280      	movs	r2, #128	; 0x80
 80002ce:	4463      	add	r3, ip
 80002d0:	0412      	lsls	r2, r2, #16
 80002d2:	1acb      	subs	r3, r1, r3
 80002d4:	4314      	orrs	r4, r2
 80002d6:	469b      	mov	fp, r3
 80002d8:	00c2      	lsls	r2, r0, #3
 80002da:	2000      	movs	r0, #0
 80002dc:	0033      	movs	r3, r6
 80002de:	407b      	eors	r3, r7
 80002e0:	469a      	mov	sl, r3
 80002e2:	464b      	mov	r3, r9
 80002e4:	2b0f      	cmp	r3, #15
 80002e6:	d827      	bhi.n	8000338 <__aeabi_ddiv+0xdc>
 80002e8:	49bc      	ldr	r1, [pc, #752]	; (80005dc <__aeabi_ddiv+0x380>)
 80002ea:	009b      	lsls	r3, r3, #2
 80002ec:	58cb      	ldr	r3, [r1, r3]
 80002ee:	469f      	mov	pc, r3
 80002f0:	46b2      	mov	sl, r6
 80002f2:	9b00      	ldr	r3, [sp, #0]
 80002f4:	2b02      	cmp	r3, #2
 80002f6:	d016      	beq.n	8000326 <__aeabi_ddiv+0xca>
 80002f8:	2b03      	cmp	r3, #3
 80002fa:	d100      	bne.n	80002fe <__aeabi_ddiv+0xa2>
 80002fc:	e28e      	b.n	800081c <__aeabi_ddiv+0x5c0>
 80002fe:	2b01      	cmp	r3, #1
 8000300:	d000      	beq.n	8000304 <__aeabi_ddiv+0xa8>
 8000302:	e0d9      	b.n	80004b8 <__aeabi_ddiv+0x25c>
 8000304:	2300      	movs	r3, #0
 8000306:	2400      	movs	r4, #0
 8000308:	2500      	movs	r5, #0
 800030a:	4652      	mov	r2, sl
 800030c:	051b      	lsls	r3, r3, #20
 800030e:	4323      	orrs	r3, r4
 8000310:	07d2      	lsls	r2, r2, #31
 8000312:	4313      	orrs	r3, r2
 8000314:	0028      	movs	r0, r5
 8000316:	0019      	movs	r1, r3
 8000318:	b005      	add	sp, #20
 800031a:	bcf0      	pop	{r4, r5, r6, r7}
 800031c:	46bb      	mov	fp, r7
 800031e:	46b2      	mov	sl, r6
 8000320:	46a9      	mov	r9, r5
 8000322:	46a0      	mov	r8, r4
 8000324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000326:	2400      	movs	r4, #0
 8000328:	2500      	movs	r5, #0
 800032a:	4baa      	ldr	r3, [pc, #680]	; (80005d4 <__aeabi_ddiv+0x378>)
 800032c:	e7ed      	b.n	800030a <__aeabi_ddiv+0xae>
 800032e:	46ba      	mov	sl, r7
 8000330:	46a0      	mov	r8, r4
 8000332:	0015      	movs	r5, r2
 8000334:	9000      	str	r0, [sp, #0]
 8000336:	e7dc      	b.n	80002f2 <__aeabi_ddiv+0x96>
 8000338:	4544      	cmp	r4, r8
 800033a:	d200      	bcs.n	800033e <__aeabi_ddiv+0xe2>
 800033c:	e1c7      	b.n	80006ce <__aeabi_ddiv+0x472>
 800033e:	d100      	bne.n	8000342 <__aeabi_ddiv+0xe6>
 8000340:	e1c2      	b.n	80006c8 <__aeabi_ddiv+0x46c>
 8000342:	2301      	movs	r3, #1
 8000344:	425b      	negs	r3, r3
 8000346:	469c      	mov	ip, r3
 8000348:	002e      	movs	r6, r5
 800034a:	4640      	mov	r0, r8
 800034c:	2500      	movs	r5, #0
 800034e:	44e3      	add	fp, ip
 8000350:	0223      	lsls	r3, r4, #8
 8000352:	0e14      	lsrs	r4, r2, #24
 8000354:	431c      	orrs	r4, r3
 8000356:	0c1b      	lsrs	r3, r3, #16
 8000358:	4699      	mov	r9, r3
 800035a:	0423      	lsls	r3, r4, #16
 800035c:	0c1f      	lsrs	r7, r3, #16
 800035e:	0212      	lsls	r2, r2, #8
 8000360:	4649      	mov	r1, r9
 8000362:	9200      	str	r2, [sp, #0]
 8000364:	9701      	str	r7, [sp, #4]
 8000366:	f7ff ff55 	bl	8000214 <__aeabi_uidivmod>
 800036a:	0002      	movs	r2, r0
 800036c:	437a      	muls	r2, r7
 800036e:	040b      	lsls	r3, r1, #16
 8000370:	0c31      	lsrs	r1, r6, #16
 8000372:	4680      	mov	r8, r0
 8000374:	4319      	orrs	r1, r3
 8000376:	428a      	cmp	r2, r1
 8000378:	d907      	bls.n	800038a <__aeabi_ddiv+0x12e>
 800037a:	2301      	movs	r3, #1
 800037c:	425b      	negs	r3, r3
 800037e:	469c      	mov	ip, r3
 8000380:	1909      	adds	r1, r1, r4
 8000382:	44e0      	add	r8, ip
 8000384:	428c      	cmp	r4, r1
 8000386:	d800      	bhi.n	800038a <__aeabi_ddiv+0x12e>
 8000388:	e207      	b.n	800079a <__aeabi_ddiv+0x53e>
 800038a:	1a88      	subs	r0, r1, r2
 800038c:	4649      	mov	r1, r9
 800038e:	f7ff ff41 	bl	8000214 <__aeabi_uidivmod>
 8000392:	0409      	lsls	r1, r1, #16
 8000394:	468c      	mov	ip, r1
 8000396:	0431      	lsls	r1, r6, #16
 8000398:	4666      	mov	r6, ip
 800039a:	9a01      	ldr	r2, [sp, #4]
 800039c:	0c09      	lsrs	r1, r1, #16
 800039e:	4342      	muls	r2, r0
 80003a0:	0003      	movs	r3, r0
 80003a2:	4331      	orrs	r1, r6
 80003a4:	428a      	cmp	r2, r1
 80003a6:	d904      	bls.n	80003b2 <__aeabi_ddiv+0x156>
 80003a8:	1909      	adds	r1, r1, r4
 80003aa:	3b01      	subs	r3, #1
 80003ac:	428c      	cmp	r4, r1
 80003ae:	d800      	bhi.n	80003b2 <__aeabi_ddiv+0x156>
 80003b0:	e1ed      	b.n	800078e <__aeabi_ddiv+0x532>
 80003b2:	1a88      	subs	r0, r1, r2
 80003b4:	4642      	mov	r2, r8
 80003b6:	0412      	lsls	r2, r2, #16
 80003b8:	431a      	orrs	r2, r3
 80003ba:	4690      	mov	r8, r2
 80003bc:	4641      	mov	r1, r8
 80003be:	9b00      	ldr	r3, [sp, #0]
 80003c0:	040e      	lsls	r6, r1, #16
 80003c2:	0c1b      	lsrs	r3, r3, #16
 80003c4:	001f      	movs	r7, r3
 80003c6:	9302      	str	r3, [sp, #8]
 80003c8:	9b00      	ldr	r3, [sp, #0]
 80003ca:	0c36      	lsrs	r6, r6, #16
 80003cc:	041b      	lsls	r3, r3, #16
 80003ce:	0c19      	lsrs	r1, r3, #16
 80003d0:	000b      	movs	r3, r1
 80003d2:	4373      	muls	r3, r6
 80003d4:	0c12      	lsrs	r2, r2, #16
 80003d6:	437e      	muls	r6, r7
 80003d8:	9103      	str	r1, [sp, #12]
 80003da:	4351      	muls	r1, r2
 80003dc:	437a      	muls	r2, r7
 80003de:	0c1f      	lsrs	r7, r3, #16
 80003e0:	46bc      	mov	ip, r7
 80003e2:	1876      	adds	r6, r6, r1
 80003e4:	4466      	add	r6, ip
 80003e6:	42b1      	cmp	r1, r6
 80003e8:	d903      	bls.n	80003f2 <__aeabi_ddiv+0x196>
 80003ea:	2180      	movs	r1, #128	; 0x80
 80003ec:	0249      	lsls	r1, r1, #9
 80003ee:	468c      	mov	ip, r1
 80003f0:	4462      	add	r2, ip
 80003f2:	0c31      	lsrs	r1, r6, #16
 80003f4:	188a      	adds	r2, r1, r2
 80003f6:	0431      	lsls	r1, r6, #16
 80003f8:	041e      	lsls	r6, r3, #16
 80003fa:	0c36      	lsrs	r6, r6, #16
 80003fc:	198e      	adds	r6, r1, r6
 80003fe:	4290      	cmp	r0, r2
 8000400:	d302      	bcc.n	8000408 <__aeabi_ddiv+0x1ac>
 8000402:	d112      	bne.n	800042a <__aeabi_ddiv+0x1ce>
 8000404:	42b5      	cmp	r5, r6
 8000406:	d210      	bcs.n	800042a <__aeabi_ddiv+0x1ce>
 8000408:	4643      	mov	r3, r8
 800040a:	1e59      	subs	r1, r3, #1
 800040c:	9b00      	ldr	r3, [sp, #0]
 800040e:	469c      	mov	ip, r3
 8000410:	4465      	add	r5, ip
 8000412:	001f      	movs	r7, r3
 8000414:	429d      	cmp	r5, r3
 8000416:	419b      	sbcs	r3, r3
 8000418:	425b      	negs	r3, r3
 800041a:	191b      	adds	r3, r3, r4
 800041c:	18c0      	adds	r0, r0, r3
 800041e:	4284      	cmp	r4, r0
 8000420:	d200      	bcs.n	8000424 <__aeabi_ddiv+0x1c8>
 8000422:	e1a0      	b.n	8000766 <__aeabi_ddiv+0x50a>
 8000424:	d100      	bne.n	8000428 <__aeabi_ddiv+0x1cc>
 8000426:	e19b      	b.n	8000760 <__aeabi_ddiv+0x504>
 8000428:	4688      	mov	r8, r1
 800042a:	1bae      	subs	r6, r5, r6
 800042c:	42b5      	cmp	r5, r6
 800042e:	41ad      	sbcs	r5, r5
 8000430:	1a80      	subs	r0, r0, r2
 8000432:	426d      	negs	r5, r5
 8000434:	1b40      	subs	r0, r0, r5
 8000436:	4284      	cmp	r4, r0
 8000438:	d100      	bne.n	800043c <__aeabi_ddiv+0x1e0>
 800043a:	e1d5      	b.n	80007e8 <__aeabi_ddiv+0x58c>
 800043c:	4649      	mov	r1, r9
 800043e:	f7ff fee9 	bl	8000214 <__aeabi_uidivmod>
 8000442:	9a01      	ldr	r2, [sp, #4]
 8000444:	040b      	lsls	r3, r1, #16
 8000446:	4342      	muls	r2, r0
 8000448:	0c31      	lsrs	r1, r6, #16
 800044a:	0005      	movs	r5, r0
 800044c:	4319      	orrs	r1, r3
 800044e:	428a      	cmp	r2, r1
 8000450:	d900      	bls.n	8000454 <__aeabi_ddiv+0x1f8>
 8000452:	e16c      	b.n	800072e <__aeabi_ddiv+0x4d2>
 8000454:	1a88      	subs	r0, r1, r2
 8000456:	4649      	mov	r1, r9
 8000458:	f7ff fedc 	bl	8000214 <__aeabi_uidivmod>
 800045c:	9a01      	ldr	r2, [sp, #4]
 800045e:	0436      	lsls	r6, r6, #16
 8000460:	4342      	muls	r2, r0
 8000462:	0409      	lsls	r1, r1, #16
 8000464:	0c36      	lsrs	r6, r6, #16
 8000466:	0003      	movs	r3, r0
 8000468:	430e      	orrs	r6, r1
 800046a:	42b2      	cmp	r2, r6
 800046c:	d900      	bls.n	8000470 <__aeabi_ddiv+0x214>
 800046e:	e153      	b.n	8000718 <__aeabi_ddiv+0x4bc>
 8000470:	9803      	ldr	r0, [sp, #12]
 8000472:	1ab6      	subs	r6, r6, r2
 8000474:	0002      	movs	r2, r0
 8000476:	042d      	lsls	r5, r5, #16
 8000478:	431d      	orrs	r5, r3
 800047a:	9f02      	ldr	r7, [sp, #8]
 800047c:	042b      	lsls	r3, r5, #16
 800047e:	0c1b      	lsrs	r3, r3, #16
 8000480:	435a      	muls	r2, r3
 8000482:	437b      	muls	r3, r7
 8000484:	469c      	mov	ip, r3
 8000486:	0c29      	lsrs	r1, r5, #16
 8000488:	4348      	muls	r0, r1
 800048a:	0c13      	lsrs	r3, r2, #16
 800048c:	4484      	add	ip, r0
 800048e:	4463      	add	r3, ip
 8000490:	4379      	muls	r1, r7
 8000492:	4298      	cmp	r0, r3
 8000494:	d903      	bls.n	800049e <__aeabi_ddiv+0x242>
 8000496:	2080      	movs	r0, #128	; 0x80
 8000498:	0240      	lsls	r0, r0, #9
 800049a:	4684      	mov	ip, r0
 800049c:	4461      	add	r1, ip
 800049e:	0c18      	lsrs	r0, r3, #16
 80004a0:	0412      	lsls	r2, r2, #16
 80004a2:	041b      	lsls	r3, r3, #16
 80004a4:	0c12      	lsrs	r2, r2, #16
 80004a6:	1841      	adds	r1, r0, r1
 80004a8:	189b      	adds	r3, r3, r2
 80004aa:	428e      	cmp	r6, r1
 80004ac:	d200      	bcs.n	80004b0 <__aeabi_ddiv+0x254>
 80004ae:	e0ff      	b.n	80006b0 <__aeabi_ddiv+0x454>
 80004b0:	d100      	bne.n	80004b4 <__aeabi_ddiv+0x258>
 80004b2:	e0fa      	b.n	80006aa <__aeabi_ddiv+0x44e>
 80004b4:	2301      	movs	r3, #1
 80004b6:	431d      	orrs	r5, r3
 80004b8:	4a49      	ldr	r2, [pc, #292]	; (80005e0 <__aeabi_ddiv+0x384>)
 80004ba:	445a      	add	r2, fp
 80004bc:	2a00      	cmp	r2, #0
 80004be:	dc00      	bgt.n	80004c2 <__aeabi_ddiv+0x266>
 80004c0:	e0aa      	b.n	8000618 <__aeabi_ddiv+0x3bc>
 80004c2:	076b      	lsls	r3, r5, #29
 80004c4:	d000      	beq.n	80004c8 <__aeabi_ddiv+0x26c>
 80004c6:	e13d      	b.n	8000744 <__aeabi_ddiv+0x4e8>
 80004c8:	08ed      	lsrs	r5, r5, #3
 80004ca:	4643      	mov	r3, r8
 80004cc:	01db      	lsls	r3, r3, #7
 80004ce:	d506      	bpl.n	80004de <__aeabi_ddiv+0x282>
 80004d0:	4642      	mov	r2, r8
 80004d2:	4b44      	ldr	r3, [pc, #272]	; (80005e4 <__aeabi_ddiv+0x388>)
 80004d4:	401a      	ands	r2, r3
 80004d6:	4690      	mov	r8, r2
 80004d8:	2280      	movs	r2, #128	; 0x80
 80004da:	00d2      	lsls	r2, r2, #3
 80004dc:	445a      	add	r2, fp
 80004de:	4b42      	ldr	r3, [pc, #264]	; (80005e8 <__aeabi_ddiv+0x38c>)
 80004e0:	429a      	cmp	r2, r3
 80004e2:	dd00      	ble.n	80004e6 <__aeabi_ddiv+0x28a>
 80004e4:	e71f      	b.n	8000326 <__aeabi_ddiv+0xca>
 80004e6:	4643      	mov	r3, r8
 80004e8:	075b      	lsls	r3, r3, #29
 80004ea:	431d      	orrs	r5, r3
 80004ec:	4643      	mov	r3, r8
 80004ee:	0552      	lsls	r2, r2, #21
 80004f0:	025c      	lsls	r4, r3, #9
 80004f2:	0b24      	lsrs	r4, r4, #12
 80004f4:	0d53      	lsrs	r3, r2, #21
 80004f6:	e708      	b.n	800030a <__aeabi_ddiv+0xae>
 80004f8:	4652      	mov	r2, sl
 80004fa:	4322      	orrs	r2, r4
 80004fc:	d100      	bne.n	8000500 <__aeabi_ddiv+0x2a4>
 80004fe:	e07b      	b.n	80005f8 <__aeabi_ddiv+0x39c>
 8000500:	2c00      	cmp	r4, #0
 8000502:	d100      	bne.n	8000506 <__aeabi_ddiv+0x2aa>
 8000504:	e0fa      	b.n	80006fc <__aeabi_ddiv+0x4a0>
 8000506:	0020      	movs	r0, r4
 8000508:	f001 f840 	bl	800158c <__clzsi2>
 800050c:	0002      	movs	r2, r0
 800050e:	3a0b      	subs	r2, #11
 8000510:	231d      	movs	r3, #29
 8000512:	0001      	movs	r1, r0
 8000514:	1a9b      	subs	r3, r3, r2
 8000516:	4652      	mov	r2, sl
 8000518:	3908      	subs	r1, #8
 800051a:	40da      	lsrs	r2, r3
 800051c:	408c      	lsls	r4, r1
 800051e:	4314      	orrs	r4, r2
 8000520:	4652      	mov	r2, sl
 8000522:	408a      	lsls	r2, r1
 8000524:	4b31      	ldr	r3, [pc, #196]	; (80005ec <__aeabi_ddiv+0x390>)
 8000526:	4458      	add	r0, fp
 8000528:	469b      	mov	fp, r3
 800052a:	4483      	add	fp, r0
 800052c:	2000      	movs	r0, #0
 800052e:	e6d5      	b.n	80002dc <__aeabi_ddiv+0x80>
 8000530:	464b      	mov	r3, r9
 8000532:	4323      	orrs	r3, r4
 8000534:	4698      	mov	r8, r3
 8000536:	d044      	beq.n	80005c2 <__aeabi_ddiv+0x366>
 8000538:	2c00      	cmp	r4, #0
 800053a:	d100      	bne.n	800053e <__aeabi_ddiv+0x2e2>
 800053c:	e0ce      	b.n	80006dc <__aeabi_ddiv+0x480>
 800053e:	0020      	movs	r0, r4
 8000540:	f001 f824 	bl	800158c <__clzsi2>
 8000544:	0001      	movs	r1, r0
 8000546:	0002      	movs	r2, r0
 8000548:	390b      	subs	r1, #11
 800054a:	231d      	movs	r3, #29
 800054c:	1a5b      	subs	r3, r3, r1
 800054e:	4649      	mov	r1, r9
 8000550:	0010      	movs	r0, r2
 8000552:	40d9      	lsrs	r1, r3
 8000554:	3808      	subs	r0, #8
 8000556:	4084      	lsls	r4, r0
 8000558:	000b      	movs	r3, r1
 800055a:	464d      	mov	r5, r9
 800055c:	4323      	orrs	r3, r4
 800055e:	4698      	mov	r8, r3
 8000560:	4085      	lsls	r5, r0
 8000562:	4823      	ldr	r0, [pc, #140]	; (80005f0 <__aeabi_ddiv+0x394>)
 8000564:	1a83      	subs	r3, r0, r2
 8000566:	469b      	mov	fp, r3
 8000568:	2300      	movs	r3, #0
 800056a:	4699      	mov	r9, r3
 800056c:	9300      	str	r3, [sp, #0]
 800056e:	e69a      	b.n	80002a6 <__aeabi_ddiv+0x4a>
 8000570:	464b      	mov	r3, r9
 8000572:	4323      	orrs	r3, r4
 8000574:	4698      	mov	r8, r3
 8000576:	d11d      	bne.n	80005b4 <__aeabi_ddiv+0x358>
 8000578:	2308      	movs	r3, #8
 800057a:	4699      	mov	r9, r3
 800057c:	3b06      	subs	r3, #6
 800057e:	2500      	movs	r5, #0
 8000580:	4683      	mov	fp, r0
 8000582:	9300      	str	r3, [sp, #0]
 8000584:	e68f      	b.n	80002a6 <__aeabi_ddiv+0x4a>
 8000586:	4652      	mov	r2, sl
 8000588:	4322      	orrs	r2, r4
 800058a:	d109      	bne.n	80005a0 <__aeabi_ddiv+0x344>
 800058c:	2302      	movs	r3, #2
 800058e:	4649      	mov	r1, r9
 8000590:	4319      	orrs	r1, r3
 8000592:	4b18      	ldr	r3, [pc, #96]	; (80005f4 <__aeabi_ddiv+0x398>)
 8000594:	4689      	mov	r9, r1
 8000596:	469c      	mov	ip, r3
 8000598:	2400      	movs	r4, #0
 800059a:	2002      	movs	r0, #2
 800059c:	44e3      	add	fp, ip
 800059e:	e69d      	b.n	80002dc <__aeabi_ddiv+0x80>
 80005a0:	2303      	movs	r3, #3
 80005a2:	464a      	mov	r2, r9
 80005a4:	431a      	orrs	r2, r3
 80005a6:	4b13      	ldr	r3, [pc, #76]	; (80005f4 <__aeabi_ddiv+0x398>)
 80005a8:	4691      	mov	r9, r2
 80005aa:	469c      	mov	ip, r3
 80005ac:	4652      	mov	r2, sl
 80005ae:	2003      	movs	r0, #3
 80005b0:	44e3      	add	fp, ip
 80005b2:	e693      	b.n	80002dc <__aeabi_ddiv+0x80>
 80005b4:	230c      	movs	r3, #12
 80005b6:	4699      	mov	r9, r3
 80005b8:	3b09      	subs	r3, #9
 80005ba:	46a0      	mov	r8, r4
 80005bc:	4683      	mov	fp, r0
 80005be:	9300      	str	r3, [sp, #0]
 80005c0:	e671      	b.n	80002a6 <__aeabi_ddiv+0x4a>
 80005c2:	2304      	movs	r3, #4
 80005c4:	4699      	mov	r9, r3
 80005c6:	2300      	movs	r3, #0
 80005c8:	469b      	mov	fp, r3
 80005ca:	3301      	adds	r3, #1
 80005cc:	2500      	movs	r5, #0
 80005ce:	9300      	str	r3, [sp, #0]
 80005d0:	e669      	b.n	80002a6 <__aeabi_ddiv+0x4a>
 80005d2:	46c0      	nop			; (mov r8, r8)
 80005d4:	000007ff 	.word	0x000007ff
 80005d8:	fffffc01 	.word	0xfffffc01
 80005dc:	08004464 	.word	0x08004464
 80005e0:	000003ff 	.word	0x000003ff
 80005e4:	feffffff 	.word	0xfeffffff
 80005e8:	000007fe 	.word	0x000007fe
 80005ec:	000003f3 	.word	0x000003f3
 80005f0:	fffffc0d 	.word	0xfffffc0d
 80005f4:	fffff801 	.word	0xfffff801
 80005f8:	4649      	mov	r1, r9
 80005fa:	2301      	movs	r3, #1
 80005fc:	4319      	orrs	r1, r3
 80005fe:	4689      	mov	r9, r1
 8000600:	2400      	movs	r4, #0
 8000602:	2001      	movs	r0, #1
 8000604:	e66a      	b.n	80002dc <__aeabi_ddiv+0x80>
 8000606:	2300      	movs	r3, #0
 8000608:	2480      	movs	r4, #128	; 0x80
 800060a:	469a      	mov	sl, r3
 800060c:	2500      	movs	r5, #0
 800060e:	4b8a      	ldr	r3, [pc, #552]	; (8000838 <__aeabi_ddiv+0x5dc>)
 8000610:	0324      	lsls	r4, r4, #12
 8000612:	e67a      	b.n	800030a <__aeabi_ddiv+0xae>
 8000614:	2501      	movs	r5, #1
 8000616:	426d      	negs	r5, r5
 8000618:	2301      	movs	r3, #1
 800061a:	1a9b      	subs	r3, r3, r2
 800061c:	2b38      	cmp	r3, #56	; 0x38
 800061e:	dd00      	ble.n	8000622 <__aeabi_ddiv+0x3c6>
 8000620:	e670      	b.n	8000304 <__aeabi_ddiv+0xa8>
 8000622:	2b1f      	cmp	r3, #31
 8000624:	dc00      	bgt.n	8000628 <__aeabi_ddiv+0x3cc>
 8000626:	e0bf      	b.n	80007a8 <__aeabi_ddiv+0x54c>
 8000628:	211f      	movs	r1, #31
 800062a:	4249      	negs	r1, r1
 800062c:	1a8a      	subs	r2, r1, r2
 800062e:	4641      	mov	r1, r8
 8000630:	40d1      	lsrs	r1, r2
 8000632:	000a      	movs	r2, r1
 8000634:	2b20      	cmp	r3, #32
 8000636:	d004      	beq.n	8000642 <__aeabi_ddiv+0x3e6>
 8000638:	4641      	mov	r1, r8
 800063a:	4b80      	ldr	r3, [pc, #512]	; (800083c <__aeabi_ddiv+0x5e0>)
 800063c:	445b      	add	r3, fp
 800063e:	4099      	lsls	r1, r3
 8000640:	430d      	orrs	r5, r1
 8000642:	1e6b      	subs	r3, r5, #1
 8000644:	419d      	sbcs	r5, r3
 8000646:	2307      	movs	r3, #7
 8000648:	432a      	orrs	r2, r5
 800064a:	001d      	movs	r5, r3
 800064c:	2400      	movs	r4, #0
 800064e:	4015      	ands	r5, r2
 8000650:	4213      	tst	r3, r2
 8000652:	d100      	bne.n	8000656 <__aeabi_ddiv+0x3fa>
 8000654:	e0d4      	b.n	8000800 <__aeabi_ddiv+0x5a4>
 8000656:	210f      	movs	r1, #15
 8000658:	2300      	movs	r3, #0
 800065a:	4011      	ands	r1, r2
 800065c:	2904      	cmp	r1, #4
 800065e:	d100      	bne.n	8000662 <__aeabi_ddiv+0x406>
 8000660:	e0cb      	b.n	80007fa <__aeabi_ddiv+0x59e>
 8000662:	1d11      	adds	r1, r2, #4
 8000664:	4291      	cmp	r1, r2
 8000666:	4192      	sbcs	r2, r2
 8000668:	4252      	negs	r2, r2
 800066a:	189b      	adds	r3, r3, r2
 800066c:	000a      	movs	r2, r1
 800066e:	0219      	lsls	r1, r3, #8
 8000670:	d400      	bmi.n	8000674 <__aeabi_ddiv+0x418>
 8000672:	e0c2      	b.n	80007fa <__aeabi_ddiv+0x59e>
 8000674:	2301      	movs	r3, #1
 8000676:	2400      	movs	r4, #0
 8000678:	2500      	movs	r5, #0
 800067a:	e646      	b.n	800030a <__aeabi_ddiv+0xae>
 800067c:	2380      	movs	r3, #128	; 0x80
 800067e:	4641      	mov	r1, r8
 8000680:	031b      	lsls	r3, r3, #12
 8000682:	4219      	tst	r1, r3
 8000684:	d008      	beq.n	8000698 <__aeabi_ddiv+0x43c>
 8000686:	421c      	tst	r4, r3
 8000688:	d106      	bne.n	8000698 <__aeabi_ddiv+0x43c>
 800068a:	431c      	orrs	r4, r3
 800068c:	0324      	lsls	r4, r4, #12
 800068e:	46ba      	mov	sl, r7
 8000690:	0015      	movs	r5, r2
 8000692:	4b69      	ldr	r3, [pc, #420]	; (8000838 <__aeabi_ddiv+0x5dc>)
 8000694:	0b24      	lsrs	r4, r4, #12
 8000696:	e638      	b.n	800030a <__aeabi_ddiv+0xae>
 8000698:	2480      	movs	r4, #128	; 0x80
 800069a:	4643      	mov	r3, r8
 800069c:	0324      	lsls	r4, r4, #12
 800069e:	431c      	orrs	r4, r3
 80006a0:	0324      	lsls	r4, r4, #12
 80006a2:	46b2      	mov	sl, r6
 80006a4:	4b64      	ldr	r3, [pc, #400]	; (8000838 <__aeabi_ddiv+0x5dc>)
 80006a6:	0b24      	lsrs	r4, r4, #12
 80006a8:	e62f      	b.n	800030a <__aeabi_ddiv+0xae>
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d100      	bne.n	80006b0 <__aeabi_ddiv+0x454>
 80006ae:	e703      	b.n	80004b8 <__aeabi_ddiv+0x25c>
 80006b0:	19a6      	adds	r6, r4, r6
 80006b2:	1e68      	subs	r0, r5, #1
 80006b4:	42a6      	cmp	r6, r4
 80006b6:	d200      	bcs.n	80006ba <__aeabi_ddiv+0x45e>
 80006b8:	e08d      	b.n	80007d6 <__aeabi_ddiv+0x57a>
 80006ba:	428e      	cmp	r6, r1
 80006bc:	d200      	bcs.n	80006c0 <__aeabi_ddiv+0x464>
 80006be:	e0a3      	b.n	8000808 <__aeabi_ddiv+0x5ac>
 80006c0:	d100      	bne.n	80006c4 <__aeabi_ddiv+0x468>
 80006c2:	e0b3      	b.n	800082c <__aeabi_ddiv+0x5d0>
 80006c4:	0005      	movs	r5, r0
 80006c6:	e6f5      	b.n	80004b4 <__aeabi_ddiv+0x258>
 80006c8:	42aa      	cmp	r2, r5
 80006ca:	d900      	bls.n	80006ce <__aeabi_ddiv+0x472>
 80006cc:	e639      	b.n	8000342 <__aeabi_ddiv+0xe6>
 80006ce:	4643      	mov	r3, r8
 80006d0:	07de      	lsls	r6, r3, #31
 80006d2:	0858      	lsrs	r0, r3, #1
 80006d4:	086b      	lsrs	r3, r5, #1
 80006d6:	431e      	orrs	r6, r3
 80006d8:	07ed      	lsls	r5, r5, #31
 80006da:	e639      	b.n	8000350 <__aeabi_ddiv+0xf4>
 80006dc:	4648      	mov	r0, r9
 80006de:	f000 ff55 	bl	800158c <__clzsi2>
 80006e2:	0001      	movs	r1, r0
 80006e4:	0002      	movs	r2, r0
 80006e6:	3115      	adds	r1, #21
 80006e8:	3220      	adds	r2, #32
 80006ea:	291c      	cmp	r1, #28
 80006ec:	dc00      	bgt.n	80006f0 <__aeabi_ddiv+0x494>
 80006ee:	e72c      	b.n	800054a <__aeabi_ddiv+0x2ee>
 80006f0:	464b      	mov	r3, r9
 80006f2:	3808      	subs	r0, #8
 80006f4:	4083      	lsls	r3, r0
 80006f6:	2500      	movs	r5, #0
 80006f8:	4698      	mov	r8, r3
 80006fa:	e732      	b.n	8000562 <__aeabi_ddiv+0x306>
 80006fc:	f000 ff46 	bl	800158c <__clzsi2>
 8000700:	0003      	movs	r3, r0
 8000702:	001a      	movs	r2, r3
 8000704:	3215      	adds	r2, #21
 8000706:	3020      	adds	r0, #32
 8000708:	2a1c      	cmp	r2, #28
 800070a:	dc00      	bgt.n	800070e <__aeabi_ddiv+0x4b2>
 800070c:	e700      	b.n	8000510 <__aeabi_ddiv+0x2b4>
 800070e:	4654      	mov	r4, sl
 8000710:	3b08      	subs	r3, #8
 8000712:	2200      	movs	r2, #0
 8000714:	409c      	lsls	r4, r3
 8000716:	e705      	b.n	8000524 <__aeabi_ddiv+0x2c8>
 8000718:	1936      	adds	r6, r6, r4
 800071a:	3b01      	subs	r3, #1
 800071c:	42b4      	cmp	r4, r6
 800071e:	d900      	bls.n	8000722 <__aeabi_ddiv+0x4c6>
 8000720:	e6a6      	b.n	8000470 <__aeabi_ddiv+0x214>
 8000722:	42b2      	cmp	r2, r6
 8000724:	d800      	bhi.n	8000728 <__aeabi_ddiv+0x4cc>
 8000726:	e6a3      	b.n	8000470 <__aeabi_ddiv+0x214>
 8000728:	1e83      	subs	r3, r0, #2
 800072a:	1936      	adds	r6, r6, r4
 800072c:	e6a0      	b.n	8000470 <__aeabi_ddiv+0x214>
 800072e:	1909      	adds	r1, r1, r4
 8000730:	3d01      	subs	r5, #1
 8000732:	428c      	cmp	r4, r1
 8000734:	d900      	bls.n	8000738 <__aeabi_ddiv+0x4dc>
 8000736:	e68d      	b.n	8000454 <__aeabi_ddiv+0x1f8>
 8000738:	428a      	cmp	r2, r1
 800073a:	d800      	bhi.n	800073e <__aeabi_ddiv+0x4e2>
 800073c:	e68a      	b.n	8000454 <__aeabi_ddiv+0x1f8>
 800073e:	1e85      	subs	r5, r0, #2
 8000740:	1909      	adds	r1, r1, r4
 8000742:	e687      	b.n	8000454 <__aeabi_ddiv+0x1f8>
 8000744:	230f      	movs	r3, #15
 8000746:	402b      	ands	r3, r5
 8000748:	2b04      	cmp	r3, #4
 800074a:	d100      	bne.n	800074e <__aeabi_ddiv+0x4f2>
 800074c:	e6bc      	b.n	80004c8 <__aeabi_ddiv+0x26c>
 800074e:	2305      	movs	r3, #5
 8000750:	425b      	negs	r3, r3
 8000752:	42ab      	cmp	r3, r5
 8000754:	419b      	sbcs	r3, r3
 8000756:	3504      	adds	r5, #4
 8000758:	425b      	negs	r3, r3
 800075a:	08ed      	lsrs	r5, r5, #3
 800075c:	4498      	add	r8, r3
 800075e:	e6b4      	b.n	80004ca <__aeabi_ddiv+0x26e>
 8000760:	42af      	cmp	r7, r5
 8000762:	d900      	bls.n	8000766 <__aeabi_ddiv+0x50a>
 8000764:	e660      	b.n	8000428 <__aeabi_ddiv+0x1cc>
 8000766:	4282      	cmp	r2, r0
 8000768:	d804      	bhi.n	8000774 <__aeabi_ddiv+0x518>
 800076a:	d000      	beq.n	800076e <__aeabi_ddiv+0x512>
 800076c:	e65c      	b.n	8000428 <__aeabi_ddiv+0x1cc>
 800076e:	42ae      	cmp	r6, r5
 8000770:	d800      	bhi.n	8000774 <__aeabi_ddiv+0x518>
 8000772:	e659      	b.n	8000428 <__aeabi_ddiv+0x1cc>
 8000774:	2302      	movs	r3, #2
 8000776:	425b      	negs	r3, r3
 8000778:	469c      	mov	ip, r3
 800077a:	9b00      	ldr	r3, [sp, #0]
 800077c:	44e0      	add	r8, ip
 800077e:	469c      	mov	ip, r3
 8000780:	4465      	add	r5, ip
 8000782:	429d      	cmp	r5, r3
 8000784:	419b      	sbcs	r3, r3
 8000786:	425b      	negs	r3, r3
 8000788:	191b      	adds	r3, r3, r4
 800078a:	18c0      	adds	r0, r0, r3
 800078c:	e64d      	b.n	800042a <__aeabi_ddiv+0x1ce>
 800078e:	428a      	cmp	r2, r1
 8000790:	d800      	bhi.n	8000794 <__aeabi_ddiv+0x538>
 8000792:	e60e      	b.n	80003b2 <__aeabi_ddiv+0x156>
 8000794:	1e83      	subs	r3, r0, #2
 8000796:	1909      	adds	r1, r1, r4
 8000798:	e60b      	b.n	80003b2 <__aeabi_ddiv+0x156>
 800079a:	428a      	cmp	r2, r1
 800079c:	d800      	bhi.n	80007a0 <__aeabi_ddiv+0x544>
 800079e:	e5f4      	b.n	800038a <__aeabi_ddiv+0x12e>
 80007a0:	1e83      	subs	r3, r0, #2
 80007a2:	4698      	mov	r8, r3
 80007a4:	1909      	adds	r1, r1, r4
 80007a6:	e5f0      	b.n	800038a <__aeabi_ddiv+0x12e>
 80007a8:	4925      	ldr	r1, [pc, #148]	; (8000840 <__aeabi_ddiv+0x5e4>)
 80007aa:	0028      	movs	r0, r5
 80007ac:	4459      	add	r1, fp
 80007ae:	408d      	lsls	r5, r1
 80007b0:	4642      	mov	r2, r8
 80007b2:	408a      	lsls	r2, r1
 80007b4:	1e69      	subs	r1, r5, #1
 80007b6:	418d      	sbcs	r5, r1
 80007b8:	4641      	mov	r1, r8
 80007ba:	40d8      	lsrs	r0, r3
 80007bc:	40d9      	lsrs	r1, r3
 80007be:	4302      	orrs	r2, r0
 80007c0:	432a      	orrs	r2, r5
 80007c2:	000b      	movs	r3, r1
 80007c4:	0751      	lsls	r1, r2, #29
 80007c6:	d100      	bne.n	80007ca <__aeabi_ddiv+0x56e>
 80007c8:	e751      	b.n	800066e <__aeabi_ddiv+0x412>
 80007ca:	210f      	movs	r1, #15
 80007cc:	4011      	ands	r1, r2
 80007ce:	2904      	cmp	r1, #4
 80007d0:	d000      	beq.n	80007d4 <__aeabi_ddiv+0x578>
 80007d2:	e746      	b.n	8000662 <__aeabi_ddiv+0x406>
 80007d4:	e74b      	b.n	800066e <__aeabi_ddiv+0x412>
 80007d6:	0005      	movs	r5, r0
 80007d8:	428e      	cmp	r6, r1
 80007da:	d000      	beq.n	80007de <__aeabi_ddiv+0x582>
 80007dc:	e66a      	b.n	80004b4 <__aeabi_ddiv+0x258>
 80007de:	9a00      	ldr	r2, [sp, #0]
 80007e0:	4293      	cmp	r3, r2
 80007e2:	d000      	beq.n	80007e6 <__aeabi_ddiv+0x58a>
 80007e4:	e666      	b.n	80004b4 <__aeabi_ddiv+0x258>
 80007e6:	e667      	b.n	80004b8 <__aeabi_ddiv+0x25c>
 80007e8:	4a16      	ldr	r2, [pc, #88]	; (8000844 <__aeabi_ddiv+0x5e8>)
 80007ea:	445a      	add	r2, fp
 80007ec:	2a00      	cmp	r2, #0
 80007ee:	dc00      	bgt.n	80007f2 <__aeabi_ddiv+0x596>
 80007f0:	e710      	b.n	8000614 <__aeabi_ddiv+0x3b8>
 80007f2:	2301      	movs	r3, #1
 80007f4:	2500      	movs	r5, #0
 80007f6:	4498      	add	r8, r3
 80007f8:	e667      	b.n	80004ca <__aeabi_ddiv+0x26e>
 80007fa:	075d      	lsls	r5, r3, #29
 80007fc:	025b      	lsls	r3, r3, #9
 80007fe:	0b1c      	lsrs	r4, r3, #12
 8000800:	08d2      	lsrs	r2, r2, #3
 8000802:	2300      	movs	r3, #0
 8000804:	4315      	orrs	r5, r2
 8000806:	e580      	b.n	800030a <__aeabi_ddiv+0xae>
 8000808:	9800      	ldr	r0, [sp, #0]
 800080a:	3d02      	subs	r5, #2
 800080c:	0042      	lsls	r2, r0, #1
 800080e:	4282      	cmp	r2, r0
 8000810:	41bf      	sbcs	r7, r7
 8000812:	427f      	negs	r7, r7
 8000814:	193c      	adds	r4, r7, r4
 8000816:	1936      	adds	r6, r6, r4
 8000818:	9200      	str	r2, [sp, #0]
 800081a:	e7dd      	b.n	80007d8 <__aeabi_ddiv+0x57c>
 800081c:	2480      	movs	r4, #128	; 0x80
 800081e:	4643      	mov	r3, r8
 8000820:	0324      	lsls	r4, r4, #12
 8000822:	431c      	orrs	r4, r3
 8000824:	0324      	lsls	r4, r4, #12
 8000826:	4b04      	ldr	r3, [pc, #16]	; (8000838 <__aeabi_ddiv+0x5dc>)
 8000828:	0b24      	lsrs	r4, r4, #12
 800082a:	e56e      	b.n	800030a <__aeabi_ddiv+0xae>
 800082c:	9a00      	ldr	r2, [sp, #0]
 800082e:	429a      	cmp	r2, r3
 8000830:	d3ea      	bcc.n	8000808 <__aeabi_ddiv+0x5ac>
 8000832:	0005      	movs	r5, r0
 8000834:	e7d3      	b.n	80007de <__aeabi_ddiv+0x582>
 8000836:	46c0      	nop			; (mov r8, r8)
 8000838:	000007ff 	.word	0x000007ff
 800083c:	0000043e 	.word	0x0000043e
 8000840:	0000041e 	.word	0x0000041e
 8000844:	000003ff 	.word	0x000003ff

08000848 <__aeabi_dmul>:
 8000848:	b5f0      	push	{r4, r5, r6, r7, lr}
 800084a:	4657      	mov	r7, sl
 800084c:	464e      	mov	r6, r9
 800084e:	4645      	mov	r5, r8
 8000850:	46de      	mov	lr, fp
 8000852:	b5e0      	push	{r5, r6, r7, lr}
 8000854:	4698      	mov	r8, r3
 8000856:	030c      	lsls	r4, r1, #12
 8000858:	004b      	lsls	r3, r1, #1
 800085a:	0006      	movs	r6, r0
 800085c:	4692      	mov	sl, r2
 800085e:	b087      	sub	sp, #28
 8000860:	0b24      	lsrs	r4, r4, #12
 8000862:	0d5b      	lsrs	r3, r3, #21
 8000864:	0fcf      	lsrs	r7, r1, #31
 8000866:	2b00      	cmp	r3, #0
 8000868:	d100      	bne.n	800086c <__aeabi_dmul+0x24>
 800086a:	e15c      	b.n	8000b26 <__aeabi_dmul+0x2de>
 800086c:	4ad9      	ldr	r2, [pc, #868]	; (8000bd4 <__aeabi_dmul+0x38c>)
 800086e:	4293      	cmp	r3, r2
 8000870:	d100      	bne.n	8000874 <__aeabi_dmul+0x2c>
 8000872:	e175      	b.n	8000b60 <__aeabi_dmul+0x318>
 8000874:	0f42      	lsrs	r2, r0, #29
 8000876:	00e4      	lsls	r4, r4, #3
 8000878:	4314      	orrs	r4, r2
 800087a:	2280      	movs	r2, #128	; 0x80
 800087c:	0412      	lsls	r2, r2, #16
 800087e:	4314      	orrs	r4, r2
 8000880:	4ad5      	ldr	r2, [pc, #852]	; (8000bd8 <__aeabi_dmul+0x390>)
 8000882:	00c5      	lsls	r5, r0, #3
 8000884:	4694      	mov	ip, r2
 8000886:	4463      	add	r3, ip
 8000888:	9300      	str	r3, [sp, #0]
 800088a:	2300      	movs	r3, #0
 800088c:	4699      	mov	r9, r3
 800088e:	469b      	mov	fp, r3
 8000890:	4643      	mov	r3, r8
 8000892:	4642      	mov	r2, r8
 8000894:	031e      	lsls	r6, r3, #12
 8000896:	0fd2      	lsrs	r2, r2, #31
 8000898:	005b      	lsls	r3, r3, #1
 800089a:	4650      	mov	r0, sl
 800089c:	4690      	mov	r8, r2
 800089e:	0b36      	lsrs	r6, r6, #12
 80008a0:	0d5b      	lsrs	r3, r3, #21
 80008a2:	d100      	bne.n	80008a6 <__aeabi_dmul+0x5e>
 80008a4:	e120      	b.n	8000ae8 <__aeabi_dmul+0x2a0>
 80008a6:	4acb      	ldr	r2, [pc, #812]	; (8000bd4 <__aeabi_dmul+0x38c>)
 80008a8:	4293      	cmp	r3, r2
 80008aa:	d100      	bne.n	80008ae <__aeabi_dmul+0x66>
 80008ac:	e162      	b.n	8000b74 <__aeabi_dmul+0x32c>
 80008ae:	49ca      	ldr	r1, [pc, #808]	; (8000bd8 <__aeabi_dmul+0x390>)
 80008b0:	0f42      	lsrs	r2, r0, #29
 80008b2:	468c      	mov	ip, r1
 80008b4:	9900      	ldr	r1, [sp, #0]
 80008b6:	4463      	add	r3, ip
 80008b8:	00f6      	lsls	r6, r6, #3
 80008ba:	468c      	mov	ip, r1
 80008bc:	4316      	orrs	r6, r2
 80008be:	2280      	movs	r2, #128	; 0x80
 80008c0:	449c      	add	ip, r3
 80008c2:	0412      	lsls	r2, r2, #16
 80008c4:	4663      	mov	r3, ip
 80008c6:	4316      	orrs	r6, r2
 80008c8:	00c2      	lsls	r2, r0, #3
 80008ca:	2000      	movs	r0, #0
 80008cc:	9300      	str	r3, [sp, #0]
 80008ce:	9900      	ldr	r1, [sp, #0]
 80008d0:	4643      	mov	r3, r8
 80008d2:	3101      	adds	r1, #1
 80008d4:	468c      	mov	ip, r1
 80008d6:	4649      	mov	r1, r9
 80008d8:	407b      	eors	r3, r7
 80008da:	9301      	str	r3, [sp, #4]
 80008dc:	290f      	cmp	r1, #15
 80008de:	d826      	bhi.n	800092e <__aeabi_dmul+0xe6>
 80008e0:	4bbe      	ldr	r3, [pc, #760]	; (8000bdc <__aeabi_dmul+0x394>)
 80008e2:	0089      	lsls	r1, r1, #2
 80008e4:	5859      	ldr	r1, [r3, r1]
 80008e6:	468f      	mov	pc, r1
 80008e8:	4643      	mov	r3, r8
 80008ea:	9301      	str	r3, [sp, #4]
 80008ec:	0034      	movs	r4, r6
 80008ee:	0015      	movs	r5, r2
 80008f0:	4683      	mov	fp, r0
 80008f2:	465b      	mov	r3, fp
 80008f4:	2b02      	cmp	r3, #2
 80008f6:	d016      	beq.n	8000926 <__aeabi_dmul+0xde>
 80008f8:	2b03      	cmp	r3, #3
 80008fa:	d100      	bne.n	80008fe <__aeabi_dmul+0xb6>
 80008fc:	e203      	b.n	8000d06 <__aeabi_dmul+0x4be>
 80008fe:	2b01      	cmp	r3, #1
 8000900:	d000      	beq.n	8000904 <__aeabi_dmul+0xbc>
 8000902:	e0cd      	b.n	8000aa0 <__aeabi_dmul+0x258>
 8000904:	2200      	movs	r2, #0
 8000906:	2400      	movs	r4, #0
 8000908:	2500      	movs	r5, #0
 800090a:	9b01      	ldr	r3, [sp, #4]
 800090c:	0512      	lsls	r2, r2, #20
 800090e:	4322      	orrs	r2, r4
 8000910:	07db      	lsls	r3, r3, #31
 8000912:	431a      	orrs	r2, r3
 8000914:	0028      	movs	r0, r5
 8000916:	0011      	movs	r1, r2
 8000918:	b007      	add	sp, #28
 800091a:	bcf0      	pop	{r4, r5, r6, r7}
 800091c:	46bb      	mov	fp, r7
 800091e:	46b2      	mov	sl, r6
 8000920:	46a9      	mov	r9, r5
 8000922:	46a0      	mov	r8, r4
 8000924:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000926:	2400      	movs	r4, #0
 8000928:	2500      	movs	r5, #0
 800092a:	4aaa      	ldr	r2, [pc, #680]	; (8000bd4 <__aeabi_dmul+0x38c>)
 800092c:	e7ed      	b.n	800090a <__aeabi_dmul+0xc2>
 800092e:	0c28      	lsrs	r0, r5, #16
 8000930:	042d      	lsls	r5, r5, #16
 8000932:	0c2d      	lsrs	r5, r5, #16
 8000934:	002b      	movs	r3, r5
 8000936:	0c11      	lsrs	r1, r2, #16
 8000938:	0412      	lsls	r2, r2, #16
 800093a:	0c12      	lsrs	r2, r2, #16
 800093c:	4353      	muls	r3, r2
 800093e:	4698      	mov	r8, r3
 8000940:	0013      	movs	r3, r2
 8000942:	002f      	movs	r7, r5
 8000944:	4343      	muls	r3, r0
 8000946:	4699      	mov	r9, r3
 8000948:	434f      	muls	r7, r1
 800094a:	444f      	add	r7, r9
 800094c:	46bb      	mov	fp, r7
 800094e:	4647      	mov	r7, r8
 8000950:	000b      	movs	r3, r1
 8000952:	0c3f      	lsrs	r7, r7, #16
 8000954:	46ba      	mov	sl, r7
 8000956:	4343      	muls	r3, r0
 8000958:	44da      	add	sl, fp
 800095a:	9302      	str	r3, [sp, #8]
 800095c:	45d1      	cmp	r9, sl
 800095e:	d904      	bls.n	800096a <__aeabi_dmul+0x122>
 8000960:	2780      	movs	r7, #128	; 0x80
 8000962:	027f      	lsls	r7, r7, #9
 8000964:	46b9      	mov	r9, r7
 8000966:	444b      	add	r3, r9
 8000968:	9302      	str	r3, [sp, #8]
 800096a:	4653      	mov	r3, sl
 800096c:	0c1b      	lsrs	r3, r3, #16
 800096e:	469b      	mov	fp, r3
 8000970:	4653      	mov	r3, sl
 8000972:	041f      	lsls	r7, r3, #16
 8000974:	4643      	mov	r3, r8
 8000976:	041b      	lsls	r3, r3, #16
 8000978:	0c1b      	lsrs	r3, r3, #16
 800097a:	4698      	mov	r8, r3
 800097c:	003b      	movs	r3, r7
 800097e:	4443      	add	r3, r8
 8000980:	9304      	str	r3, [sp, #16]
 8000982:	0c33      	lsrs	r3, r6, #16
 8000984:	0436      	lsls	r6, r6, #16
 8000986:	0c36      	lsrs	r6, r6, #16
 8000988:	4698      	mov	r8, r3
 800098a:	0033      	movs	r3, r6
 800098c:	4343      	muls	r3, r0
 800098e:	4699      	mov	r9, r3
 8000990:	4643      	mov	r3, r8
 8000992:	4343      	muls	r3, r0
 8000994:	002f      	movs	r7, r5
 8000996:	469a      	mov	sl, r3
 8000998:	4643      	mov	r3, r8
 800099a:	4377      	muls	r7, r6
 800099c:	435d      	muls	r5, r3
 800099e:	0c38      	lsrs	r0, r7, #16
 80009a0:	444d      	add	r5, r9
 80009a2:	1945      	adds	r5, r0, r5
 80009a4:	45a9      	cmp	r9, r5
 80009a6:	d903      	bls.n	80009b0 <__aeabi_dmul+0x168>
 80009a8:	2380      	movs	r3, #128	; 0x80
 80009aa:	025b      	lsls	r3, r3, #9
 80009ac:	4699      	mov	r9, r3
 80009ae:	44ca      	add	sl, r9
 80009b0:	043f      	lsls	r7, r7, #16
 80009b2:	0c28      	lsrs	r0, r5, #16
 80009b4:	0c3f      	lsrs	r7, r7, #16
 80009b6:	042d      	lsls	r5, r5, #16
 80009b8:	19ed      	adds	r5, r5, r7
 80009ba:	0c27      	lsrs	r7, r4, #16
 80009bc:	0424      	lsls	r4, r4, #16
 80009be:	0c24      	lsrs	r4, r4, #16
 80009c0:	0003      	movs	r3, r0
 80009c2:	0020      	movs	r0, r4
 80009c4:	4350      	muls	r0, r2
 80009c6:	437a      	muls	r2, r7
 80009c8:	4691      	mov	r9, r2
 80009ca:	003a      	movs	r2, r7
 80009cc:	4453      	add	r3, sl
 80009ce:	9305      	str	r3, [sp, #20]
 80009d0:	0c03      	lsrs	r3, r0, #16
 80009d2:	469a      	mov	sl, r3
 80009d4:	434a      	muls	r2, r1
 80009d6:	4361      	muls	r1, r4
 80009d8:	4449      	add	r1, r9
 80009da:	4451      	add	r1, sl
 80009dc:	44ab      	add	fp, r5
 80009de:	4589      	cmp	r9, r1
 80009e0:	d903      	bls.n	80009ea <__aeabi_dmul+0x1a2>
 80009e2:	2380      	movs	r3, #128	; 0x80
 80009e4:	025b      	lsls	r3, r3, #9
 80009e6:	4699      	mov	r9, r3
 80009e8:	444a      	add	r2, r9
 80009ea:	0400      	lsls	r0, r0, #16
 80009ec:	0c0b      	lsrs	r3, r1, #16
 80009ee:	0c00      	lsrs	r0, r0, #16
 80009f0:	0409      	lsls	r1, r1, #16
 80009f2:	1809      	adds	r1, r1, r0
 80009f4:	0020      	movs	r0, r4
 80009f6:	4699      	mov	r9, r3
 80009f8:	4643      	mov	r3, r8
 80009fa:	4370      	muls	r0, r6
 80009fc:	435c      	muls	r4, r3
 80009fe:	437e      	muls	r6, r7
 8000a00:	435f      	muls	r7, r3
 8000a02:	0c03      	lsrs	r3, r0, #16
 8000a04:	4698      	mov	r8, r3
 8000a06:	19a4      	adds	r4, r4, r6
 8000a08:	4444      	add	r4, r8
 8000a0a:	444a      	add	r2, r9
 8000a0c:	9703      	str	r7, [sp, #12]
 8000a0e:	42a6      	cmp	r6, r4
 8000a10:	d904      	bls.n	8000a1c <__aeabi_dmul+0x1d4>
 8000a12:	2380      	movs	r3, #128	; 0x80
 8000a14:	025b      	lsls	r3, r3, #9
 8000a16:	4698      	mov	r8, r3
 8000a18:	4447      	add	r7, r8
 8000a1a:	9703      	str	r7, [sp, #12]
 8000a1c:	0423      	lsls	r3, r4, #16
 8000a1e:	9e02      	ldr	r6, [sp, #8]
 8000a20:	469a      	mov	sl, r3
 8000a22:	9b05      	ldr	r3, [sp, #20]
 8000a24:	445e      	add	r6, fp
 8000a26:	4698      	mov	r8, r3
 8000a28:	42ae      	cmp	r6, r5
 8000a2a:	41ad      	sbcs	r5, r5
 8000a2c:	1876      	adds	r6, r6, r1
 8000a2e:	428e      	cmp	r6, r1
 8000a30:	4189      	sbcs	r1, r1
 8000a32:	0400      	lsls	r0, r0, #16
 8000a34:	0c00      	lsrs	r0, r0, #16
 8000a36:	4450      	add	r0, sl
 8000a38:	4440      	add	r0, r8
 8000a3a:	426d      	negs	r5, r5
 8000a3c:	1947      	adds	r7, r0, r5
 8000a3e:	46b8      	mov	r8, r7
 8000a40:	4693      	mov	fp, r2
 8000a42:	4249      	negs	r1, r1
 8000a44:	4689      	mov	r9, r1
 8000a46:	44c3      	add	fp, r8
 8000a48:	44d9      	add	r9, fp
 8000a4a:	4298      	cmp	r0, r3
 8000a4c:	4180      	sbcs	r0, r0
 8000a4e:	45a8      	cmp	r8, r5
 8000a50:	41ad      	sbcs	r5, r5
 8000a52:	4593      	cmp	fp, r2
 8000a54:	4192      	sbcs	r2, r2
 8000a56:	4589      	cmp	r9, r1
 8000a58:	4189      	sbcs	r1, r1
 8000a5a:	426d      	negs	r5, r5
 8000a5c:	4240      	negs	r0, r0
 8000a5e:	4328      	orrs	r0, r5
 8000a60:	0c24      	lsrs	r4, r4, #16
 8000a62:	4252      	negs	r2, r2
 8000a64:	4249      	negs	r1, r1
 8000a66:	430a      	orrs	r2, r1
 8000a68:	9b03      	ldr	r3, [sp, #12]
 8000a6a:	1900      	adds	r0, r0, r4
 8000a6c:	1880      	adds	r0, r0, r2
 8000a6e:	18c7      	adds	r7, r0, r3
 8000a70:	464b      	mov	r3, r9
 8000a72:	0ddc      	lsrs	r4, r3, #23
 8000a74:	9b04      	ldr	r3, [sp, #16]
 8000a76:	0275      	lsls	r5, r6, #9
 8000a78:	431d      	orrs	r5, r3
 8000a7a:	1e6a      	subs	r2, r5, #1
 8000a7c:	4195      	sbcs	r5, r2
 8000a7e:	464b      	mov	r3, r9
 8000a80:	0df6      	lsrs	r6, r6, #23
 8000a82:	027f      	lsls	r7, r7, #9
 8000a84:	4335      	orrs	r5, r6
 8000a86:	025a      	lsls	r2, r3, #9
 8000a88:	433c      	orrs	r4, r7
 8000a8a:	4315      	orrs	r5, r2
 8000a8c:	01fb      	lsls	r3, r7, #7
 8000a8e:	d400      	bmi.n	8000a92 <__aeabi_dmul+0x24a>
 8000a90:	e11c      	b.n	8000ccc <__aeabi_dmul+0x484>
 8000a92:	2101      	movs	r1, #1
 8000a94:	086a      	lsrs	r2, r5, #1
 8000a96:	400d      	ands	r5, r1
 8000a98:	4315      	orrs	r5, r2
 8000a9a:	07e2      	lsls	r2, r4, #31
 8000a9c:	4315      	orrs	r5, r2
 8000a9e:	0864      	lsrs	r4, r4, #1
 8000aa0:	494f      	ldr	r1, [pc, #316]	; (8000be0 <__aeabi_dmul+0x398>)
 8000aa2:	4461      	add	r1, ip
 8000aa4:	2900      	cmp	r1, #0
 8000aa6:	dc00      	bgt.n	8000aaa <__aeabi_dmul+0x262>
 8000aa8:	e0b0      	b.n	8000c0c <__aeabi_dmul+0x3c4>
 8000aaa:	076b      	lsls	r3, r5, #29
 8000aac:	d009      	beq.n	8000ac2 <__aeabi_dmul+0x27a>
 8000aae:	220f      	movs	r2, #15
 8000ab0:	402a      	ands	r2, r5
 8000ab2:	2a04      	cmp	r2, #4
 8000ab4:	d005      	beq.n	8000ac2 <__aeabi_dmul+0x27a>
 8000ab6:	1d2a      	adds	r2, r5, #4
 8000ab8:	42aa      	cmp	r2, r5
 8000aba:	41ad      	sbcs	r5, r5
 8000abc:	426d      	negs	r5, r5
 8000abe:	1964      	adds	r4, r4, r5
 8000ac0:	0015      	movs	r5, r2
 8000ac2:	01e3      	lsls	r3, r4, #7
 8000ac4:	d504      	bpl.n	8000ad0 <__aeabi_dmul+0x288>
 8000ac6:	2180      	movs	r1, #128	; 0x80
 8000ac8:	4a46      	ldr	r2, [pc, #280]	; (8000be4 <__aeabi_dmul+0x39c>)
 8000aca:	00c9      	lsls	r1, r1, #3
 8000acc:	4014      	ands	r4, r2
 8000ace:	4461      	add	r1, ip
 8000ad0:	4a45      	ldr	r2, [pc, #276]	; (8000be8 <__aeabi_dmul+0x3a0>)
 8000ad2:	4291      	cmp	r1, r2
 8000ad4:	dd00      	ble.n	8000ad8 <__aeabi_dmul+0x290>
 8000ad6:	e726      	b.n	8000926 <__aeabi_dmul+0xde>
 8000ad8:	0762      	lsls	r2, r4, #29
 8000ada:	08ed      	lsrs	r5, r5, #3
 8000adc:	0264      	lsls	r4, r4, #9
 8000ade:	0549      	lsls	r1, r1, #21
 8000ae0:	4315      	orrs	r5, r2
 8000ae2:	0b24      	lsrs	r4, r4, #12
 8000ae4:	0d4a      	lsrs	r2, r1, #21
 8000ae6:	e710      	b.n	800090a <__aeabi_dmul+0xc2>
 8000ae8:	4652      	mov	r2, sl
 8000aea:	4332      	orrs	r2, r6
 8000aec:	d100      	bne.n	8000af0 <__aeabi_dmul+0x2a8>
 8000aee:	e07f      	b.n	8000bf0 <__aeabi_dmul+0x3a8>
 8000af0:	2e00      	cmp	r6, #0
 8000af2:	d100      	bne.n	8000af6 <__aeabi_dmul+0x2ae>
 8000af4:	e0dc      	b.n	8000cb0 <__aeabi_dmul+0x468>
 8000af6:	0030      	movs	r0, r6
 8000af8:	f000 fd48 	bl	800158c <__clzsi2>
 8000afc:	0002      	movs	r2, r0
 8000afe:	3a0b      	subs	r2, #11
 8000b00:	231d      	movs	r3, #29
 8000b02:	0001      	movs	r1, r0
 8000b04:	1a9b      	subs	r3, r3, r2
 8000b06:	4652      	mov	r2, sl
 8000b08:	3908      	subs	r1, #8
 8000b0a:	40da      	lsrs	r2, r3
 8000b0c:	408e      	lsls	r6, r1
 8000b0e:	4316      	orrs	r6, r2
 8000b10:	4652      	mov	r2, sl
 8000b12:	408a      	lsls	r2, r1
 8000b14:	9b00      	ldr	r3, [sp, #0]
 8000b16:	4935      	ldr	r1, [pc, #212]	; (8000bec <__aeabi_dmul+0x3a4>)
 8000b18:	1a18      	subs	r0, r3, r0
 8000b1a:	0003      	movs	r3, r0
 8000b1c:	468c      	mov	ip, r1
 8000b1e:	4463      	add	r3, ip
 8000b20:	2000      	movs	r0, #0
 8000b22:	9300      	str	r3, [sp, #0]
 8000b24:	e6d3      	b.n	80008ce <__aeabi_dmul+0x86>
 8000b26:	0025      	movs	r5, r4
 8000b28:	4305      	orrs	r5, r0
 8000b2a:	d04a      	beq.n	8000bc2 <__aeabi_dmul+0x37a>
 8000b2c:	2c00      	cmp	r4, #0
 8000b2e:	d100      	bne.n	8000b32 <__aeabi_dmul+0x2ea>
 8000b30:	e0b0      	b.n	8000c94 <__aeabi_dmul+0x44c>
 8000b32:	0020      	movs	r0, r4
 8000b34:	f000 fd2a 	bl	800158c <__clzsi2>
 8000b38:	0001      	movs	r1, r0
 8000b3a:	0002      	movs	r2, r0
 8000b3c:	390b      	subs	r1, #11
 8000b3e:	231d      	movs	r3, #29
 8000b40:	0010      	movs	r0, r2
 8000b42:	1a5b      	subs	r3, r3, r1
 8000b44:	0031      	movs	r1, r6
 8000b46:	0035      	movs	r5, r6
 8000b48:	3808      	subs	r0, #8
 8000b4a:	4084      	lsls	r4, r0
 8000b4c:	40d9      	lsrs	r1, r3
 8000b4e:	4085      	lsls	r5, r0
 8000b50:	430c      	orrs	r4, r1
 8000b52:	4826      	ldr	r0, [pc, #152]	; (8000bec <__aeabi_dmul+0x3a4>)
 8000b54:	1a83      	subs	r3, r0, r2
 8000b56:	9300      	str	r3, [sp, #0]
 8000b58:	2300      	movs	r3, #0
 8000b5a:	4699      	mov	r9, r3
 8000b5c:	469b      	mov	fp, r3
 8000b5e:	e697      	b.n	8000890 <__aeabi_dmul+0x48>
 8000b60:	0005      	movs	r5, r0
 8000b62:	4325      	orrs	r5, r4
 8000b64:	d126      	bne.n	8000bb4 <__aeabi_dmul+0x36c>
 8000b66:	2208      	movs	r2, #8
 8000b68:	9300      	str	r3, [sp, #0]
 8000b6a:	2302      	movs	r3, #2
 8000b6c:	2400      	movs	r4, #0
 8000b6e:	4691      	mov	r9, r2
 8000b70:	469b      	mov	fp, r3
 8000b72:	e68d      	b.n	8000890 <__aeabi_dmul+0x48>
 8000b74:	4652      	mov	r2, sl
 8000b76:	9b00      	ldr	r3, [sp, #0]
 8000b78:	4332      	orrs	r2, r6
 8000b7a:	d110      	bne.n	8000b9e <__aeabi_dmul+0x356>
 8000b7c:	4915      	ldr	r1, [pc, #84]	; (8000bd4 <__aeabi_dmul+0x38c>)
 8000b7e:	2600      	movs	r6, #0
 8000b80:	468c      	mov	ip, r1
 8000b82:	4463      	add	r3, ip
 8000b84:	4649      	mov	r1, r9
 8000b86:	9300      	str	r3, [sp, #0]
 8000b88:	2302      	movs	r3, #2
 8000b8a:	4319      	orrs	r1, r3
 8000b8c:	4689      	mov	r9, r1
 8000b8e:	2002      	movs	r0, #2
 8000b90:	e69d      	b.n	80008ce <__aeabi_dmul+0x86>
 8000b92:	465b      	mov	r3, fp
 8000b94:	9701      	str	r7, [sp, #4]
 8000b96:	2b02      	cmp	r3, #2
 8000b98:	d000      	beq.n	8000b9c <__aeabi_dmul+0x354>
 8000b9a:	e6ad      	b.n	80008f8 <__aeabi_dmul+0xb0>
 8000b9c:	e6c3      	b.n	8000926 <__aeabi_dmul+0xde>
 8000b9e:	4a0d      	ldr	r2, [pc, #52]	; (8000bd4 <__aeabi_dmul+0x38c>)
 8000ba0:	2003      	movs	r0, #3
 8000ba2:	4694      	mov	ip, r2
 8000ba4:	4463      	add	r3, ip
 8000ba6:	464a      	mov	r2, r9
 8000ba8:	9300      	str	r3, [sp, #0]
 8000baa:	2303      	movs	r3, #3
 8000bac:	431a      	orrs	r2, r3
 8000bae:	4691      	mov	r9, r2
 8000bb0:	4652      	mov	r2, sl
 8000bb2:	e68c      	b.n	80008ce <__aeabi_dmul+0x86>
 8000bb4:	220c      	movs	r2, #12
 8000bb6:	9300      	str	r3, [sp, #0]
 8000bb8:	2303      	movs	r3, #3
 8000bba:	0005      	movs	r5, r0
 8000bbc:	4691      	mov	r9, r2
 8000bbe:	469b      	mov	fp, r3
 8000bc0:	e666      	b.n	8000890 <__aeabi_dmul+0x48>
 8000bc2:	2304      	movs	r3, #4
 8000bc4:	4699      	mov	r9, r3
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	9300      	str	r3, [sp, #0]
 8000bca:	3301      	adds	r3, #1
 8000bcc:	2400      	movs	r4, #0
 8000bce:	469b      	mov	fp, r3
 8000bd0:	e65e      	b.n	8000890 <__aeabi_dmul+0x48>
 8000bd2:	46c0      	nop			; (mov r8, r8)
 8000bd4:	000007ff 	.word	0x000007ff
 8000bd8:	fffffc01 	.word	0xfffffc01
 8000bdc:	080044a4 	.word	0x080044a4
 8000be0:	000003ff 	.word	0x000003ff
 8000be4:	feffffff 	.word	0xfeffffff
 8000be8:	000007fe 	.word	0x000007fe
 8000bec:	fffffc0d 	.word	0xfffffc0d
 8000bf0:	4649      	mov	r1, r9
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	4319      	orrs	r1, r3
 8000bf6:	4689      	mov	r9, r1
 8000bf8:	2600      	movs	r6, #0
 8000bfa:	2001      	movs	r0, #1
 8000bfc:	e667      	b.n	80008ce <__aeabi_dmul+0x86>
 8000bfe:	2300      	movs	r3, #0
 8000c00:	2480      	movs	r4, #128	; 0x80
 8000c02:	2500      	movs	r5, #0
 8000c04:	4a43      	ldr	r2, [pc, #268]	; (8000d14 <__aeabi_dmul+0x4cc>)
 8000c06:	9301      	str	r3, [sp, #4]
 8000c08:	0324      	lsls	r4, r4, #12
 8000c0a:	e67e      	b.n	800090a <__aeabi_dmul+0xc2>
 8000c0c:	2001      	movs	r0, #1
 8000c0e:	1a40      	subs	r0, r0, r1
 8000c10:	2838      	cmp	r0, #56	; 0x38
 8000c12:	dd00      	ble.n	8000c16 <__aeabi_dmul+0x3ce>
 8000c14:	e676      	b.n	8000904 <__aeabi_dmul+0xbc>
 8000c16:	281f      	cmp	r0, #31
 8000c18:	dd5b      	ble.n	8000cd2 <__aeabi_dmul+0x48a>
 8000c1a:	221f      	movs	r2, #31
 8000c1c:	0023      	movs	r3, r4
 8000c1e:	4252      	negs	r2, r2
 8000c20:	1a51      	subs	r1, r2, r1
 8000c22:	40cb      	lsrs	r3, r1
 8000c24:	0019      	movs	r1, r3
 8000c26:	2820      	cmp	r0, #32
 8000c28:	d003      	beq.n	8000c32 <__aeabi_dmul+0x3ea>
 8000c2a:	4a3b      	ldr	r2, [pc, #236]	; (8000d18 <__aeabi_dmul+0x4d0>)
 8000c2c:	4462      	add	r2, ip
 8000c2e:	4094      	lsls	r4, r2
 8000c30:	4325      	orrs	r5, r4
 8000c32:	1e6a      	subs	r2, r5, #1
 8000c34:	4195      	sbcs	r5, r2
 8000c36:	002a      	movs	r2, r5
 8000c38:	430a      	orrs	r2, r1
 8000c3a:	2107      	movs	r1, #7
 8000c3c:	000d      	movs	r5, r1
 8000c3e:	2400      	movs	r4, #0
 8000c40:	4015      	ands	r5, r2
 8000c42:	4211      	tst	r1, r2
 8000c44:	d05b      	beq.n	8000cfe <__aeabi_dmul+0x4b6>
 8000c46:	210f      	movs	r1, #15
 8000c48:	2400      	movs	r4, #0
 8000c4a:	4011      	ands	r1, r2
 8000c4c:	2904      	cmp	r1, #4
 8000c4e:	d053      	beq.n	8000cf8 <__aeabi_dmul+0x4b0>
 8000c50:	1d11      	adds	r1, r2, #4
 8000c52:	4291      	cmp	r1, r2
 8000c54:	4192      	sbcs	r2, r2
 8000c56:	4252      	negs	r2, r2
 8000c58:	18a4      	adds	r4, r4, r2
 8000c5a:	000a      	movs	r2, r1
 8000c5c:	0223      	lsls	r3, r4, #8
 8000c5e:	d54b      	bpl.n	8000cf8 <__aeabi_dmul+0x4b0>
 8000c60:	2201      	movs	r2, #1
 8000c62:	2400      	movs	r4, #0
 8000c64:	2500      	movs	r5, #0
 8000c66:	e650      	b.n	800090a <__aeabi_dmul+0xc2>
 8000c68:	2380      	movs	r3, #128	; 0x80
 8000c6a:	031b      	lsls	r3, r3, #12
 8000c6c:	421c      	tst	r4, r3
 8000c6e:	d009      	beq.n	8000c84 <__aeabi_dmul+0x43c>
 8000c70:	421e      	tst	r6, r3
 8000c72:	d107      	bne.n	8000c84 <__aeabi_dmul+0x43c>
 8000c74:	4333      	orrs	r3, r6
 8000c76:	031c      	lsls	r4, r3, #12
 8000c78:	4643      	mov	r3, r8
 8000c7a:	0015      	movs	r5, r2
 8000c7c:	0b24      	lsrs	r4, r4, #12
 8000c7e:	4a25      	ldr	r2, [pc, #148]	; (8000d14 <__aeabi_dmul+0x4cc>)
 8000c80:	9301      	str	r3, [sp, #4]
 8000c82:	e642      	b.n	800090a <__aeabi_dmul+0xc2>
 8000c84:	2280      	movs	r2, #128	; 0x80
 8000c86:	0312      	lsls	r2, r2, #12
 8000c88:	4314      	orrs	r4, r2
 8000c8a:	0324      	lsls	r4, r4, #12
 8000c8c:	4a21      	ldr	r2, [pc, #132]	; (8000d14 <__aeabi_dmul+0x4cc>)
 8000c8e:	0b24      	lsrs	r4, r4, #12
 8000c90:	9701      	str	r7, [sp, #4]
 8000c92:	e63a      	b.n	800090a <__aeabi_dmul+0xc2>
 8000c94:	f000 fc7a 	bl	800158c <__clzsi2>
 8000c98:	0001      	movs	r1, r0
 8000c9a:	0002      	movs	r2, r0
 8000c9c:	3115      	adds	r1, #21
 8000c9e:	3220      	adds	r2, #32
 8000ca0:	291c      	cmp	r1, #28
 8000ca2:	dc00      	bgt.n	8000ca6 <__aeabi_dmul+0x45e>
 8000ca4:	e74b      	b.n	8000b3e <__aeabi_dmul+0x2f6>
 8000ca6:	0034      	movs	r4, r6
 8000ca8:	3808      	subs	r0, #8
 8000caa:	2500      	movs	r5, #0
 8000cac:	4084      	lsls	r4, r0
 8000cae:	e750      	b.n	8000b52 <__aeabi_dmul+0x30a>
 8000cb0:	f000 fc6c 	bl	800158c <__clzsi2>
 8000cb4:	0003      	movs	r3, r0
 8000cb6:	001a      	movs	r2, r3
 8000cb8:	3215      	adds	r2, #21
 8000cba:	3020      	adds	r0, #32
 8000cbc:	2a1c      	cmp	r2, #28
 8000cbe:	dc00      	bgt.n	8000cc2 <__aeabi_dmul+0x47a>
 8000cc0:	e71e      	b.n	8000b00 <__aeabi_dmul+0x2b8>
 8000cc2:	4656      	mov	r6, sl
 8000cc4:	3b08      	subs	r3, #8
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	409e      	lsls	r6, r3
 8000cca:	e723      	b.n	8000b14 <__aeabi_dmul+0x2cc>
 8000ccc:	9b00      	ldr	r3, [sp, #0]
 8000cce:	469c      	mov	ip, r3
 8000cd0:	e6e6      	b.n	8000aa0 <__aeabi_dmul+0x258>
 8000cd2:	4912      	ldr	r1, [pc, #72]	; (8000d1c <__aeabi_dmul+0x4d4>)
 8000cd4:	0022      	movs	r2, r4
 8000cd6:	4461      	add	r1, ip
 8000cd8:	002e      	movs	r6, r5
 8000cda:	408d      	lsls	r5, r1
 8000cdc:	408a      	lsls	r2, r1
 8000cde:	40c6      	lsrs	r6, r0
 8000ce0:	1e69      	subs	r1, r5, #1
 8000ce2:	418d      	sbcs	r5, r1
 8000ce4:	4332      	orrs	r2, r6
 8000ce6:	432a      	orrs	r2, r5
 8000ce8:	40c4      	lsrs	r4, r0
 8000cea:	0753      	lsls	r3, r2, #29
 8000cec:	d0b6      	beq.n	8000c5c <__aeabi_dmul+0x414>
 8000cee:	210f      	movs	r1, #15
 8000cf0:	4011      	ands	r1, r2
 8000cf2:	2904      	cmp	r1, #4
 8000cf4:	d1ac      	bne.n	8000c50 <__aeabi_dmul+0x408>
 8000cf6:	e7b1      	b.n	8000c5c <__aeabi_dmul+0x414>
 8000cf8:	0765      	lsls	r5, r4, #29
 8000cfa:	0264      	lsls	r4, r4, #9
 8000cfc:	0b24      	lsrs	r4, r4, #12
 8000cfe:	08d2      	lsrs	r2, r2, #3
 8000d00:	4315      	orrs	r5, r2
 8000d02:	2200      	movs	r2, #0
 8000d04:	e601      	b.n	800090a <__aeabi_dmul+0xc2>
 8000d06:	2280      	movs	r2, #128	; 0x80
 8000d08:	0312      	lsls	r2, r2, #12
 8000d0a:	4314      	orrs	r4, r2
 8000d0c:	0324      	lsls	r4, r4, #12
 8000d0e:	4a01      	ldr	r2, [pc, #4]	; (8000d14 <__aeabi_dmul+0x4cc>)
 8000d10:	0b24      	lsrs	r4, r4, #12
 8000d12:	e5fa      	b.n	800090a <__aeabi_dmul+0xc2>
 8000d14:	000007ff 	.word	0x000007ff
 8000d18:	0000043e 	.word	0x0000043e
 8000d1c:	0000041e 	.word	0x0000041e

08000d20 <__aeabi_dsub>:
 8000d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d22:	4657      	mov	r7, sl
 8000d24:	464e      	mov	r6, r9
 8000d26:	4645      	mov	r5, r8
 8000d28:	46de      	mov	lr, fp
 8000d2a:	b5e0      	push	{r5, r6, r7, lr}
 8000d2c:	001e      	movs	r6, r3
 8000d2e:	0017      	movs	r7, r2
 8000d30:	004a      	lsls	r2, r1, #1
 8000d32:	030b      	lsls	r3, r1, #12
 8000d34:	0d52      	lsrs	r2, r2, #21
 8000d36:	0a5b      	lsrs	r3, r3, #9
 8000d38:	4690      	mov	r8, r2
 8000d3a:	0f42      	lsrs	r2, r0, #29
 8000d3c:	431a      	orrs	r2, r3
 8000d3e:	0fcd      	lsrs	r5, r1, #31
 8000d40:	4ccd      	ldr	r4, [pc, #820]	; (8001078 <__aeabi_dsub+0x358>)
 8000d42:	0331      	lsls	r1, r6, #12
 8000d44:	00c3      	lsls	r3, r0, #3
 8000d46:	4694      	mov	ip, r2
 8000d48:	0070      	lsls	r0, r6, #1
 8000d4a:	0f7a      	lsrs	r2, r7, #29
 8000d4c:	0a49      	lsrs	r1, r1, #9
 8000d4e:	00ff      	lsls	r7, r7, #3
 8000d50:	469a      	mov	sl, r3
 8000d52:	46b9      	mov	r9, r7
 8000d54:	0d40      	lsrs	r0, r0, #21
 8000d56:	0ff6      	lsrs	r6, r6, #31
 8000d58:	4311      	orrs	r1, r2
 8000d5a:	42a0      	cmp	r0, r4
 8000d5c:	d100      	bne.n	8000d60 <__aeabi_dsub+0x40>
 8000d5e:	e0b1      	b.n	8000ec4 <__aeabi_dsub+0x1a4>
 8000d60:	2201      	movs	r2, #1
 8000d62:	4056      	eors	r6, r2
 8000d64:	46b3      	mov	fp, r6
 8000d66:	42b5      	cmp	r5, r6
 8000d68:	d100      	bne.n	8000d6c <__aeabi_dsub+0x4c>
 8000d6a:	e088      	b.n	8000e7e <__aeabi_dsub+0x15e>
 8000d6c:	4642      	mov	r2, r8
 8000d6e:	1a12      	subs	r2, r2, r0
 8000d70:	2a00      	cmp	r2, #0
 8000d72:	dc00      	bgt.n	8000d76 <__aeabi_dsub+0x56>
 8000d74:	e0ae      	b.n	8000ed4 <__aeabi_dsub+0x1b4>
 8000d76:	2800      	cmp	r0, #0
 8000d78:	d100      	bne.n	8000d7c <__aeabi_dsub+0x5c>
 8000d7a:	e0c1      	b.n	8000f00 <__aeabi_dsub+0x1e0>
 8000d7c:	48be      	ldr	r0, [pc, #760]	; (8001078 <__aeabi_dsub+0x358>)
 8000d7e:	4580      	cmp	r8, r0
 8000d80:	d100      	bne.n	8000d84 <__aeabi_dsub+0x64>
 8000d82:	e151      	b.n	8001028 <__aeabi_dsub+0x308>
 8000d84:	2080      	movs	r0, #128	; 0x80
 8000d86:	0400      	lsls	r0, r0, #16
 8000d88:	4301      	orrs	r1, r0
 8000d8a:	2a38      	cmp	r2, #56	; 0x38
 8000d8c:	dd00      	ble.n	8000d90 <__aeabi_dsub+0x70>
 8000d8e:	e17b      	b.n	8001088 <__aeabi_dsub+0x368>
 8000d90:	2a1f      	cmp	r2, #31
 8000d92:	dd00      	ble.n	8000d96 <__aeabi_dsub+0x76>
 8000d94:	e1ee      	b.n	8001174 <__aeabi_dsub+0x454>
 8000d96:	2020      	movs	r0, #32
 8000d98:	003e      	movs	r6, r7
 8000d9a:	1a80      	subs	r0, r0, r2
 8000d9c:	000c      	movs	r4, r1
 8000d9e:	40d6      	lsrs	r6, r2
 8000da0:	40d1      	lsrs	r1, r2
 8000da2:	4087      	lsls	r7, r0
 8000da4:	4662      	mov	r2, ip
 8000da6:	4084      	lsls	r4, r0
 8000da8:	1a52      	subs	r2, r2, r1
 8000daa:	1e78      	subs	r0, r7, #1
 8000dac:	4187      	sbcs	r7, r0
 8000dae:	4694      	mov	ip, r2
 8000db0:	4334      	orrs	r4, r6
 8000db2:	4327      	orrs	r7, r4
 8000db4:	1bdc      	subs	r4, r3, r7
 8000db6:	42a3      	cmp	r3, r4
 8000db8:	419b      	sbcs	r3, r3
 8000dba:	4662      	mov	r2, ip
 8000dbc:	425b      	negs	r3, r3
 8000dbe:	1ad3      	subs	r3, r2, r3
 8000dc0:	4699      	mov	r9, r3
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	021b      	lsls	r3, r3, #8
 8000dc6:	d400      	bmi.n	8000dca <__aeabi_dsub+0xaa>
 8000dc8:	e118      	b.n	8000ffc <__aeabi_dsub+0x2dc>
 8000dca:	464b      	mov	r3, r9
 8000dcc:	0258      	lsls	r0, r3, #9
 8000dce:	0a43      	lsrs	r3, r0, #9
 8000dd0:	4699      	mov	r9, r3
 8000dd2:	464b      	mov	r3, r9
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d100      	bne.n	8000dda <__aeabi_dsub+0xba>
 8000dd8:	e137      	b.n	800104a <__aeabi_dsub+0x32a>
 8000dda:	4648      	mov	r0, r9
 8000ddc:	f000 fbd6 	bl	800158c <__clzsi2>
 8000de0:	0001      	movs	r1, r0
 8000de2:	3908      	subs	r1, #8
 8000de4:	2320      	movs	r3, #32
 8000de6:	0022      	movs	r2, r4
 8000de8:	4648      	mov	r0, r9
 8000dea:	1a5b      	subs	r3, r3, r1
 8000dec:	40da      	lsrs	r2, r3
 8000dee:	4088      	lsls	r0, r1
 8000df0:	408c      	lsls	r4, r1
 8000df2:	4643      	mov	r3, r8
 8000df4:	4310      	orrs	r0, r2
 8000df6:	4588      	cmp	r8, r1
 8000df8:	dd00      	ble.n	8000dfc <__aeabi_dsub+0xdc>
 8000dfa:	e136      	b.n	800106a <__aeabi_dsub+0x34a>
 8000dfc:	1ac9      	subs	r1, r1, r3
 8000dfe:	1c4b      	adds	r3, r1, #1
 8000e00:	2b1f      	cmp	r3, #31
 8000e02:	dd00      	ble.n	8000e06 <__aeabi_dsub+0xe6>
 8000e04:	e0ea      	b.n	8000fdc <__aeabi_dsub+0x2bc>
 8000e06:	2220      	movs	r2, #32
 8000e08:	0026      	movs	r6, r4
 8000e0a:	1ad2      	subs	r2, r2, r3
 8000e0c:	0001      	movs	r1, r0
 8000e0e:	4094      	lsls	r4, r2
 8000e10:	40de      	lsrs	r6, r3
 8000e12:	40d8      	lsrs	r0, r3
 8000e14:	2300      	movs	r3, #0
 8000e16:	4091      	lsls	r1, r2
 8000e18:	1e62      	subs	r2, r4, #1
 8000e1a:	4194      	sbcs	r4, r2
 8000e1c:	4681      	mov	r9, r0
 8000e1e:	4698      	mov	r8, r3
 8000e20:	4331      	orrs	r1, r6
 8000e22:	430c      	orrs	r4, r1
 8000e24:	0763      	lsls	r3, r4, #29
 8000e26:	d009      	beq.n	8000e3c <__aeabi_dsub+0x11c>
 8000e28:	230f      	movs	r3, #15
 8000e2a:	4023      	ands	r3, r4
 8000e2c:	2b04      	cmp	r3, #4
 8000e2e:	d005      	beq.n	8000e3c <__aeabi_dsub+0x11c>
 8000e30:	1d23      	adds	r3, r4, #4
 8000e32:	42a3      	cmp	r3, r4
 8000e34:	41a4      	sbcs	r4, r4
 8000e36:	4264      	negs	r4, r4
 8000e38:	44a1      	add	r9, r4
 8000e3a:	001c      	movs	r4, r3
 8000e3c:	464b      	mov	r3, r9
 8000e3e:	021b      	lsls	r3, r3, #8
 8000e40:	d400      	bmi.n	8000e44 <__aeabi_dsub+0x124>
 8000e42:	e0de      	b.n	8001002 <__aeabi_dsub+0x2e2>
 8000e44:	4641      	mov	r1, r8
 8000e46:	4b8c      	ldr	r3, [pc, #560]	; (8001078 <__aeabi_dsub+0x358>)
 8000e48:	3101      	adds	r1, #1
 8000e4a:	4299      	cmp	r1, r3
 8000e4c:	d100      	bne.n	8000e50 <__aeabi_dsub+0x130>
 8000e4e:	e0e7      	b.n	8001020 <__aeabi_dsub+0x300>
 8000e50:	464b      	mov	r3, r9
 8000e52:	488a      	ldr	r0, [pc, #552]	; (800107c <__aeabi_dsub+0x35c>)
 8000e54:	08e4      	lsrs	r4, r4, #3
 8000e56:	4003      	ands	r3, r0
 8000e58:	0018      	movs	r0, r3
 8000e5a:	0549      	lsls	r1, r1, #21
 8000e5c:	075b      	lsls	r3, r3, #29
 8000e5e:	0240      	lsls	r0, r0, #9
 8000e60:	4323      	orrs	r3, r4
 8000e62:	0d4a      	lsrs	r2, r1, #21
 8000e64:	0b04      	lsrs	r4, r0, #12
 8000e66:	0512      	lsls	r2, r2, #20
 8000e68:	07ed      	lsls	r5, r5, #31
 8000e6a:	4322      	orrs	r2, r4
 8000e6c:	432a      	orrs	r2, r5
 8000e6e:	0018      	movs	r0, r3
 8000e70:	0011      	movs	r1, r2
 8000e72:	bcf0      	pop	{r4, r5, r6, r7}
 8000e74:	46bb      	mov	fp, r7
 8000e76:	46b2      	mov	sl, r6
 8000e78:	46a9      	mov	r9, r5
 8000e7a:	46a0      	mov	r8, r4
 8000e7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000e7e:	4642      	mov	r2, r8
 8000e80:	1a12      	subs	r2, r2, r0
 8000e82:	2a00      	cmp	r2, #0
 8000e84:	dd52      	ble.n	8000f2c <__aeabi_dsub+0x20c>
 8000e86:	2800      	cmp	r0, #0
 8000e88:	d100      	bne.n	8000e8c <__aeabi_dsub+0x16c>
 8000e8a:	e09c      	b.n	8000fc6 <__aeabi_dsub+0x2a6>
 8000e8c:	45a0      	cmp	r8, r4
 8000e8e:	d100      	bne.n	8000e92 <__aeabi_dsub+0x172>
 8000e90:	e0ca      	b.n	8001028 <__aeabi_dsub+0x308>
 8000e92:	2080      	movs	r0, #128	; 0x80
 8000e94:	0400      	lsls	r0, r0, #16
 8000e96:	4301      	orrs	r1, r0
 8000e98:	2a38      	cmp	r2, #56	; 0x38
 8000e9a:	dd00      	ble.n	8000e9e <__aeabi_dsub+0x17e>
 8000e9c:	e149      	b.n	8001132 <__aeabi_dsub+0x412>
 8000e9e:	2a1f      	cmp	r2, #31
 8000ea0:	dc00      	bgt.n	8000ea4 <__aeabi_dsub+0x184>
 8000ea2:	e197      	b.n	80011d4 <__aeabi_dsub+0x4b4>
 8000ea4:	0010      	movs	r0, r2
 8000ea6:	000e      	movs	r6, r1
 8000ea8:	3820      	subs	r0, #32
 8000eaa:	40c6      	lsrs	r6, r0
 8000eac:	2a20      	cmp	r2, #32
 8000eae:	d004      	beq.n	8000eba <__aeabi_dsub+0x19a>
 8000eb0:	2040      	movs	r0, #64	; 0x40
 8000eb2:	1a82      	subs	r2, r0, r2
 8000eb4:	4091      	lsls	r1, r2
 8000eb6:	430f      	orrs	r7, r1
 8000eb8:	46b9      	mov	r9, r7
 8000eba:	464c      	mov	r4, r9
 8000ebc:	1e62      	subs	r2, r4, #1
 8000ebe:	4194      	sbcs	r4, r2
 8000ec0:	4334      	orrs	r4, r6
 8000ec2:	e13a      	b.n	800113a <__aeabi_dsub+0x41a>
 8000ec4:	000a      	movs	r2, r1
 8000ec6:	433a      	orrs	r2, r7
 8000ec8:	d028      	beq.n	8000f1c <__aeabi_dsub+0x1fc>
 8000eca:	46b3      	mov	fp, r6
 8000ecc:	42b5      	cmp	r5, r6
 8000ece:	d02b      	beq.n	8000f28 <__aeabi_dsub+0x208>
 8000ed0:	4a6b      	ldr	r2, [pc, #428]	; (8001080 <__aeabi_dsub+0x360>)
 8000ed2:	4442      	add	r2, r8
 8000ed4:	2a00      	cmp	r2, #0
 8000ed6:	d05d      	beq.n	8000f94 <__aeabi_dsub+0x274>
 8000ed8:	4642      	mov	r2, r8
 8000eda:	4644      	mov	r4, r8
 8000edc:	1a82      	subs	r2, r0, r2
 8000ede:	2c00      	cmp	r4, #0
 8000ee0:	d000      	beq.n	8000ee4 <__aeabi_dsub+0x1c4>
 8000ee2:	e0f5      	b.n	80010d0 <__aeabi_dsub+0x3b0>
 8000ee4:	4665      	mov	r5, ip
 8000ee6:	431d      	orrs	r5, r3
 8000ee8:	d100      	bne.n	8000eec <__aeabi_dsub+0x1cc>
 8000eea:	e19c      	b.n	8001226 <__aeabi_dsub+0x506>
 8000eec:	1e55      	subs	r5, r2, #1
 8000eee:	2a01      	cmp	r2, #1
 8000ef0:	d100      	bne.n	8000ef4 <__aeabi_dsub+0x1d4>
 8000ef2:	e1fb      	b.n	80012ec <__aeabi_dsub+0x5cc>
 8000ef4:	4c60      	ldr	r4, [pc, #384]	; (8001078 <__aeabi_dsub+0x358>)
 8000ef6:	42a2      	cmp	r2, r4
 8000ef8:	d100      	bne.n	8000efc <__aeabi_dsub+0x1dc>
 8000efa:	e1bd      	b.n	8001278 <__aeabi_dsub+0x558>
 8000efc:	002a      	movs	r2, r5
 8000efe:	e0f0      	b.n	80010e2 <__aeabi_dsub+0x3c2>
 8000f00:	0008      	movs	r0, r1
 8000f02:	4338      	orrs	r0, r7
 8000f04:	d100      	bne.n	8000f08 <__aeabi_dsub+0x1e8>
 8000f06:	e0c3      	b.n	8001090 <__aeabi_dsub+0x370>
 8000f08:	1e50      	subs	r0, r2, #1
 8000f0a:	2a01      	cmp	r2, #1
 8000f0c:	d100      	bne.n	8000f10 <__aeabi_dsub+0x1f0>
 8000f0e:	e1a8      	b.n	8001262 <__aeabi_dsub+0x542>
 8000f10:	4c59      	ldr	r4, [pc, #356]	; (8001078 <__aeabi_dsub+0x358>)
 8000f12:	42a2      	cmp	r2, r4
 8000f14:	d100      	bne.n	8000f18 <__aeabi_dsub+0x1f8>
 8000f16:	e087      	b.n	8001028 <__aeabi_dsub+0x308>
 8000f18:	0002      	movs	r2, r0
 8000f1a:	e736      	b.n	8000d8a <__aeabi_dsub+0x6a>
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	4056      	eors	r6, r2
 8000f20:	46b3      	mov	fp, r6
 8000f22:	42b5      	cmp	r5, r6
 8000f24:	d000      	beq.n	8000f28 <__aeabi_dsub+0x208>
 8000f26:	e721      	b.n	8000d6c <__aeabi_dsub+0x4c>
 8000f28:	4a55      	ldr	r2, [pc, #340]	; (8001080 <__aeabi_dsub+0x360>)
 8000f2a:	4442      	add	r2, r8
 8000f2c:	2a00      	cmp	r2, #0
 8000f2e:	d100      	bne.n	8000f32 <__aeabi_dsub+0x212>
 8000f30:	e0b5      	b.n	800109e <__aeabi_dsub+0x37e>
 8000f32:	4642      	mov	r2, r8
 8000f34:	4644      	mov	r4, r8
 8000f36:	1a82      	subs	r2, r0, r2
 8000f38:	2c00      	cmp	r4, #0
 8000f3a:	d100      	bne.n	8000f3e <__aeabi_dsub+0x21e>
 8000f3c:	e138      	b.n	80011b0 <__aeabi_dsub+0x490>
 8000f3e:	4e4e      	ldr	r6, [pc, #312]	; (8001078 <__aeabi_dsub+0x358>)
 8000f40:	42b0      	cmp	r0, r6
 8000f42:	d100      	bne.n	8000f46 <__aeabi_dsub+0x226>
 8000f44:	e1de      	b.n	8001304 <__aeabi_dsub+0x5e4>
 8000f46:	2680      	movs	r6, #128	; 0x80
 8000f48:	4664      	mov	r4, ip
 8000f4a:	0436      	lsls	r6, r6, #16
 8000f4c:	4334      	orrs	r4, r6
 8000f4e:	46a4      	mov	ip, r4
 8000f50:	2a38      	cmp	r2, #56	; 0x38
 8000f52:	dd00      	ble.n	8000f56 <__aeabi_dsub+0x236>
 8000f54:	e196      	b.n	8001284 <__aeabi_dsub+0x564>
 8000f56:	2a1f      	cmp	r2, #31
 8000f58:	dd00      	ble.n	8000f5c <__aeabi_dsub+0x23c>
 8000f5a:	e224      	b.n	80013a6 <__aeabi_dsub+0x686>
 8000f5c:	2620      	movs	r6, #32
 8000f5e:	1ab4      	subs	r4, r6, r2
 8000f60:	46a2      	mov	sl, r4
 8000f62:	4664      	mov	r4, ip
 8000f64:	4656      	mov	r6, sl
 8000f66:	40b4      	lsls	r4, r6
 8000f68:	46a1      	mov	r9, r4
 8000f6a:	001c      	movs	r4, r3
 8000f6c:	464e      	mov	r6, r9
 8000f6e:	40d4      	lsrs	r4, r2
 8000f70:	4326      	orrs	r6, r4
 8000f72:	0034      	movs	r4, r6
 8000f74:	4656      	mov	r6, sl
 8000f76:	40b3      	lsls	r3, r6
 8000f78:	1e5e      	subs	r6, r3, #1
 8000f7a:	41b3      	sbcs	r3, r6
 8000f7c:	431c      	orrs	r4, r3
 8000f7e:	4663      	mov	r3, ip
 8000f80:	40d3      	lsrs	r3, r2
 8000f82:	18c9      	adds	r1, r1, r3
 8000f84:	19e4      	adds	r4, r4, r7
 8000f86:	42bc      	cmp	r4, r7
 8000f88:	41bf      	sbcs	r7, r7
 8000f8a:	427f      	negs	r7, r7
 8000f8c:	46b9      	mov	r9, r7
 8000f8e:	4680      	mov	r8, r0
 8000f90:	4489      	add	r9, r1
 8000f92:	e0d8      	b.n	8001146 <__aeabi_dsub+0x426>
 8000f94:	4640      	mov	r0, r8
 8000f96:	4c3b      	ldr	r4, [pc, #236]	; (8001084 <__aeabi_dsub+0x364>)
 8000f98:	3001      	adds	r0, #1
 8000f9a:	4220      	tst	r0, r4
 8000f9c:	d000      	beq.n	8000fa0 <__aeabi_dsub+0x280>
 8000f9e:	e0b4      	b.n	800110a <__aeabi_dsub+0x3ea>
 8000fa0:	4640      	mov	r0, r8
 8000fa2:	2800      	cmp	r0, #0
 8000fa4:	d000      	beq.n	8000fa8 <__aeabi_dsub+0x288>
 8000fa6:	e144      	b.n	8001232 <__aeabi_dsub+0x512>
 8000fa8:	4660      	mov	r0, ip
 8000faa:	4318      	orrs	r0, r3
 8000fac:	d100      	bne.n	8000fb0 <__aeabi_dsub+0x290>
 8000fae:	e190      	b.n	80012d2 <__aeabi_dsub+0x5b2>
 8000fb0:	0008      	movs	r0, r1
 8000fb2:	4338      	orrs	r0, r7
 8000fb4:	d000      	beq.n	8000fb8 <__aeabi_dsub+0x298>
 8000fb6:	e1aa      	b.n	800130e <__aeabi_dsub+0x5ee>
 8000fb8:	4661      	mov	r1, ip
 8000fba:	08db      	lsrs	r3, r3, #3
 8000fbc:	0749      	lsls	r1, r1, #29
 8000fbe:	430b      	orrs	r3, r1
 8000fc0:	4661      	mov	r1, ip
 8000fc2:	08cc      	lsrs	r4, r1, #3
 8000fc4:	e027      	b.n	8001016 <__aeabi_dsub+0x2f6>
 8000fc6:	0008      	movs	r0, r1
 8000fc8:	4338      	orrs	r0, r7
 8000fca:	d061      	beq.n	8001090 <__aeabi_dsub+0x370>
 8000fcc:	1e50      	subs	r0, r2, #1
 8000fce:	2a01      	cmp	r2, #1
 8000fd0:	d100      	bne.n	8000fd4 <__aeabi_dsub+0x2b4>
 8000fd2:	e139      	b.n	8001248 <__aeabi_dsub+0x528>
 8000fd4:	42a2      	cmp	r2, r4
 8000fd6:	d027      	beq.n	8001028 <__aeabi_dsub+0x308>
 8000fd8:	0002      	movs	r2, r0
 8000fda:	e75d      	b.n	8000e98 <__aeabi_dsub+0x178>
 8000fdc:	0002      	movs	r2, r0
 8000fde:	391f      	subs	r1, #31
 8000fe0:	40ca      	lsrs	r2, r1
 8000fe2:	0011      	movs	r1, r2
 8000fe4:	2b20      	cmp	r3, #32
 8000fe6:	d003      	beq.n	8000ff0 <__aeabi_dsub+0x2d0>
 8000fe8:	2240      	movs	r2, #64	; 0x40
 8000fea:	1ad3      	subs	r3, r2, r3
 8000fec:	4098      	lsls	r0, r3
 8000fee:	4304      	orrs	r4, r0
 8000ff0:	1e63      	subs	r3, r4, #1
 8000ff2:	419c      	sbcs	r4, r3
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	4699      	mov	r9, r3
 8000ff8:	4698      	mov	r8, r3
 8000ffa:	430c      	orrs	r4, r1
 8000ffc:	0763      	lsls	r3, r4, #29
 8000ffe:	d000      	beq.n	8001002 <__aeabi_dsub+0x2e2>
 8001000:	e712      	b.n	8000e28 <__aeabi_dsub+0x108>
 8001002:	464b      	mov	r3, r9
 8001004:	464a      	mov	r2, r9
 8001006:	08e4      	lsrs	r4, r4, #3
 8001008:	075b      	lsls	r3, r3, #29
 800100a:	4323      	orrs	r3, r4
 800100c:	08d4      	lsrs	r4, r2, #3
 800100e:	4642      	mov	r2, r8
 8001010:	4919      	ldr	r1, [pc, #100]	; (8001078 <__aeabi_dsub+0x358>)
 8001012:	428a      	cmp	r2, r1
 8001014:	d00e      	beq.n	8001034 <__aeabi_dsub+0x314>
 8001016:	0324      	lsls	r4, r4, #12
 8001018:	0552      	lsls	r2, r2, #21
 800101a:	0b24      	lsrs	r4, r4, #12
 800101c:	0d52      	lsrs	r2, r2, #21
 800101e:	e722      	b.n	8000e66 <__aeabi_dsub+0x146>
 8001020:	000a      	movs	r2, r1
 8001022:	2400      	movs	r4, #0
 8001024:	2300      	movs	r3, #0
 8001026:	e71e      	b.n	8000e66 <__aeabi_dsub+0x146>
 8001028:	08db      	lsrs	r3, r3, #3
 800102a:	4662      	mov	r2, ip
 800102c:	0752      	lsls	r2, r2, #29
 800102e:	4313      	orrs	r3, r2
 8001030:	4662      	mov	r2, ip
 8001032:	08d4      	lsrs	r4, r2, #3
 8001034:	001a      	movs	r2, r3
 8001036:	4322      	orrs	r2, r4
 8001038:	d100      	bne.n	800103c <__aeabi_dsub+0x31c>
 800103a:	e1fc      	b.n	8001436 <__aeabi_dsub+0x716>
 800103c:	2280      	movs	r2, #128	; 0x80
 800103e:	0312      	lsls	r2, r2, #12
 8001040:	4314      	orrs	r4, r2
 8001042:	0324      	lsls	r4, r4, #12
 8001044:	4a0c      	ldr	r2, [pc, #48]	; (8001078 <__aeabi_dsub+0x358>)
 8001046:	0b24      	lsrs	r4, r4, #12
 8001048:	e70d      	b.n	8000e66 <__aeabi_dsub+0x146>
 800104a:	0020      	movs	r0, r4
 800104c:	f000 fa9e 	bl	800158c <__clzsi2>
 8001050:	0001      	movs	r1, r0
 8001052:	3118      	adds	r1, #24
 8001054:	291f      	cmp	r1, #31
 8001056:	dc00      	bgt.n	800105a <__aeabi_dsub+0x33a>
 8001058:	e6c4      	b.n	8000de4 <__aeabi_dsub+0xc4>
 800105a:	3808      	subs	r0, #8
 800105c:	4084      	lsls	r4, r0
 800105e:	4643      	mov	r3, r8
 8001060:	0020      	movs	r0, r4
 8001062:	2400      	movs	r4, #0
 8001064:	4588      	cmp	r8, r1
 8001066:	dc00      	bgt.n	800106a <__aeabi_dsub+0x34a>
 8001068:	e6c8      	b.n	8000dfc <__aeabi_dsub+0xdc>
 800106a:	4a04      	ldr	r2, [pc, #16]	; (800107c <__aeabi_dsub+0x35c>)
 800106c:	1a5b      	subs	r3, r3, r1
 800106e:	4010      	ands	r0, r2
 8001070:	4698      	mov	r8, r3
 8001072:	4681      	mov	r9, r0
 8001074:	e6d6      	b.n	8000e24 <__aeabi_dsub+0x104>
 8001076:	46c0      	nop			; (mov r8, r8)
 8001078:	000007ff 	.word	0x000007ff
 800107c:	ff7fffff 	.word	0xff7fffff
 8001080:	fffff801 	.word	0xfffff801
 8001084:	000007fe 	.word	0x000007fe
 8001088:	430f      	orrs	r7, r1
 800108a:	1e7a      	subs	r2, r7, #1
 800108c:	4197      	sbcs	r7, r2
 800108e:	e691      	b.n	8000db4 <__aeabi_dsub+0x94>
 8001090:	4661      	mov	r1, ip
 8001092:	08db      	lsrs	r3, r3, #3
 8001094:	0749      	lsls	r1, r1, #29
 8001096:	430b      	orrs	r3, r1
 8001098:	4661      	mov	r1, ip
 800109a:	08cc      	lsrs	r4, r1, #3
 800109c:	e7b8      	b.n	8001010 <__aeabi_dsub+0x2f0>
 800109e:	4640      	mov	r0, r8
 80010a0:	4cd3      	ldr	r4, [pc, #844]	; (80013f0 <__aeabi_dsub+0x6d0>)
 80010a2:	3001      	adds	r0, #1
 80010a4:	4220      	tst	r0, r4
 80010a6:	d000      	beq.n	80010aa <__aeabi_dsub+0x38a>
 80010a8:	e0a2      	b.n	80011f0 <__aeabi_dsub+0x4d0>
 80010aa:	4640      	mov	r0, r8
 80010ac:	2800      	cmp	r0, #0
 80010ae:	d000      	beq.n	80010b2 <__aeabi_dsub+0x392>
 80010b0:	e101      	b.n	80012b6 <__aeabi_dsub+0x596>
 80010b2:	4660      	mov	r0, ip
 80010b4:	4318      	orrs	r0, r3
 80010b6:	d100      	bne.n	80010ba <__aeabi_dsub+0x39a>
 80010b8:	e15e      	b.n	8001378 <__aeabi_dsub+0x658>
 80010ba:	0008      	movs	r0, r1
 80010bc:	4338      	orrs	r0, r7
 80010be:	d000      	beq.n	80010c2 <__aeabi_dsub+0x3a2>
 80010c0:	e15f      	b.n	8001382 <__aeabi_dsub+0x662>
 80010c2:	4661      	mov	r1, ip
 80010c4:	08db      	lsrs	r3, r3, #3
 80010c6:	0749      	lsls	r1, r1, #29
 80010c8:	430b      	orrs	r3, r1
 80010ca:	4661      	mov	r1, ip
 80010cc:	08cc      	lsrs	r4, r1, #3
 80010ce:	e7a2      	b.n	8001016 <__aeabi_dsub+0x2f6>
 80010d0:	4dc8      	ldr	r5, [pc, #800]	; (80013f4 <__aeabi_dsub+0x6d4>)
 80010d2:	42a8      	cmp	r0, r5
 80010d4:	d100      	bne.n	80010d8 <__aeabi_dsub+0x3b8>
 80010d6:	e0cf      	b.n	8001278 <__aeabi_dsub+0x558>
 80010d8:	2580      	movs	r5, #128	; 0x80
 80010da:	4664      	mov	r4, ip
 80010dc:	042d      	lsls	r5, r5, #16
 80010de:	432c      	orrs	r4, r5
 80010e0:	46a4      	mov	ip, r4
 80010e2:	2a38      	cmp	r2, #56	; 0x38
 80010e4:	dc56      	bgt.n	8001194 <__aeabi_dsub+0x474>
 80010e6:	2a1f      	cmp	r2, #31
 80010e8:	dd00      	ble.n	80010ec <__aeabi_dsub+0x3cc>
 80010ea:	e0d1      	b.n	8001290 <__aeabi_dsub+0x570>
 80010ec:	2520      	movs	r5, #32
 80010ee:	001e      	movs	r6, r3
 80010f0:	1aad      	subs	r5, r5, r2
 80010f2:	4664      	mov	r4, ip
 80010f4:	40ab      	lsls	r3, r5
 80010f6:	40ac      	lsls	r4, r5
 80010f8:	40d6      	lsrs	r6, r2
 80010fa:	1e5d      	subs	r5, r3, #1
 80010fc:	41ab      	sbcs	r3, r5
 80010fe:	4334      	orrs	r4, r6
 8001100:	4323      	orrs	r3, r4
 8001102:	4664      	mov	r4, ip
 8001104:	40d4      	lsrs	r4, r2
 8001106:	1b09      	subs	r1, r1, r4
 8001108:	e049      	b.n	800119e <__aeabi_dsub+0x47e>
 800110a:	4660      	mov	r0, ip
 800110c:	1bdc      	subs	r4, r3, r7
 800110e:	1a46      	subs	r6, r0, r1
 8001110:	42a3      	cmp	r3, r4
 8001112:	4180      	sbcs	r0, r0
 8001114:	4240      	negs	r0, r0
 8001116:	4681      	mov	r9, r0
 8001118:	0030      	movs	r0, r6
 800111a:	464e      	mov	r6, r9
 800111c:	1b80      	subs	r0, r0, r6
 800111e:	4681      	mov	r9, r0
 8001120:	0200      	lsls	r0, r0, #8
 8001122:	d476      	bmi.n	8001212 <__aeabi_dsub+0x4f2>
 8001124:	464b      	mov	r3, r9
 8001126:	4323      	orrs	r3, r4
 8001128:	d000      	beq.n	800112c <__aeabi_dsub+0x40c>
 800112a:	e652      	b.n	8000dd2 <__aeabi_dsub+0xb2>
 800112c:	2400      	movs	r4, #0
 800112e:	2500      	movs	r5, #0
 8001130:	e771      	b.n	8001016 <__aeabi_dsub+0x2f6>
 8001132:	4339      	orrs	r1, r7
 8001134:	000c      	movs	r4, r1
 8001136:	1e62      	subs	r2, r4, #1
 8001138:	4194      	sbcs	r4, r2
 800113a:	18e4      	adds	r4, r4, r3
 800113c:	429c      	cmp	r4, r3
 800113e:	419b      	sbcs	r3, r3
 8001140:	425b      	negs	r3, r3
 8001142:	4463      	add	r3, ip
 8001144:	4699      	mov	r9, r3
 8001146:	464b      	mov	r3, r9
 8001148:	021b      	lsls	r3, r3, #8
 800114a:	d400      	bmi.n	800114e <__aeabi_dsub+0x42e>
 800114c:	e756      	b.n	8000ffc <__aeabi_dsub+0x2dc>
 800114e:	2301      	movs	r3, #1
 8001150:	469c      	mov	ip, r3
 8001152:	4ba8      	ldr	r3, [pc, #672]	; (80013f4 <__aeabi_dsub+0x6d4>)
 8001154:	44e0      	add	r8, ip
 8001156:	4598      	cmp	r8, r3
 8001158:	d038      	beq.n	80011cc <__aeabi_dsub+0x4ac>
 800115a:	464b      	mov	r3, r9
 800115c:	48a6      	ldr	r0, [pc, #664]	; (80013f8 <__aeabi_dsub+0x6d8>)
 800115e:	2201      	movs	r2, #1
 8001160:	4003      	ands	r3, r0
 8001162:	0018      	movs	r0, r3
 8001164:	0863      	lsrs	r3, r4, #1
 8001166:	4014      	ands	r4, r2
 8001168:	431c      	orrs	r4, r3
 800116a:	07c3      	lsls	r3, r0, #31
 800116c:	431c      	orrs	r4, r3
 800116e:	0843      	lsrs	r3, r0, #1
 8001170:	4699      	mov	r9, r3
 8001172:	e657      	b.n	8000e24 <__aeabi_dsub+0x104>
 8001174:	0010      	movs	r0, r2
 8001176:	000e      	movs	r6, r1
 8001178:	3820      	subs	r0, #32
 800117a:	40c6      	lsrs	r6, r0
 800117c:	2a20      	cmp	r2, #32
 800117e:	d004      	beq.n	800118a <__aeabi_dsub+0x46a>
 8001180:	2040      	movs	r0, #64	; 0x40
 8001182:	1a82      	subs	r2, r0, r2
 8001184:	4091      	lsls	r1, r2
 8001186:	430f      	orrs	r7, r1
 8001188:	46b9      	mov	r9, r7
 800118a:	464f      	mov	r7, r9
 800118c:	1e7a      	subs	r2, r7, #1
 800118e:	4197      	sbcs	r7, r2
 8001190:	4337      	orrs	r7, r6
 8001192:	e60f      	b.n	8000db4 <__aeabi_dsub+0x94>
 8001194:	4662      	mov	r2, ip
 8001196:	431a      	orrs	r2, r3
 8001198:	0013      	movs	r3, r2
 800119a:	1e5a      	subs	r2, r3, #1
 800119c:	4193      	sbcs	r3, r2
 800119e:	1afc      	subs	r4, r7, r3
 80011a0:	42a7      	cmp	r7, r4
 80011a2:	41bf      	sbcs	r7, r7
 80011a4:	427f      	negs	r7, r7
 80011a6:	1bcb      	subs	r3, r1, r7
 80011a8:	4699      	mov	r9, r3
 80011aa:	465d      	mov	r5, fp
 80011ac:	4680      	mov	r8, r0
 80011ae:	e608      	b.n	8000dc2 <__aeabi_dsub+0xa2>
 80011b0:	4666      	mov	r6, ip
 80011b2:	431e      	orrs	r6, r3
 80011b4:	d100      	bne.n	80011b8 <__aeabi_dsub+0x498>
 80011b6:	e0be      	b.n	8001336 <__aeabi_dsub+0x616>
 80011b8:	1e56      	subs	r6, r2, #1
 80011ba:	2a01      	cmp	r2, #1
 80011bc:	d100      	bne.n	80011c0 <__aeabi_dsub+0x4a0>
 80011be:	e109      	b.n	80013d4 <__aeabi_dsub+0x6b4>
 80011c0:	4c8c      	ldr	r4, [pc, #560]	; (80013f4 <__aeabi_dsub+0x6d4>)
 80011c2:	42a2      	cmp	r2, r4
 80011c4:	d100      	bne.n	80011c8 <__aeabi_dsub+0x4a8>
 80011c6:	e119      	b.n	80013fc <__aeabi_dsub+0x6dc>
 80011c8:	0032      	movs	r2, r6
 80011ca:	e6c1      	b.n	8000f50 <__aeabi_dsub+0x230>
 80011cc:	4642      	mov	r2, r8
 80011ce:	2400      	movs	r4, #0
 80011d0:	2300      	movs	r3, #0
 80011d2:	e648      	b.n	8000e66 <__aeabi_dsub+0x146>
 80011d4:	2020      	movs	r0, #32
 80011d6:	000c      	movs	r4, r1
 80011d8:	1a80      	subs	r0, r0, r2
 80011da:	003e      	movs	r6, r7
 80011dc:	4087      	lsls	r7, r0
 80011de:	4084      	lsls	r4, r0
 80011e0:	40d6      	lsrs	r6, r2
 80011e2:	1e78      	subs	r0, r7, #1
 80011e4:	4187      	sbcs	r7, r0
 80011e6:	40d1      	lsrs	r1, r2
 80011e8:	4334      	orrs	r4, r6
 80011ea:	433c      	orrs	r4, r7
 80011ec:	448c      	add	ip, r1
 80011ee:	e7a4      	b.n	800113a <__aeabi_dsub+0x41a>
 80011f0:	4a80      	ldr	r2, [pc, #512]	; (80013f4 <__aeabi_dsub+0x6d4>)
 80011f2:	4290      	cmp	r0, r2
 80011f4:	d100      	bne.n	80011f8 <__aeabi_dsub+0x4d8>
 80011f6:	e0e9      	b.n	80013cc <__aeabi_dsub+0x6ac>
 80011f8:	19df      	adds	r7, r3, r7
 80011fa:	429f      	cmp	r7, r3
 80011fc:	419b      	sbcs	r3, r3
 80011fe:	4461      	add	r1, ip
 8001200:	425b      	negs	r3, r3
 8001202:	18c9      	adds	r1, r1, r3
 8001204:	07cc      	lsls	r4, r1, #31
 8001206:	087f      	lsrs	r7, r7, #1
 8001208:	084b      	lsrs	r3, r1, #1
 800120a:	4699      	mov	r9, r3
 800120c:	4680      	mov	r8, r0
 800120e:	433c      	orrs	r4, r7
 8001210:	e6f4      	b.n	8000ffc <__aeabi_dsub+0x2dc>
 8001212:	1afc      	subs	r4, r7, r3
 8001214:	42a7      	cmp	r7, r4
 8001216:	41bf      	sbcs	r7, r7
 8001218:	4663      	mov	r3, ip
 800121a:	427f      	negs	r7, r7
 800121c:	1ac9      	subs	r1, r1, r3
 800121e:	1bcb      	subs	r3, r1, r7
 8001220:	4699      	mov	r9, r3
 8001222:	465d      	mov	r5, fp
 8001224:	e5d5      	b.n	8000dd2 <__aeabi_dsub+0xb2>
 8001226:	08ff      	lsrs	r7, r7, #3
 8001228:	074b      	lsls	r3, r1, #29
 800122a:	465d      	mov	r5, fp
 800122c:	433b      	orrs	r3, r7
 800122e:	08cc      	lsrs	r4, r1, #3
 8001230:	e6ee      	b.n	8001010 <__aeabi_dsub+0x2f0>
 8001232:	4662      	mov	r2, ip
 8001234:	431a      	orrs	r2, r3
 8001236:	d000      	beq.n	800123a <__aeabi_dsub+0x51a>
 8001238:	e082      	b.n	8001340 <__aeabi_dsub+0x620>
 800123a:	000b      	movs	r3, r1
 800123c:	433b      	orrs	r3, r7
 800123e:	d11b      	bne.n	8001278 <__aeabi_dsub+0x558>
 8001240:	2480      	movs	r4, #128	; 0x80
 8001242:	2500      	movs	r5, #0
 8001244:	0324      	lsls	r4, r4, #12
 8001246:	e6f9      	b.n	800103c <__aeabi_dsub+0x31c>
 8001248:	19dc      	adds	r4, r3, r7
 800124a:	429c      	cmp	r4, r3
 800124c:	419b      	sbcs	r3, r3
 800124e:	4461      	add	r1, ip
 8001250:	4689      	mov	r9, r1
 8001252:	425b      	negs	r3, r3
 8001254:	4499      	add	r9, r3
 8001256:	464b      	mov	r3, r9
 8001258:	021b      	lsls	r3, r3, #8
 800125a:	d444      	bmi.n	80012e6 <__aeabi_dsub+0x5c6>
 800125c:	2301      	movs	r3, #1
 800125e:	4698      	mov	r8, r3
 8001260:	e6cc      	b.n	8000ffc <__aeabi_dsub+0x2dc>
 8001262:	1bdc      	subs	r4, r3, r7
 8001264:	4662      	mov	r2, ip
 8001266:	42a3      	cmp	r3, r4
 8001268:	419b      	sbcs	r3, r3
 800126a:	1a51      	subs	r1, r2, r1
 800126c:	425b      	negs	r3, r3
 800126e:	1acb      	subs	r3, r1, r3
 8001270:	4699      	mov	r9, r3
 8001272:	2301      	movs	r3, #1
 8001274:	4698      	mov	r8, r3
 8001276:	e5a4      	b.n	8000dc2 <__aeabi_dsub+0xa2>
 8001278:	08ff      	lsrs	r7, r7, #3
 800127a:	074b      	lsls	r3, r1, #29
 800127c:	465d      	mov	r5, fp
 800127e:	433b      	orrs	r3, r7
 8001280:	08cc      	lsrs	r4, r1, #3
 8001282:	e6d7      	b.n	8001034 <__aeabi_dsub+0x314>
 8001284:	4662      	mov	r2, ip
 8001286:	431a      	orrs	r2, r3
 8001288:	0014      	movs	r4, r2
 800128a:	1e63      	subs	r3, r4, #1
 800128c:	419c      	sbcs	r4, r3
 800128e:	e679      	b.n	8000f84 <__aeabi_dsub+0x264>
 8001290:	0015      	movs	r5, r2
 8001292:	4664      	mov	r4, ip
 8001294:	3d20      	subs	r5, #32
 8001296:	40ec      	lsrs	r4, r5
 8001298:	46a0      	mov	r8, r4
 800129a:	2a20      	cmp	r2, #32
 800129c:	d005      	beq.n	80012aa <__aeabi_dsub+0x58a>
 800129e:	2540      	movs	r5, #64	; 0x40
 80012a0:	4664      	mov	r4, ip
 80012a2:	1aaa      	subs	r2, r5, r2
 80012a4:	4094      	lsls	r4, r2
 80012a6:	4323      	orrs	r3, r4
 80012a8:	469a      	mov	sl, r3
 80012aa:	4654      	mov	r4, sl
 80012ac:	1e63      	subs	r3, r4, #1
 80012ae:	419c      	sbcs	r4, r3
 80012b0:	4643      	mov	r3, r8
 80012b2:	4323      	orrs	r3, r4
 80012b4:	e773      	b.n	800119e <__aeabi_dsub+0x47e>
 80012b6:	4662      	mov	r2, ip
 80012b8:	431a      	orrs	r2, r3
 80012ba:	d023      	beq.n	8001304 <__aeabi_dsub+0x5e4>
 80012bc:	000a      	movs	r2, r1
 80012be:	433a      	orrs	r2, r7
 80012c0:	d000      	beq.n	80012c4 <__aeabi_dsub+0x5a4>
 80012c2:	e0a0      	b.n	8001406 <__aeabi_dsub+0x6e6>
 80012c4:	4662      	mov	r2, ip
 80012c6:	08db      	lsrs	r3, r3, #3
 80012c8:	0752      	lsls	r2, r2, #29
 80012ca:	4313      	orrs	r3, r2
 80012cc:	4662      	mov	r2, ip
 80012ce:	08d4      	lsrs	r4, r2, #3
 80012d0:	e6b0      	b.n	8001034 <__aeabi_dsub+0x314>
 80012d2:	000b      	movs	r3, r1
 80012d4:	433b      	orrs	r3, r7
 80012d6:	d100      	bne.n	80012da <__aeabi_dsub+0x5ba>
 80012d8:	e728      	b.n	800112c <__aeabi_dsub+0x40c>
 80012da:	08ff      	lsrs	r7, r7, #3
 80012dc:	074b      	lsls	r3, r1, #29
 80012de:	465d      	mov	r5, fp
 80012e0:	433b      	orrs	r3, r7
 80012e2:	08cc      	lsrs	r4, r1, #3
 80012e4:	e697      	b.n	8001016 <__aeabi_dsub+0x2f6>
 80012e6:	2302      	movs	r3, #2
 80012e8:	4698      	mov	r8, r3
 80012ea:	e736      	b.n	800115a <__aeabi_dsub+0x43a>
 80012ec:	1afc      	subs	r4, r7, r3
 80012ee:	42a7      	cmp	r7, r4
 80012f0:	41bf      	sbcs	r7, r7
 80012f2:	4663      	mov	r3, ip
 80012f4:	427f      	negs	r7, r7
 80012f6:	1ac9      	subs	r1, r1, r3
 80012f8:	1bcb      	subs	r3, r1, r7
 80012fa:	4699      	mov	r9, r3
 80012fc:	2301      	movs	r3, #1
 80012fe:	465d      	mov	r5, fp
 8001300:	4698      	mov	r8, r3
 8001302:	e55e      	b.n	8000dc2 <__aeabi_dsub+0xa2>
 8001304:	074b      	lsls	r3, r1, #29
 8001306:	08ff      	lsrs	r7, r7, #3
 8001308:	433b      	orrs	r3, r7
 800130a:	08cc      	lsrs	r4, r1, #3
 800130c:	e692      	b.n	8001034 <__aeabi_dsub+0x314>
 800130e:	1bdc      	subs	r4, r3, r7
 8001310:	4660      	mov	r0, ip
 8001312:	42a3      	cmp	r3, r4
 8001314:	41b6      	sbcs	r6, r6
 8001316:	1a40      	subs	r0, r0, r1
 8001318:	4276      	negs	r6, r6
 800131a:	1b80      	subs	r0, r0, r6
 800131c:	4681      	mov	r9, r0
 800131e:	0200      	lsls	r0, r0, #8
 8001320:	d560      	bpl.n	80013e4 <__aeabi_dsub+0x6c4>
 8001322:	1afc      	subs	r4, r7, r3
 8001324:	42a7      	cmp	r7, r4
 8001326:	41bf      	sbcs	r7, r7
 8001328:	4663      	mov	r3, ip
 800132a:	427f      	negs	r7, r7
 800132c:	1ac9      	subs	r1, r1, r3
 800132e:	1bcb      	subs	r3, r1, r7
 8001330:	4699      	mov	r9, r3
 8001332:	465d      	mov	r5, fp
 8001334:	e576      	b.n	8000e24 <__aeabi_dsub+0x104>
 8001336:	08ff      	lsrs	r7, r7, #3
 8001338:	074b      	lsls	r3, r1, #29
 800133a:	433b      	orrs	r3, r7
 800133c:	08cc      	lsrs	r4, r1, #3
 800133e:	e667      	b.n	8001010 <__aeabi_dsub+0x2f0>
 8001340:	000a      	movs	r2, r1
 8001342:	08db      	lsrs	r3, r3, #3
 8001344:	433a      	orrs	r2, r7
 8001346:	d100      	bne.n	800134a <__aeabi_dsub+0x62a>
 8001348:	e66f      	b.n	800102a <__aeabi_dsub+0x30a>
 800134a:	4662      	mov	r2, ip
 800134c:	0752      	lsls	r2, r2, #29
 800134e:	4313      	orrs	r3, r2
 8001350:	4662      	mov	r2, ip
 8001352:	08d4      	lsrs	r4, r2, #3
 8001354:	2280      	movs	r2, #128	; 0x80
 8001356:	0312      	lsls	r2, r2, #12
 8001358:	4214      	tst	r4, r2
 800135a:	d007      	beq.n	800136c <__aeabi_dsub+0x64c>
 800135c:	08c8      	lsrs	r0, r1, #3
 800135e:	4210      	tst	r0, r2
 8001360:	d104      	bne.n	800136c <__aeabi_dsub+0x64c>
 8001362:	465d      	mov	r5, fp
 8001364:	0004      	movs	r4, r0
 8001366:	08fb      	lsrs	r3, r7, #3
 8001368:	0749      	lsls	r1, r1, #29
 800136a:	430b      	orrs	r3, r1
 800136c:	0f5a      	lsrs	r2, r3, #29
 800136e:	00db      	lsls	r3, r3, #3
 8001370:	08db      	lsrs	r3, r3, #3
 8001372:	0752      	lsls	r2, r2, #29
 8001374:	4313      	orrs	r3, r2
 8001376:	e65d      	b.n	8001034 <__aeabi_dsub+0x314>
 8001378:	074b      	lsls	r3, r1, #29
 800137a:	08ff      	lsrs	r7, r7, #3
 800137c:	433b      	orrs	r3, r7
 800137e:	08cc      	lsrs	r4, r1, #3
 8001380:	e649      	b.n	8001016 <__aeabi_dsub+0x2f6>
 8001382:	19dc      	adds	r4, r3, r7
 8001384:	429c      	cmp	r4, r3
 8001386:	419b      	sbcs	r3, r3
 8001388:	4461      	add	r1, ip
 800138a:	4689      	mov	r9, r1
 800138c:	425b      	negs	r3, r3
 800138e:	4499      	add	r9, r3
 8001390:	464b      	mov	r3, r9
 8001392:	021b      	lsls	r3, r3, #8
 8001394:	d400      	bmi.n	8001398 <__aeabi_dsub+0x678>
 8001396:	e631      	b.n	8000ffc <__aeabi_dsub+0x2dc>
 8001398:	464a      	mov	r2, r9
 800139a:	4b17      	ldr	r3, [pc, #92]	; (80013f8 <__aeabi_dsub+0x6d8>)
 800139c:	401a      	ands	r2, r3
 800139e:	2301      	movs	r3, #1
 80013a0:	4691      	mov	r9, r2
 80013a2:	4698      	mov	r8, r3
 80013a4:	e62a      	b.n	8000ffc <__aeabi_dsub+0x2dc>
 80013a6:	0016      	movs	r6, r2
 80013a8:	4664      	mov	r4, ip
 80013aa:	3e20      	subs	r6, #32
 80013ac:	40f4      	lsrs	r4, r6
 80013ae:	46a0      	mov	r8, r4
 80013b0:	2a20      	cmp	r2, #32
 80013b2:	d005      	beq.n	80013c0 <__aeabi_dsub+0x6a0>
 80013b4:	2640      	movs	r6, #64	; 0x40
 80013b6:	4664      	mov	r4, ip
 80013b8:	1ab2      	subs	r2, r6, r2
 80013ba:	4094      	lsls	r4, r2
 80013bc:	4323      	orrs	r3, r4
 80013be:	469a      	mov	sl, r3
 80013c0:	4654      	mov	r4, sl
 80013c2:	1e63      	subs	r3, r4, #1
 80013c4:	419c      	sbcs	r4, r3
 80013c6:	4643      	mov	r3, r8
 80013c8:	431c      	orrs	r4, r3
 80013ca:	e5db      	b.n	8000f84 <__aeabi_dsub+0x264>
 80013cc:	0002      	movs	r2, r0
 80013ce:	2400      	movs	r4, #0
 80013d0:	2300      	movs	r3, #0
 80013d2:	e548      	b.n	8000e66 <__aeabi_dsub+0x146>
 80013d4:	19dc      	adds	r4, r3, r7
 80013d6:	42bc      	cmp	r4, r7
 80013d8:	41bf      	sbcs	r7, r7
 80013da:	4461      	add	r1, ip
 80013dc:	4689      	mov	r9, r1
 80013de:	427f      	negs	r7, r7
 80013e0:	44b9      	add	r9, r7
 80013e2:	e738      	b.n	8001256 <__aeabi_dsub+0x536>
 80013e4:	464b      	mov	r3, r9
 80013e6:	4323      	orrs	r3, r4
 80013e8:	d100      	bne.n	80013ec <__aeabi_dsub+0x6cc>
 80013ea:	e69f      	b.n	800112c <__aeabi_dsub+0x40c>
 80013ec:	e606      	b.n	8000ffc <__aeabi_dsub+0x2dc>
 80013ee:	46c0      	nop			; (mov r8, r8)
 80013f0:	000007fe 	.word	0x000007fe
 80013f4:	000007ff 	.word	0x000007ff
 80013f8:	ff7fffff 	.word	0xff7fffff
 80013fc:	08ff      	lsrs	r7, r7, #3
 80013fe:	074b      	lsls	r3, r1, #29
 8001400:	433b      	orrs	r3, r7
 8001402:	08cc      	lsrs	r4, r1, #3
 8001404:	e616      	b.n	8001034 <__aeabi_dsub+0x314>
 8001406:	4662      	mov	r2, ip
 8001408:	08db      	lsrs	r3, r3, #3
 800140a:	0752      	lsls	r2, r2, #29
 800140c:	4313      	orrs	r3, r2
 800140e:	4662      	mov	r2, ip
 8001410:	08d4      	lsrs	r4, r2, #3
 8001412:	2280      	movs	r2, #128	; 0x80
 8001414:	0312      	lsls	r2, r2, #12
 8001416:	4214      	tst	r4, r2
 8001418:	d007      	beq.n	800142a <__aeabi_dsub+0x70a>
 800141a:	08c8      	lsrs	r0, r1, #3
 800141c:	4210      	tst	r0, r2
 800141e:	d104      	bne.n	800142a <__aeabi_dsub+0x70a>
 8001420:	465d      	mov	r5, fp
 8001422:	0004      	movs	r4, r0
 8001424:	08fb      	lsrs	r3, r7, #3
 8001426:	0749      	lsls	r1, r1, #29
 8001428:	430b      	orrs	r3, r1
 800142a:	0f5a      	lsrs	r2, r3, #29
 800142c:	00db      	lsls	r3, r3, #3
 800142e:	0752      	lsls	r2, r2, #29
 8001430:	08db      	lsrs	r3, r3, #3
 8001432:	4313      	orrs	r3, r2
 8001434:	e5fe      	b.n	8001034 <__aeabi_dsub+0x314>
 8001436:	2300      	movs	r3, #0
 8001438:	4a01      	ldr	r2, [pc, #4]	; (8001440 <__aeabi_dsub+0x720>)
 800143a:	001c      	movs	r4, r3
 800143c:	e513      	b.n	8000e66 <__aeabi_dsub+0x146>
 800143e:	46c0      	nop			; (mov r8, r8)
 8001440:	000007ff 	.word	0x000007ff

08001444 <__aeabi_d2iz>:
 8001444:	000a      	movs	r2, r1
 8001446:	b530      	push	{r4, r5, lr}
 8001448:	4c13      	ldr	r4, [pc, #76]	; (8001498 <__aeabi_d2iz+0x54>)
 800144a:	0053      	lsls	r3, r2, #1
 800144c:	0309      	lsls	r1, r1, #12
 800144e:	0005      	movs	r5, r0
 8001450:	0b09      	lsrs	r1, r1, #12
 8001452:	2000      	movs	r0, #0
 8001454:	0d5b      	lsrs	r3, r3, #21
 8001456:	0fd2      	lsrs	r2, r2, #31
 8001458:	42a3      	cmp	r3, r4
 800145a:	dd04      	ble.n	8001466 <__aeabi_d2iz+0x22>
 800145c:	480f      	ldr	r0, [pc, #60]	; (800149c <__aeabi_d2iz+0x58>)
 800145e:	4283      	cmp	r3, r0
 8001460:	dd02      	ble.n	8001468 <__aeabi_d2iz+0x24>
 8001462:	4b0f      	ldr	r3, [pc, #60]	; (80014a0 <__aeabi_d2iz+0x5c>)
 8001464:	18d0      	adds	r0, r2, r3
 8001466:	bd30      	pop	{r4, r5, pc}
 8001468:	2080      	movs	r0, #128	; 0x80
 800146a:	0340      	lsls	r0, r0, #13
 800146c:	4301      	orrs	r1, r0
 800146e:	480d      	ldr	r0, [pc, #52]	; (80014a4 <__aeabi_d2iz+0x60>)
 8001470:	1ac0      	subs	r0, r0, r3
 8001472:	281f      	cmp	r0, #31
 8001474:	dd08      	ble.n	8001488 <__aeabi_d2iz+0x44>
 8001476:	480c      	ldr	r0, [pc, #48]	; (80014a8 <__aeabi_d2iz+0x64>)
 8001478:	1ac3      	subs	r3, r0, r3
 800147a:	40d9      	lsrs	r1, r3
 800147c:	000b      	movs	r3, r1
 800147e:	4258      	negs	r0, r3
 8001480:	2a00      	cmp	r2, #0
 8001482:	d1f0      	bne.n	8001466 <__aeabi_d2iz+0x22>
 8001484:	0018      	movs	r0, r3
 8001486:	e7ee      	b.n	8001466 <__aeabi_d2iz+0x22>
 8001488:	4c08      	ldr	r4, [pc, #32]	; (80014ac <__aeabi_d2iz+0x68>)
 800148a:	40c5      	lsrs	r5, r0
 800148c:	46a4      	mov	ip, r4
 800148e:	4463      	add	r3, ip
 8001490:	4099      	lsls	r1, r3
 8001492:	000b      	movs	r3, r1
 8001494:	432b      	orrs	r3, r5
 8001496:	e7f2      	b.n	800147e <__aeabi_d2iz+0x3a>
 8001498:	000003fe 	.word	0x000003fe
 800149c:	0000041d 	.word	0x0000041d
 80014a0:	7fffffff 	.word	0x7fffffff
 80014a4:	00000433 	.word	0x00000433
 80014a8:	00000413 	.word	0x00000413
 80014ac:	fffffbed 	.word	0xfffffbed

080014b0 <__aeabi_i2d>:
 80014b0:	b570      	push	{r4, r5, r6, lr}
 80014b2:	2800      	cmp	r0, #0
 80014b4:	d016      	beq.n	80014e4 <__aeabi_i2d+0x34>
 80014b6:	17c3      	asrs	r3, r0, #31
 80014b8:	18c5      	adds	r5, r0, r3
 80014ba:	405d      	eors	r5, r3
 80014bc:	0fc4      	lsrs	r4, r0, #31
 80014be:	0028      	movs	r0, r5
 80014c0:	f000 f864 	bl	800158c <__clzsi2>
 80014c4:	4a11      	ldr	r2, [pc, #68]	; (800150c <__aeabi_i2d+0x5c>)
 80014c6:	1a12      	subs	r2, r2, r0
 80014c8:	280a      	cmp	r0, #10
 80014ca:	dc16      	bgt.n	80014fa <__aeabi_i2d+0x4a>
 80014cc:	0003      	movs	r3, r0
 80014ce:	002e      	movs	r6, r5
 80014d0:	3315      	adds	r3, #21
 80014d2:	409e      	lsls	r6, r3
 80014d4:	230b      	movs	r3, #11
 80014d6:	1a18      	subs	r0, r3, r0
 80014d8:	40c5      	lsrs	r5, r0
 80014da:	0552      	lsls	r2, r2, #21
 80014dc:	032d      	lsls	r5, r5, #12
 80014de:	0b2d      	lsrs	r5, r5, #12
 80014e0:	0d53      	lsrs	r3, r2, #21
 80014e2:	e003      	b.n	80014ec <__aeabi_i2d+0x3c>
 80014e4:	2400      	movs	r4, #0
 80014e6:	2300      	movs	r3, #0
 80014e8:	2500      	movs	r5, #0
 80014ea:	2600      	movs	r6, #0
 80014ec:	051b      	lsls	r3, r3, #20
 80014ee:	432b      	orrs	r3, r5
 80014f0:	07e4      	lsls	r4, r4, #31
 80014f2:	4323      	orrs	r3, r4
 80014f4:	0030      	movs	r0, r6
 80014f6:	0019      	movs	r1, r3
 80014f8:	bd70      	pop	{r4, r5, r6, pc}
 80014fa:	380b      	subs	r0, #11
 80014fc:	4085      	lsls	r5, r0
 80014fe:	0552      	lsls	r2, r2, #21
 8001500:	032d      	lsls	r5, r5, #12
 8001502:	2600      	movs	r6, #0
 8001504:	0b2d      	lsrs	r5, r5, #12
 8001506:	0d53      	lsrs	r3, r2, #21
 8001508:	e7f0      	b.n	80014ec <__aeabi_i2d+0x3c>
 800150a:	46c0      	nop			; (mov r8, r8)
 800150c:	0000041e 	.word	0x0000041e

08001510 <__aeabi_cdrcmple>:
 8001510:	4684      	mov	ip, r0
 8001512:	0010      	movs	r0, r2
 8001514:	4662      	mov	r2, ip
 8001516:	468c      	mov	ip, r1
 8001518:	0019      	movs	r1, r3
 800151a:	4663      	mov	r3, ip
 800151c:	e000      	b.n	8001520 <__aeabi_cdcmpeq>
 800151e:	46c0      	nop			; (mov r8, r8)

08001520 <__aeabi_cdcmpeq>:
 8001520:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001522:	f000 f8f9 	bl	8001718 <__ledf2>
 8001526:	2800      	cmp	r0, #0
 8001528:	d401      	bmi.n	800152e <__aeabi_cdcmpeq+0xe>
 800152a:	2100      	movs	r1, #0
 800152c:	42c8      	cmn	r0, r1
 800152e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001530 <__aeabi_dcmpeq>:
 8001530:	b510      	push	{r4, lr}
 8001532:	f000 f849 	bl	80015c8 <__eqdf2>
 8001536:	4240      	negs	r0, r0
 8001538:	3001      	adds	r0, #1
 800153a:	bd10      	pop	{r4, pc}

0800153c <__aeabi_dcmplt>:
 800153c:	b510      	push	{r4, lr}
 800153e:	f000 f8eb 	bl	8001718 <__ledf2>
 8001542:	2800      	cmp	r0, #0
 8001544:	db01      	blt.n	800154a <__aeabi_dcmplt+0xe>
 8001546:	2000      	movs	r0, #0
 8001548:	bd10      	pop	{r4, pc}
 800154a:	2001      	movs	r0, #1
 800154c:	bd10      	pop	{r4, pc}
 800154e:	46c0      	nop			; (mov r8, r8)

08001550 <__aeabi_dcmple>:
 8001550:	b510      	push	{r4, lr}
 8001552:	f000 f8e1 	bl	8001718 <__ledf2>
 8001556:	2800      	cmp	r0, #0
 8001558:	dd01      	ble.n	800155e <__aeabi_dcmple+0xe>
 800155a:	2000      	movs	r0, #0
 800155c:	bd10      	pop	{r4, pc}
 800155e:	2001      	movs	r0, #1
 8001560:	bd10      	pop	{r4, pc}
 8001562:	46c0      	nop			; (mov r8, r8)

08001564 <__aeabi_dcmpgt>:
 8001564:	b510      	push	{r4, lr}
 8001566:	f000 f871 	bl	800164c <__gedf2>
 800156a:	2800      	cmp	r0, #0
 800156c:	dc01      	bgt.n	8001572 <__aeabi_dcmpgt+0xe>
 800156e:	2000      	movs	r0, #0
 8001570:	bd10      	pop	{r4, pc}
 8001572:	2001      	movs	r0, #1
 8001574:	bd10      	pop	{r4, pc}
 8001576:	46c0      	nop			; (mov r8, r8)

08001578 <__aeabi_dcmpge>:
 8001578:	b510      	push	{r4, lr}
 800157a:	f000 f867 	bl	800164c <__gedf2>
 800157e:	2800      	cmp	r0, #0
 8001580:	da01      	bge.n	8001586 <__aeabi_dcmpge+0xe>
 8001582:	2000      	movs	r0, #0
 8001584:	bd10      	pop	{r4, pc}
 8001586:	2001      	movs	r0, #1
 8001588:	bd10      	pop	{r4, pc}
 800158a:	46c0      	nop			; (mov r8, r8)

0800158c <__clzsi2>:
 800158c:	211c      	movs	r1, #28
 800158e:	2301      	movs	r3, #1
 8001590:	041b      	lsls	r3, r3, #16
 8001592:	4298      	cmp	r0, r3
 8001594:	d301      	bcc.n	800159a <__clzsi2+0xe>
 8001596:	0c00      	lsrs	r0, r0, #16
 8001598:	3910      	subs	r1, #16
 800159a:	0a1b      	lsrs	r3, r3, #8
 800159c:	4298      	cmp	r0, r3
 800159e:	d301      	bcc.n	80015a4 <__clzsi2+0x18>
 80015a0:	0a00      	lsrs	r0, r0, #8
 80015a2:	3908      	subs	r1, #8
 80015a4:	091b      	lsrs	r3, r3, #4
 80015a6:	4298      	cmp	r0, r3
 80015a8:	d301      	bcc.n	80015ae <__clzsi2+0x22>
 80015aa:	0900      	lsrs	r0, r0, #4
 80015ac:	3904      	subs	r1, #4
 80015ae:	a202      	add	r2, pc, #8	; (adr r2, 80015b8 <__clzsi2+0x2c>)
 80015b0:	5c10      	ldrb	r0, [r2, r0]
 80015b2:	1840      	adds	r0, r0, r1
 80015b4:	4770      	bx	lr
 80015b6:	46c0      	nop			; (mov r8, r8)
 80015b8:	02020304 	.word	0x02020304
 80015bc:	01010101 	.word	0x01010101
	...

080015c8 <__eqdf2>:
 80015c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015ca:	464e      	mov	r6, r9
 80015cc:	4645      	mov	r5, r8
 80015ce:	46de      	mov	lr, fp
 80015d0:	4657      	mov	r7, sl
 80015d2:	4690      	mov	r8, r2
 80015d4:	b5e0      	push	{r5, r6, r7, lr}
 80015d6:	0017      	movs	r7, r2
 80015d8:	031a      	lsls	r2, r3, #12
 80015da:	0b12      	lsrs	r2, r2, #12
 80015dc:	0005      	movs	r5, r0
 80015de:	4684      	mov	ip, r0
 80015e0:	4819      	ldr	r0, [pc, #100]	; (8001648 <__eqdf2+0x80>)
 80015e2:	030e      	lsls	r6, r1, #12
 80015e4:	004c      	lsls	r4, r1, #1
 80015e6:	4691      	mov	r9, r2
 80015e8:	005a      	lsls	r2, r3, #1
 80015ea:	0fdb      	lsrs	r3, r3, #31
 80015ec:	469b      	mov	fp, r3
 80015ee:	0b36      	lsrs	r6, r6, #12
 80015f0:	0d64      	lsrs	r4, r4, #21
 80015f2:	0fc9      	lsrs	r1, r1, #31
 80015f4:	0d52      	lsrs	r2, r2, #21
 80015f6:	4284      	cmp	r4, r0
 80015f8:	d019      	beq.n	800162e <__eqdf2+0x66>
 80015fa:	4282      	cmp	r2, r0
 80015fc:	d010      	beq.n	8001620 <__eqdf2+0x58>
 80015fe:	2001      	movs	r0, #1
 8001600:	4294      	cmp	r4, r2
 8001602:	d10e      	bne.n	8001622 <__eqdf2+0x5a>
 8001604:	454e      	cmp	r6, r9
 8001606:	d10c      	bne.n	8001622 <__eqdf2+0x5a>
 8001608:	2001      	movs	r0, #1
 800160a:	45c4      	cmp	ip, r8
 800160c:	d109      	bne.n	8001622 <__eqdf2+0x5a>
 800160e:	4559      	cmp	r1, fp
 8001610:	d017      	beq.n	8001642 <__eqdf2+0x7a>
 8001612:	2c00      	cmp	r4, #0
 8001614:	d105      	bne.n	8001622 <__eqdf2+0x5a>
 8001616:	0030      	movs	r0, r6
 8001618:	4328      	orrs	r0, r5
 800161a:	1e43      	subs	r3, r0, #1
 800161c:	4198      	sbcs	r0, r3
 800161e:	e000      	b.n	8001622 <__eqdf2+0x5a>
 8001620:	2001      	movs	r0, #1
 8001622:	bcf0      	pop	{r4, r5, r6, r7}
 8001624:	46bb      	mov	fp, r7
 8001626:	46b2      	mov	sl, r6
 8001628:	46a9      	mov	r9, r5
 800162a:	46a0      	mov	r8, r4
 800162c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800162e:	0033      	movs	r3, r6
 8001630:	2001      	movs	r0, #1
 8001632:	432b      	orrs	r3, r5
 8001634:	d1f5      	bne.n	8001622 <__eqdf2+0x5a>
 8001636:	42a2      	cmp	r2, r4
 8001638:	d1f3      	bne.n	8001622 <__eqdf2+0x5a>
 800163a:	464b      	mov	r3, r9
 800163c:	433b      	orrs	r3, r7
 800163e:	d1f0      	bne.n	8001622 <__eqdf2+0x5a>
 8001640:	e7e2      	b.n	8001608 <__eqdf2+0x40>
 8001642:	2000      	movs	r0, #0
 8001644:	e7ed      	b.n	8001622 <__eqdf2+0x5a>
 8001646:	46c0      	nop			; (mov r8, r8)
 8001648:	000007ff 	.word	0x000007ff

0800164c <__gedf2>:
 800164c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800164e:	4647      	mov	r7, r8
 8001650:	46ce      	mov	lr, r9
 8001652:	0004      	movs	r4, r0
 8001654:	0018      	movs	r0, r3
 8001656:	0016      	movs	r6, r2
 8001658:	031b      	lsls	r3, r3, #12
 800165a:	0b1b      	lsrs	r3, r3, #12
 800165c:	4d2d      	ldr	r5, [pc, #180]	; (8001714 <__gedf2+0xc8>)
 800165e:	004a      	lsls	r2, r1, #1
 8001660:	4699      	mov	r9, r3
 8001662:	b580      	push	{r7, lr}
 8001664:	0043      	lsls	r3, r0, #1
 8001666:	030f      	lsls	r7, r1, #12
 8001668:	46a4      	mov	ip, r4
 800166a:	46b0      	mov	r8, r6
 800166c:	0b3f      	lsrs	r7, r7, #12
 800166e:	0d52      	lsrs	r2, r2, #21
 8001670:	0fc9      	lsrs	r1, r1, #31
 8001672:	0d5b      	lsrs	r3, r3, #21
 8001674:	0fc0      	lsrs	r0, r0, #31
 8001676:	42aa      	cmp	r2, r5
 8001678:	d021      	beq.n	80016be <__gedf2+0x72>
 800167a:	42ab      	cmp	r3, r5
 800167c:	d013      	beq.n	80016a6 <__gedf2+0x5a>
 800167e:	2a00      	cmp	r2, #0
 8001680:	d122      	bne.n	80016c8 <__gedf2+0x7c>
 8001682:	433c      	orrs	r4, r7
 8001684:	2b00      	cmp	r3, #0
 8001686:	d102      	bne.n	800168e <__gedf2+0x42>
 8001688:	464d      	mov	r5, r9
 800168a:	432e      	orrs	r6, r5
 800168c:	d022      	beq.n	80016d4 <__gedf2+0x88>
 800168e:	2c00      	cmp	r4, #0
 8001690:	d010      	beq.n	80016b4 <__gedf2+0x68>
 8001692:	4281      	cmp	r1, r0
 8001694:	d022      	beq.n	80016dc <__gedf2+0x90>
 8001696:	2002      	movs	r0, #2
 8001698:	3901      	subs	r1, #1
 800169a:	4008      	ands	r0, r1
 800169c:	3801      	subs	r0, #1
 800169e:	bcc0      	pop	{r6, r7}
 80016a0:	46b9      	mov	r9, r7
 80016a2:	46b0      	mov	r8, r6
 80016a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016a6:	464d      	mov	r5, r9
 80016a8:	432e      	orrs	r6, r5
 80016aa:	d129      	bne.n	8001700 <__gedf2+0xb4>
 80016ac:	2a00      	cmp	r2, #0
 80016ae:	d1f0      	bne.n	8001692 <__gedf2+0x46>
 80016b0:	433c      	orrs	r4, r7
 80016b2:	d1ee      	bne.n	8001692 <__gedf2+0x46>
 80016b4:	2800      	cmp	r0, #0
 80016b6:	d1f2      	bne.n	800169e <__gedf2+0x52>
 80016b8:	2001      	movs	r0, #1
 80016ba:	4240      	negs	r0, r0
 80016bc:	e7ef      	b.n	800169e <__gedf2+0x52>
 80016be:	003d      	movs	r5, r7
 80016c0:	4325      	orrs	r5, r4
 80016c2:	d11d      	bne.n	8001700 <__gedf2+0xb4>
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d0ee      	beq.n	80016a6 <__gedf2+0x5a>
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d1e2      	bne.n	8001692 <__gedf2+0x46>
 80016cc:	464c      	mov	r4, r9
 80016ce:	4326      	orrs	r6, r4
 80016d0:	d1df      	bne.n	8001692 <__gedf2+0x46>
 80016d2:	e7e0      	b.n	8001696 <__gedf2+0x4a>
 80016d4:	2000      	movs	r0, #0
 80016d6:	2c00      	cmp	r4, #0
 80016d8:	d0e1      	beq.n	800169e <__gedf2+0x52>
 80016da:	e7dc      	b.n	8001696 <__gedf2+0x4a>
 80016dc:	429a      	cmp	r2, r3
 80016de:	dc0a      	bgt.n	80016f6 <__gedf2+0xaa>
 80016e0:	dbe8      	blt.n	80016b4 <__gedf2+0x68>
 80016e2:	454f      	cmp	r7, r9
 80016e4:	d8d7      	bhi.n	8001696 <__gedf2+0x4a>
 80016e6:	d00e      	beq.n	8001706 <__gedf2+0xba>
 80016e8:	2000      	movs	r0, #0
 80016ea:	454f      	cmp	r7, r9
 80016ec:	d2d7      	bcs.n	800169e <__gedf2+0x52>
 80016ee:	2900      	cmp	r1, #0
 80016f0:	d0e2      	beq.n	80016b8 <__gedf2+0x6c>
 80016f2:	0008      	movs	r0, r1
 80016f4:	e7d3      	b.n	800169e <__gedf2+0x52>
 80016f6:	4243      	negs	r3, r0
 80016f8:	4158      	adcs	r0, r3
 80016fa:	0040      	lsls	r0, r0, #1
 80016fc:	3801      	subs	r0, #1
 80016fe:	e7ce      	b.n	800169e <__gedf2+0x52>
 8001700:	2002      	movs	r0, #2
 8001702:	4240      	negs	r0, r0
 8001704:	e7cb      	b.n	800169e <__gedf2+0x52>
 8001706:	45c4      	cmp	ip, r8
 8001708:	d8c5      	bhi.n	8001696 <__gedf2+0x4a>
 800170a:	2000      	movs	r0, #0
 800170c:	45c4      	cmp	ip, r8
 800170e:	d2c6      	bcs.n	800169e <__gedf2+0x52>
 8001710:	e7ed      	b.n	80016ee <__gedf2+0xa2>
 8001712:	46c0      	nop			; (mov r8, r8)
 8001714:	000007ff 	.word	0x000007ff

08001718 <__ledf2>:
 8001718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800171a:	4647      	mov	r7, r8
 800171c:	46ce      	mov	lr, r9
 800171e:	0004      	movs	r4, r0
 8001720:	0018      	movs	r0, r3
 8001722:	0016      	movs	r6, r2
 8001724:	031b      	lsls	r3, r3, #12
 8001726:	0b1b      	lsrs	r3, r3, #12
 8001728:	4d2c      	ldr	r5, [pc, #176]	; (80017dc <__ledf2+0xc4>)
 800172a:	004a      	lsls	r2, r1, #1
 800172c:	4699      	mov	r9, r3
 800172e:	b580      	push	{r7, lr}
 8001730:	0043      	lsls	r3, r0, #1
 8001732:	030f      	lsls	r7, r1, #12
 8001734:	46a4      	mov	ip, r4
 8001736:	46b0      	mov	r8, r6
 8001738:	0b3f      	lsrs	r7, r7, #12
 800173a:	0d52      	lsrs	r2, r2, #21
 800173c:	0fc9      	lsrs	r1, r1, #31
 800173e:	0d5b      	lsrs	r3, r3, #21
 8001740:	0fc0      	lsrs	r0, r0, #31
 8001742:	42aa      	cmp	r2, r5
 8001744:	d00d      	beq.n	8001762 <__ledf2+0x4a>
 8001746:	42ab      	cmp	r3, r5
 8001748:	d010      	beq.n	800176c <__ledf2+0x54>
 800174a:	2a00      	cmp	r2, #0
 800174c:	d127      	bne.n	800179e <__ledf2+0x86>
 800174e:	433c      	orrs	r4, r7
 8001750:	2b00      	cmp	r3, #0
 8001752:	d111      	bne.n	8001778 <__ledf2+0x60>
 8001754:	464d      	mov	r5, r9
 8001756:	432e      	orrs	r6, r5
 8001758:	d10e      	bne.n	8001778 <__ledf2+0x60>
 800175a:	2000      	movs	r0, #0
 800175c:	2c00      	cmp	r4, #0
 800175e:	d015      	beq.n	800178c <__ledf2+0x74>
 8001760:	e00e      	b.n	8001780 <__ledf2+0x68>
 8001762:	003d      	movs	r5, r7
 8001764:	4325      	orrs	r5, r4
 8001766:	d110      	bne.n	800178a <__ledf2+0x72>
 8001768:	4293      	cmp	r3, r2
 800176a:	d118      	bne.n	800179e <__ledf2+0x86>
 800176c:	464d      	mov	r5, r9
 800176e:	432e      	orrs	r6, r5
 8001770:	d10b      	bne.n	800178a <__ledf2+0x72>
 8001772:	2a00      	cmp	r2, #0
 8001774:	d102      	bne.n	800177c <__ledf2+0x64>
 8001776:	433c      	orrs	r4, r7
 8001778:	2c00      	cmp	r4, #0
 800177a:	d00b      	beq.n	8001794 <__ledf2+0x7c>
 800177c:	4281      	cmp	r1, r0
 800177e:	d014      	beq.n	80017aa <__ledf2+0x92>
 8001780:	2002      	movs	r0, #2
 8001782:	3901      	subs	r1, #1
 8001784:	4008      	ands	r0, r1
 8001786:	3801      	subs	r0, #1
 8001788:	e000      	b.n	800178c <__ledf2+0x74>
 800178a:	2002      	movs	r0, #2
 800178c:	bcc0      	pop	{r6, r7}
 800178e:	46b9      	mov	r9, r7
 8001790:	46b0      	mov	r8, r6
 8001792:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001794:	2800      	cmp	r0, #0
 8001796:	d1f9      	bne.n	800178c <__ledf2+0x74>
 8001798:	2001      	movs	r0, #1
 800179a:	4240      	negs	r0, r0
 800179c:	e7f6      	b.n	800178c <__ledf2+0x74>
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d1ec      	bne.n	800177c <__ledf2+0x64>
 80017a2:	464c      	mov	r4, r9
 80017a4:	4326      	orrs	r6, r4
 80017a6:	d1e9      	bne.n	800177c <__ledf2+0x64>
 80017a8:	e7ea      	b.n	8001780 <__ledf2+0x68>
 80017aa:	429a      	cmp	r2, r3
 80017ac:	dd04      	ble.n	80017b8 <__ledf2+0xa0>
 80017ae:	4243      	negs	r3, r0
 80017b0:	4158      	adcs	r0, r3
 80017b2:	0040      	lsls	r0, r0, #1
 80017b4:	3801      	subs	r0, #1
 80017b6:	e7e9      	b.n	800178c <__ledf2+0x74>
 80017b8:	429a      	cmp	r2, r3
 80017ba:	dbeb      	blt.n	8001794 <__ledf2+0x7c>
 80017bc:	454f      	cmp	r7, r9
 80017be:	d8df      	bhi.n	8001780 <__ledf2+0x68>
 80017c0:	d006      	beq.n	80017d0 <__ledf2+0xb8>
 80017c2:	2000      	movs	r0, #0
 80017c4:	454f      	cmp	r7, r9
 80017c6:	d2e1      	bcs.n	800178c <__ledf2+0x74>
 80017c8:	2900      	cmp	r1, #0
 80017ca:	d0e5      	beq.n	8001798 <__ledf2+0x80>
 80017cc:	0008      	movs	r0, r1
 80017ce:	e7dd      	b.n	800178c <__ledf2+0x74>
 80017d0:	45c4      	cmp	ip, r8
 80017d2:	d8d5      	bhi.n	8001780 <__ledf2+0x68>
 80017d4:	2000      	movs	r0, #0
 80017d6:	45c4      	cmp	ip, r8
 80017d8:	d2d8      	bcs.n	800178c <__ledf2+0x74>
 80017da:	e7f5      	b.n	80017c8 <__ledf2+0xb0>
 80017dc:	000007ff 	.word	0x000007ff

080017e0 <calc_pwm_out>:

uint8_t calc_pwm_out (int percentage);
//This value calculate the value for the timer to compare with in order to determine pwm output
//percentage is a value from 0..100

uint8_t calc_pwm_out(int percentage){
 80017e0:	b5b0      	push	{r4, r5, r7, lr}
 80017e2:	b086      	sub	sp, #24
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
			int pwm_output;
			double duty_cycle_counter;

		  	pwm_output = (percentage * (DutyCycle_max) + DutyCycle_min);//get the value in range from duty cycle max - min and get the amount of counter to compare
 80017e8:	230a      	movs	r3, #10
 80017ea:	001a      	movs	r2, r3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	4353      	muls	r3, r2
 80017f0:	2205      	movs	r2, #5
 80017f2:	189b      	adds	r3, r3, r2
 80017f4:	617b      	str	r3, [r7, #20]

		  	duty_cycle_counter = (double)(pwm_output) / 100 * CounterPeriod;
 80017f6:	6978      	ldr	r0, [r7, #20]
 80017f8:	f7ff fe5a 	bl	80014b0 <__aeabi_i2d>
 80017fc:	2200      	movs	r2, #0
 80017fe:	4b10      	ldr	r3, [pc, #64]	; (8001840 <calc_pwm_out+0x60>)
 8001800:	f7fe fd2c 	bl	800025c <__aeabi_ddiv>
 8001804:	0002      	movs	r2, r0
 8001806:	000b      	movs	r3, r1
 8001808:	0014      	movs	r4, r2
 800180a:	001d      	movs	r5, r3
 800180c:	23fa      	movs	r3, #250	; 0xfa
 800180e:	021b      	lsls	r3, r3, #8
 8001810:	0018      	movs	r0, r3
 8001812:	f7ff fe4d 	bl	80014b0 <__aeabi_i2d>
 8001816:	0002      	movs	r2, r0
 8001818:	000b      	movs	r3, r1
 800181a:	0020      	movs	r0, r4
 800181c:	0029      	movs	r1, r5
 800181e:	f7ff f813 	bl	8000848 <__aeabi_dmul>
 8001822:	0002      	movs	r2, r0
 8001824:	000b      	movs	r3, r1
 8001826:	60ba      	str	r2, [r7, #8]
 8001828:	60fb      	str	r3, [r7, #12]

		  	return (uint16_t)duty_cycle_counter;
 800182a:	68b8      	ldr	r0, [r7, #8]
 800182c:	68f9      	ldr	r1, [r7, #12]
 800182e:	f7fe fcf7 	bl	8000220 <__aeabi_d2uiz>
 8001832:	0003      	movs	r3, r0
 8001834:	b29b      	uxth	r3, r3
 8001836:	b2db      	uxtb	r3, r3

}
 8001838:	0018      	movs	r0, r3
 800183a:	46bd      	mov	sp, r7
 800183c:	b006      	add	sp, #24
 800183e:	bdb0      	pop	{r4, r5, r7, pc}
 8001840:	40590000 	.word	0x40590000

08001844 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800184a:	f000 fc27 	bl	800209c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800184e:	f000 f84b 	bl	80018e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001852:	f000 fa1b 	bl	8001c8c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001856:	f000 f9e9 	bl	8001c2c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800185a:	f000 f891 	bl	8001980 <MX_TIM1_Init>
  MX_TIM3_Init();
 800185e:	f000 f965 	bl	8001b2c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  //pwm timer start
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001862:	4b1f      	ldr	r3, [pc, #124]	; (80018e0 <main+0x9c>)
 8001864:	2100      	movs	r1, #0
 8001866:	0018      	movs	r0, r3
 8001868:	f001 fc16 	bl	8003098 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800186c:	4b1c      	ldr	r3, [pc, #112]	; (80018e0 <main+0x9c>)
 800186e:	2104      	movs	r1, #4
 8001870:	0018      	movs	r0, r3
 8001872:	f001 fc11 	bl	8003098 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001876:	4b1a      	ldr	r3, [pc, #104]	; (80018e0 <main+0x9c>)
 8001878:	2108      	movs	r1, #8
 800187a:	0018      	movs	r0, r3
 800187c:	f001 fc0c 	bl	8003098 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001880:	4b17      	ldr	r3, [pc, #92]	; (80018e0 <main+0x9c>)
 8001882:	210c      	movs	r1, #12
 8001884:	0018      	movs	r0, r3
 8001886:	f001 fc07 	bl	8003098 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800188a:	4b16      	ldr	r3, [pc, #88]	; (80018e4 <main+0xa0>)
 800188c:	2100      	movs	r1, #0
 800188e:	0018      	movs	r0, r3
 8001890:	f001 fc02 	bl	8003098 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  	  uint16_t pwm_output;
	  	  pwm_output = calc_pwm_out(70);
 8001894:	2046      	movs	r0, #70	; 0x46
 8001896:	f7ff ffa3 	bl	80017e0 <calc_pwm_out>
 800189a:	0003      	movs	r3, r0
 800189c:	b29a      	uxth	r2, r3
 800189e:	1dbb      	adds	r3, r7, #6
 80018a0:	801a      	strh	r2, [r3, #0]

	  	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, &pwm_output);//(0.7*0.5+0.5)*64000
 80018a2:	4b0f      	ldr	r3, [pc, #60]	; (80018e0 <main+0x9c>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	1dba      	adds	r2, r7, #6
 80018a8:	635a      	str	r2, [r3, #52]	; 0x34
	  	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, &pwm_output);
 80018aa:	4b0d      	ldr	r3, [pc, #52]	; (80018e0 <main+0x9c>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	1dba      	adds	r2, r7, #6
 80018b0:	639a      	str	r2, [r3, #56]	; 0x38
	  	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, &pwm_output);
 80018b2:	4b0b      	ldr	r3, [pc, #44]	; (80018e0 <main+0x9c>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	1dba      	adds	r2, r7, #6
 80018b8:	63da      	str	r2, [r3, #60]	; 0x3c
	  	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, &pwm_output);
 80018ba:	4b09      	ldr	r3, [pc, #36]	; (80018e0 <main+0x9c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	1dba      	adds	r2, r7, #6
 80018c0:	641a      	str	r2, [r3, #64]	; 0x40
	  	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, &pwm_output);
 80018c2:	4b08      	ldr	r3, [pc, #32]	; (80018e4 <main+0xa0>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	1dba      	adds	r2, r7, #6
 80018c8:	639a      	str	r2, [r3, #56]	; 0x38


    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80018ca:	2390      	movs	r3, #144	; 0x90
 80018cc:	05db      	lsls	r3, r3, #23
 80018ce:	2120      	movs	r1, #32
 80018d0:	0018      	movs	r0, r3
 80018d2:	f000 feac 	bl	800262e <HAL_GPIO_TogglePin>
		  HAL_Delay(10);
 80018d6:	200a      	movs	r0, #10
 80018d8:	f000 fc44 	bl	8002164 <HAL_Delay>
  {
 80018dc:	e7da      	b.n	8001894 <main+0x50>
 80018de:	46c0      	nop			; (mov r8, r8)
 80018e0:	20000028 	.word	0x20000028
 80018e4:	20000070 	.word	0x20000070

080018e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018e8:	b590      	push	{r4, r7, lr}
 80018ea:	b091      	sub	sp, #68	; 0x44
 80018ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018ee:	2410      	movs	r4, #16
 80018f0:	193b      	adds	r3, r7, r4
 80018f2:	0018      	movs	r0, r3
 80018f4:	2330      	movs	r3, #48	; 0x30
 80018f6:	001a      	movs	r2, r3
 80018f8:	2100      	movs	r1, #0
 80018fa:	f002 fd8f 	bl	800441c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018fe:	003b      	movs	r3, r7
 8001900:	0018      	movs	r0, r3
 8001902:	2310      	movs	r3, #16
 8001904:	001a      	movs	r2, r3
 8001906:	2100      	movs	r1, #0
 8001908:	f002 fd88 	bl	800441c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800190c:	0021      	movs	r1, r4
 800190e:	187b      	adds	r3, r7, r1
 8001910:	2202      	movs	r2, #2
 8001912:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001914:	187b      	adds	r3, r7, r1
 8001916:	2201      	movs	r2, #1
 8001918:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800191a:	187b      	adds	r3, r7, r1
 800191c:	2210      	movs	r2, #16
 800191e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001920:	187b      	adds	r3, r7, r1
 8001922:	2202      	movs	r2, #2
 8001924:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001926:	187b      	adds	r3, r7, r1
 8001928:	2280      	movs	r2, #128	; 0x80
 800192a:	0212      	lsls	r2, r2, #8
 800192c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800192e:	187b      	adds	r3, r7, r1
 8001930:	2280      	movs	r2, #128	; 0x80
 8001932:	0352      	lsls	r2, r2, #13
 8001934:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001936:	187b      	adds	r3, r7, r1
 8001938:	2200      	movs	r2, #0
 800193a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800193c:	187b      	adds	r3, r7, r1
 800193e:	0018      	movs	r0, r3
 8001940:	f000 fe90 	bl	8002664 <HAL_RCC_OscConfig>
 8001944:	1e03      	subs	r3, r0, #0
 8001946:	d001      	beq.n	800194c <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001948:	f000 fa4a 	bl	8001de0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800194c:	003b      	movs	r3, r7
 800194e:	2207      	movs	r2, #7
 8001950:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001952:	003b      	movs	r3, r7
 8001954:	2202      	movs	r2, #2
 8001956:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001958:	003b      	movs	r3, r7
 800195a:	2200      	movs	r2, #0
 800195c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800195e:	003b      	movs	r3, r7
 8001960:	2200      	movs	r2, #0
 8001962:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001964:	003b      	movs	r3, r7
 8001966:	2101      	movs	r1, #1
 8001968:	0018      	movs	r0, r3
 800196a:	f001 f999 	bl	8002ca0 <HAL_RCC_ClockConfig>
 800196e:	1e03      	subs	r3, r0, #0
 8001970:	d001      	beq.n	8001976 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001972:	f000 fa35 	bl	8001de0 <Error_Handler>
  }
}
 8001976:	46c0      	nop			; (mov r8, r8)
 8001978:	46bd      	mov	sp, r7
 800197a:	b011      	add	sp, #68	; 0x44
 800197c:	bd90      	pop	{r4, r7, pc}
	...

08001980 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b096      	sub	sp, #88	; 0x58
 8001984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001986:	2348      	movs	r3, #72	; 0x48
 8001988:	18fb      	adds	r3, r7, r3
 800198a:	0018      	movs	r0, r3
 800198c:	2310      	movs	r3, #16
 800198e:	001a      	movs	r2, r3
 8001990:	2100      	movs	r1, #0
 8001992:	f002 fd43 	bl	800441c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001996:	2340      	movs	r3, #64	; 0x40
 8001998:	18fb      	adds	r3, r7, r3
 800199a:	0018      	movs	r0, r3
 800199c:	2308      	movs	r3, #8
 800199e:	001a      	movs	r2, r3
 80019a0:	2100      	movs	r1, #0
 80019a2:	f002 fd3b 	bl	800441c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019a6:	2324      	movs	r3, #36	; 0x24
 80019a8:	18fb      	adds	r3, r7, r3
 80019aa:	0018      	movs	r0, r3
 80019ac:	231c      	movs	r3, #28
 80019ae:	001a      	movs	r2, r3
 80019b0:	2100      	movs	r1, #0
 80019b2:	f002 fd33 	bl	800441c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80019b6:	1d3b      	adds	r3, r7, #4
 80019b8:	0018      	movs	r0, r3
 80019ba:	2320      	movs	r3, #32
 80019bc:	001a      	movs	r2, r3
 80019be:	2100      	movs	r1, #0
 80019c0:	f002 fd2c 	bl	800441c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019c4:	4b57      	ldr	r3, [pc, #348]	; (8001b24 <MX_TIM1_Init+0x1a4>)
 80019c6:	4a58      	ldr	r2, [pc, #352]	; (8001b28 <MX_TIM1_Init+0x1a8>)
 80019c8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 14;
 80019ca:	4b56      	ldr	r3, [pc, #344]	; (8001b24 <MX_TIM1_Init+0x1a4>)
 80019cc:	220e      	movs	r2, #14
 80019ce:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019d0:	4b54      	ldr	r3, [pc, #336]	; (8001b24 <MX_TIM1_Init+0x1a4>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 64000;
 80019d6:	4b53      	ldr	r3, [pc, #332]	; (8001b24 <MX_TIM1_Init+0x1a4>)
 80019d8:	22fa      	movs	r2, #250	; 0xfa
 80019da:	0212      	lsls	r2, r2, #8
 80019dc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019de:	4b51      	ldr	r3, [pc, #324]	; (8001b24 <MX_TIM1_Init+0x1a4>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019e4:	4b4f      	ldr	r3, [pc, #316]	; (8001b24 <MX_TIM1_Init+0x1a4>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ea:	4b4e      	ldr	r3, [pc, #312]	; (8001b24 <MX_TIM1_Init+0x1a4>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80019f0:	4b4c      	ldr	r3, [pc, #304]	; (8001b24 <MX_TIM1_Init+0x1a4>)
 80019f2:	0018      	movs	r0, r3
 80019f4:	f001 faa8 	bl	8002f48 <HAL_TIM_Base_Init>
 80019f8:	1e03      	subs	r3, r0, #0
 80019fa:	d001      	beq.n	8001a00 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 80019fc:	f000 f9f0 	bl	8001de0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a00:	2148      	movs	r1, #72	; 0x48
 8001a02:	187b      	adds	r3, r7, r1
 8001a04:	2280      	movs	r2, #128	; 0x80
 8001a06:	0152      	lsls	r2, r2, #5
 8001a08:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a0a:	187a      	adds	r2, r7, r1
 8001a0c:	4b45      	ldr	r3, [pc, #276]	; (8001b24 <MX_TIM1_Init+0x1a4>)
 8001a0e:	0011      	movs	r1, r2
 8001a10:	0018      	movs	r0, r3
 8001a12:	f001 fcb9 	bl	8003388 <HAL_TIM_ConfigClockSource>
 8001a16:	1e03      	subs	r3, r0, #0
 8001a18:	d001      	beq.n	8001a1e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001a1a:	f000 f9e1 	bl	8001de0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001a1e:	4b41      	ldr	r3, [pc, #260]	; (8001b24 <MX_TIM1_Init+0x1a4>)
 8001a20:	0018      	movs	r0, r3
 8001a22:	f001 fae1 	bl	8002fe8 <HAL_TIM_PWM_Init>
 8001a26:	1e03      	subs	r3, r0, #0
 8001a28:	d001      	beq.n	8001a2e <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 8001a2a:	f000 f9d9 	bl	8001de0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a2e:	2140      	movs	r1, #64	; 0x40
 8001a30:	187b      	adds	r3, r7, r1
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a36:	187b      	adds	r3, r7, r1
 8001a38:	2200      	movs	r2, #0
 8001a3a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a3c:	187a      	adds	r2, r7, r1
 8001a3e:	4b39      	ldr	r3, [pc, #228]	; (8001b24 <MX_TIM1_Init+0x1a4>)
 8001a40:	0011      	movs	r1, r2
 8001a42:	0018      	movs	r0, r3
 8001a44:	f002 f8a4 	bl	8003b90 <HAL_TIMEx_MasterConfigSynchronization>
 8001a48:	1e03      	subs	r3, r0, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8001a4c:	f000 f9c8 	bl	8001de0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a50:	2124      	movs	r1, #36	; 0x24
 8001a52:	187b      	adds	r3, r7, r1
 8001a54:	2260      	movs	r2, #96	; 0x60
 8001a56:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001a58:	187b      	adds	r3, r7, r1
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a5e:	187b      	adds	r3, r7, r1
 8001a60:	2200      	movs	r2, #0
 8001a62:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a64:	187b      	adds	r3, r7, r1
 8001a66:	2200      	movs	r2, #0
 8001a68:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a6a:	187b      	adds	r3, r7, r1
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a70:	187b      	adds	r3, r7, r1
 8001a72:	2200      	movs	r2, #0
 8001a74:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a76:	187b      	adds	r3, r7, r1
 8001a78:	2200      	movs	r2, #0
 8001a7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a7c:	1879      	adds	r1, r7, r1
 8001a7e:	4b29      	ldr	r3, [pc, #164]	; (8001b24 <MX_TIM1_Init+0x1a4>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	0018      	movs	r0, r3
 8001a84:	f001 fbba 	bl	80031fc <HAL_TIM_PWM_ConfigChannel>
 8001a88:	1e03      	subs	r3, r0, #0
 8001a8a:	d001      	beq.n	8001a90 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001a8c:	f000 f9a8 	bl	8001de0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a90:	2324      	movs	r3, #36	; 0x24
 8001a92:	18f9      	adds	r1, r7, r3
 8001a94:	4b23      	ldr	r3, [pc, #140]	; (8001b24 <MX_TIM1_Init+0x1a4>)
 8001a96:	2204      	movs	r2, #4
 8001a98:	0018      	movs	r0, r3
 8001a9a:	f001 fbaf 	bl	80031fc <HAL_TIM_PWM_ConfigChannel>
 8001a9e:	1e03      	subs	r3, r0, #0
 8001aa0:	d001      	beq.n	8001aa6 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8001aa2:	f000 f99d 	bl	8001de0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001aa6:	2324      	movs	r3, #36	; 0x24
 8001aa8:	18f9      	adds	r1, r7, r3
 8001aaa:	4b1e      	ldr	r3, [pc, #120]	; (8001b24 <MX_TIM1_Init+0x1a4>)
 8001aac:	2208      	movs	r2, #8
 8001aae:	0018      	movs	r0, r3
 8001ab0:	f001 fba4 	bl	80031fc <HAL_TIM_PWM_ConfigChannel>
 8001ab4:	1e03      	subs	r3, r0, #0
 8001ab6:	d001      	beq.n	8001abc <MX_TIM1_Init+0x13c>
  {
    Error_Handler();
 8001ab8:	f000 f992 	bl	8001de0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001abc:	2324      	movs	r3, #36	; 0x24
 8001abe:	18f9      	adds	r1, r7, r3
 8001ac0:	4b18      	ldr	r3, [pc, #96]	; (8001b24 <MX_TIM1_Init+0x1a4>)
 8001ac2:	220c      	movs	r2, #12
 8001ac4:	0018      	movs	r0, r3
 8001ac6:	f001 fb99 	bl	80031fc <HAL_TIM_PWM_ConfigChannel>
 8001aca:	1e03      	subs	r3, r0, #0
 8001acc:	d001      	beq.n	8001ad2 <MX_TIM1_Init+0x152>
  {
    Error_Handler();
 8001ace:	f000 f987 	bl	8001de0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ad2:	1d3b      	adds	r3, r7, #4
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ad8:	1d3b      	adds	r3, r7, #4
 8001ada:	2200      	movs	r2, #0
 8001adc:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ade:	1d3b      	adds	r3, r7, #4
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001ae4:	1d3b      	adds	r3, r7, #4
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001aea:	1d3b      	adds	r3, r7, #4
 8001aec:	2200      	movs	r2, #0
 8001aee:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001af0:	1d3b      	adds	r3, r7, #4
 8001af2:	2280      	movs	r2, #128	; 0x80
 8001af4:	0192      	lsls	r2, r2, #6
 8001af6:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001af8:	1d3b      	adds	r3, r7, #4
 8001afa:	2200      	movs	r2, #0
 8001afc:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001afe:	1d3a      	adds	r2, r7, #4
 8001b00:	4b08      	ldr	r3, [pc, #32]	; (8001b24 <MX_TIM1_Init+0x1a4>)
 8001b02:	0011      	movs	r1, r2
 8001b04:	0018      	movs	r0, r3
 8001b06:	f002 f89b 	bl	8003c40 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b0a:	1e03      	subs	r3, r0, #0
 8001b0c:	d001      	beq.n	8001b12 <MX_TIM1_Init+0x192>
  {
    Error_Handler();
 8001b0e:	f000 f967 	bl	8001de0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001b12:	4b04      	ldr	r3, [pc, #16]	; (8001b24 <MX_TIM1_Init+0x1a4>)
 8001b14:	0018      	movs	r0, r3
 8001b16:	f000 f9c1 	bl	8001e9c <HAL_TIM_MspPostInit>

}
 8001b1a:	46c0      	nop			; (mov r8, r8)
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	b016      	add	sp, #88	; 0x58
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	46c0      	nop			; (mov r8, r8)
 8001b24:	20000028 	.word	0x20000028
 8001b28:	40012c00 	.word	0x40012c00

08001b2c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b08e      	sub	sp, #56	; 0x38
 8001b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b32:	2328      	movs	r3, #40	; 0x28
 8001b34:	18fb      	adds	r3, r7, r3
 8001b36:	0018      	movs	r0, r3
 8001b38:	2310      	movs	r3, #16
 8001b3a:	001a      	movs	r2, r3
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	f002 fc6d 	bl	800441c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b42:	2320      	movs	r3, #32
 8001b44:	18fb      	adds	r3, r7, r3
 8001b46:	0018      	movs	r0, r3
 8001b48:	2308      	movs	r3, #8
 8001b4a:	001a      	movs	r2, r3
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	f002 fc65 	bl	800441c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b52:	1d3b      	adds	r3, r7, #4
 8001b54:	0018      	movs	r0, r3
 8001b56:	231c      	movs	r3, #28
 8001b58:	001a      	movs	r2, r3
 8001b5a:	2100      	movs	r1, #0
 8001b5c:	f002 fc5e 	bl	800441c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b60:	4b30      	ldr	r3, [pc, #192]	; (8001c24 <MX_TIM3_Init+0xf8>)
 8001b62:	4a31      	ldr	r2, [pc, #196]	; (8001c28 <MX_TIM3_Init+0xfc>)
 8001b64:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 14;
 8001b66:	4b2f      	ldr	r3, [pc, #188]	; (8001c24 <MX_TIM3_Init+0xf8>)
 8001b68:	220e      	movs	r2, #14
 8001b6a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b6c:	4b2d      	ldr	r3, [pc, #180]	; (8001c24 <MX_TIM3_Init+0xf8>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 64000;
 8001b72:	4b2c      	ldr	r3, [pc, #176]	; (8001c24 <MX_TIM3_Init+0xf8>)
 8001b74:	22fa      	movs	r2, #250	; 0xfa
 8001b76:	0212      	lsls	r2, r2, #8
 8001b78:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b7a:	4b2a      	ldr	r3, [pc, #168]	; (8001c24 <MX_TIM3_Init+0xf8>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b80:	4b28      	ldr	r3, [pc, #160]	; (8001c24 <MX_TIM3_Init+0xf8>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b86:	4b27      	ldr	r3, [pc, #156]	; (8001c24 <MX_TIM3_Init+0xf8>)
 8001b88:	0018      	movs	r0, r3
 8001b8a:	f001 f9dd 	bl	8002f48 <HAL_TIM_Base_Init>
 8001b8e:	1e03      	subs	r3, r0, #0
 8001b90:	d001      	beq.n	8001b96 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8001b92:	f000 f925 	bl	8001de0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b96:	2128      	movs	r1, #40	; 0x28
 8001b98:	187b      	adds	r3, r7, r1
 8001b9a:	2280      	movs	r2, #128	; 0x80
 8001b9c:	0152      	lsls	r2, r2, #5
 8001b9e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ba0:	187a      	adds	r2, r7, r1
 8001ba2:	4b20      	ldr	r3, [pc, #128]	; (8001c24 <MX_TIM3_Init+0xf8>)
 8001ba4:	0011      	movs	r1, r2
 8001ba6:	0018      	movs	r0, r3
 8001ba8:	f001 fbee 	bl	8003388 <HAL_TIM_ConfigClockSource>
 8001bac:	1e03      	subs	r3, r0, #0
 8001bae:	d001      	beq.n	8001bb4 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8001bb0:	f000 f916 	bl	8001de0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001bb4:	4b1b      	ldr	r3, [pc, #108]	; (8001c24 <MX_TIM3_Init+0xf8>)
 8001bb6:	0018      	movs	r0, r3
 8001bb8:	f001 fa16 	bl	8002fe8 <HAL_TIM_PWM_Init>
 8001bbc:	1e03      	subs	r3, r0, #0
 8001bbe:	d001      	beq.n	8001bc4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001bc0:	f000 f90e 	bl	8001de0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bc4:	2120      	movs	r1, #32
 8001bc6:	187b      	adds	r3, r7, r1
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bcc:	187b      	adds	r3, r7, r1
 8001bce:	2200      	movs	r2, #0
 8001bd0:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001bd2:	187a      	adds	r2, r7, r1
 8001bd4:	4b13      	ldr	r3, [pc, #76]	; (8001c24 <MX_TIM3_Init+0xf8>)
 8001bd6:	0011      	movs	r1, r2
 8001bd8:	0018      	movs	r0, r3
 8001bda:	f001 ffd9 	bl	8003b90 <HAL_TIMEx_MasterConfigSynchronization>
 8001bde:	1e03      	subs	r3, r0, #0
 8001be0:	d001      	beq.n	8001be6 <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8001be2:	f000 f8fd 	bl	8001de0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001be6:	1d3b      	adds	r3, r7, #4
 8001be8:	2260      	movs	r2, #96	; 0x60
 8001bea:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001bec:	1d3b      	adds	r3, r7, #4
 8001bee:	2200      	movs	r2, #0
 8001bf0:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bf2:	1d3b      	adds	r3, r7, #4
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bf8:	1d3b      	adds	r3, r7, #4
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bfe:	1d39      	adds	r1, r7, #4
 8001c00:	4b08      	ldr	r3, [pc, #32]	; (8001c24 <MX_TIM3_Init+0xf8>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	0018      	movs	r0, r3
 8001c06:	f001 faf9 	bl	80031fc <HAL_TIM_PWM_ConfigChannel>
 8001c0a:	1e03      	subs	r3, r0, #0
 8001c0c:	d001      	beq.n	8001c12 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 8001c0e:	f000 f8e7 	bl	8001de0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001c12:	4b04      	ldr	r3, [pc, #16]	; (8001c24 <MX_TIM3_Init+0xf8>)
 8001c14:	0018      	movs	r0, r3
 8001c16:	f000 f941 	bl	8001e9c <HAL_TIM_MspPostInit>

}
 8001c1a:	46c0      	nop			; (mov r8, r8)
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	b00e      	add	sp, #56	; 0x38
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	46c0      	nop			; (mov r8, r8)
 8001c24:	20000070 	.word	0x20000070
 8001c28:	40000400 	.word	0x40000400

08001c2c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c30:	4b14      	ldr	r3, [pc, #80]	; (8001c84 <MX_USART2_UART_Init+0x58>)
 8001c32:	4a15      	ldr	r2, [pc, #84]	; (8001c88 <MX_USART2_UART_Init+0x5c>)
 8001c34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001c36:	4b13      	ldr	r3, [pc, #76]	; (8001c84 <MX_USART2_UART_Init+0x58>)
 8001c38:	2296      	movs	r2, #150	; 0x96
 8001c3a:	0212      	lsls	r2, r2, #8
 8001c3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c3e:	4b11      	ldr	r3, [pc, #68]	; (8001c84 <MX_USART2_UART_Init+0x58>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c44:	4b0f      	ldr	r3, [pc, #60]	; (8001c84 <MX_USART2_UART_Init+0x58>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c4a:	4b0e      	ldr	r3, [pc, #56]	; (8001c84 <MX_USART2_UART_Init+0x58>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c50:	4b0c      	ldr	r3, [pc, #48]	; (8001c84 <MX_USART2_UART_Init+0x58>)
 8001c52:	220c      	movs	r2, #12
 8001c54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c56:	4b0b      	ldr	r3, [pc, #44]	; (8001c84 <MX_USART2_UART_Init+0x58>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c5c:	4b09      	ldr	r3, [pc, #36]	; (8001c84 <MX_USART2_UART_Init+0x58>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c62:	4b08      	ldr	r3, [pc, #32]	; (8001c84 <MX_USART2_UART_Init+0x58>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c68:	4b06      	ldr	r3, [pc, #24]	; (8001c84 <MX_USART2_UART_Init+0x58>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c6e:	4b05      	ldr	r3, [pc, #20]	; (8001c84 <MX_USART2_UART_Init+0x58>)
 8001c70:	0018      	movs	r0, r3
 8001c72:	f002 f843 	bl	8003cfc <HAL_UART_Init>
 8001c76:	1e03      	subs	r3, r0, #0
 8001c78:	d001      	beq.n	8001c7e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001c7a:	f000 f8b1 	bl	8001de0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c7e:	46c0      	nop			; (mov r8, r8)
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	200000b8 	.word	0x200000b8
 8001c88:	40004400 	.word	0x40004400

08001c8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c8c:	b590      	push	{r4, r7, lr}
 8001c8e:	b08b      	sub	sp, #44	; 0x2c
 8001c90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c92:	2414      	movs	r4, #20
 8001c94:	193b      	adds	r3, r7, r4
 8001c96:	0018      	movs	r0, r3
 8001c98:	2314      	movs	r3, #20
 8001c9a:	001a      	movs	r2, r3
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	f002 fbbd 	bl	800441c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ca2:	4b4c      	ldr	r3, [pc, #304]	; (8001dd4 <MX_GPIO_Init+0x148>)
 8001ca4:	695a      	ldr	r2, [r3, #20]
 8001ca6:	4b4b      	ldr	r3, [pc, #300]	; (8001dd4 <MX_GPIO_Init+0x148>)
 8001ca8:	2180      	movs	r1, #128	; 0x80
 8001caa:	0309      	lsls	r1, r1, #12
 8001cac:	430a      	orrs	r2, r1
 8001cae:	615a      	str	r2, [r3, #20]
 8001cb0:	4b48      	ldr	r3, [pc, #288]	; (8001dd4 <MX_GPIO_Init+0x148>)
 8001cb2:	695a      	ldr	r2, [r3, #20]
 8001cb4:	2380      	movs	r3, #128	; 0x80
 8001cb6:	031b      	lsls	r3, r3, #12
 8001cb8:	4013      	ands	r3, r2
 8001cba:	613b      	str	r3, [r7, #16]
 8001cbc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001cbe:	4b45      	ldr	r3, [pc, #276]	; (8001dd4 <MX_GPIO_Init+0x148>)
 8001cc0:	695a      	ldr	r2, [r3, #20]
 8001cc2:	4b44      	ldr	r3, [pc, #272]	; (8001dd4 <MX_GPIO_Init+0x148>)
 8001cc4:	2180      	movs	r1, #128	; 0x80
 8001cc6:	03c9      	lsls	r1, r1, #15
 8001cc8:	430a      	orrs	r2, r1
 8001cca:	615a      	str	r2, [r3, #20]
 8001ccc:	4b41      	ldr	r3, [pc, #260]	; (8001dd4 <MX_GPIO_Init+0x148>)
 8001cce:	695a      	ldr	r2, [r3, #20]
 8001cd0:	2380      	movs	r3, #128	; 0x80
 8001cd2:	03db      	lsls	r3, r3, #15
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cda:	4b3e      	ldr	r3, [pc, #248]	; (8001dd4 <MX_GPIO_Init+0x148>)
 8001cdc:	695a      	ldr	r2, [r3, #20]
 8001cde:	4b3d      	ldr	r3, [pc, #244]	; (8001dd4 <MX_GPIO_Init+0x148>)
 8001ce0:	2180      	movs	r1, #128	; 0x80
 8001ce2:	0289      	lsls	r1, r1, #10
 8001ce4:	430a      	orrs	r2, r1
 8001ce6:	615a      	str	r2, [r3, #20]
 8001ce8:	4b3a      	ldr	r3, [pc, #232]	; (8001dd4 <MX_GPIO_Init+0x148>)
 8001cea:	695a      	ldr	r2, [r3, #20]
 8001cec:	2380      	movs	r3, #128	; 0x80
 8001cee:	029b      	lsls	r3, r3, #10
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	60bb      	str	r3, [r7, #8]
 8001cf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cf6:	4b37      	ldr	r3, [pc, #220]	; (8001dd4 <MX_GPIO_Init+0x148>)
 8001cf8:	695a      	ldr	r2, [r3, #20]
 8001cfa:	4b36      	ldr	r3, [pc, #216]	; (8001dd4 <MX_GPIO_Init+0x148>)
 8001cfc:	2180      	movs	r1, #128	; 0x80
 8001cfe:	02c9      	lsls	r1, r1, #11
 8001d00:	430a      	orrs	r2, r1
 8001d02:	615a      	str	r2, [r3, #20]
 8001d04:	4b33      	ldr	r3, [pc, #204]	; (8001dd4 <MX_GPIO_Init+0x148>)
 8001d06:	695a      	ldr	r2, [r3, #20]
 8001d08:	2380      	movs	r3, #128	; 0x80
 8001d0a:	02db      	lsls	r3, r3, #11
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	607b      	str	r3, [r7, #4]
 8001d10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001d12:	2390      	movs	r3, #144	; 0x90
 8001d14:	05db      	lsls	r3, r3, #23
 8001d16:	2200      	movs	r2, #0
 8001d18:	2120      	movs	r1, #32
 8001d1a:	0018      	movs	r0, r3
 8001d1c:	f000 fc6a 	bl	80025f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8001d20:	2380      	movs	r3, #128	; 0x80
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	482c      	ldr	r0, [pc, #176]	; (8001dd8 <MX_GPIO_Init+0x14c>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	0019      	movs	r1, r3
 8001d2a:	f000 fc63 	bl	80025f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001d2e:	193b      	adds	r3, r7, r4
 8001d30:	2280      	movs	r2, #128	; 0x80
 8001d32:	0192      	lsls	r2, r2, #6
 8001d34:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d36:	193b      	adds	r3, r7, r4
 8001d38:	2284      	movs	r2, #132	; 0x84
 8001d3a:	0392      	lsls	r2, r2, #14
 8001d3c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3e:	193b      	adds	r3, r7, r4
 8001d40:	2200      	movs	r2, #0
 8001d42:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001d44:	193b      	adds	r3, r7, r4
 8001d46:	4a25      	ldr	r2, [pc, #148]	; (8001ddc <MX_GPIO_Init+0x150>)
 8001d48:	0019      	movs	r1, r3
 8001d4a:	0010      	movs	r0, r2
 8001d4c:	f000 fae2 	bl	8002314 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001d50:	193b      	adds	r3, r7, r4
 8001d52:	2220      	movs	r2, #32
 8001d54:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d56:	193b      	adds	r3, r7, r4
 8001d58:	2201      	movs	r2, #1
 8001d5a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5c:	193b      	adds	r3, r7, r4
 8001d5e:	2200      	movs	r2, #0
 8001d60:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d62:	193b      	adds	r3, r7, r4
 8001d64:	2200      	movs	r2, #0
 8001d66:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001d68:	193a      	adds	r2, r7, r4
 8001d6a:	2390      	movs	r3, #144	; 0x90
 8001d6c:	05db      	lsls	r3, r3, #23
 8001d6e:	0011      	movs	r1, r2
 8001d70:	0018      	movs	r0, r3
 8001d72:	f000 facf 	bl	8002314 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d76:	193b      	adds	r3, r7, r4
 8001d78:	22c0      	movs	r2, #192	; 0xc0
 8001d7a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7c:	193b      	adds	r3, r7, r4
 8001d7e:	2202      	movs	r2, #2
 8001d80:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d82:	193b      	adds	r3, r7, r4
 8001d84:	2200      	movs	r2, #0
 8001d86:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d88:	193b      	adds	r3, r7, r4
 8001d8a:	2203      	movs	r2, #3
 8001d8c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001d8e:	193b      	adds	r3, r7, r4
 8001d90:	2200      	movs	r2, #0
 8001d92:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d94:	193a      	adds	r2, r7, r4
 8001d96:	2390      	movs	r3, #144	; 0x90
 8001d98:	05db      	lsls	r3, r3, #23
 8001d9a:	0011      	movs	r1, r2
 8001d9c:	0018      	movs	r0, r3
 8001d9e:	f000 fab9 	bl	8002314 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001da2:	0021      	movs	r1, r4
 8001da4:	187b      	adds	r3, r7, r1
 8001da6:	2280      	movs	r2, #128	; 0x80
 8001da8:	0052      	lsls	r2, r2, #1
 8001daa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dac:	187b      	adds	r3, r7, r1
 8001dae:	2201      	movs	r2, #1
 8001db0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db2:	187b      	adds	r3, r7, r1
 8001db4:	2200      	movs	r2, #0
 8001db6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db8:	187b      	adds	r3, r7, r1
 8001dba:	2200      	movs	r2, #0
 8001dbc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dbe:	187b      	adds	r3, r7, r1
 8001dc0:	4a05      	ldr	r2, [pc, #20]	; (8001dd8 <MX_GPIO_Init+0x14c>)
 8001dc2:	0019      	movs	r1, r3
 8001dc4:	0010      	movs	r0, r2
 8001dc6:	f000 faa5 	bl	8002314 <HAL_GPIO_Init>

}
 8001dca:	46c0      	nop			; (mov r8, r8)
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	b00b      	add	sp, #44	; 0x2c
 8001dd0:	bd90      	pop	{r4, r7, pc}
 8001dd2:	46c0      	nop			; (mov r8, r8)
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	48000400 	.word	0x48000400
 8001ddc:	48000800 	.word	0x48000800

08001de0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001de4:	b672      	cpsid	i
}
 8001de6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001de8:	e7fe      	b.n	8001de8 <Error_Handler+0x8>
	...

08001dec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001df2:	4b0f      	ldr	r3, [pc, #60]	; (8001e30 <HAL_MspInit+0x44>)
 8001df4:	699a      	ldr	r2, [r3, #24]
 8001df6:	4b0e      	ldr	r3, [pc, #56]	; (8001e30 <HAL_MspInit+0x44>)
 8001df8:	2101      	movs	r1, #1
 8001dfa:	430a      	orrs	r2, r1
 8001dfc:	619a      	str	r2, [r3, #24]
 8001dfe:	4b0c      	ldr	r3, [pc, #48]	; (8001e30 <HAL_MspInit+0x44>)
 8001e00:	699b      	ldr	r3, [r3, #24]
 8001e02:	2201      	movs	r2, #1
 8001e04:	4013      	ands	r3, r2
 8001e06:	607b      	str	r3, [r7, #4]
 8001e08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e0a:	4b09      	ldr	r3, [pc, #36]	; (8001e30 <HAL_MspInit+0x44>)
 8001e0c:	69da      	ldr	r2, [r3, #28]
 8001e0e:	4b08      	ldr	r3, [pc, #32]	; (8001e30 <HAL_MspInit+0x44>)
 8001e10:	2180      	movs	r1, #128	; 0x80
 8001e12:	0549      	lsls	r1, r1, #21
 8001e14:	430a      	orrs	r2, r1
 8001e16:	61da      	str	r2, [r3, #28]
 8001e18:	4b05      	ldr	r3, [pc, #20]	; (8001e30 <HAL_MspInit+0x44>)
 8001e1a:	69da      	ldr	r2, [r3, #28]
 8001e1c:	2380      	movs	r3, #128	; 0x80
 8001e1e:	055b      	lsls	r3, r3, #21
 8001e20:	4013      	ands	r3, r2
 8001e22:	603b      	str	r3, [r7, #0]
 8001e24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e26:	46c0      	nop			; (mov r8, r8)
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	b002      	add	sp, #8
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	46c0      	nop			; (mov r8, r8)
 8001e30:	40021000 	.word	0x40021000

08001e34 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a13      	ldr	r2, [pc, #76]	; (8001e90 <HAL_TIM_Base_MspInit+0x5c>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d10e      	bne.n	8001e64 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e46:	4b13      	ldr	r3, [pc, #76]	; (8001e94 <HAL_TIM_Base_MspInit+0x60>)
 8001e48:	699a      	ldr	r2, [r3, #24]
 8001e4a:	4b12      	ldr	r3, [pc, #72]	; (8001e94 <HAL_TIM_Base_MspInit+0x60>)
 8001e4c:	2180      	movs	r1, #128	; 0x80
 8001e4e:	0109      	lsls	r1, r1, #4
 8001e50:	430a      	orrs	r2, r1
 8001e52:	619a      	str	r2, [r3, #24]
 8001e54:	4b0f      	ldr	r3, [pc, #60]	; (8001e94 <HAL_TIM_Base_MspInit+0x60>)
 8001e56:	699a      	ldr	r2, [r3, #24]
 8001e58:	2380      	movs	r3, #128	; 0x80
 8001e5a:	011b      	lsls	r3, r3, #4
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	60fb      	str	r3, [r7, #12]
 8001e60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001e62:	e010      	b.n	8001e86 <HAL_TIM_Base_MspInit+0x52>
  else if(htim_base->Instance==TIM3)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a0b      	ldr	r2, [pc, #44]	; (8001e98 <HAL_TIM_Base_MspInit+0x64>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d10b      	bne.n	8001e86 <HAL_TIM_Base_MspInit+0x52>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e6e:	4b09      	ldr	r3, [pc, #36]	; (8001e94 <HAL_TIM_Base_MspInit+0x60>)
 8001e70:	69da      	ldr	r2, [r3, #28]
 8001e72:	4b08      	ldr	r3, [pc, #32]	; (8001e94 <HAL_TIM_Base_MspInit+0x60>)
 8001e74:	2102      	movs	r1, #2
 8001e76:	430a      	orrs	r2, r1
 8001e78:	61da      	str	r2, [r3, #28]
 8001e7a:	4b06      	ldr	r3, [pc, #24]	; (8001e94 <HAL_TIM_Base_MspInit+0x60>)
 8001e7c:	69db      	ldr	r3, [r3, #28]
 8001e7e:	2202      	movs	r2, #2
 8001e80:	4013      	ands	r3, r2
 8001e82:	60bb      	str	r3, [r7, #8]
 8001e84:	68bb      	ldr	r3, [r7, #8]
}
 8001e86:	46c0      	nop			; (mov r8, r8)
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	b004      	add	sp, #16
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	46c0      	nop			; (mov r8, r8)
 8001e90:	40012c00 	.word	0x40012c00
 8001e94:	40021000 	.word	0x40021000
 8001e98:	40000400 	.word	0x40000400

08001e9c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e9c:	b590      	push	{r4, r7, lr}
 8001e9e:	b08b      	sub	sp, #44	; 0x2c
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea4:	2414      	movs	r4, #20
 8001ea6:	193b      	adds	r3, r7, r4
 8001ea8:	0018      	movs	r0, r3
 8001eaa:	2314      	movs	r3, #20
 8001eac:	001a      	movs	r2, r3
 8001eae:	2100      	movs	r1, #0
 8001eb0:	f002 fab4 	bl	800441c <memset>
  if(htim->Instance==TIM1)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a2b      	ldr	r2, [pc, #172]	; (8001f68 <HAL_TIM_MspPostInit+0xcc>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d126      	bne.n	8001f0c <HAL_TIM_MspPostInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ebe:	4b2b      	ldr	r3, [pc, #172]	; (8001f6c <HAL_TIM_MspPostInit+0xd0>)
 8001ec0:	695a      	ldr	r2, [r3, #20]
 8001ec2:	4b2a      	ldr	r3, [pc, #168]	; (8001f6c <HAL_TIM_MspPostInit+0xd0>)
 8001ec4:	2180      	movs	r1, #128	; 0x80
 8001ec6:	0289      	lsls	r1, r1, #10
 8001ec8:	430a      	orrs	r2, r1
 8001eca:	615a      	str	r2, [r3, #20]
 8001ecc:	4b27      	ldr	r3, [pc, #156]	; (8001f6c <HAL_TIM_MspPostInit+0xd0>)
 8001ece:	695a      	ldr	r2, [r3, #20]
 8001ed0:	2380      	movs	r3, #128	; 0x80
 8001ed2:	029b      	lsls	r3, r3, #10
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	613b      	str	r3, [r7, #16]
 8001ed8:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001eda:	193b      	adds	r3, r7, r4
 8001edc:	22f0      	movs	r2, #240	; 0xf0
 8001ede:	0112      	lsls	r2, r2, #4
 8001ee0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee2:	0021      	movs	r1, r4
 8001ee4:	187b      	adds	r3, r7, r1
 8001ee6:	2202      	movs	r2, #2
 8001ee8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eea:	187b      	adds	r3, r7, r1
 8001eec:	2200      	movs	r2, #0
 8001eee:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef0:	187b      	adds	r3, r7, r1
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001ef6:	187b      	adds	r3, r7, r1
 8001ef8:	2202      	movs	r2, #2
 8001efa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001efc:	187a      	adds	r2, r7, r1
 8001efe:	2390      	movs	r3, #144	; 0x90
 8001f00:	05db      	lsls	r3, r3, #23
 8001f02:	0011      	movs	r1, r2
 8001f04:	0018      	movs	r0, r3
 8001f06:	f000 fa05 	bl	8002314 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001f0a:	e028      	b.n	8001f5e <HAL_TIM_MspPostInit+0xc2>
  else if(htim->Instance==TIM3)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a17      	ldr	r2, [pc, #92]	; (8001f70 <HAL_TIM_MspPostInit+0xd4>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d123      	bne.n	8001f5e <HAL_TIM_MspPostInit+0xc2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f16:	4b15      	ldr	r3, [pc, #84]	; (8001f6c <HAL_TIM_MspPostInit+0xd0>)
 8001f18:	695a      	ldr	r2, [r3, #20]
 8001f1a:	4b14      	ldr	r3, [pc, #80]	; (8001f6c <HAL_TIM_MspPostInit+0xd0>)
 8001f1c:	2180      	movs	r1, #128	; 0x80
 8001f1e:	0309      	lsls	r1, r1, #12
 8001f20:	430a      	orrs	r2, r1
 8001f22:	615a      	str	r2, [r3, #20]
 8001f24:	4b11      	ldr	r3, [pc, #68]	; (8001f6c <HAL_TIM_MspPostInit+0xd0>)
 8001f26:	695a      	ldr	r2, [r3, #20]
 8001f28:	2380      	movs	r3, #128	; 0x80
 8001f2a:	031b      	lsls	r3, r3, #12
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	60fb      	str	r3, [r7, #12]
 8001f30:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f32:	2114      	movs	r1, #20
 8001f34:	187b      	adds	r3, r7, r1
 8001f36:	2240      	movs	r2, #64	; 0x40
 8001f38:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f3a:	187b      	adds	r3, r7, r1
 8001f3c:	2202      	movs	r2, #2
 8001f3e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f40:	187b      	adds	r3, r7, r1
 8001f42:	2200      	movs	r2, #0
 8001f44:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f46:	187b      	adds	r3, r7, r1
 8001f48:	2200      	movs	r2, #0
 8001f4a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM3;
 8001f4c:	187b      	adds	r3, r7, r1
 8001f4e:	2200      	movs	r2, #0
 8001f50:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f52:	187b      	adds	r3, r7, r1
 8001f54:	4a07      	ldr	r2, [pc, #28]	; (8001f74 <HAL_TIM_MspPostInit+0xd8>)
 8001f56:	0019      	movs	r1, r3
 8001f58:	0010      	movs	r0, r2
 8001f5a:	f000 f9db 	bl	8002314 <HAL_GPIO_Init>
}
 8001f5e:	46c0      	nop			; (mov r8, r8)
 8001f60:	46bd      	mov	sp, r7
 8001f62:	b00b      	add	sp, #44	; 0x2c
 8001f64:	bd90      	pop	{r4, r7, pc}
 8001f66:	46c0      	nop			; (mov r8, r8)
 8001f68:	40012c00 	.word	0x40012c00
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	40000400 	.word	0x40000400
 8001f74:	48000800 	.word	0x48000800

08001f78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f78:	b590      	push	{r4, r7, lr}
 8001f7a:	b08b      	sub	sp, #44	; 0x2c
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f80:	2414      	movs	r4, #20
 8001f82:	193b      	adds	r3, r7, r4
 8001f84:	0018      	movs	r0, r3
 8001f86:	2314      	movs	r3, #20
 8001f88:	001a      	movs	r2, r3
 8001f8a:	2100      	movs	r1, #0
 8001f8c:	f002 fa46 	bl	800441c <memset>
  if(huart->Instance==USART2)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a1c      	ldr	r2, [pc, #112]	; (8002008 <HAL_UART_MspInit+0x90>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d132      	bne.n	8002000 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f9a:	4b1c      	ldr	r3, [pc, #112]	; (800200c <HAL_UART_MspInit+0x94>)
 8001f9c:	69da      	ldr	r2, [r3, #28]
 8001f9e:	4b1b      	ldr	r3, [pc, #108]	; (800200c <HAL_UART_MspInit+0x94>)
 8001fa0:	2180      	movs	r1, #128	; 0x80
 8001fa2:	0289      	lsls	r1, r1, #10
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	61da      	str	r2, [r3, #28]
 8001fa8:	4b18      	ldr	r3, [pc, #96]	; (800200c <HAL_UART_MspInit+0x94>)
 8001faa:	69da      	ldr	r2, [r3, #28]
 8001fac:	2380      	movs	r3, #128	; 0x80
 8001fae:	029b      	lsls	r3, r3, #10
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	613b      	str	r3, [r7, #16]
 8001fb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fb6:	4b15      	ldr	r3, [pc, #84]	; (800200c <HAL_UART_MspInit+0x94>)
 8001fb8:	695a      	ldr	r2, [r3, #20]
 8001fba:	4b14      	ldr	r3, [pc, #80]	; (800200c <HAL_UART_MspInit+0x94>)
 8001fbc:	2180      	movs	r1, #128	; 0x80
 8001fbe:	0289      	lsls	r1, r1, #10
 8001fc0:	430a      	orrs	r2, r1
 8001fc2:	615a      	str	r2, [r3, #20]
 8001fc4:	4b11      	ldr	r3, [pc, #68]	; (800200c <HAL_UART_MspInit+0x94>)
 8001fc6:	695a      	ldr	r2, [r3, #20]
 8001fc8:	2380      	movs	r3, #128	; 0x80
 8001fca:	029b      	lsls	r3, r3, #10
 8001fcc:	4013      	ands	r3, r2
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001fd2:	0021      	movs	r1, r4
 8001fd4:	187b      	adds	r3, r7, r1
 8001fd6:	220c      	movs	r2, #12
 8001fd8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fda:	187b      	adds	r3, r7, r1
 8001fdc:	2202      	movs	r2, #2
 8001fde:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe0:	187b      	adds	r3, r7, r1
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fe6:	187b      	adds	r3, r7, r1
 8001fe8:	2203      	movs	r2, #3
 8001fea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001fec:	187b      	adds	r3, r7, r1
 8001fee:	2201      	movs	r2, #1
 8001ff0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff2:	187a      	adds	r2, r7, r1
 8001ff4:	2390      	movs	r3, #144	; 0x90
 8001ff6:	05db      	lsls	r3, r3, #23
 8001ff8:	0011      	movs	r1, r2
 8001ffa:	0018      	movs	r0, r3
 8001ffc:	f000 f98a 	bl	8002314 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002000:	46c0      	nop			; (mov r8, r8)
 8002002:	46bd      	mov	sp, r7
 8002004:	b00b      	add	sp, #44	; 0x2c
 8002006:	bd90      	pop	{r4, r7, pc}
 8002008:	40004400 	.word	0x40004400
 800200c:	40021000 	.word	0x40021000

08002010 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002014:	e7fe      	b.n	8002014 <NMI_Handler+0x4>

08002016 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002016:	b580      	push	{r7, lr}
 8002018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800201a:	e7fe      	b.n	800201a <HardFault_Handler+0x4>

0800201c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002020:	46c0      	nop			; (mov r8, r8)
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}

08002026 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002026:	b580      	push	{r7, lr}
 8002028:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800202a:	46c0      	nop			; (mov r8, r8)
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002034:	f000 f87a 	bl	800212c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002038:	46c0      	nop			; (mov r8, r8)
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}

0800203e <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800203e:	b580      	push	{r7, lr}
 8002040:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002042:	46c0      	nop			; (mov r8, r8)
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002048:	480d      	ldr	r0, [pc, #52]	; (8002080 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800204a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800204c:	480d      	ldr	r0, [pc, #52]	; (8002084 <LoopForever+0x6>)
  ldr r1, =_edata
 800204e:	490e      	ldr	r1, [pc, #56]	; (8002088 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002050:	4a0e      	ldr	r2, [pc, #56]	; (800208c <LoopForever+0xe>)
  movs r3, #0
 8002052:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002054:	e002      	b.n	800205c <LoopCopyDataInit>

08002056 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002056:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002058:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800205a:	3304      	adds	r3, #4

0800205c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800205c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800205e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002060:	d3f9      	bcc.n	8002056 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002062:	4a0b      	ldr	r2, [pc, #44]	; (8002090 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002064:	4c0b      	ldr	r4, [pc, #44]	; (8002094 <LoopForever+0x16>)
  movs r3, #0
 8002066:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002068:	e001      	b.n	800206e <LoopFillZerobss>

0800206a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800206a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800206c:	3204      	adds	r2, #4

0800206e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800206e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002070:	d3fb      	bcc.n	800206a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002072:	f7ff ffe4 	bl	800203e <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002076:	f002 f9ad 	bl	80043d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800207a:	f7ff fbe3 	bl	8001844 <main>

0800207e <LoopForever>:

LoopForever:
    b LoopForever
 800207e:	e7fe      	b.n	800207e <LoopForever>
  ldr   r0, =_estack
 8002080:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8002084:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002088:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800208c:	08004504 	.word	0x08004504
  ldr r2, =_sbss
 8002090:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002094:	20000140 	.word	0x20000140

08002098 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002098:	e7fe      	b.n	8002098 <ADC1_IRQHandler>
	...

0800209c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020a0:	4b07      	ldr	r3, [pc, #28]	; (80020c0 <HAL_Init+0x24>)
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	4b06      	ldr	r3, [pc, #24]	; (80020c0 <HAL_Init+0x24>)
 80020a6:	2110      	movs	r1, #16
 80020a8:	430a      	orrs	r2, r1
 80020aa:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80020ac:	2000      	movs	r0, #0
 80020ae:	f000 f809 	bl	80020c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020b2:	f7ff fe9b 	bl	8001dec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020b6:	2300      	movs	r3, #0
}
 80020b8:	0018      	movs	r0, r3
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	46c0      	nop			; (mov r8, r8)
 80020c0:	40022000 	.word	0x40022000

080020c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020c4:	b590      	push	{r4, r7, lr}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020cc:	4b14      	ldr	r3, [pc, #80]	; (8002120 <HAL_InitTick+0x5c>)
 80020ce:	681c      	ldr	r4, [r3, #0]
 80020d0:	4b14      	ldr	r3, [pc, #80]	; (8002124 <HAL_InitTick+0x60>)
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	0019      	movs	r1, r3
 80020d6:	23fa      	movs	r3, #250	; 0xfa
 80020d8:	0098      	lsls	r0, r3, #2
 80020da:	f7fe f815 	bl	8000108 <__udivsi3>
 80020de:	0003      	movs	r3, r0
 80020e0:	0019      	movs	r1, r3
 80020e2:	0020      	movs	r0, r4
 80020e4:	f7fe f810 	bl	8000108 <__udivsi3>
 80020e8:	0003      	movs	r3, r0
 80020ea:	0018      	movs	r0, r3
 80020ec:	f000 f905 	bl	80022fa <HAL_SYSTICK_Config>
 80020f0:	1e03      	subs	r3, r0, #0
 80020f2:	d001      	beq.n	80020f8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e00f      	b.n	8002118 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2b03      	cmp	r3, #3
 80020fc:	d80b      	bhi.n	8002116 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020fe:	6879      	ldr	r1, [r7, #4]
 8002100:	2301      	movs	r3, #1
 8002102:	425b      	negs	r3, r3
 8002104:	2200      	movs	r2, #0
 8002106:	0018      	movs	r0, r3
 8002108:	f000 f8e2 	bl	80022d0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800210c:	4b06      	ldr	r3, [pc, #24]	; (8002128 <HAL_InitTick+0x64>)
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002112:	2300      	movs	r3, #0
 8002114:	e000      	b.n	8002118 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
}
 8002118:	0018      	movs	r0, r3
 800211a:	46bd      	mov	sp, r7
 800211c:	b003      	add	sp, #12
 800211e:	bd90      	pop	{r4, r7, pc}
 8002120:	20000000 	.word	0x20000000
 8002124:	20000008 	.word	0x20000008
 8002128:	20000004 	.word	0x20000004

0800212c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002130:	4b05      	ldr	r3, [pc, #20]	; (8002148 <HAL_IncTick+0x1c>)
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	001a      	movs	r2, r3
 8002136:	4b05      	ldr	r3, [pc, #20]	; (800214c <HAL_IncTick+0x20>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	18d2      	adds	r2, r2, r3
 800213c:	4b03      	ldr	r3, [pc, #12]	; (800214c <HAL_IncTick+0x20>)
 800213e:	601a      	str	r2, [r3, #0]
}
 8002140:	46c0      	nop			; (mov r8, r8)
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	46c0      	nop			; (mov r8, r8)
 8002148:	20000008 	.word	0x20000008
 800214c:	2000013c 	.word	0x2000013c

08002150 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  return uwTick;
 8002154:	4b02      	ldr	r3, [pc, #8]	; (8002160 <HAL_GetTick+0x10>)
 8002156:	681b      	ldr	r3, [r3, #0]
}
 8002158:	0018      	movs	r0, r3
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	46c0      	nop			; (mov r8, r8)
 8002160:	2000013c 	.word	0x2000013c

08002164 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800216c:	f7ff fff0 	bl	8002150 <HAL_GetTick>
 8002170:	0003      	movs	r3, r0
 8002172:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	3301      	adds	r3, #1
 800217c:	d005      	beq.n	800218a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800217e:	4b0a      	ldr	r3, [pc, #40]	; (80021a8 <HAL_Delay+0x44>)
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	001a      	movs	r2, r3
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	189b      	adds	r3, r3, r2
 8002188:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800218a:	46c0      	nop			; (mov r8, r8)
 800218c:	f7ff ffe0 	bl	8002150 <HAL_GetTick>
 8002190:	0002      	movs	r2, r0
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	68fa      	ldr	r2, [r7, #12]
 8002198:	429a      	cmp	r2, r3
 800219a:	d8f7      	bhi.n	800218c <HAL_Delay+0x28>
  {
  }
}
 800219c:	46c0      	nop			; (mov r8, r8)
 800219e:	46c0      	nop			; (mov r8, r8)
 80021a0:	46bd      	mov	sp, r7
 80021a2:	b004      	add	sp, #16
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	46c0      	nop			; (mov r8, r8)
 80021a8:	20000008 	.word	0x20000008

080021ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021ac:	b590      	push	{r4, r7, lr}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	0002      	movs	r2, r0
 80021b4:	6039      	str	r1, [r7, #0]
 80021b6:	1dfb      	adds	r3, r7, #7
 80021b8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80021ba:	1dfb      	adds	r3, r7, #7
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	2b7f      	cmp	r3, #127	; 0x7f
 80021c0:	d828      	bhi.n	8002214 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021c2:	4a2f      	ldr	r2, [pc, #188]	; (8002280 <__NVIC_SetPriority+0xd4>)
 80021c4:	1dfb      	adds	r3, r7, #7
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	b25b      	sxtb	r3, r3
 80021ca:	089b      	lsrs	r3, r3, #2
 80021cc:	33c0      	adds	r3, #192	; 0xc0
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	589b      	ldr	r3, [r3, r2]
 80021d2:	1dfa      	adds	r2, r7, #7
 80021d4:	7812      	ldrb	r2, [r2, #0]
 80021d6:	0011      	movs	r1, r2
 80021d8:	2203      	movs	r2, #3
 80021da:	400a      	ands	r2, r1
 80021dc:	00d2      	lsls	r2, r2, #3
 80021de:	21ff      	movs	r1, #255	; 0xff
 80021e0:	4091      	lsls	r1, r2
 80021e2:	000a      	movs	r2, r1
 80021e4:	43d2      	mvns	r2, r2
 80021e6:	401a      	ands	r2, r3
 80021e8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	019b      	lsls	r3, r3, #6
 80021ee:	22ff      	movs	r2, #255	; 0xff
 80021f0:	401a      	ands	r2, r3
 80021f2:	1dfb      	adds	r3, r7, #7
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	0018      	movs	r0, r3
 80021f8:	2303      	movs	r3, #3
 80021fa:	4003      	ands	r3, r0
 80021fc:	00db      	lsls	r3, r3, #3
 80021fe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002200:	481f      	ldr	r0, [pc, #124]	; (8002280 <__NVIC_SetPriority+0xd4>)
 8002202:	1dfb      	adds	r3, r7, #7
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	b25b      	sxtb	r3, r3
 8002208:	089b      	lsrs	r3, r3, #2
 800220a:	430a      	orrs	r2, r1
 800220c:	33c0      	adds	r3, #192	; 0xc0
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002212:	e031      	b.n	8002278 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002214:	4a1b      	ldr	r2, [pc, #108]	; (8002284 <__NVIC_SetPriority+0xd8>)
 8002216:	1dfb      	adds	r3, r7, #7
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	0019      	movs	r1, r3
 800221c:	230f      	movs	r3, #15
 800221e:	400b      	ands	r3, r1
 8002220:	3b08      	subs	r3, #8
 8002222:	089b      	lsrs	r3, r3, #2
 8002224:	3306      	adds	r3, #6
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	18d3      	adds	r3, r2, r3
 800222a:	3304      	adds	r3, #4
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	1dfa      	adds	r2, r7, #7
 8002230:	7812      	ldrb	r2, [r2, #0]
 8002232:	0011      	movs	r1, r2
 8002234:	2203      	movs	r2, #3
 8002236:	400a      	ands	r2, r1
 8002238:	00d2      	lsls	r2, r2, #3
 800223a:	21ff      	movs	r1, #255	; 0xff
 800223c:	4091      	lsls	r1, r2
 800223e:	000a      	movs	r2, r1
 8002240:	43d2      	mvns	r2, r2
 8002242:	401a      	ands	r2, r3
 8002244:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	019b      	lsls	r3, r3, #6
 800224a:	22ff      	movs	r2, #255	; 0xff
 800224c:	401a      	ands	r2, r3
 800224e:	1dfb      	adds	r3, r7, #7
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	0018      	movs	r0, r3
 8002254:	2303      	movs	r3, #3
 8002256:	4003      	ands	r3, r0
 8002258:	00db      	lsls	r3, r3, #3
 800225a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800225c:	4809      	ldr	r0, [pc, #36]	; (8002284 <__NVIC_SetPriority+0xd8>)
 800225e:	1dfb      	adds	r3, r7, #7
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	001c      	movs	r4, r3
 8002264:	230f      	movs	r3, #15
 8002266:	4023      	ands	r3, r4
 8002268:	3b08      	subs	r3, #8
 800226a:	089b      	lsrs	r3, r3, #2
 800226c:	430a      	orrs	r2, r1
 800226e:	3306      	adds	r3, #6
 8002270:	009b      	lsls	r3, r3, #2
 8002272:	18c3      	adds	r3, r0, r3
 8002274:	3304      	adds	r3, #4
 8002276:	601a      	str	r2, [r3, #0]
}
 8002278:	46c0      	nop			; (mov r8, r8)
 800227a:	46bd      	mov	sp, r7
 800227c:	b003      	add	sp, #12
 800227e:	bd90      	pop	{r4, r7, pc}
 8002280:	e000e100 	.word	0xe000e100
 8002284:	e000ed00 	.word	0xe000ed00

08002288 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	1e5a      	subs	r2, r3, #1
 8002294:	2380      	movs	r3, #128	; 0x80
 8002296:	045b      	lsls	r3, r3, #17
 8002298:	429a      	cmp	r2, r3
 800229a:	d301      	bcc.n	80022a0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800229c:	2301      	movs	r3, #1
 800229e:	e010      	b.n	80022c2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022a0:	4b0a      	ldr	r3, [pc, #40]	; (80022cc <SysTick_Config+0x44>)
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	3a01      	subs	r2, #1
 80022a6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022a8:	2301      	movs	r3, #1
 80022aa:	425b      	negs	r3, r3
 80022ac:	2103      	movs	r1, #3
 80022ae:	0018      	movs	r0, r3
 80022b0:	f7ff ff7c 	bl	80021ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022b4:	4b05      	ldr	r3, [pc, #20]	; (80022cc <SysTick_Config+0x44>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022ba:	4b04      	ldr	r3, [pc, #16]	; (80022cc <SysTick_Config+0x44>)
 80022bc:	2207      	movs	r2, #7
 80022be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	0018      	movs	r0, r3
 80022c4:	46bd      	mov	sp, r7
 80022c6:	b002      	add	sp, #8
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	46c0      	nop			; (mov r8, r8)
 80022cc:	e000e010 	.word	0xe000e010

080022d0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b084      	sub	sp, #16
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	60b9      	str	r1, [r7, #8]
 80022d8:	607a      	str	r2, [r7, #4]
 80022da:	210f      	movs	r1, #15
 80022dc:	187b      	adds	r3, r7, r1
 80022de:	1c02      	adds	r2, r0, #0
 80022e0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80022e2:	68ba      	ldr	r2, [r7, #8]
 80022e4:	187b      	adds	r3, r7, r1
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	b25b      	sxtb	r3, r3
 80022ea:	0011      	movs	r1, r2
 80022ec:	0018      	movs	r0, r3
 80022ee:	f7ff ff5d 	bl	80021ac <__NVIC_SetPriority>
}
 80022f2:	46c0      	nop			; (mov r8, r8)
 80022f4:	46bd      	mov	sp, r7
 80022f6:	b004      	add	sp, #16
 80022f8:	bd80      	pop	{r7, pc}

080022fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022fa:	b580      	push	{r7, lr}
 80022fc:	b082      	sub	sp, #8
 80022fe:	af00      	add	r7, sp, #0
 8002300:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	0018      	movs	r0, r3
 8002306:	f7ff ffbf 	bl	8002288 <SysTick_Config>
 800230a:	0003      	movs	r3, r0
}
 800230c:	0018      	movs	r0, r3
 800230e:	46bd      	mov	sp, r7
 8002310:	b002      	add	sp, #8
 8002312:	bd80      	pop	{r7, pc}

08002314 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b086      	sub	sp, #24
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800231e:	2300      	movs	r3, #0
 8002320:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002322:	e14f      	b.n	80025c4 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2101      	movs	r1, #1
 800232a:	697a      	ldr	r2, [r7, #20]
 800232c:	4091      	lsls	r1, r2
 800232e:	000a      	movs	r2, r1
 8002330:	4013      	ands	r3, r2
 8002332:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d100      	bne.n	800233c <HAL_GPIO_Init+0x28>
 800233a:	e140      	b.n	80025be <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	2203      	movs	r2, #3
 8002342:	4013      	ands	r3, r2
 8002344:	2b01      	cmp	r3, #1
 8002346:	d005      	beq.n	8002354 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	2203      	movs	r2, #3
 800234e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002350:	2b02      	cmp	r3, #2
 8002352:	d130      	bne.n	80023b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	005b      	lsls	r3, r3, #1
 800235e:	2203      	movs	r2, #3
 8002360:	409a      	lsls	r2, r3
 8002362:	0013      	movs	r3, r2
 8002364:	43da      	mvns	r2, r3
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	4013      	ands	r3, r2
 800236a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	68da      	ldr	r2, [r3, #12]
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	005b      	lsls	r3, r3, #1
 8002374:	409a      	lsls	r2, r3
 8002376:	0013      	movs	r3, r2
 8002378:	693a      	ldr	r2, [r7, #16]
 800237a:	4313      	orrs	r3, r2
 800237c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	693a      	ldr	r2, [r7, #16]
 8002382:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800238a:	2201      	movs	r2, #1
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	409a      	lsls	r2, r3
 8002390:	0013      	movs	r3, r2
 8002392:	43da      	mvns	r2, r3
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	4013      	ands	r3, r2
 8002398:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	091b      	lsrs	r3, r3, #4
 80023a0:	2201      	movs	r2, #1
 80023a2:	401a      	ands	r2, r3
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	409a      	lsls	r2, r3
 80023a8:	0013      	movs	r3, r2
 80023aa:	693a      	ldr	r2, [r7, #16]
 80023ac:	4313      	orrs	r3, r2
 80023ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	2203      	movs	r2, #3
 80023bc:	4013      	ands	r3, r2
 80023be:	2b03      	cmp	r3, #3
 80023c0:	d017      	beq.n	80023f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	2203      	movs	r2, #3
 80023ce:	409a      	lsls	r2, r3
 80023d0:	0013      	movs	r3, r2
 80023d2:	43da      	mvns	r2, r3
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	4013      	ands	r3, r2
 80023d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	689a      	ldr	r2, [r3, #8]
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	005b      	lsls	r3, r3, #1
 80023e2:	409a      	lsls	r2, r3
 80023e4:	0013      	movs	r3, r2
 80023e6:	693a      	ldr	r2, [r7, #16]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	693a      	ldr	r2, [r7, #16]
 80023f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	2203      	movs	r2, #3
 80023f8:	4013      	ands	r3, r2
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d123      	bne.n	8002446 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	08da      	lsrs	r2, r3, #3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	3208      	adds	r2, #8
 8002406:	0092      	lsls	r2, r2, #2
 8002408:	58d3      	ldr	r3, [r2, r3]
 800240a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	2207      	movs	r2, #7
 8002410:	4013      	ands	r3, r2
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	220f      	movs	r2, #15
 8002416:	409a      	lsls	r2, r3
 8002418:	0013      	movs	r3, r2
 800241a:	43da      	mvns	r2, r3
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	4013      	ands	r3, r2
 8002420:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	691a      	ldr	r2, [r3, #16]
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	2107      	movs	r1, #7
 800242a:	400b      	ands	r3, r1
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	409a      	lsls	r2, r3
 8002430:	0013      	movs	r3, r2
 8002432:	693a      	ldr	r2, [r7, #16]
 8002434:	4313      	orrs	r3, r2
 8002436:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	08da      	lsrs	r2, r3, #3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	3208      	adds	r2, #8
 8002440:	0092      	lsls	r2, r2, #2
 8002442:	6939      	ldr	r1, [r7, #16]
 8002444:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	005b      	lsls	r3, r3, #1
 8002450:	2203      	movs	r2, #3
 8002452:	409a      	lsls	r2, r3
 8002454:	0013      	movs	r3, r2
 8002456:	43da      	mvns	r2, r3
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	4013      	ands	r3, r2
 800245c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	2203      	movs	r2, #3
 8002464:	401a      	ands	r2, r3
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	409a      	lsls	r2, r3
 800246c:	0013      	movs	r3, r2
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	4313      	orrs	r3, r2
 8002472:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685a      	ldr	r2, [r3, #4]
 800247e:	23c0      	movs	r3, #192	; 0xc0
 8002480:	029b      	lsls	r3, r3, #10
 8002482:	4013      	ands	r3, r2
 8002484:	d100      	bne.n	8002488 <HAL_GPIO_Init+0x174>
 8002486:	e09a      	b.n	80025be <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002488:	4b54      	ldr	r3, [pc, #336]	; (80025dc <HAL_GPIO_Init+0x2c8>)
 800248a:	699a      	ldr	r2, [r3, #24]
 800248c:	4b53      	ldr	r3, [pc, #332]	; (80025dc <HAL_GPIO_Init+0x2c8>)
 800248e:	2101      	movs	r1, #1
 8002490:	430a      	orrs	r2, r1
 8002492:	619a      	str	r2, [r3, #24]
 8002494:	4b51      	ldr	r3, [pc, #324]	; (80025dc <HAL_GPIO_Init+0x2c8>)
 8002496:	699b      	ldr	r3, [r3, #24]
 8002498:	2201      	movs	r2, #1
 800249a:	4013      	ands	r3, r2
 800249c:	60bb      	str	r3, [r7, #8]
 800249e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80024a0:	4a4f      	ldr	r2, [pc, #316]	; (80025e0 <HAL_GPIO_Init+0x2cc>)
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	089b      	lsrs	r3, r3, #2
 80024a6:	3302      	adds	r3, #2
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	589b      	ldr	r3, [r3, r2]
 80024ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	2203      	movs	r2, #3
 80024b2:	4013      	ands	r3, r2
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	220f      	movs	r2, #15
 80024b8:	409a      	lsls	r2, r3
 80024ba:	0013      	movs	r3, r2
 80024bc:	43da      	mvns	r2, r3
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	4013      	ands	r3, r2
 80024c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80024c4:	687a      	ldr	r2, [r7, #4]
 80024c6:	2390      	movs	r3, #144	; 0x90
 80024c8:	05db      	lsls	r3, r3, #23
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d013      	beq.n	80024f6 <HAL_GPIO_Init+0x1e2>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a44      	ldr	r2, [pc, #272]	; (80025e4 <HAL_GPIO_Init+0x2d0>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d00d      	beq.n	80024f2 <HAL_GPIO_Init+0x1de>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a43      	ldr	r2, [pc, #268]	; (80025e8 <HAL_GPIO_Init+0x2d4>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d007      	beq.n	80024ee <HAL_GPIO_Init+0x1da>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a42      	ldr	r2, [pc, #264]	; (80025ec <HAL_GPIO_Init+0x2d8>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d101      	bne.n	80024ea <HAL_GPIO_Init+0x1d6>
 80024e6:	2303      	movs	r3, #3
 80024e8:	e006      	b.n	80024f8 <HAL_GPIO_Init+0x1e4>
 80024ea:	2305      	movs	r3, #5
 80024ec:	e004      	b.n	80024f8 <HAL_GPIO_Init+0x1e4>
 80024ee:	2302      	movs	r3, #2
 80024f0:	e002      	b.n	80024f8 <HAL_GPIO_Init+0x1e4>
 80024f2:	2301      	movs	r3, #1
 80024f4:	e000      	b.n	80024f8 <HAL_GPIO_Init+0x1e4>
 80024f6:	2300      	movs	r3, #0
 80024f8:	697a      	ldr	r2, [r7, #20]
 80024fa:	2103      	movs	r1, #3
 80024fc:	400a      	ands	r2, r1
 80024fe:	0092      	lsls	r2, r2, #2
 8002500:	4093      	lsls	r3, r2
 8002502:	693a      	ldr	r2, [r7, #16]
 8002504:	4313      	orrs	r3, r2
 8002506:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002508:	4935      	ldr	r1, [pc, #212]	; (80025e0 <HAL_GPIO_Init+0x2cc>)
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	089b      	lsrs	r3, r3, #2
 800250e:	3302      	adds	r3, #2
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	693a      	ldr	r2, [r7, #16]
 8002514:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002516:	4b36      	ldr	r3, [pc, #216]	; (80025f0 <HAL_GPIO_Init+0x2dc>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	43da      	mvns	r2, r3
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	4013      	ands	r3, r2
 8002524:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	685a      	ldr	r2, [r3, #4]
 800252a:	2380      	movs	r3, #128	; 0x80
 800252c:	025b      	lsls	r3, r3, #9
 800252e:	4013      	ands	r3, r2
 8002530:	d003      	beq.n	800253a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	4313      	orrs	r3, r2
 8002538:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800253a:	4b2d      	ldr	r3, [pc, #180]	; (80025f0 <HAL_GPIO_Init+0x2dc>)
 800253c:	693a      	ldr	r2, [r7, #16]
 800253e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002540:	4b2b      	ldr	r3, [pc, #172]	; (80025f0 <HAL_GPIO_Init+0x2dc>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	43da      	mvns	r2, r3
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	4013      	ands	r3, r2
 800254e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	685a      	ldr	r2, [r3, #4]
 8002554:	2380      	movs	r3, #128	; 0x80
 8002556:	029b      	lsls	r3, r3, #10
 8002558:	4013      	ands	r3, r2
 800255a:	d003      	beq.n	8002564 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 800255c:	693a      	ldr	r2, [r7, #16]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	4313      	orrs	r3, r2
 8002562:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002564:	4b22      	ldr	r3, [pc, #136]	; (80025f0 <HAL_GPIO_Init+0x2dc>)
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800256a:	4b21      	ldr	r3, [pc, #132]	; (80025f0 <HAL_GPIO_Init+0x2dc>)
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	43da      	mvns	r2, r3
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	4013      	ands	r3, r2
 8002578:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	685a      	ldr	r2, [r3, #4]
 800257e:	2380      	movs	r3, #128	; 0x80
 8002580:	035b      	lsls	r3, r3, #13
 8002582:	4013      	ands	r3, r2
 8002584:	d003      	beq.n	800258e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8002586:	693a      	ldr	r2, [r7, #16]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	4313      	orrs	r3, r2
 800258c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800258e:	4b18      	ldr	r3, [pc, #96]	; (80025f0 <HAL_GPIO_Init+0x2dc>)
 8002590:	693a      	ldr	r2, [r7, #16]
 8002592:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002594:	4b16      	ldr	r3, [pc, #88]	; (80025f0 <HAL_GPIO_Init+0x2dc>)
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	43da      	mvns	r2, r3
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	4013      	ands	r3, r2
 80025a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685a      	ldr	r2, [r3, #4]
 80025a8:	2380      	movs	r3, #128	; 0x80
 80025aa:	039b      	lsls	r3, r3, #14
 80025ac:	4013      	ands	r3, r2
 80025ae:	d003      	beq.n	80025b8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80025b0:	693a      	ldr	r2, [r7, #16]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80025b8:	4b0d      	ldr	r3, [pc, #52]	; (80025f0 <HAL_GPIO_Init+0x2dc>)
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	3301      	adds	r3, #1
 80025c2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	40da      	lsrs	r2, r3
 80025cc:	1e13      	subs	r3, r2, #0
 80025ce:	d000      	beq.n	80025d2 <HAL_GPIO_Init+0x2be>
 80025d0:	e6a8      	b.n	8002324 <HAL_GPIO_Init+0x10>
  } 
}
 80025d2:	46c0      	nop			; (mov r8, r8)
 80025d4:	46c0      	nop			; (mov r8, r8)
 80025d6:	46bd      	mov	sp, r7
 80025d8:	b006      	add	sp, #24
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40021000 	.word	0x40021000
 80025e0:	40010000 	.word	0x40010000
 80025e4:	48000400 	.word	0x48000400
 80025e8:	48000800 	.word	0x48000800
 80025ec:	48000c00 	.word	0x48000c00
 80025f0:	40010400 	.word	0x40010400

080025f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	0008      	movs	r0, r1
 80025fe:	0011      	movs	r1, r2
 8002600:	1cbb      	adds	r3, r7, #2
 8002602:	1c02      	adds	r2, r0, #0
 8002604:	801a      	strh	r2, [r3, #0]
 8002606:	1c7b      	adds	r3, r7, #1
 8002608:	1c0a      	adds	r2, r1, #0
 800260a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800260c:	1c7b      	adds	r3, r7, #1
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d004      	beq.n	800261e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002614:	1cbb      	adds	r3, r7, #2
 8002616:	881a      	ldrh	r2, [r3, #0]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800261c:	e003      	b.n	8002626 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800261e:	1cbb      	adds	r3, r7, #2
 8002620:	881a      	ldrh	r2, [r3, #0]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002626:	46c0      	nop			; (mov r8, r8)
 8002628:	46bd      	mov	sp, r7
 800262a:	b002      	add	sp, #8
 800262c:	bd80      	pop	{r7, pc}

0800262e <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800262e:	b580      	push	{r7, lr}
 8002630:	b084      	sub	sp, #16
 8002632:	af00      	add	r7, sp, #0
 8002634:	6078      	str	r0, [r7, #4]
 8002636:	000a      	movs	r2, r1
 8002638:	1cbb      	adds	r3, r7, #2
 800263a:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	695b      	ldr	r3, [r3, #20]
 8002640:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002642:	1cbb      	adds	r3, r7, #2
 8002644:	881b      	ldrh	r3, [r3, #0]
 8002646:	68fa      	ldr	r2, [r7, #12]
 8002648:	4013      	ands	r3, r2
 800264a:	041a      	lsls	r2, r3, #16
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	43db      	mvns	r3, r3
 8002650:	1cb9      	adds	r1, r7, #2
 8002652:	8809      	ldrh	r1, [r1, #0]
 8002654:	400b      	ands	r3, r1
 8002656:	431a      	orrs	r2, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	619a      	str	r2, [r3, #24]
}
 800265c:	46c0      	nop			; (mov r8, r8)
 800265e:	46bd      	mov	sp, r7
 8002660:	b004      	add	sp, #16
 8002662:	bd80      	pop	{r7, pc}

08002664 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b088      	sub	sp, #32
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d101      	bne.n	8002676 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e305      	b.n	8002c82 <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	2201      	movs	r2, #1
 800267c:	4013      	ands	r3, r2
 800267e:	d100      	bne.n	8002682 <HAL_RCC_OscConfig+0x1e>
 8002680:	e08d      	b.n	800279e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002682:	4bc5      	ldr	r3, [pc, #788]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	220c      	movs	r2, #12
 8002688:	4013      	ands	r3, r2
 800268a:	2b04      	cmp	r3, #4
 800268c:	d00e      	beq.n	80026ac <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800268e:	4bc2      	ldr	r3, [pc, #776]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	220c      	movs	r2, #12
 8002694:	4013      	ands	r3, r2
 8002696:	2b08      	cmp	r3, #8
 8002698:	d116      	bne.n	80026c8 <HAL_RCC_OscConfig+0x64>
 800269a:	4bbf      	ldr	r3, [pc, #764]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 800269c:	685a      	ldr	r2, [r3, #4]
 800269e:	23c0      	movs	r3, #192	; 0xc0
 80026a0:	025b      	lsls	r3, r3, #9
 80026a2:	401a      	ands	r2, r3
 80026a4:	2380      	movs	r3, #128	; 0x80
 80026a6:	025b      	lsls	r3, r3, #9
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d10d      	bne.n	80026c8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026ac:	4bba      	ldr	r3, [pc, #744]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	2380      	movs	r3, #128	; 0x80
 80026b2:	029b      	lsls	r3, r3, #10
 80026b4:	4013      	ands	r3, r2
 80026b6:	d100      	bne.n	80026ba <HAL_RCC_OscConfig+0x56>
 80026b8:	e070      	b.n	800279c <HAL_RCC_OscConfig+0x138>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d000      	beq.n	80026c4 <HAL_RCC_OscConfig+0x60>
 80026c2:	e06b      	b.n	800279c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e2dc      	b.n	8002c82 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d107      	bne.n	80026e0 <HAL_RCC_OscConfig+0x7c>
 80026d0:	4bb1      	ldr	r3, [pc, #708]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	4bb0      	ldr	r3, [pc, #704]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 80026d6:	2180      	movs	r1, #128	; 0x80
 80026d8:	0249      	lsls	r1, r1, #9
 80026da:	430a      	orrs	r2, r1
 80026dc:	601a      	str	r2, [r3, #0]
 80026de:	e02f      	b.n	8002740 <HAL_RCC_OscConfig+0xdc>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d10c      	bne.n	8002702 <HAL_RCC_OscConfig+0x9e>
 80026e8:	4bab      	ldr	r3, [pc, #684]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	4baa      	ldr	r3, [pc, #680]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 80026ee:	49ab      	ldr	r1, [pc, #684]	; (800299c <HAL_RCC_OscConfig+0x338>)
 80026f0:	400a      	ands	r2, r1
 80026f2:	601a      	str	r2, [r3, #0]
 80026f4:	4ba8      	ldr	r3, [pc, #672]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	4ba7      	ldr	r3, [pc, #668]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 80026fa:	49a9      	ldr	r1, [pc, #676]	; (80029a0 <HAL_RCC_OscConfig+0x33c>)
 80026fc:	400a      	ands	r2, r1
 80026fe:	601a      	str	r2, [r3, #0]
 8002700:	e01e      	b.n	8002740 <HAL_RCC_OscConfig+0xdc>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	2b05      	cmp	r3, #5
 8002708:	d10e      	bne.n	8002728 <HAL_RCC_OscConfig+0xc4>
 800270a:	4ba3      	ldr	r3, [pc, #652]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	4ba2      	ldr	r3, [pc, #648]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 8002710:	2180      	movs	r1, #128	; 0x80
 8002712:	02c9      	lsls	r1, r1, #11
 8002714:	430a      	orrs	r2, r1
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	4b9f      	ldr	r3, [pc, #636]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	4b9e      	ldr	r3, [pc, #632]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 800271e:	2180      	movs	r1, #128	; 0x80
 8002720:	0249      	lsls	r1, r1, #9
 8002722:	430a      	orrs	r2, r1
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	e00b      	b.n	8002740 <HAL_RCC_OscConfig+0xdc>
 8002728:	4b9b      	ldr	r3, [pc, #620]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	4b9a      	ldr	r3, [pc, #616]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 800272e:	499b      	ldr	r1, [pc, #620]	; (800299c <HAL_RCC_OscConfig+0x338>)
 8002730:	400a      	ands	r2, r1
 8002732:	601a      	str	r2, [r3, #0]
 8002734:	4b98      	ldr	r3, [pc, #608]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	4b97      	ldr	r3, [pc, #604]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 800273a:	4999      	ldr	r1, [pc, #612]	; (80029a0 <HAL_RCC_OscConfig+0x33c>)
 800273c:	400a      	ands	r2, r1
 800273e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d014      	beq.n	8002772 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002748:	f7ff fd02 	bl	8002150 <HAL_GetTick>
 800274c:	0003      	movs	r3, r0
 800274e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002750:	e008      	b.n	8002764 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002752:	f7ff fcfd 	bl	8002150 <HAL_GetTick>
 8002756:	0002      	movs	r2, r0
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	2b64      	cmp	r3, #100	; 0x64
 800275e:	d901      	bls.n	8002764 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002760:	2303      	movs	r3, #3
 8002762:	e28e      	b.n	8002c82 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002764:	4b8c      	ldr	r3, [pc, #560]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	2380      	movs	r3, #128	; 0x80
 800276a:	029b      	lsls	r3, r3, #10
 800276c:	4013      	ands	r3, r2
 800276e:	d0f0      	beq.n	8002752 <HAL_RCC_OscConfig+0xee>
 8002770:	e015      	b.n	800279e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002772:	f7ff fced 	bl	8002150 <HAL_GetTick>
 8002776:	0003      	movs	r3, r0
 8002778:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800277a:	e008      	b.n	800278e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800277c:	f7ff fce8 	bl	8002150 <HAL_GetTick>
 8002780:	0002      	movs	r2, r0
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	2b64      	cmp	r3, #100	; 0x64
 8002788:	d901      	bls.n	800278e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e279      	b.n	8002c82 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800278e:	4b82      	ldr	r3, [pc, #520]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	2380      	movs	r3, #128	; 0x80
 8002794:	029b      	lsls	r3, r3, #10
 8002796:	4013      	ands	r3, r2
 8002798:	d1f0      	bne.n	800277c <HAL_RCC_OscConfig+0x118>
 800279a:	e000      	b.n	800279e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800279c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2202      	movs	r2, #2
 80027a4:	4013      	ands	r3, r2
 80027a6:	d100      	bne.n	80027aa <HAL_RCC_OscConfig+0x146>
 80027a8:	e06c      	b.n	8002884 <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80027aa:	4b7b      	ldr	r3, [pc, #492]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	220c      	movs	r2, #12
 80027b0:	4013      	ands	r3, r2
 80027b2:	d00e      	beq.n	80027d2 <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80027b4:	4b78      	ldr	r3, [pc, #480]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	220c      	movs	r2, #12
 80027ba:	4013      	ands	r3, r2
 80027bc:	2b08      	cmp	r3, #8
 80027be:	d11f      	bne.n	8002800 <HAL_RCC_OscConfig+0x19c>
 80027c0:	4b75      	ldr	r3, [pc, #468]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 80027c2:	685a      	ldr	r2, [r3, #4]
 80027c4:	23c0      	movs	r3, #192	; 0xc0
 80027c6:	025b      	lsls	r3, r3, #9
 80027c8:	401a      	ands	r2, r3
 80027ca:	2380      	movs	r3, #128	; 0x80
 80027cc:	021b      	lsls	r3, r3, #8
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d116      	bne.n	8002800 <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027d2:	4b71      	ldr	r3, [pc, #452]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	2202      	movs	r2, #2
 80027d8:	4013      	ands	r3, r2
 80027da:	d005      	beq.n	80027e8 <HAL_RCC_OscConfig+0x184>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d001      	beq.n	80027e8 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e24c      	b.n	8002c82 <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027e8:	4b6b      	ldr	r3, [pc, #428]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	22f8      	movs	r2, #248	; 0xf8
 80027ee:	4393      	bics	r3, r2
 80027f0:	0019      	movs	r1, r3
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	691b      	ldr	r3, [r3, #16]
 80027f6:	00da      	lsls	r2, r3, #3
 80027f8:	4b67      	ldr	r3, [pc, #412]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 80027fa:	430a      	orrs	r2, r1
 80027fc:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027fe:	e041      	b.n	8002884 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d024      	beq.n	8002852 <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002808:	4b63      	ldr	r3, [pc, #396]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	4b62      	ldr	r3, [pc, #392]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 800280e:	2101      	movs	r1, #1
 8002810:	430a      	orrs	r2, r1
 8002812:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002814:	f7ff fc9c 	bl	8002150 <HAL_GetTick>
 8002818:	0003      	movs	r3, r0
 800281a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800281c:	e008      	b.n	8002830 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800281e:	f7ff fc97 	bl	8002150 <HAL_GetTick>
 8002822:	0002      	movs	r2, r0
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	2b02      	cmp	r3, #2
 800282a:	d901      	bls.n	8002830 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800282c:	2303      	movs	r3, #3
 800282e:	e228      	b.n	8002c82 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002830:	4b59      	ldr	r3, [pc, #356]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2202      	movs	r2, #2
 8002836:	4013      	ands	r3, r2
 8002838:	d0f1      	beq.n	800281e <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800283a:	4b57      	ldr	r3, [pc, #348]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	22f8      	movs	r2, #248	; 0xf8
 8002840:	4393      	bics	r3, r2
 8002842:	0019      	movs	r1, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	691b      	ldr	r3, [r3, #16]
 8002848:	00da      	lsls	r2, r3, #3
 800284a:	4b53      	ldr	r3, [pc, #332]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 800284c:	430a      	orrs	r2, r1
 800284e:	601a      	str	r2, [r3, #0]
 8002850:	e018      	b.n	8002884 <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002852:	4b51      	ldr	r3, [pc, #324]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	4b50      	ldr	r3, [pc, #320]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 8002858:	2101      	movs	r1, #1
 800285a:	438a      	bics	r2, r1
 800285c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800285e:	f7ff fc77 	bl	8002150 <HAL_GetTick>
 8002862:	0003      	movs	r3, r0
 8002864:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002866:	e008      	b.n	800287a <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002868:	f7ff fc72 	bl	8002150 <HAL_GetTick>
 800286c:	0002      	movs	r2, r0
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	2b02      	cmp	r3, #2
 8002874:	d901      	bls.n	800287a <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e203      	b.n	8002c82 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800287a:	4b47      	ldr	r3, [pc, #284]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2202      	movs	r2, #2
 8002880:	4013      	ands	r3, r2
 8002882:	d1f1      	bne.n	8002868 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2208      	movs	r2, #8
 800288a:	4013      	ands	r3, r2
 800288c:	d036      	beq.n	80028fc <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	69db      	ldr	r3, [r3, #28]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d019      	beq.n	80028ca <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002896:	4b40      	ldr	r3, [pc, #256]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 8002898:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800289a:	4b3f      	ldr	r3, [pc, #252]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 800289c:	2101      	movs	r1, #1
 800289e:	430a      	orrs	r2, r1
 80028a0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028a2:	f7ff fc55 	bl	8002150 <HAL_GetTick>
 80028a6:	0003      	movs	r3, r0
 80028a8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028aa:	e008      	b.n	80028be <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028ac:	f7ff fc50 	bl	8002150 <HAL_GetTick>
 80028b0:	0002      	movs	r2, r0
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	2b02      	cmp	r3, #2
 80028b8:	d901      	bls.n	80028be <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 80028ba:	2303      	movs	r3, #3
 80028bc:	e1e1      	b.n	8002c82 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028be:	4b36      	ldr	r3, [pc, #216]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 80028c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c2:	2202      	movs	r2, #2
 80028c4:	4013      	ands	r3, r2
 80028c6:	d0f1      	beq.n	80028ac <HAL_RCC_OscConfig+0x248>
 80028c8:	e018      	b.n	80028fc <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028ca:	4b33      	ldr	r3, [pc, #204]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 80028cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80028ce:	4b32      	ldr	r3, [pc, #200]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 80028d0:	2101      	movs	r1, #1
 80028d2:	438a      	bics	r2, r1
 80028d4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028d6:	f7ff fc3b 	bl	8002150 <HAL_GetTick>
 80028da:	0003      	movs	r3, r0
 80028dc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028de:	e008      	b.n	80028f2 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028e0:	f7ff fc36 	bl	8002150 <HAL_GetTick>
 80028e4:	0002      	movs	r2, r0
 80028e6:	69bb      	ldr	r3, [r7, #24]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d901      	bls.n	80028f2 <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e1c7      	b.n	8002c82 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028f2:	4b29      	ldr	r3, [pc, #164]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 80028f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f6:	2202      	movs	r2, #2
 80028f8:	4013      	ands	r3, r2
 80028fa:	d1f1      	bne.n	80028e0 <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2204      	movs	r2, #4
 8002902:	4013      	ands	r3, r2
 8002904:	d100      	bne.n	8002908 <HAL_RCC_OscConfig+0x2a4>
 8002906:	e0b5      	b.n	8002a74 <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002908:	201f      	movs	r0, #31
 800290a:	183b      	adds	r3, r7, r0
 800290c:	2200      	movs	r2, #0
 800290e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002910:	4b21      	ldr	r3, [pc, #132]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 8002912:	69da      	ldr	r2, [r3, #28]
 8002914:	2380      	movs	r3, #128	; 0x80
 8002916:	055b      	lsls	r3, r3, #21
 8002918:	4013      	ands	r3, r2
 800291a:	d110      	bne.n	800293e <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800291c:	4b1e      	ldr	r3, [pc, #120]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 800291e:	69da      	ldr	r2, [r3, #28]
 8002920:	4b1d      	ldr	r3, [pc, #116]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 8002922:	2180      	movs	r1, #128	; 0x80
 8002924:	0549      	lsls	r1, r1, #21
 8002926:	430a      	orrs	r2, r1
 8002928:	61da      	str	r2, [r3, #28]
 800292a:	4b1b      	ldr	r3, [pc, #108]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 800292c:	69da      	ldr	r2, [r3, #28]
 800292e:	2380      	movs	r3, #128	; 0x80
 8002930:	055b      	lsls	r3, r3, #21
 8002932:	4013      	ands	r3, r2
 8002934:	60fb      	str	r3, [r7, #12]
 8002936:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002938:	183b      	adds	r3, r7, r0
 800293a:	2201      	movs	r2, #1
 800293c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800293e:	4b19      	ldr	r3, [pc, #100]	; (80029a4 <HAL_RCC_OscConfig+0x340>)
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	2380      	movs	r3, #128	; 0x80
 8002944:	005b      	lsls	r3, r3, #1
 8002946:	4013      	ands	r3, r2
 8002948:	d11a      	bne.n	8002980 <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800294a:	4b16      	ldr	r3, [pc, #88]	; (80029a4 <HAL_RCC_OscConfig+0x340>)
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	4b15      	ldr	r3, [pc, #84]	; (80029a4 <HAL_RCC_OscConfig+0x340>)
 8002950:	2180      	movs	r1, #128	; 0x80
 8002952:	0049      	lsls	r1, r1, #1
 8002954:	430a      	orrs	r2, r1
 8002956:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002958:	f7ff fbfa 	bl	8002150 <HAL_GetTick>
 800295c:	0003      	movs	r3, r0
 800295e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002960:	e008      	b.n	8002974 <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002962:	f7ff fbf5 	bl	8002150 <HAL_GetTick>
 8002966:	0002      	movs	r2, r0
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	2b64      	cmp	r3, #100	; 0x64
 800296e:	d901      	bls.n	8002974 <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 8002970:	2303      	movs	r3, #3
 8002972:	e186      	b.n	8002c82 <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002974:	4b0b      	ldr	r3, [pc, #44]	; (80029a4 <HAL_RCC_OscConfig+0x340>)
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	2380      	movs	r3, #128	; 0x80
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	4013      	ands	r3, r2
 800297e:	d0f0      	beq.n	8002962 <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	2b01      	cmp	r3, #1
 8002986:	d10f      	bne.n	80029a8 <HAL_RCC_OscConfig+0x344>
 8002988:	4b03      	ldr	r3, [pc, #12]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 800298a:	6a1a      	ldr	r2, [r3, #32]
 800298c:	4b02      	ldr	r3, [pc, #8]	; (8002998 <HAL_RCC_OscConfig+0x334>)
 800298e:	2101      	movs	r1, #1
 8002990:	430a      	orrs	r2, r1
 8002992:	621a      	str	r2, [r3, #32]
 8002994:	e036      	b.n	8002a04 <HAL_RCC_OscConfig+0x3a0>
 8002996:	46c0      	nop			; (mov r8, r8)
 8002998:	40021000 	.word	0x40021000
 800299c:	fffeffff 	.word	0xfffeffff
 80029a0:	fffbffff 	.word	0xfffbffff
 80029a4:	40007000 	.word	0x40007000
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d10c      	bne.n	80029ca <HAL_RCC_OscConfig+0x366>
 80029b0:	4bb6      	ldr	r3, [pc, #728]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 80029b2:	6a1a      	ldr	r2, [r3, #32]
 80029b4:	4bb5      	ldr	r3, [pc, #724]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 80029b6:	2101      	movs	r1, #1
 80029b8:	438a      	bics	r2, r1
 80029ba:	621a      	str	r2, [r3, #32]
 80029bc:	4bb3      	ldr	r3, [pc, #716]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 80029be:	6a1a      	ldr	r2, [r3, #32]
 80029c0:	4bb2      	ldr	r3, [pc, #712]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 80029c2:	2104      	movs	r1, #4
 80029c4:	438a      	bics	r2, r1
 80029c6:	621a      	str	r2, [r3, #32]
 80029c8:	e01c      	b.n	8002a04 <HAL_RCC_OscConfig+0x3a0>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	2b05      	cmp	r3, #5
 80029d0:	d10c      	bne.n	80029ec <HAL_RCC_OscConfig+0x388>
 80029d2:	4bae      	ldr	r3, [pc, #696]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 80029d4:	6a1a      	ldr	r2, [r3, #32]
 80029d6:	4bad      	ldr	r3, [pc, #692]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 80029d8:	2104      	movs	r1, #4
 80029da:	430a      	orrs	r2, r1
 80029dc:	621a      	str	r2, [r3, #32]
 80029de:	4bab      	ldr	r3, [pc, #684]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 80029e0:	6a1a      	ldr	r2, [r3, #32]
 80029e2:	4baa      	ldr	r3, [pc, #680]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 80029e4:	2101      	movs	r1, #1
 80029e6:	430a      	orrs	r2, r1
 80029e8:	621a      	str	r2, [r3, #32]
 80029ea:	e00b      	b.n	8002a04 <HAL_RCC_OscConfig+0x3a0>
 80029ec:	4ba7      	ldr	r3, [pc, #668]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 80029ee:	6a1a      	ldr	r2, [r3, #32]
 80029f0:	4ba6      	ldr	r3, [pc, #664]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 80029f2:	2101      	movs	r1, #1
 80029f4:	438a      	bics	r2, r1
 80029f6:	621a      	str	r2, [r3, #32]
 80029f8:	4ba4      	ldr	r3, [pc, #656]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 80029fa:	6a1a      	ldr	r2, [r3, #32]
 80029fc:	4ba3      	ldr	r3, [pc, #652]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 80029fe:	2104      	movs	r1, #4
 8002a00:	438a      	bics	r2, r1
 8002a02:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d014      	beq.n	8002a36 <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a0c:	f7ff fba0 	bl	8002150 <HAL_GetTick>
 8002a10:	0003      	movs	r3, r0
 8002a12:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a14:	e009      	b.n	8002a2a <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a16:	f7ff fb9b 	bl	8002150 <HAL_GetTick>
 8002a1a:	0002      	movs	r2, r0
 8002a1c:	69bb      	ldr	r3, [r7, #24]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	4a9b      	ldr	r2, [pc, #620]	; (8002c90 <HAL_RCC_OscConfig+0x62c>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d901      	bls.n	8002a2a <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e12b      	b.n	8002c82 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a2a:	4b98      	ldr	r3, [pc, #608]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002a2c:	6a1b      	ldr	r3, [r3, #32]
 8002a2e:	2202      	movs	r2, #2
 8002a30:	4013      	ands	r3, r2
 8002a32:	d0f0      	beq.n	8002a16 <HAL_RCC_OscConfig+0x3b2>
 8002a34:	e013      	b.n	8002a5e <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a36:	f7ff fb8b 	bl	8002150 <HAL_GetTick>
 8002a3a:	0003      	movs	r3, r0
 8002a3c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a3e:	e009      	b.n	8002a54 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a40:	f7ff fb86 	bl	8002150 <HAL_GetTick>
 8002a44:	0002      	movs	r2, r0
 8002a46:	69bb      	ldr	r3, [r7, #24]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	4a91      	ldr	r2, [pc, #580]	; (8002c90 <HAL_RCC_OscConfig+0x62c>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d901      	bls.n	8002a54 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 8002a50:	2303      	movs	r3, #3
 8002a52:	e116      	b.n	8002c82 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a54:	4b8d      	ldr	r3, [pc, #564]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002a56:	6a1b      	ldr	r3, [r3, #32]
 8002a58:	2202      	movs	r2, #2
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	d1f0      	bne.n	8002a40 <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a5e:	231f      	movs	r3, #31
 8002a60:	18fb      	adds	r3, r7, r3
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d105      	bne.n	8002a74 <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a68:	4b88      	ldr	r3, [pc, #544]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002a6a:	69da      	ldr	r2, [r3, #28]
 8002a6c:	4b87      	ldr	r3, [pc, #540]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002a6e:	4989      	ldr	r1, [pc, #548]	; (8002c94 <HAL_RCC_OscConfig+0x630>)
 8002a70:	400a      	ands	r2, r1
 8002a72:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2210      	movs	r2, #16
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	d063      	beq.n	8002b46 <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	695b      	ldr	r3, [r3, #20]
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d12a      	bne.n	8002adc <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002a86:	4b81      	ldr	r3, [pc, #516]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002a88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a8a:	4b80      	ldr	r3, [pc, #512]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002a8c:	2104      	movs	r1, #4
 8002a8e:	430a      	orrs	r2, r1
 8002a90:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002a92:	4b7e      	ldr	r3, [pc, #504]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002a94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a96:	4b7d      	ldr	r3, [pc, #500]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002a98:	2101      	movs	r1, #1
 8002a9a:	430a      	orrs	r2, r1
 8002a9c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a9e:	f7ff fb57 	bl	8002150 <HAL_GetTick>
 8002aa2:	0003      	movs	r3, r0
 8002aa4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002aa6:	e008      	b.n	8002aba <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002aa8:	f7ff fb52 	bl	8002150 <HAL_GetTick>
 8002aac:	0002      	movs	r2, r0
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d901      	bls.n	8002aba <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e0e3      	b.n	8002c82 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002aba:	4b74      	ldr	r3, [pc, #464]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002abc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002abe:	2202      	movs	r2, #2
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	d0f1      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002ac4:	4b71      	ldr	r3, [pc, #452]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002ac6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ac8:	22f8      	movs	r2, #248	; 0xf8
 8002aca:	4393      	bics	r3, r2
 8002acc:	0019      	movs	r1, r3
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	699b      	ldr	r3, [r3, #24]
 8002ad2:	00da      	lsls	r2, r3, #3
 8002ad4:	4b6d      	ldr	r3, [pc, #436]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	635a      	str	r2, [r3, #52]	; 0x34
 8002ada:	e034      	b.n	8002b46 <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	695b      	ldr	r3, [r3, #20]
 8002ae0:	3305      	adds	r3, #5
 8002ae2:	d111      	bne.n	8002b08 <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002ae4:	4b69      	ldr	r3, [pc, #420]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002ae6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ae8:	4b68      	ldr	r3, [pc, #416]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002aea:	2104      	movs	r1, #4
 8002aec:	438a      	bics	r2, r1
 8002aee:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002af0:	4b66      	ldr	r3, [pc, #408]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002af2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002af4:	22f8      	movs	r2, #248	; 0xf8
 8002af6:	4393      	bics	r3, r2
 8002af8:	0019      	movs	r1, r3
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	699b      	ldr	r3, [r3, #24]
 8002afe:	00da      	lsls	r2, r3, #3
 8002b00:	4b62      	ldr	r3, [pc, #392]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002b02:	430a      	orrs	r2, r1
 8002b04:	635a      	str	r2, [r3, #52]	; 0x34
 8002b06:	e01e      	b.n	8002b46 <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002b08:	4b60      	ldr	r3, [pc, #384]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002b0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b0c:	4b5f      	ldr	r3, [pc, #380]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002b0e:	2104      	movs	r1, #4
 8002b10:	430a      	orrs	r2, r1
 8002b12:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002b14:	4b5d      	ldr	r3, [pc, #372]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002b16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b18:	4b5c      	ldr	r3, [pc, #368]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002b1a:	2101      	movs	r1, #1
 8002b1c:	438a      	bics	r2, r1
 8002b1e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b20:	f7ff fb16 	bl	8002150 <HAL_GetTick>
 8002b24:	0003      	movs	r3, r0
 8002b26:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002b28:	e008      	b.n	8002b3c <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002b2a:	f7ff fb11 	bl	8002150 <HAL_GetTick>
 8002b2e:	0002      	movs	r2, r0
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	2b02      	cmp	r3, #2
 8002b36:	d901      	bls.n	8002b3c <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 8002b38:	2303      	movs	r3, #3
 8002b3a:	e0a2      	b.n	8002c82 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002b3c:	4b53      	ldr	r3, [pc, #332]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002b3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b40:	2202      	movs	r2, #2
 8002b42:	4013      	ands	r3, r2
 8002b44:	d1f1      	bne.n	8002b2a <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a1b      	ldr	r3, [r3, #32]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d100      	bne.n	8002b50 <HAL_RCC_OscConfig+0x4ec>
 8002b4e:	e097      	b.n	8002c80 <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b50:	4b4e      	ldr	r3, [pc, #312]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	220c      	movs	r2, #12
 8002b56:	4013      	ands	r3, r2
 8002b58:	2b08      	cmp	r3, #8
 8002b5a:	d100      	bne.n	8002b5e <HAL_RCC_OscConfig+0x4fa>
 8002b5c:	e06b      	b.n	8002c36 <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6a1b      	ldr	r3, [r3, #32]
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d14c      	bne.n	8002c00 <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b66:	4b49      	ldr	r3, [pc, #292]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	4b48      	ldr	r3, [pc, #288]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002b6c:	494a      	ldr	r1, [pc, #296]	; (8002c98 <HAL_RCC_OscConfig+0x634>)
 8002b6e:	400a      	ands	r2, r1
 8002b70:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b72:	f7ff faed 	bl	8002150 <HAL_GetTick>
 8002b76:	0003      	movs	r3, r0
 8002b78:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b7a:	e008      	b.n	8002b8e <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b7c:	f7ff fae8 	bl	8002150 <HAL_GetTick>
 8002b80:	0002      	movs	r2, r0
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	2b02      	cmp	r3, #2
 8002b88:	d901      	bls.n	8002b8e <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	e079      	b.n	8002c82 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b8e:	4b3f      	ldr	r3, [pc, #252]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	2380      	movs	r3, #128	; 0x80
 8002b94:	049b      	lsls	r3, r3, #18
 8002b96:	4013      	ands	r3, r2
 8002b98:	d1f0      	bne.n	8002b7c <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b9a:	4b3c      	ldr	r3, [pc, #240]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b9e:	220f      	movs	r2, #15
 8002ba0:	4393      	bics	r3, r2
 8002ba2:	0019      	movs	r1, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ba8:	4b38      	ldr	r3, [pc, #224]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002baa:	430a      	orrs	r2, r1
 8002bac:	62da      	str	r2, [r3, #44]	; 0x2c
 8002bae:	4b37      	ldr	r3, [pc, #220]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	4a3a      	ldr	r2, [pc, #232]	; (8002c9c <HAL_RCC_OscConfig+0x638>)
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	0019      	movs	r1, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc0:	431a      	orrs	r2, r3
 8002bc2:	4b32      	ldr	r3, [pc, #200]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002bc4:	430a      	orrs	r2, r1
 8002bc6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bc8:	4b30      	ldr	r3, [pc, #192]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	4b2f      	ldr	r3, [pc, #188]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002bce:	2180      	movs	r1, #128	; 0x80
 8002bd0:	0449      	lsls	r1, r1, #17
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bd6:	f7ff fabb 	bl	8002150 <HAL_GetTick>
 8002bda:	0003      	movs	r3, r0
 8002bdc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bde:	e008      	b.n	8002bf2 <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002be0:	f7ff fab6 	bl	8002150 <HAL_GetTick>
 8002be4:	0002      	movs	r2, r0
 8002be6:	69bb      	ldr	r3, [r7, #24]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e047      	b.n	8002c82 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bf2:	4b26      	ldr	r3, [pc, #152]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	2380      	movs	r3, #128	; 0x80
 8002bf8:	049b      	lsls	r3, r3, #18
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	d0f0      	beq.n	8002be0 <HAL_RCC_OscConfig+0x57c>
 8002bfe:	e03f      	b.n	8002c80 <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c00:	4b22      	ldr	r3, [pc, #136]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	4b21      	ldr	r3, [pc, #132]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002c06:	4924      	ldr	r1, [pc, #144]	; (8002c98 <HAL_RCC_OscConfig+0x634>)
 8002c08:	400a      	ands	r2, r1
 8002c0a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c0c:	f7ff faa0 	bl	8002150 <HAL_GetTick>
 8002c10:	0003      	movs	r3, r0
 8002c12:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c14:	e008      	b.n	8002c28 <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c16:	f7ff fa9b 	bl	8002150 <HAL_GetTick>
 8002c1a:	0002      	movs	r2, r0
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	1ad3      	subs	r3, r2, r3
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	d901      	bls.n	8002c28 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	e02c      	b.n	8002c82 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c28:	4b18      	ldr	r3, [pc, #96]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	2380      	movs	r3, #128	; 0x80
 8002c2e:	049b      	lsls	r3, r3, #18
 8002c30:	4013      	ands	r3, r2
 8002c32:	d1f0      	bne.n	8002c16 <HAL_RCC_OscConfig+0x5b2>
 8002c34:	e024      	b.n	8002c80 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6a1b      	ldr	r3, [r3, #32]
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d101      	bne.n	8002c42 <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e01f      	b.n	8002c82 <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002c42:	4b12      	ldr	r3, [pc, #72]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002c48:	4b10      	ldr	r3, [pc, #64]	; (8002c8c <HAL_RCC_OscConfig+0x628>)
 8002c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c4c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c4e:	697a      	ldr	r2, [r7, #20]
 8002c50:	23c0      	movs	r3, #192	; 0xc0
 8002c52:	025b      	lsls	r3, r3, #9
 8002c54:	401a      	ands	r2, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d10e      	bne.n	8002c7c <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	220f      	movs	r2, #15
 8002c62:	401a      	ands	r2, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d107      	bne.n	8002c7c <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002c6c:	697a      	ldr	r2, [r7, #20]
 8002c6e:	23f0      	movs	r3, #240	; 0xf0
 8002c70:	039b      	lsls	r3, r3, #14
 8002c72:	401a      	ands	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d001      	beq.n	8002c80 <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e000      	b.n	8002c82 <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 8002c80:	2300      	movs	r3, #0
}
 8002c82:	0018      	movs	r0, r3
 8002c84:	46bd      	mov	sp, r7
 8002c86:	b008      	add	sp, #32
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	46c0      	nop			; (mov r8, r8)
 8002c8c:	40021000 	.word	0x40021000
 8002c90:	00001388 	.word	0x00001388
 8002c94:	efffffff 	.word	0xefffffff
 8002c98:	feffffff 	.word	0xfeffffff
 8002c9c:	ffc27fff 	.word	0xffc27fff

08002ca0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b084      	sub	sp, #16
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
 8002ca8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d101      	bne.n	8002cb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e0b3      	b.n	8002e1c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002cb4:	4b5b      	ldr	r3, [pc, #364]	; (8002e24 <HAL_RCC_ClockConfig+0x184>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2201      	movs	r2, #1
 8002cba:	4013      	ands	r3, r2
 8002cbc:	683a      	ldr	r2, [r7, #0]
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d911      	bls.n	8002ce6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cc2:	4b58      	ldr	r3, [pc, #352]	; (8002e24 <HAL_RCC_ClockConfig+0x184>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	4393      	bics	r3, r2
 8002cca:	0019      	movs	r1, r3
 8002ccc:	4b55      	ldr	r3, [pc, #340]	; (8002e24 <HAL_RCC_ClockConfig+0x184>)
 8002cce:	683a      	ldr	r2, [r7, #0]
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cd4:	4b53      	ldr	r3, [pc, #332]	; (8002e24 <HAL_RCC_ClockConfig+0x184>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	4013      	ands	r3, r2
 8002cdc:	683a      	ldr	r2, [r7, #0]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d001      	beq.n	8002ce6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e09a      	b.n	8002e1c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2202      	movs	r2, #2
 8002cec:	4013      	ands	r3, r2
 8002cee:	d015      	beq.n	8002d1c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2204      	movs	r2, #4
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	d006      	beq.n	8002d08 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002cfa:	4b4b      	ldr	r3, [pc, #300]	; (8002e28 <HAL_RCC_ClockConfig+0x188>)
 8002cfc:	685a      	ldr	r2, [r3, #4]
 8002cfe:	4b4a      	ldr	r3, [pc, #296]	; (8002e28 <HAL_RCC_ClockConfig+0x188>)
 8002d00:	21e0      	movs	r1, #224	; 0xe0
 8002d02:	00c9      	lsls	r1, r1, #3
 8002d04:	430a      	orrs	r2, r1
 8002d06:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d08:	4b47      	ldr	r3, [pc, #284]	; (8002e28 <HAL_RCC_ClockConfig+0x188>)
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	22f0      	movs	r2, #240	; 0xf0
 8002d0e:	4393      	bics	r3, r2
 8002d10:	0019      	movs	r1, r3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	689a      	ldr	r2, [r3, #8]
 8002d16:	4b44      	ldr	r3, [pc, #272]	; (8002e28 <HAL_RCC_ClockConfig+0x188>)
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2201      	movs	r2, #1
 8002d22:	4013      	ands	r3, r2
 8002d24:	d040      	beq.n	8002da8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d107      	bne.n	8002d3e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d2e:	4b3e      	ldr	r3, [pc, #248]	; (8002e28 <HAL_RCC_ClockConfig+0x188>)
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	2380      	movs	r3, #128	; 0x80
 8002d34:	029b      	lsls	r3, r3, #10
 8002d36:	4013      	ands	r3, r2
 8002d38:	d114      	bne.n	8002d64 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e06e      	b.n	8002e1c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d107      	bne.n	8002d56 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d46:	4b38      	ldr	r3, [pc, #224]	; (8002e28 <HAL_RCC_ClockConfig+0x188>)
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	2380      	movs	r3, #128	; 0x80
 8002d4c:	049b      	lsls	r3, r3, #18
 8002d4e:	4013      	ands	r3, r2
 8002d50:	d108      	bne.n	8002d64 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e062      	b.n	8002e1c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d56:	4b34      	ldr	r3, [pc, #208]	; (8002e28 <HAL_RCC_ClockConfig+0x188>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2202      	movs	r2, #2
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	d101      	bne.n	8002d64 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e05b      	b.n	8002e1c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d64:	4b30      	ldr	r3, [pc, #192]	; (8002e28 <HAL_RCC_ClockConfig+0x188>)
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	2203      	movs	r2, #3
 8002d6a:	4393      	bics	r3, r2
 8002d6c:	0019      	movs	r1, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685a      	ldr	r2, [r3, #4]
 8002d72:	4b2d      	ldr	r3, [pc, #180]	; (8002e28 <HAL_RCC_ClockConfig+0x188>)
 8002d74:	430a      	orrs	r2, r1
 8002d76:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d78:	f7ff f9ea 	bl	8002150 <HAL_GetTick>
 8002d7c:	0003      	movs	r3, r0
 8002d7e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d80:	e009      	b.n	8002d96 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d82:	f7ff f9e5 	bl	8002150 <HAL_GetTick>
 8002d86:	0002      	movs	r2, r0
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	1ad3      	subs	r3, r2, r3
 8002d8c:	4a27      	ldr	r2, [pc, #156]	; (8002e2c <HAL_RCC_ClockConfig+0x18c>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d901      	bls.n	8002d96 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e042      	b.n	8002e1c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d96:	4b24      	ldr	r3, [pc, #144]	; (8002e28 <HAL_RCC_ClockConfig+0x188>)
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	220c      	movs	r2, #12
 8002d9c:	401a      	ands	r2, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d1ec      	bne.n	8002d82 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002da8:	4b1e      	ldr	r3, [pc, #120]	; (8002e24 <HAL_RCC_ClockConfig+0x184>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	2201      	movs	r2, #1
 8002dae:	4013      	ands	r3, r2
 8002db0:	683a      	ldr	r2, [r7, #0]
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d211      	bcs.n	8002dda <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002db6:	4b1b      	ldr	r3, [pc, #108]	; (8002e24 <HAL_RCC_ClockConfig+0x184>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	4393      	bics	r3, r2
 8002dbe:	0019      	movs	r1, r3
 8002dc0:	4b18      	ldr	r3, [pc, #96]	; (8002e24 <HAL_RCC_ClockConfig+0x184>)
 8002dc2:	683a      	ldr	r2, [r7, #0]
 8002dc4:	430a      	orrs	r2, r1
 8002dc6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dc8:	4b16      	ldr	r3, [pc, #88]	; (8002e24 <HAL_RCC_ClockConfig+0x184>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	2201      	movs	r2, #1
 8002dce:	4013      	ands	r3, r2
 8002dd0:	683a      	ldr	r2, [r7, #0]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d001      	beq.n	8002dda <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e020      	b.n	8002e1c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	2204      	movs	r2, #4
 8002de0:	4013      	ands	r3, r2
 8002de2:	d009      	beq.n	8002df8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002de4:	4b10      	ldr	r3, [pc, #64]	; (8002e28 <HAL_RCC_ClockConfig+0x188>)
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	4a11      	ldr	r2, [pc, #68]	; (8002e30 <HAL_RCC_ClockConfig+0x190>)
 8002dea:	4013      	ands	r3, r2
 8002dec:	0019      	movs	r1, r3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	68da      	ldr	r2, [r3, #12]
 8002df2:	4b0d      	ldr	r3, [pc, #52]	; (8002e28 <HAL_RCC_ClockConfig+0x188>)
 8002df4:	430a      	orrs	r2, r1
 8002df6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002df8:	f000 f820 	bl	8002e3c <HAL_RCC_GetSysClockFreq>
 8002dfc:	0001      	movs	r1, r0
 8002dfe:	4b0a      	ldr	r3, [pc, #40]	; (8002e28 <HAL_RCC_ClockConfig+0x188>)
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	091b      	lsrs	r3, r3, #4
 8002e04:	220f      	movs	r2, #15
 8002e06:	4013      	ands	r3, r2
 8002e08:	4a0a      	ldr	r2, [pc, #40]	; (8002e34 <HAL_RCC_ClockConfig+0x194>)
 8002e0a:	5cd3      	ldrb	r3, [r2, r3]
 8002e0c:	000a      	movs	r2, r1
 8002e0e:	40da      	lsrs	r2, r3
 8002e10:	4b09      	ldr	r3, [pc, #36]	; (8002e38 <HAL_RCC_ClockConfig+0x198>)
 8002e12:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002e14:	2000      	movs	r0, #0
 8002e16:	f7ff f955 	bl	80020c4 <HAL_InitTick>
  
  return HAL_OK;
 8002e1a:	2300      	movs	r3, #0
}
 8002e1c:	0018      	movs	r0, r3
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	b004      	add	sp, #16
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	40022000 	.word	0x40022000
 8002e28:	40021000 	.word	0x40021000
 8002e2c:	00001388 	.word	0x00001388
 8002e30:	fffff8ff 	.word	0xfffff8ff
 8002e34:	080044e4 	.word	0x080044e4
 8002e38:	20000000 	.word	0x20000000

08002e3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e3c:	b590      	push	{r4, r7, lr}
 8002e3e:	b08f      	sub	sp, #60	; 0x3c
 8002e40:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002e42:	2314      	movs	r3, #20
 8002e44:	18fb      	adds	r3, r7, r3
 8002e46:	4a2c      	ldr	r2, [pc, #176]	; (8002ef8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002e48:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002e4a:	c313      	stmia	r3!, {r0, r1, r4}
 8002e4c:	6812      	ldr	r2, [r2, #0]
 8002e4e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002e50:	1d3b      	adds	r3, r7, #4
 8002e52:	4a2a      	ldr	r2, [pc, #168]	; (8002efc <HAL_RCC_GetSysClockFreq+0xc0>)
 8002e54:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002e56:	c313      	stmia	r3!, {r0, r1, r4}
 8002e58:	6812      	ldr	r2, [r2, #0]
 8002e5a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e60:	2300      	movs	r3, #0
 8002e62:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e64:	2300      	movs	r3, #0
 8002e66:	637b      	str	r3, [r7, #52]	; 0x34
 8002e68:	2300      	movs	r3, #0
 8002e6a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002e70:	4b23      	ldr	r3, [pc, #140]	; (8002f00 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e78:	220c      	movs	r2, #12
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	2b04      	cmp	r3, #4
 8002e7e:	d002      	beq.n	8002e86 <HAL_RCC_GetSysClockFreq+0x4a>
 8002e80:	2b08      	cmp	r3, #8
 8002e82:	d003      	beq.n	8002e8c <HAL_RCC_GetSysClockFreq+0x50>
 8002e84:	e02f      	b.n	8002ee6 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e86:	4b1f      	ldr	r3, [pc, #124]	; (8002f04 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002e88:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002e8a:	e02f      	b.n	8002eec <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e8e:	0c9b      	lsrs	r3, r3, #18
 8002e90:	220f      	movs	r2, #15
 8002e92:	4013      	ands	r3, r2
 8002e94:	2214      	movs	r2, #20
 8002e96:	18ba      	adds	r2, r7, r2
 8002e98:	5cd3      	ldrb	r3, [r2, r3]
 8002e9a:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002e9c:	4b18      	ldr	r3, [pc, #96]	; (8002f00 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ea0:	220f      	movs	r2, #15
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	1d3a      	adds	r2, r7, #4
 8002ea6:	5cd3      	ldrb	r3, [r2, r3]
 8002ea8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002eaa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002eac:	23c0      	movs	r3, #192	; 0xc0
 8002eae:	025b      	lsls	r3, r3, #9
 8002eb0:	401a      	ands	r2, r3
 8002eb2:	2380      	movs	r3, #128	; 0x80
 8002eb4:	025b      	lsls	r3, r3, #9
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d109      	bne.n	8002ece <HAL_RCC_GetSysClockFreq+0x92>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002eba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ebc:	4811      	ldr	r0, [pc, #68]	; (8002f04 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002ebe:	f7fd f923 	bl	8000108 <__udivsi3>
 8002ec2:	0003      	movs	r3, r0
 8002ec4:	001a      	movs	r2, r3
 8002ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec8:	4353      	muls	r3, r2
 8002eca:	637b      	str	r3, [r7, #52]	; 0x34
 8002ecc:	e008      	b.n	8002ee0 <HAL_RCC_GetSysClockFreq+0xa4>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002ece:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ed0:	480c      	ldr	r0, [pc, #48]	; (8002f04 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002ed2:	f7fd f919 	bl	8000108 <__udivsi3>
 8002ed6:	0003      	movs	r3, r0
 8002ed8:	001a      	movs	r2, r3
 8002eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002edc:	4353      	muls	r3, r2
 8002ede:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002ee0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ee2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002ee4:	e002      	b.n	8002eec <HAL_RCC_GetSysClockFreq+0xb0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ee6:	4b07      	ldr	r3, [pc, #28]	; (8002f04 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002ee8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002eea:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002eee:	0018      	movs	r0, r3
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	b00f      	add	sp, #60	; 0x3c
 8002ef4:	bd90      	pop	{r4, r7, pc}
 8002ef6:	46c0      	nop			; (mov r8, r8)
 8002ef8:	08004444 	.word	0x08004444
 8002efc:	08004454 	.word	0x08004454
 8002f00:	40021000 	.word	0x40021000
 8002f04:	007a1200 	.word	0x007a1200

08002f08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f0c:	4b02      	ldr	r3, [pc, #8]	; (8002f18 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
}
 8002f10:	0018      	movs	r0, r3
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	46c0      	nop			; (mov r8, r8)
 8002f18:	20000000 	.word	0x20000000

08002f1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002f20:	f7ff fff2 	bl	8002f08 <HAL_RCC_GetHCLKFreq>
 8002f24:	0001      	movs	r1, r0
 8002f26:	4b06      	ldr	r3, [pc, #24]	; (8002f40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	0a1b      	lsrs	r3, r3, #8
 8002f2c:	2207      	movs	r2, #7
 8002f2e:	4013      	ands	r3, r2
 8002f30:	4a04      	ldr	r2, [pc, #16]	; (8002f44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f32:	5cd3      	ldrb	r3, [r2, r3]
 8002f34:	40d9      	lsrs	r1, r3
 8002f36:	000b      	movs	r3, r1
}    
 8002f38:	0018      	movs	r0, r3
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	46c0      	nop			; (mov r8, r8)
 8002f40:	40021000 	.word	0x40021000
 8002f44:	080044f4 	.word	0x080044f4

08002f48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d101      	bne.n	8002f5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e042      	b.n	8002fe0 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	223d      	movs	r2, #61	; 0x3d
 8002f5e:	5c9b      	ldrb	r3, [r3, r2]
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d107      	bne.n	8002f76 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	223c      	movs	r2, #60	; 0x3c
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	0018      	movs	r0, r3
 8002f72:	f7fe ff5f 	bl	8001e34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	223d      	movs	r2, #61	; 0x3d
 8002f7a:	2102      	movs	r1, #2
 8002f7c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	3304      	adds	r3, #4
 8002f86:	0019      	movs	r1, r3
 8002f88:	0010      	movs	r0, r2
 8002f8a:	f000 fad1 	bl	8003530 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2246      	movs	r2, #70	; 0x46
 8002f92:	2101      	movs	r1, #1
 8002f94:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	223e      	movs	r2, #62	; 0x3e
 8002f9a:	2101      	movs	r1, #1
 8002f9c:	5499      	strb	r1, [r3, r2]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	223f      	movs	r2, #63	; 0x3f
 8002fa2:	2101      	movs	r1, #1
 8002fa4:	5499      	strb	r1, [r3, r2]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2240      	movs	r2, #64	; 0x40
 8002faa:	2101      	movs	r1, #1
 8002fac:	5499      	strb	r1, [r3, r2]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2241      	movs	r2, #65	; 0x41
 8002fb2:	2101      	movs	r1, #1
 8002fb4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2242      	movs	r2, #66	; 0x42
 8002fba:	2101      	movs	r1, #1
 8002fbc:	5499      	strb	r1, [r3, r2]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2243      	movs	r2, #67	; 0x43
 8002fc2:	2101      	movs	r1, #1
 8002fc4:	5499      	strb	r1, [r3, r2]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2244      	movs	r2, #68	; 0x44
 8002fca:	2101      	movs	r1, #1
 8002fcc:	5499      	strb	r1, [r3, r2]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2245      	movs	r2, #69	; 0x45
 8002fd2:	2101      	movs	r1, #1
 8002fd4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	223d      	movs	r2, #61	; 0x3d
 8002fda:	2101      	movs	r1, #1
 8002fdc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002fde:	2300      	movs	r3, #0
}
 8002fe0:	0018      	movs	r0, r3
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	b002      	add	sp, #8
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d101      	bne.n	8002ffa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e042      	b.n	8003080 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	223d      	movs	r2, #61	; 0x3d
 8002ffe:	5c9b      	ldrb	r3, [r3, r2]
 8003000:	b2db      	uxtb	r3, r3
 8003002:	2b00      	cmp	r3, #0
 8003004:	d107      	bne.n	8003016 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	223c      	movs	r2, #60	; 0x3c
 800300a:	2100      	movs	r1, #0
 800300c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	0018      	movs	r0, r3
 8003012:	f000 f839 	bl	8003088 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	223d      	movs	r2, #61	; 0x3d
 800301a:	2102      	movs	r1, #2
 800301c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	3304      	adds	r3, #4
 8003026:	0019      	movs	r1, r3
 8003028:	0010      	movs	r0, r2
 800302a:	f000 fa81 	bl	8003530 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2246      	movs	r2, #70	; 0x46
 8003032:	2101      	movs	r1, #1
 8003034:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	223e      	movs	r2, #62	; 0x3e
 800303a:	2101      	movs	r1, #1
 800303c:	5499      	strb	r1, [r3, r2]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	223f      	movs	r2, #63	; 0x3f
 8003042:	2101      	movs	r1, #1
 8003044:	5499      	strb	r1, [r3, r2]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2240      	movs	r2, #64	; 0x40
 800304a:	2101      	movs	r1, #1
 800304c:	5499      	strb	r1, [r3, r2]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2241      	movs	r2, #65	; 0x41
 8003052:	2101      	movs	r1, #1
 8003054:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2242      	movs	r2, #66	; 0x42
 800305a:	2101      	movs	r1, #1
 800305c:	5499      	strb	r1, [r3, r2]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2243      	movs	r2, #67	; 0x43
 8003062:	2101      	movs	r1, #1
 8003064:	5499      	strb	r1, [r3, r2]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2244      	movs	r2, #68	; 0x44
 800306a:	2101      	movs	r1, #1
 800306c:	5499      	strb	r1, [r3, r2]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2245      	movs	r2, #69	; 0x45
 8003072:	2101      	movs	r1, #1
 8003074:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	223d      	movs	r2, #61	; 0x3d
 800307a:	2101      	movs	r1, #1
 800307c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800307e:	2300      	movs	r3, #0
}
 8003080:	0018      	movs	r0, r3
 8003082:	46bd      	mov	sp, r7
 8003084:	b002      	add	sp, #8
 8003086:	bd80      	pop	{r7, pc}

08003088 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003090:	46c0      	nop			; (mov r8, r8)
 8003092:	46bd      	mov	sp, r7
 8003094:	b002      	add	sp, #8
 8003096:	bd80      	pop	{r7, pc}

08003098 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b084      	sub	sp, #16
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
 80030a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d108      	bne.n	80030ba <HAL_TIM_PWM_Start+0x22>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	223e      	movs	r2, #62	; 0x3e
 80030ac:	5c9b      	ldrb	r3, [r3, r2]
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	3b01      	subs	r3, #1
 80030b2:	1e5a      	subs	r2, r3, #1
 80030b4:	4193      	sbcs	r3, r2
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	e01f      	b.n	80030fa <HAL_TIM_PWM_Start+0x62>
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	2b04      	cmp	r3, #4
 80030be:	d108      	bne.n	80030d2 <HAL_TIM_PWM_Start+0x3a>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	223f      	movs	r2, #63	; 0x3f
 80030c4:	5c9b      	ldrb	r3, [r3, r2]
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	3b01      	subs	r3, #1
 80030ca:	1e5a      	subs	r2, r3, #1
 80030cc:	4193      	sbcs	r3, r2
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	e013      	b.n	80030fa <HAL_TIM_PWM_Start+0x62>
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	2b08      	cmp	r3, #8
 80030d6:	d108      	bne.n	80030ea <HAL_TIM_PWM_Start+0x52>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2240      	movs	r2, #64	; 0x40
 80030dc:	5c9b      	ldrb	r3, [r3, r2]
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	3b01      	subs	r3, #1
 80030e2:	1e5a      	subs	r2, r3, #1
 80030e4:	4193      	sbcs	r3, r2
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	e007      	b.n	80030fa <HAL_TIM_PWM_Start+0x62>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2241      	movs	r2, #65	; 0x41
 80030ee:	5c9b      	ldrb	r3, [r3, r2]
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	3b01      	subs	r3, #1
 80030f4:	1e5a      	subs	r2, r3, #1
 80030f6:	4193      	sbcs	r3, r2
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d001      	beq.n	8003102 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e06e      	b.n	80031e0 <HAL_TIM_PWM_Start+0x148>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d104      	bne.n	8003112 <HAL_TIM_PWM_Start+0x7a>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	223e      	movs	r2, #62	; 0x3e
 800310c:	2102      	movs	r1, #2
 800310e:	5499      	strb	r1, [r3, r2]
 8003110:	e013      	b.n	800313a <HAL_TIM_PWM_Start+0xa2>
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	2b04      	cmp	r3, #4
 8003116:	d104      	bne.n	8003122 <HAL_TIM_PWM_Start+0x8a>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	223f      	movs	r2, #63	; 0x3f
 800311c:	2102      	movs	r1, #2
 800311e:	5499      	strb	r1, [r3, r2]
 8003120:	e00b      	b.n	800313a <HAL_TIM_PWM_Start+0xa2>
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	2b08      	cmp	r3, #8
 8003126:	d104      	bne.n	8003132 <HAL_TIM_PWM_Start+0x9a>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2240      	movs	r2, #64	; 0x40
 800312c:	2102      	movs	r1, #2
 800312e:	5499      	strb	r1, [r3, r2]
 8003130:	e003      	b.n	800313a <HAL_TIM_PWM_Start+0xa2>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2241      	movs	r2, #65	; 0x41
 8003136:	2102      	movs	r1, #2
 8003138:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6839      	ldr	r1, [r7, #0]
 8003140:	2201      	movs	r2, #1
 8003142:	0018      	movs	r0, r3
 8003144:	f000 fd00 	bl	8003b48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a26      	ldr	r2, [pc, #152]	; (80031e8 <HAL_TIM_PWM_Start+0x150>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d00e      	beq.n	8003170 <HAL_TIM_PWM_Start+0xd8>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a25      	ldr	r2, [pc, #148]	; (80031ec <HAL_TIM_PWM_Start+0x154>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d009      	beq.n	8003170 <HAL_TIM_PWM_Start+0xd8>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a23      	ldr	r2, [pc, #140]	; (80031f0 <HAL_TIM_PWM_Start+0x158>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d004      	beq.n	8003170 <HAL_TIM_PWM_Start+0xd8>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a22      	ldr	r2, [pc, #136]	; (80031f4 <HAL_TIM_PWM_Start+0x15c>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d101      	bne.n	8003174 <HAL_TIM_PWM_Start+0xdc>
 8003170:	2301      	movs	r3, #1
 8003172:	e000      	b.n	8003176 <HAL_TIM_PWM_Start+0xde>
 8003174:	2300      	movs	r3, #0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d008      	beq.n	800318c <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2180      	movs	r1, #128	; 0x80
 8003186:	0209      	lsls	r1, r1, #8
 8003188:	430a      	orrs	r2, r1
 800318a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a15      	ldr	r2, [pc, #84]	; (80031e8 <HAL_TIM_PWM_Start+0x150>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d009      	beq.n	80031aa <HAL_TIM_PWM_Start+0x112>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a17      	ldr	r2, [pc, #92]	; (80031f8 <HAL_TIM_PWM_Start+0x160>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d004      	beq.n	80031aa <HAL_TIM_PWM_Start+0x112>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a11      	ldr	r2, [pc, #68]	; (80031ec <HAL_TIM_PWM_Start+0x154>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d111      	bne.n	80031ce <HAL_TIM_PWM_Start+0x136>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	2207      	movs	r2, #7
 80031b2:	4013      	ands	r3, r2
 80031b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2b06      	cmp	r3, #6
 80031ba:	d010      	beq.n	80031de <HAL_TIM_PWM_Start+0x146>
    {
      __HAL_TIM_ENABLE(htim);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	2101      	movs	r1, #1
 80031c8:	430a      	orrs	r2, r1
 80031ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031cc:	e007      	b.n	80031de <HAL_TIM_PWM_Start+0x146>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2101      	movs	r1, #1
 80031da:	430a      	orrs	r2, r1
 80031dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031de:	2300      	movs	r3, #0
}
 80031e0:	0018      	movs	r0, r3
 80031e2:	46bd      	mov	sp, r7
 80031e4:	b004      	add	sp, #16
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	40012c00 	.word	0x40012c00
 80031ec:	40014000 	.word	0x40014000
 80031f0:	40014400 	.word	0x40014400
 80031f4:	40014800 	.word	0x40014800
 80031f8:	40000400 	.word	0x40000400

080031fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b086      	sub	sp, #24
 8003200:	af00      	add	r7, sp, #0
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003208:	2317      	movs	r3, #23
 800320a:	18fb      	adds	r3, r7, r3
 800320c:	2200      	movs	r2, #0
 800320e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	223c      	movs	r2, #60	; 0x3c
 8003214:	5c9b      	ldrb	r3, [r3, r2]
 8003216:	2b01      	cmp	r3, #1
 8003218:	d101      	bne.n	800321e <HAL_TIM_PWM_ConfigChannel+0x22>
 800321a:	2302      	movs	r3, #2
 800321c:	e0ad      	b.n	800337a <HAL_TIM_PWM_ConfigChannel+0x17e>
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	223c      	movs	r2, #60	; 0x3c
 8003222:	2101      	movs	r1, #1
 8003224:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2b0c      	cmp	r3, #12
 800322a:	d100      	bne.n	800322e <HAL_TIM_PWM_ConfigChannel+0x32>
 800322c:	e076      	b.n	800331c <HAL_TIM_PWM_ConfigChannel+0x120>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2b0c      	cmp	r3, #12
 8003232:	d900      	bls.n	8003236 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8003234:	e095      	b.n	8003362 <HAL_TIM_PWM_ConfigChannel+0x166>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2b08      	cmp	r3, #8
 800323a:	d04e      	beq.n	80032da <HAL_TIM_PWM_ConfigChannel+0xde>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2b08      	cmp	r3, #8
 8003240:	d900      	bls.n	8003244 <HAL_TIM_PWM_ConfigChannel+0x48>
 8003242:	e08e      	b.n	8003362 <HAL_TIM_PWM_ConfigChannel+0x166>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d003      	beq.n	8003252 <HAL_TIM_PWM_ConfigChannel+0x56>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2b04      	cmp	r3, #4
 800324e:	d021      	beq.n	8003294 <HAL_TIM_PWM_ConfigChannel+0x98>
 8003250:	e087      	b.n	8003362 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	68ba      	ldr	r2, [r7, #8]
 8003258:	0011      	movs	r1, r2
 800325a:	0018      	movs	r0, r3
 800325c:	f000 f9de 	bl	800361c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	699a      	ldr	r2, [r3, #24]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2108      	movs	r1, #8
 800326c:	430a      	orrs	r2, r1
 800326e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	699a      	ldr	r2, [r3, #24]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2104      	movs	r1, #4
 800327c:	438a      	bics	r2, r1
 800327e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	6999      	ldr	r1, [r3, #24]
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	691a      	ldr	r2, [r3, #16]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	430a      	orrs	r2, r1
 8003290:	619a      	str	r2, [r3, #24]
      break;
 8003292:	e06b      	b.n	800336c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	68ba      	ldr	r2, [r7, #8]
 800329a:	0011      	movs	r1, r2
 800329c:	0018      	movs	r0, r3
 800329e:	f000 fa45 	bl	800372c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	699a      	ldr	r2, [r3, #24]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2180      	movs	r1, #128	; 0x80
 80032ae:	0109      	lsls	r1, r1, #4
 80032b0:	430a      	orrs	r2, r1
 80032b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	699a      	ldr	r2, [r3, #24]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4931      	ldr	r1, [pc, #196]	; (8003384 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80032c0:	400a      	ands	r2, r1
 80032c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	6999      	ldr	r1, [r3, #24]
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	021a      	lsls	r2, r3, #8
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	430a      	orrs	r2, r1
 80032d6:	619a      	str	r2, [r3, #24]
      break;
 80032d8:	e048      	b.n	800336c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	68ba      	ldr	r2, [r7, #8]
 80032e0:	0011      	movs	r1, r2
 80032e2:	0018      	movs	r0, r3
 80032e4:	f000 faa6 	bl	8003834 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	69da      	ldr	r2, [r3, #28]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	2108      	movs	r1, #8
 80032f4:	430a      	orrs	r2, r1
 80032f6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	69da      	ldr	r2, [r3, #28]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	2104      	movs	r1, #4
 8003304:	438a      	bics	r2, r1
 8003306:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	69d9      	ldr	r1, [r3, #28]
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	691a      	ldr	r2, [r3, #16]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	430a      	orrs	r2, r1
 8003318:	61da      	str	r2, [r3, #28]
      break;
 800331a:	e027      	b.n	800336c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	68ba      	ldr	r2, [r7, #8]
 8003322:	0011      	movs	r1, r2
 8003324:	0018      	movs	r0, r3
 8003326:	f000 fb0b 	bl	8003940 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	69da      	ldr	r2, [r3, #28]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2180      	movs	r1, #128	; 0x80
 8003336:	0109      	lsls	r1, r1, #4
 8003338:	430a      	orrs	r2, r1
 800333a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	69da      	ldr	r2, [r3, #28]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	490f      	ldr	r1, [pc, #60]	; (8003384 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8003348:	400a      	ands	r2, r1
 800334a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	69d9      	ldr	r1, [r3, #28]
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	691b      	ldr	r3, [r3, #16]
 8003356:	021a      	lsls	r2, r3, #8
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	430a      	orrs	r2, r1
 800335e:	61da      	str	r2, [r3, #28]
      break;
 8003360:	e004      	b.n	800336c <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8003362:	2317      	movs	r3, #23
 8003364:	18fb      	adds	r3, r7, r3
 8003366:	2201      	movs	r2, #1
 8003368:	701a      	strb	r2, [r3, #0]
      break;
 800336a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	223c      	movs	r2, #60	; 0x3c
 8003370:	2100      	movs	r1, #0
 8003372:	5499      	strb	r1, [r3, r2]

  return status;
 8003374:	2317      	movs	r3, #23
 8003376:	18fb      	adds	r3, r7, r3
 8003378:	781b      	ldrb	r3, [r3, #0]
}
 800337a:	0018      	movs	r0, r3
 800337c:	46bd      	mov	sp, r7
 800337e:	b006      	add	sp, #24
 8003380:	bd80      	pop	{r7, pc}
 8003382:	46c0      	nop			; (mov r8, r8)
 8003384:	fffffbff 	.word	0xfffffbff

08003388 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b084      	sub	sp, #16
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003392:	230f      	movs	r3, #15
 8003394:	18fb      	adds	r3, r7, r3
 8003396:	2200      	movs	r2, #0
 8003398:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	223c      	movs	r2, #60	; 0x3c
 800339e:	5c9b      	ldrb	r3, [r3, r2]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d101      	bne.n	80033a8 <HAL_TIM_ConfigClockSource+0x20>
 80033a4:	2302      	movs	r3, #2
 80033a6:	e0bc      	b.n	8003522 <HAL_TIM_ConfigClockSource+0x19a>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	223c      	movs	r2, #60	; 0x3c
 80033ac:	2101      	movs	r1, #1
 80033ae:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	223d      	movs	r2, #61	; 0x3d
 80033b4:	2102      	movs	r1, #2
 80033b6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	2277      	movs	r2, #119	; 0x77
 80033c4:	4393      	bics	r3, r2
 80033c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	4a58      	ldr	r2, [pc, #352]	; (800352c <HAL_TIM_ConfigClockSource+0x1a4>)
 80033cc:	4013      	ands	r3, r2
 80033ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	68ba      	ldr	r2, [r7, #8]
 80033d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2280      	movs	r2, #128	; 0x80
 80033de:	0192      	lsls	r2, r2, #6
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d040      	beq.n	8003466 <HAL_TIM_ConfigClockSource+0xde>
 80033e4:	2280      	movs	r2, #128	; 0x80
 80033e6:	0192      	lsls	r2, r2, #6
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d900      	bls.n	80033ee <HAL_TIM_ConfigClockSource+0x66>
 80033ec:	e088      	b.n	8003500 <HAL_TIM_ConfigClockSource+0x178>
 80033ee:	2280      	movs	r2, #128	; 0x80
 80033f0:	0152      	lsls	r2, r2, #5
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d100      	bne.n	80033f8 <HAL_TIM_ConfigClockSource+0x70>
 80033f6:	e088      	b.n	800350a <HAL_TIM_ConfigClockSource+0x182>
 80033f8:	2280      	movs	r2, #128	; 0x80
 80033fa:	0152      	lsls	r2, r2, #5
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d900      	bls.n	8003402 <HAL_TIM_ConfigClockSource+0x7a>
 8003400:	e07e      	b.n	8003500 <HAL_TIM_ConfigClockSource+0x178>
 8003402:	2b70      	cmp	r3, #112	; 0x70
 8003404:	d018      	beq.n	8003438 <HAL_TIM_ConfigClockSource+0xb0>
 8003406:	d900      	bls.n	800340a <HAL_TIM_ConfigClockSource+0x82>
 8003408:	e07a      	b.n	8003500 <HAL_TIM_ConfigClockSource+0x178>
 800340a:	2b60      	cmp	r3, #96	; 0x60
 800340c:	d04f      	beq.n	80034ae <HAL_TIM_ConfigClockSource+0x126>
 800340e:	d900      	bls.n	8003412 <HAL_TIM_ConfigClockSource+0x8a>
 8003410:	e076      	b.n	8003500 <HAL_TIM_ConfigClockSource+0x178>
 8003412:	2b50      	cmp	r3, #80	; 0x50
 8003414:	d03b      	beq.n	800348e <HAL_TIM_ConfigClockSource+0x106>
 8003416:	d900      	bls.n	800341a <HAL_TIM_ConfigClockSource+0x92>
 8003418:	e072      	b.n	8003500 <HAL_TIM_ConfigClockSource+0x178>
 800341a:	2b40      	cmp	r3, #64	; 0x40
 800341c:	d057      	beq.n	80034ce <HAL_TIM_ConfigClockSource+0x146>
 800341e:	d900      	bls.n	8003422 <HAL_TIM_ConfigClockSource+0x9a>
 8003420:	e06e      	b.n	8003500 <HAL_TIM_ConfigClockSource+0x178>
 8003422:	2b30      	cmp	r3, #48	; 0x30
 8003424:	d063      	beq.n	80034ee <HAL_TIM_ConfigClockSource+0x166>
 8003426:	d86b      	bhi.n	8003500 <HAL_TIM_ConfigClockSource+0x178>
 8003428:	2b20      	cmp	r3, #32
 800342a:	d060      	beq.n	80034ee <HAL_TIM_ConfigClockSource+0x166>
 800342c:	d868      	bhi.n	8003500 <HAL_TIM_ConfigClockSource+0x178>
 800342e:	2b00      	cmp	r3, #0
 8003430:	d05d      	beq.n	80034ee <HAL_TIM_ConfigClockSource+0x166>
 8003432:	2b10      	cmp	r3, #16
 8003434:	d05b      	beq.n	80034ee <HAL_TIM_ConfigClockSource+0x166>
 8003436:	e063      	b.n	8003500 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6818      	ldr	r0, [r3, #0]
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	6899      	ldr	r1, [r3, #8]
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	685a      	ldr	r2, [r3, #4]
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	f000 fb5e 	bl	8003b08 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	2277      	movs	r2, #119	; 0x77
 8003458:	4313      	orrs	r3, r2
 800345a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	68ba      	ldr	r2, [r7, #8]
 8003462:	609a      	str	r2, [r3, #8]
      break;
 8003464:	e052      	b.n	800350c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6818      	ldr	r0, [r3, #0]
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	6899      	ldr	r1, [r3, #8]
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	685a      	ldr	r2, [r3, #4]
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	f000 fb47 	bl	8003b08 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	689a      	ldr	r2, [r3, #8]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2180      	movs	r1, #128	; 0x80
 8003486:	01c9      	lsls	r1, r1, #7
 8003488:	430a      	orrs	r2, r1
 800348a:	609a      	str	r2, [r3, #8]
      break;
 800348c:	e03e      	b.n	800350c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6818      	ldr	r0, [r3, #0]
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	6859      	ldr	r1, [r3, #4]
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	68db      	ldr	r3, [r3, #12]
 800349a:	001a      	movs	r2, r3
 800349c:	f000 faba 	bl	8003a14 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2150      	movs	r1, #80	; 0x50
 80034a6:	0018      	movs	r0, r3
 80034a8:	f000 fb14 	bl	8003ad4 <TIM_ITRx_SetConfig>
      break;
 80034ac:	e02e      	b.n	800350c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6818      	ldr	r0, [r3, #0]
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	6859      	ldr	r1, [r3, #4]
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	001a      	movs	r2, r3
 80034bc:	f000 fad8 	bl	8003a70 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	2160      	movs	r1, #96	; 0x60
 80034c6:	0018      	movs	r0, r3
 80034c8:	f000 fb04 	bl	8003ad4 <TIM_ITRx_SetConfig>
      break;
 80034cc:	e01e      	b.n	800350c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6818      	ldr	r0, [r3, #0]
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	6859      	ldr	r1, [r3, #4]
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	001a      	movs	r2, r3
 80034dc:	f000 fa9a 	bl	8003a14 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	2140      	movs	r1, #64	; 0x40
 80034e6:	0018      	movs	r0, r3
 80034e8:	f000 faf4 	bl	8003ad4 <TIM_ITRx_SetConfig>
      break;
 80034ec:	e00e      	b.n	800350c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	0019      	movs	r1, r3
 80034f8:	0010      	movs	r0, r2
 80034fa:	f000 faeb 	bl	8003ad4 <TIM_ITRx_SetConfig>
      break;
 80034fe:	e005      	b.n	800350c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003500:	230f      	movs	r3, #15
 8003502:	18fb      	adds	r3, r7, r3
 8003504:	2201      	movs	r2, #1
 8003506:	701a      	strb	r2, [r3, #0]
      break;
 8003508:	e000      	b.n	800350c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800350a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	223d      	movs	r2, #61	; 0x3d
 8003510:	2101      	movs	r1, #1
 8003512:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	223c      	movs	r2, #60	; 0x3c
 8003518:	2100      	movs	r1, #0
 800351a:	5499      	strb	r1, [r3, r2]

  return status;
 800351c:	230f      	movs	r3, #15
 800351e:	18fb      	adds	r3, r7, r3
 8003520:	781b      	ldrb	r3, [r3, #0]
}
 8003522:	0018      	movs	r0, r3
 8003524:	46bd      	mov	sp, r7
 8003526:	b004      	add	sp, #16
 8003528:	bd80      	pop	{r7, pc}
 800352a:	46c0      	nop			; (mov r8, r8)
 800352c:	ffff00ff 	.word	0xffff00ff

08003530 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	4a2f      	ldr	r2, [pc, #188]	; (8003600 <TIM_Base_SetConfig+0xd0>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d003      	beq.n	8003550 <TIM_Base_SetConfig+0x20>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	4a2e      	ldr	r2, [pc, #184]	; (8003604 <TIM_Base_SetConfig+0xd4>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d108      	bne.n	8003562 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2270      	movs	r2, #112	; 0x70
 8003554:	4393      	bics	r3, r2
 8003556:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	68fa      	ldr	r2, [r7, #12]
 800355e:	4313      	orrs	r3, r2
 8003560:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4a26      	ldr	r2, [pc, #152]	; (8003600 <TIM_Base_SetConfig+0xd0>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d013      	beq.n	8003592 <TIM_Base_SetConfig+0x62>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	4a25      	ldr	r2, [pc, #148]	; (8003604 <TIM_Base_SetConfig+0xd4>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d00f      	beq.n	8003592 <TIM_Base_SetConfig+0x62>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4a24      	ldr	r2, [pc, #144]	; (8003608 <TIM_Base_SetConfig+0xd8>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d00b      	beq.n	8003592 <TIM_Base_SetConfig+0x62>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a23      	ldr	r2, [pc, #140]	; (800360c <TIM_Base_SetConfig+0xdc>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d007      	beq.n	8003592 <TIM_Base_SetConfig+0x62>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	4a22      	ldr	r2, [pc, #136]	; (8003610 <TIM_Base_SetConfig+0xe0>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d003      	beq.n	8003592 <TIM_Base_SetConfig+0x62>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4a21      	ldr	r2, [pc, #132]	; (8003614 <TIM_Base_SetConfig+0xe4>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d108      	bne.n	80035a4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	4a20      	ldr	r2, [pc, #128]	; (8003618 <TIM_Base_SetConfig+0xe8>)
 8003596:	4013      	ands	r3, r2
 8003598:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	68fa      	ldr	r2, [r7, #12]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2280      	movs	r2, #128	; 0x80
 80035a8:	4393      	bics	r3, r2
 80035aa:	001a      	movs	r2, r3
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	695b      	ldr	r3, [r3, #20]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	68fa      	ldr	r2, [r7, #12]
 80035b8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	689a      	ldr	r2, [r3, #8]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a0c      	ldr	r2, [pc, #48]	; (8003600 <TIM_Base_SetConfig+0xd0>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d00b      	beq.n	80035ea <TIM_Base_SetConfig+0xba>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a0d      	ldr	r2, [pc, #52]	; (800360c <TIM_Base_SetConfig+0xdc>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d007      	beq.n	80035ea <TIM_Base_SetConfig+0xba>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a0c      	ldr	r2, [pc, #48]	; (8003610 <TIM_Base_SetConfig+0xe0>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d003      	beq.n	80035ea <TIM_Base_SetConfig+0xba>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a0b      	ldr	r2, [pc, #44]	; (8003614 <TIM_Base_SetConfig+0xe4>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d103      	bne.n	80035f2 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	691a      	ldr	r2, [r3, #16]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	615a      	str	r2, [r3, #20]
}
 80035f8:	46c0      	nop			; (mov r8, r8)
 80035fa:	46bd      	mov	sp, r7
 80035fc:	b004      	add	sp, #16
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	40012c00 	.word	0x40012c00
 8003604:	40000400 	.word	0x40000400
 8003608:	40002000 	.word	0x40002000
 800360c:	40014000 	.word	0x40014000
 8003610:	40014400 	.word	0x40014400
 8003614:	40014800 	.word	0x40014800
 8003618:	fffffcff 	.word	0xfffffcff

0800361c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b086      	sub	sp, #24
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6a1b      	ldr	r3, [r3, #32]
 800362a:	2201      	movs	r2, #1
 800362c:	4393      	bics	r3, r2
 800362e:	001a      	movs	r2, r3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6a1b      	ldr	r3, [r3, #32]
 8003638:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	699b      	ldr	r3, [r3, #24]
 8003644:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2270      	movs	r2, #112	; 0x70
 800364a:	4393      	bics	r3, r2
 800364c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2203      	movs	r2, #3
 8003652:	4393      	bics	r3, r2
 8003654:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	4313      	orrs	r3, r2
 800365e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	2202      	movs	r2, #2
 8003664:	4393      	bics	r3, r2
 8003666:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	697a      	ldr	r2, [r7, #20]
 800366e:	4313      	orrs	r3, r2
 8003670:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	4a27      	ldr	r2, [pc, #156]	; (8003714 <TIM_OC1_SetConfig+0xf8>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d00b      	beq.n	8003692 <TIM_OC1_SetConfig+0x76>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4a26      	ldr	r2, [pc, #152]	; (8003718 <TIM_OC1_SetConfig+0xfc>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d007      	beq.n	8003692 <TIM_OC1_SetConfig+0x76>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4a25      	ldr	r2, [pc, #148]	; (800371c <TIM_OC1_SetConfig+0x100>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d003      	beq.n	8003692 <TIM_OC1_SetConfig+0x76>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4a24      	ldr	r2, [pc, #144]	; (8003720 <TIM_OC1_SetConfig+0x104>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d10c      	bne.n	80036ac <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	2208      	movs	r2, #8
 8003696:	4393      	bics	r3, r2
 8003698:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	68db      	ldr	r3, [r3, #12]
 800369e:	697a      	ldr	r2, [r7, #20]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	2204      	movs	r2, #4
 80036a8:	4393      	bics	r3, r2
 80036aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	4a19      	ldr	r2, [pc, #100]	; (8003714 <TIM_OC1_SetConfig+0xf8>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d00b      	beq.n	80036cc <TIM_OC1_SetConfig+0xb0>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	4a18      	ldr	r2, [pc, #96]	; (8003718 <TIM_OC1_SetConfig+0xfc>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d007      	beq.n	80036cc <TIM_OC1_SetConfig+0xb0>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	4a17      	ldr	r2, [pc, #92]	; (800371c <TIM_OC1_SetConfig+0x100>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d003      	beq.n	80036cc <TIM_OC1_SetConfig+0xb0>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	4a16      	ldr	r2, [pc, #88]	; (8003720 <TIM_OC1_SetConfig+0x104>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d111      	bne.n	80036f0 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	4a15      	ldr	r2, [pc, #84]	; (8003724 <TIM_OC1_SetConfig+0x108>)
 80036d0:	4013      	ands	r3, r2
 80036d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	4a14      	ldr	r2, [pc, #80]	; (8003728 <TIM_OC1_SetConfig+0x10c>)
 80036d8:	4013      	ands	r3, r2
 80036da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	695b      	ldr	r3, [r3, #20]
 80036e0:	693a      	ldr	r2, [r7, #16]
 80036e2:	4313      	orrs	r3, r2
 80036e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	699b      	ldr	r3, [r3, #24]
 80036ea:	693a      	ldr	r2, [r7, #16]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	693a      	ldr	r2, [r7, #16]
 80036f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	68fa      	ldr	r2, [r7, #12]
 80036fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	685a      	ldr	r2, [r3, #4]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	697a      	ldr	r2, [r7, #20]
 8003708:	621a      	str	r2, [r3, #32]
}
 800370a:	46c0      	nop			; (mov r8, r8)
 800370c:	46bd      	mov	sp, r7
 800370e:	b006      	add	sp, #24
 8003710:	bd80      	pop	{r7, pc}
 8003712:	46c0      	nop			; (mov r8, r8)
 8003714:	40012c00 	.word	0x40012c00
 8003718:	40014000 	.word	0x40014000
 800371c:	40014400 	.word	0x40014400
 8003720:	40014800 	.word	0x40014800
 8003724:	fffffeff 	.word	0xfffffeff
 8003728:	fffffdff 	.word	0xfffffdff

0800372c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b086      	sub	sp, #24
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a1b      	ldr	r3, [r3, #32]
 800373a:	2210      	movs	r2, #16
 800373c:	4393      	bics	r3, r2
 800373e:	001a      	movs	r2, r3
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6a1b      	ldr	r3, [r3, #32]
 8003748:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	699b      	ldr	r3, [r3, #24]
 8003754:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	4a2e      	ldr	r2, [pc, #184]	; (8003814 <TIM_OC2_SetConfig+0xe8>)
 800375a:	4013      	ands	r3, r2
 800375c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	4a2d      	ldr	r2, [pc, #180]	; (8003818 <TIM_OC2_SetConfig+0xec>)
 8003762:	4013      	ands	r3, r2
 8003764:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	021b      	lsls	r3, r3, #8
 800376c:	68fa      	ldr	r2, [r7, #12]
 800376e:	4313      	orrs	r3, r2
 8003770:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	2220      	movs	r2, #32
 8003776:	4393      	bics	r3, r2
 8003778:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	011b      	lsls	r3, r3, #4
 8003780:	697a      	ldr	r2, [r7, #20]
 8003782:	4313      	orrs	r3, r2
 8003784:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4a24      	ldr	r2, [pc, #144]	; (800381c <TIM_OC2_SetConfig+0xf0>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d10d      	bne.n	80037aa <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	2280      	movs	r2, #128	; 0x80
 8003792:	4393      	bics	r3, r2
 8003794:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	011b      	lsls	r3, r3, #4
 800379c:	697a      	ldr	r2, [r7, #20]
 800379e:	4313      	orrs	r3, r2
 80037a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	2240      	movs	r2, #64	; 0x40
 80037a6:	4393      	bics	r3, r2
 80037a8:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	4a1b      	ldr	r2, [pc, #108]	; (800381c <TIM_OC2_SetConfig+0xf0>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d00b      	beq.n	80037ca <TIM_OC2_SetConfig+0x9e>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a1a      	ldr	r2, [pc, #104]	; (8003820 <TIM_OC2_SetConfig+0xf4>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d007      	beq.n	80037ca <TIM_OC2_SetConfig+0x9e>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a19      	ldr	r2, [pc, #100]	; (8003824 <TIM_OC2_SetConfig+0xf8>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d003      	beq.n	80037ca <TIM_OC2_SetConfig+0x9e>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a18      	ldr	r2, [pc, #96]	; (8003828 <TIM_OC2_SetConfig+0xfc>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d113      	bne.n	80037f2 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	4a17      	ldr	r2, [pc, #92]	; (800382c <TIM_OC2_SetConfig+0x100>)
 80037ce:	4013      	ands	r3, r2
 80037d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	4a16      	ldr	r2, [pc, #88]	; (8003830 <TIM_OC2_SetConfig+0x104>)
 80037d6:	4013      	ands	r3, r2
 80037d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	695b      	ldr	r3, [r3, #20]
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	693a      	ldr	r2, [r7, #16]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	699b      	ldr	r3, [r3, #24]
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	693a      	ldr	r2, [r7, #16]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	693a      	ldr	r2, [r7, #16]
 80037f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	68fa      	ldr	r2, [r7, #12]
 80037fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	685a      	ldr	r2, [r3, #4]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	697a      	ldr	r2, [r7, #20]
 800380a:	621a      	str	r2, [r3, #32]
}
 800380c:	46c0      	nop			; (mov r8, r8)
 800380e:	46bd      	mov	sp, r7
 8003810:	b006      	add	sp, #24
 8003812:	bd80      	pop	{r7, pc}
 8003814:	ffff8fff 	.word	0xffff8fff
 8003818:	fffffcff 	.word	0xfffffcff
 800381c:	40012c00 	.word	0x40012c00
 8003820:	40014000 	.word	0x40014000
 8003824:	40014400 	.word	0x40014400
 8003828:	40014800 	.word	0x40014800
 800382c:	fffffbff 	.word	0xfffffbff
 8003830:	fffff7ff 	.word	0xfffff7ff

08003834 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b086      	sub	sp, #24
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6a1b      	ldr	r3, [r3, #32]
 8003842:	4a35      	ldr	r2, [pc, #212]	; (8003918 <TIM_OC3_SetConfig+0xe4>)
 8003844:	401a      	ands	r2, r3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6a1b      	ldr	r3, [r3, #32]
 800384e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	69db      	ldr	r3, [r3, #28]
 800385a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2270      	movs	r2, #112	; 0x70
 8003860:	4393      	bics	r3, r2
 8003862:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2203      	movs	r2, #3
 8003868:	4393      	bics	r3, r2
 800386a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	68fa      	ldr	r2, [r7, #12]
 8003872:	4313      	orrs	r3, r2
 8003874:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	4a28      	ldr	r2, [pc, #160]	; (800391c <TIM_OC3_SetConfig+0xe8>)
 800387a:	4013      	ands	r3, r2
 800387c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	021b      	lsls	r3, r3, #8
 8003884:	697a      	ldr	r2, [r7, #20]
 8003886:	4313      	orrs	r3, r2
 8003888:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a24      	ldr	r2, [pc, #144]	; (8003920 <TIM_OC3_SetConfig+0xec>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d10d      	bne.n	80038ae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	4a23      	ldr	r2, [pc, #140]	; (8003924 <TIM_OC3_SetConfig+0xf0>)
 8003896:	4013      	ands	r3, r2
 8003898:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	021b      	lsls	r3, r3, #8
 80038a0:	697a      	ldr	r2, [r7, #20]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	4a1f      	ldr	r2, [pc, #124]	; (8003928 <TIM_OC3_SetConfig+0xf4>)
 80038aa:	4013      	ands	r3, r2
 80038ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	4a1b      	ldr	r2, [pc, #108]	; (8003920 <TIM_OC3_SetConfig+0xec>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d00b      	beq.n	80038ce <TIM_OC3_SetConfig+0x9a>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4a1c      	ldr	r2, [pc, #112]	; (800392c <TIM_OC3_SetConfig+0xf8>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d007      	beq.n	80038ce <TIM_OC3_SetConfig+0x9a>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4a1b      	ldr	r2, [pc, #108]	; (8003930 <TIM_OC3_SetConfig+0xfc>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d003      	beq.n	80038ce <TIM_OC3_SetConfig+0x9a>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a1a      	ldr	r2, [pc, #104]	; (8003934 <TIM_OC3_SetConfig+0x100>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d113      	bne.n	80038f6 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	4a19      	ldr	r2, [pc, #100]	; (8003938 <TIM_OC3_SetConfig+0x104>)
 80038d2:	4013      	ands	r3, r2
 80038d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	4a18      	ldr	r2, [pc, #96]	; (800393c <TIM_OC3_SetConfig+0x108>)
 80038da:	4013      	ands	r3, r2
 80038dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	695b      	ldr	r3, [r3, #20]
 80038e2:	011b      	lsls	r3, r3, #4
 80038e4:	693a      	ldr	r2, [r7, #16]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	699b      	ldr	r3, [r3, #24]
 80038ee:	011b      	lsls	r3, r3, #4
 80038f0:	693a      	ldr	r2, [r7, #16]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	693a      	ldr	r2, [r7, #16]
 80038fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	68fa      	ldr	r2, [r7, #12]
 8003900:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	685a      	ldr	r2, [r3, #4]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	697a      	ldr	r2, [r7, #20]
 800390e:	621a      	str	r2, [r3, #32]
}
 8003910:	46c0      	nop			; (mov r8, r8)
 8003912:	46bd      	mov	sp, r7
 8003914:	b006      	add	sp, #24
 8003916:	bd80      	pop	{r7, pc}
 8003918:	fffffeff 	.word	0xfffffeff
 800391c:	fffffdff 	.word	0xfffffdff
 8003920:	40012c00 	.word	0x40012c00
 8003924:	fffff7ff 	.word	0xfffff7ff
 8003928:	fffffbff 	.word	0xfffffbff
 800392c:	40014000 	.word	0x40014000
 8003930:	40014400 	.word	0x40014400
 8003934:	40014800 	.word	0x40014800
 8003938:	ffffefff 	.word	0xffffefff
 800393c:	ffffdfff 	.word	0xffffdfff

08003940 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b086      	sub	sp, #24
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a1b      	ldr	r3, [r3, #32]
 800394e:	4a28      	ldr	r2, [pc, #160]	; (80039f0 <TIM_OC4_SetConfig+0xb0>)
 8003950:	401a      	ands	r2, r3
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a1b      	ldr	r3, [r3, #32]
 800395a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	69db      	ldr	r3, [r3, #28]
 8003966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	4a22      	ldr	r2, [pc, #136]	; (80039f4 <TIM_OC4_SetConfig+0xb4>)
 800396c:	4013      	ands	r3, r2
 800396e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	4a21      	ldr	r2, [pc, #132]	; (80039f8 <TIM_OC4_SetConfig+0xb8>)
 8003974:	4013      	ands	r3, r2
 8003976:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	021b      	lsls	r3, r3, #8
 800397e:	68fa      	ldr	r2, [r7, #12]
 8003980:	4313      	orrs	r3, r2
 8003982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	4a1d      	ldr	r2, [pc, #116]	; (80039fc <TIM_OC4_SetConfig+0xbc>)
 8003988:	4013      	ands	r3, r2
 800398a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	031b      	lsls	r3, r3, #12
 8003992:	693a      	ldr	r2, [r7, #16]
 8003994:	4313      	orrs	r3, r2
 8003996:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	4a19      	ldr	r2, [pc, #100]	; (8003a00 <TIM_OC4_SetConfig+0xc0>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d00b      	beq.n	80039b8 <TIM_OC4_SetConfig+0x78>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	4a18      	ldr	r2, [pc, #96]	; (8003a04 <TIM_OC4_SetConfig+0xc4>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d007      	beq.n	80039b8 <TIM_OC4_SetConfig+0x78>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	4a17      	ldr	r2, [pc, #92]	; (8003a08 <TIM_OC4_SetConfig+0xc8>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d003      	beq.n	80039b8 <TIM_OC4_SetConfig+0x78>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	4a16      	ldr	r2, [pc, #88]	; (8003a0c <TIM_OC4_SetConfig+0xcc>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d109      	bne.n	80039cc <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	4a15      	ldr	r2, [pc, #84]	; (8003a10 <TIM_OC4_SetConfig+0xd0>)
 80039bc:	4013      	ands	r3, r2
 80039be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	695b      	ldr	r3, [r3, #20]
 80039c4:	019b      	lsls	r3, r3, #6
 80039c6:	697a      	ldr	r2, [r7, #20]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	697a      	ldr	r2, [r7, #20]
 80039d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	68fa      	ldr	r2, [r7, #12]
 80039d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	685a      	ldr	r2, [r3, #4]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	621a      	str	r2, [r3, #32]
}
 80039e6:	46c0      	nop			; (mov r8, r8)
 80039e8:	46bd      	mov	sp, r7
 80039ea:	b006      	add	sp, #24
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	46c0      	nop			; (mov r8, r8)
 80039f0:	ffffefff 	.word	0xffffefff
 80039f4:	ffff8fff 	.word	0xffff8fff
 80039f8:	fffffcff 	.word	0xfffffcff
 80039fc:	ffffdfff 	.word	0xffffdfff
 8003a00:	40012c00 	.word	0x40012c00
 8003a04:	40014000 	.word	0x40014000
 8003a08:	40014400 	.word	0x40014400
 8003a0c:	40014800 	.word	0x40014800
 8003a10:	ffffbfff 	.word	0xffffbfff

08003a14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b086      	sub	sp, #24
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	60b9      	str	r1, [r7, #8]
 8003a1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	6a1b      	ldr	r3, [r3, #32]
 8003a24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6a1b      	ldr	r3, [r3, #32]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	4393      	bics	r3, r2
 8003a2e:	001a      	movs	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	699b      	ldr	r3, [r3, #24]
 8003a38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	22f0      	movs	r2, #240	; 0xf0
 8003a3e:	4393      	bics	r3, r2
 8003a40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	011b      	lsls	r3, r3, #4
 8003a46:	693a      	ldr	r2, [r7, #16]
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	220a      	movs	r2, #10
 8003a50:	4393      	bics	r3, r2
 8003a52:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a54:	697a      	ldr	r2, [r7, #20]
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	693a      	ldr	r2, [r7, #16]
 8003a60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	697a      	ldr	r2, [r7, #20]
 8003a66:	621a      	str	r2, [r3, #32]
}
 8003a68:	46c0      	nop			; (mov r8, r8)
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	b006      	add	sp, #24
 8003a6e:	bd80      	pop	{r7, pc}

08003a70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b086      	sub	sp, #24
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	60f8      	str	r0, [r7, #12]
 8003a78:	60b9      	str	r1, [r7, #8]
 8003a7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6a1b      	ldr	r3, [r3, #32]
 8003a80:	2210      	movs	r2, #16
 8003a82:	4393      	bics	r3, r2
 8003a84:	001a      	movs	r2, r3
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	699b      	ldr	r3, [r3, #24]
 8003a8e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6a1b      	ldr	r3, [r3, #32]
 8003a94:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	4a0d      	ldr	r2, [pc, #52]	; (8003ad0 <TIM_TI2_ConfigInputStage+0x60>)
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	031b      	lsls	r3, r3, #12
 8003aa2:	697a      	ldr	r2, [r7, #20]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	22a0      	movs	r2, #160	; 0xa0
 8003aac:	4393      	bics	r3, r2
 8003aae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	011b      	lsls	r3, r3, #4
 8003ab4:	693a      	ldr	r2, [r7, #16]
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	697a      	ldr	r2, [r7, #20]
 8003abe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	693a      	ldr	r2, [r7, #16]
 8003ac4:	621a      	str	r2, [r3, #32]
}
 8003ac6:	46c0      	nop			; (mov r8, r8)
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	b006      	add	sp, #24
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	46c0      	nop			; (mov r8, r8)
 8003ad0:	ffff0fff 	.word	0xffff0fff

08003ad4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b084      	sub	sp, #16
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2270      	movs	r2, #112	; 0x70
 8003ae8:	4393      	bics	r3, r2
 8003aea:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003aec:	683a      	ldr	r2, [r7, #0]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	2207      	movs	r2, #7
 8003af4:	4313      	orrs	r3, r2
 8003af6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	68fa      	ldr	r2, [r7, #12]
 8003afc:	609a      	str	r2, [r3, #8]
}
 8003afe:	46c0      	nop			; (mov r8, r8)
 8003b00:	46bd      	mov	sp, r7
 8003b02:	b004      	add	sp, #16
 8003b04:	bd80      	pop	{r7, pc}
	...

08003b08 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b086      	sub	sp, #24
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	60b9      	str	r1, [r7, #8]
 8003b12:	607a      	str	r2, [r7, #4]
 8003b14:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	4a09      	ldr	r2, [pc, #36]	; (8003b44 <TIM_ETR_SetConfig+0x3c>)
 8003b20:	4013      	ands	r3, r2
 8003b22:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	021a      	lsls	r2, r3, #8
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	431a      	orrs	r2, r3
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	697a      	ldr	r2, [r7, #20]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	697a      	ldr	r2, [r7, #20]
 8003b3a:	609a      	str	r2, [r3, #8]
}
 8003b3c:	46c0      	nop			; (mov r8, r8)
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	b006      	add	sp, #24
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	ffff00ff 	.word	0xffff00ff

08003b48 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b086      	sub	sp, #24
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	60b9      	str	r1, [r7, #8]
 8003b52:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	221f      	movs	r2, #31
 8003b58:	4013      	ands	r3, r2
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	409a      	lsls	r2, r3
 8003b5e:	0013      	movs	r3, r2
 8003b60:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6a1b      	ldr	r3, [r3, #32]
 8003b66:	697a      	ldr	r2, [r7, #20]
 8003b68:	43d2      	mvns	r2, r2
 8003b6a:	401a      	ands	r2, r3
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6a1a      	ldr	r2, [r3, #32]
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	211f      	movs	r1, #31
 8003b78:	400b      	ands	r3, r1
 8003b7a:	6879      	ldr	r1, [r7, #4]
 8003b7c:	4099      	lsls	r1, r3
 8003b7e:	000b      	movs	r3, r1
 8003b80:	431a      	orrs	r2, r3
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	621a      	str	r2, [r3, #32]
}
 8003b86:	46c0      	nop			; (mov r8, r8)
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	b006      	add	sp, #24
 8003b8c:	bd80      	pop	{r7, pc}
	...

08003b90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	223c      	movs	r2, #60	; 0x3c
 8003b9e:	5c9b      	ldrb	r3, [r3, r2]
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d101      	bne.n	8003ba8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ba4:	2302      	movs	r3, #2
 8003ba6:	e041      	b.n	8003c2c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	223c      	movs	r2, #60	; 0x3c
 8003bac:	2101      	movs	r1, #1
 8003bae:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	223d      	movs	r2, #61	; 0x3d
 8003bb4:	2102      	movs	r1, #2
 8003bb6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2270      	movs	r2, #112	; 0x70
 8003bcc:	4393      	bics	r3, r2
 8003bce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	68fa      	ldr	r2, [r7, #12]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	68fa      	ldr	r2, [r7, #12]
 8003be0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a13      	ldr	r2, [pc, #76]	; (8003c34 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d009      	beq.n	8003c00 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a11      	ldr	r2, [pc, #68]	; (8003c38 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d004      	beq.n	8003c00 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a10      	ldr	r2, [pc, #64]	; (8003c3c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d10c      	bne.n	8003c1a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	2280      	movs	r2, #128	; 0x80
 8003c04:	4393      	bics	r3, r2
 8003c06:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	68ba      	ldr	r2, [r7, #8]
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	68ba      	ldr	r2, [r7, #8]
 8003c18:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	223d      	movs	r2, #61	; 0x3d
 8003c1e:	2101      	movs	r1, #1
 8003c20:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	223c      	movs	r2, #60	; 0x3c
 8003c26:	2100      	movs	r1, #0
 8003c28:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c2a:	2300      	movs	r3, #0
}
 8003c2c:	0018      	movs	r0, r3
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	b004      	add	sp, #16
 8003c32:	bd80      	pop	{r7, pc}
 8003c34:	40012c00 	.word	0x40012c00
 8003c38:	40000400 	.word	0x40000400
 8003c3c:	40014000 	.word	0x40014000

08003c40 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b084      	sub	sp, #16
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	223c      	movs	r2, #60	; 0x3c
 8003c52:	5c9b      	ldrb	r3, [r3, r2]
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d101      	bne.n	8003c5c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003c58:	2302      	movs	r3, #2
 8003c5a:	e03e      	b.n	8003cda <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	223c      	movs	r2, #60	; 0x3c
 8003c60:	2101      	movs	r1, #1
 8003c62:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	22ff      	movs	r2, #255	; 0xff
 8003c68:	4393      	bics	r3, r2
 8003c6a:	001a      	movs	r2, r3
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	4a1b      	ldr	r2, [pc, #108]	; (8003ce4 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8003c78:	401a      	ands	r2, r3
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	4a18      	ldr	r2, [pc, #96]	; (8003ce8 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8003c86:	401a      	ands	r2, r3
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	4a16      	ldr	r2, [pc, #88]	; (8003cec <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8003c94:	401a      	ands	r2, r3
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	4a13      	ldr	r2, [pc, #76]	; (8003cf0 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8003ca2:	401a      	ands	r2, r3
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	691b      	ldr	r3, [r3, #16]
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	4a11      	ldr	r2, [pc, #68]	; (8003cf4 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8003cb0:	401a      	ands	r2, r3
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	695b      	ldr	r3, [r3, #20]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	4a0e      	ldr	r2, [pc, #56]	; (8003cf8 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8003cbe:	401a      	ands	r2, r3
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	69db      	ldr	r3, [r3, #28]
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	68fa      	ldr	r2, [r7, #12]
 8003cce:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	223c      	movs	r2, #60	; 0x3c
 8003cd4:	2100      	movs	r1, #0
 8003cd6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003cd8:	2300      	movs	r3, #0
}
 8003cda:	0018      	movs	r0, r3
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	b004      	add	sp, #16
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	46c0      	nop			; (mov r8, r8)
 8003ce4:	fffffcff 	.word	0xfffffcff
 8003ce8:	fffffbff 	.word	0xfffffbff
 8003cec:	fffff7ff 	.word	0xfffff7ff
 8003cf0:	ffffefff 	.word	0xffffefff
 8003cf4:	ffffdfff 	.word	0xffffdfff
 8003cf8:	ffffbfff 	.word	0xffffbfff

08003cfc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b082      	sub	sp, #8
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d101      	bne.n	8003d0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e044      	b.n	8003d98 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d107      	bne.n	8003d26 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2274      	movs	r2, #116	; 0x74
 8003d1a:	2100      	movs	r1, #0
 8003d1c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	0018      	movs	r0, r3
 8003d22:	f7fe f929 	bl	8001f78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2224      	movs	r2, #36	; 0x24
 8003d2a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	2101      	movs	r1, #1
 8003d38:	438a      	bics	r2, r1
 8003d3a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	0018      	movs	r0, r3
 8003d40:	f000 f830 	bl	8003da4 <UART_SetConfig>
 8003d44:	0003      	movs	r3, r0
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d101      	bne.n	8003d4e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e024      	b.n	8003d98 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d003      	beq.n	8003d5e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	0018      	movs	r0, r3
 8003d5a:	f000 f97b 	bl	8004054 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	685a      	ldr	r2, [r3, #4]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	490d      	ldr	r1, [pc, #52]	; (8003da0 <HAL_UART_Init+0xa4>)
 8003d6a:	400a      	ands	r2, r1
 8003d6c:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	689a      	ldr	r2, [r3, #8]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	2108      	movs	r1, #8
 8003d7a:	438a      	bics	r2, r1
 8003d7c:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2101      	movs	r1, #1
 8003d8a:	430a      	orrs	r2, r1
 8003d8c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	0018      	movs	r0, r3
 8003d92:	f000 fa13 	bl	80041bc <UART_CheckIdleState>
 8003d96:	0003      	movs	r3, r0
}
 8003d98:	0018      	movs	r0, r3
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	b002      	add	sp, #8
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	fffff7ff 	.word	0xfffff7ff

08003da4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b088      	sub	sp, #32
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003dac:	231e      	movs	r3, #30
 8003dae:	18fb      	adds	r3, r7, r3
 8003db0:	2200      	movs	r2, #0
 8003db2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689a      	ldr	r2, [r3, #8]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	691b      	ldr	r3, [r3, #16]
 8003dbc:	431a      	orrs	r2, r3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	695b      	ldr	r3, [r3, #20]
 8003dc2:	431a      	orrs	r2, r3
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	69db      	ldr	r3, [r3, #28]
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a97      	ldr	r2, [pc, #604]	; (8004030 <UART_SetConfig+0x28c>)
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	0019      	movs	r1, r3
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	697a      	ldr	r2, [r7, #20]
 8003dde:	430a      	orrs	r2, r1
 8003de0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	4a92      	ldr	r2, [pc, #584]	; (8004034 <UART_SetConfig+0x290>)
 8003dea:	4013      	ands	r3, r2
 8003dec:	0019      	movs	r1, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	68da      	ldr	r2, [r3, #12]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	430a      	orrs	r2, r1
 8003df8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	699b      	ldr	r3, [r3, #24]
 8003dfe:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6a1b      	ldr	r3, [r3, #32]
 8003e04:	697a      	ldr	r2, [r7, #20]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	4a89      	ldr	r2, [pc, #548]	; (8004038 <UART_SetConfig+0x294>)
 8003e12:	4013      	ands	r3, r2
 8003e14:	0019      	movs	r1, r3
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	697a      	ldr	r2, [r7, #20]
 8003e1c:	430a      	orrs	r2, r1
 8003e1e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a85      	ldr	r2, [pc, #532]	; (800403c <UART_SetConfig+0x298>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d127      	bne.n	8003e7a <UART_SetConfig+0xd6>
 8003e2a:	4b85      	ldr	r3, [pc, #532]	; (8004040 <UART_SetConfig+0x29c>)
 8003e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e2e:	2203      	movs	r2, #3
 8003e30:	4013      	ands	r3, r2
 8003e32:	2b03      	cmp	r3, #3
 8003e34:	d00d      	beq.n	8003e52 <UART_SetConfig+0xae>
 8003e36:	d81b      	bhi.n	8003e70 <UART_SetConfig+0xcc>
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d014      	beq.n	8003e66 <UART_SetConfig+0xc2>
 8003e3c:	d818      	bhi.n	8003e70 <UART_SetConfig+0xcc>
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d002      	beq.n	8003e48 <UART_SetConfig+0xa4>
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d00a      	beq.n	8003e5c <UART_SetConfig+0xb8>
 8003e46:	e013      	b.n	8003e70 <UART_SetConfig+0xcc>
 8003e48:	231f      	movs	r3, #31
 8003e4a:	18fb      	adds	r3, r7, r3
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	701a      	strb	r2, [r3, #0]
 8003e50:	e035      	b.n	8003ebe <UART_SetConfig+0x11a>
 8003e52:	231f      	movs	r3, #31
 8003e54:	18fb      	adds	r3, r7, r3
 8003e56:	2202      	movs	r2, #2
 8003e58:	701a      	strb	r2, [r3, #0]
 8003e5a:	e030      	b.n	8003ebe <UART_SetConfig+0x11a>
 8003e5c:	231f      	movs	r3, #31
 8003e5e:	18fb      	adds	r3, r7, r3
 8003e60:	2204      	movs	r2, #4
 8003e62:	701a      	strb	r2, [r3, #0]
 8003e64:	e02b      	b.n	8003ebe <UART_SetConfig+0x11a>
 8003e66:	231f      	movs	r3, #31
 8003e68:	18fb      	adds	r3, r7, r3
 8003e6a:	2208      	movs	r2, #8
 8003e6c:	701a      	strb	r2, [r3, #0]
 8003e6e:	e026      	b.n	8003ebe <UART_SetConfig+0x11a>
 8003e70:	231f      	movs	r3, #31
 8003e72:	18fb      	adds	r3, r7, r3
 8003e74:	2210      	movs	r2, #16
 8003e76:	701a      	strb	r2, [r3, #0]
 8003e78:	e021      	b.n	8003ebe <UART_SetConfig+0x11a>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a71      	ldr	r2, [pc, #452]	; (8004044 <UART_SetConfig+0x2a0>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d104      	bne.n	8003e8e <UART_SetConfig+0xea>
 8003e84:	231f      	movs	r3, #31
 8003e86:	18fb      	adds	r3, r7, r3
 8003e88:	2200      	movs	r2, #0
 8003e8a:	701a      	strb	r2, [r3, #0]
 8003e8c:	e017      	b.n	8003ebe <UART_SetConfig+0x11a>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a6d      	ldr	r2, [pc, #436]	; (8004048 <UART_SetConfig+0x2a4>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d104      	bne.n	8003ea2 <UART_SetConfig+0xfe>
 8003e98:	231f      	movs	r3, #31
 8003e9a:	18fb      	adds	r3, r7, r3
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	701a      	strb	r2, [r3, #0]
 8003ea0:	e00d      	b.n	8003ebe <UART_SetConfig+0x11a>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a69      	ldr	r2, [pc, #420]	; (800404c <UART_SetConfig+0x2a8>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d104      	bne.n	8003eb6 <UART_SetConfig+0x112>
 8003eac:	231f      	movs	r3, #31
 8003eae:	18fb      	adds	r3, r7, r3
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	701a      	strb	r2, [r3, #0]
 8003eb4:	e003      	b.n	8003ebe <UART_SetConfig+0x11a>
 8003eb6:	231f      	movs	r3, #31
 8003eb8:	18fb      	adds	r3, r7, r3
 8003eba:	2210      	movs	r2, #16
 8003ebc:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	69da      	ldr	r2, [r3, #28]
 8003ec2:	2380      	movs	r3, #128	; 0x80
 8003ec4:	021b      	lsls	r3, r3, #8
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d15d      	bne.n	8003f86 <UART_SetConfig+0x1e2>
  {
    switch (clocksource)
 8003eca:	231f      	movs	r3, #31
 8003ecc:	18fb      	adds	r3, r7, r3
 8003ece:	781b      	ldrb	r3, [r3, #0]
 8003ed0:	2b08      	cmp	r3, #8
 8003ed2:	d015      	beq.n	8003f00 <UART_SetConfig+0x15c>
 8003ed4:	dc18      	bgt.n	8003f08 <UART_SetConfig+0x164>
 8003ed6:	2b04      	cmp	r3, #4
 8003ed8:	d00d      	beq.n	8003ef6 <UART_SetConfig+0x152>
 8003eda:	dc15      	bgt.n	8003f08 <UART_SetConfig+0x164>
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d002      	beq.n	8003ee6 <UART_SetConfig+0x142>
 8003ee0:	2b02      	cmp	r3, #2
 8003ee2:	d005      	beq.n	8003ef0 <UART_SetConfig+0x14c>
 8003ee4:	e010      	b.n	8003f08 <UART_SetConfig+0x164>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ee6:	f7ff f819 	bl	8002f1c <HAL_RCC_GetPCLK1Freq>
 8003eea:	0003      	movs	r3, r0
 8003eec:	61bb      	str	r3, [r7, #24]
        break;
 8003eee:	e012      	b.n	8003f16 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ef0:	4b57      	ldr	r3, [pc, #348]	; (8004050 <UART_SetConfig+0x2ac>)
 8003ef2:	61bb      	str	r3, [r7, #24]
        break;
 8003ef4:	e00f      	b.n	8003f16 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ef6:	f7fe ffa1 	bl	8002e3c <HAL_RCC_GetSysClockFreq>
 8003efa:	0003      	movs	r3, r0
 8003efc:	61bb      	str	r3, [r7, #24]
        break;
 8003efe:	e00a      	b.n	8003f16 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f00:	2380      	movs	r3, #128	; 0x80
 8003f02:	021b      	lsls	r3, r3, #8
 8003f04:	61bb      	str	r3, [r7, #24]
        break;
 8003f06:	e006      	b.n	8003f16 <UART_SetConfig+0x172>
      default:
        pclk = 0U;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003f0c:	231e      	movs	r3, #30
 8003f0e:	18fb      	adds	r3, r7, r3
 8003f10:	2201      	movs	r2, #1
 8003f12:	701a      	strb	r2, [r3, #0]
        break;
 8003f14:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f16:	69bb      	ldr	r3, [r7, #24]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d100      	bne.n	8003f1e <UART_SetConfig+0x17a>
 8003f1c:	e07b      	b.n	8004016 <UART_SetConfig+0x272>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003f1e:	69bb      	ldr	r3, [r7, #24]
 8003f20:	005a      	lsls	r2, r3, #1
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	085b      	lsrs	r3, r3, #1
 8003f28:	18d2      	adds	r2, r2, r3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	0019      	movs	r1, r3
 8003f30:	0010      	movs	r0, r2
 8003f32:	f7fc f8e9 	bl	8000108 <__udivsi3>
 8003f36:	0003      	movs	r3, r0
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	2b0f      	cmp	r3, #15
 8003f40:	d91c      	bls.n	8003f7c <UART_SetConfig+0x1d8>
 8003f42:	693a      	ldr	r2, [r7, #16]
 8003f44:	2380      	movs	r3, #128	; 0x80
 8003f46:	025b      	lsls	r3, r3, #9
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d217      	bcs.n	8003f7c <UART_SetConfig+0x1d8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	b29a      	uxth	r2, r3
 8003f50:	200e      	movs	r0, #14
 8003f52:	183b      	adds	r3, r7, r0
 8003f54:	210f      	movs	r1, #15
 8003f56:	438a      	bics	r2, r1
 8003f58:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	085b      	lsrs	r3, r3, #1
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	2207      	movs	r2, #7
 8003f62:	4013      	ands	r3, r2
 8003f64:	b299      	uxth	r1, r3
 8003f66:	183b      	adds	r3, r7, r0
 8003f68:	183a      	adds	r2, r7, r0
 8003f6a:	8812      	ldrh	r2, [r2, #0]
 8003f6c:	430a      	orrs	r2, r1
 8003f6e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	183a      	adds	r2, r7, r0
 8003f76:	8812      	ldrh	r2, [r2, #0]
 8003f78:	60da      	str	r2, [r3, #12]
 8003f7a:	e04c      	b.n	8004016 <UART_SetConfig+0x272>
      }
      else
      {
        ret = HAL_ERROR;
 8003f7c:	231e      	movs	r3, #30
 8003f7e:	18fb      	adds	r3, r7, r3
 8003f80:	2201      	movs	r2, #1
 8003f82:	701a      	strb	r2, [r3, #0]
 8003f84:	e047      	b.n	8004016 <UART_SetConfig+0x272>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f86:	231f      	movs	r3, #31
 8003f88:	18fb      	adds	r3, r7, r3
 8003f8a:	781b      	ldrb	r3, [r3, #0]
 8003f8c:	2b08      	cmp	r3, #8
 8003f8e:	d015      	beq.n	8003fbc <UART_SetConfig+0x218>
 8003f90:	dc18      	bgt.n	8003fc4 <UART_SetConfig+0x220>
 8003f92:	2b04      	cmp	r3, #4
 8003f94:	d00d      	beq.n	8003fb2 <UART_SetConfig+0x20e>
 8003f96:	dc15      	bgt.n	8003fc4 <UART_SetConfig+0x220>
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d002      	beq.n	8003fa2 <UART_SetConfig+0x1fe>
 8003f9c:	2b02      	cmp	r3, #2
 8003f9e:	d005      	beq.n	8003fac <UART_SetConfig+0x208>
 8003fa0:	e010      	b.n	8003fc4 <UART_SetConfig+0x220>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fa2:	f7fe ffbb 	bl	8002f1c <HAL_RCC_GetPCLK1Freq>
 8003fa6:	0003      	movs	r3, r0
 8003fa8:	61bb      	str	r3, [r7, #24]
        break;
 8003faa:	e012      	b.n	8003fd2 <UART_SetConfig+0x22e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fac:	4b28      	ldr	r3, [pc, #160]	; (8004050 <UART_SetConfig+0x2ac>)
 8003fae:	61bb      	str	r3, [r7, #24]
        break;
 8003fb0:	e00f      	b.n	8003fd2 <UART_SetConfig+0x22e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fb2:	f7fe ff43 	bl	8002e3c <HAL_RCC_GetSysClockFreq>
 8003fb6:	0003      	movs	r3, r0
 8003fb8:	61bb      	str	r3, [r7, #24]
        break;
 8003fba:	e00a      	b.n	8003fd2 <UART_SetConfig+0x22e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fbc:	2380      	movs	r3, #128	; 0x80
 8003fbe:	021b      	lsls	r3, r3, #8
 8003fc0:	61bb      	str	r3, [r7, #24]
        break;
 8003fc2:	e006      	b.n	8003fd2 <UART_SetConfig+0x22e>
      default:
        pclk = 0U;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003fc8:	231e      	movs	r3, #30
 8003fca:	18fb      	adds	r3, r7, r3
 8003fcc:	2201      	movs	r2, #1
 8003fce:	701a      	strb	r2, [r3, #0]
        break;
 8003fd0:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003fd2:	69bb      	ldr	r3, [r7, #24]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d01e      	beq.n	8004016 <UART_SetConfig+0x272>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	085a      	lsrs	r2, r3, #1
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	18d2      	adds	r2, r2, r3
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	0019      	movs	r1, r3
 8003fe8:	0010      	movs	r0, r2
 8003fea:	f7fc f88d 	bl	8000108 <__udivsi3>
 8003fee:	0003      	movs	r3, r0
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	2b0f      	cmp	r3, #15
 8003ff8:	d909      	bls.n	800400e <UART_SetConfig+0x26a>
 8003ffa:	693a      	ldr	r2, [r7, #16]
 8003ffc:	2380      	movs	r3, #128	; 0x80
 8003ffe:	025b      	lsls	r3, r3, #9
 8004000:	429a      	cmp	r2, r3
 8004002:	d204      	bcs.n	800400e <UART_SetConfig+0x26a>
      {
        huart->Instance->BRR = usartdiv;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	693a      	ldr	r2, [r7, #16]
 800400a:	60da      	str	r2, [r3, #12]
 800400c:	e003      	b.n	8004016 <UART_SetConfig+0x272>
      }
      else
      {
        ret = HAL_ERROR;
 800400e:	231e      	movs	r3, #30
 8004010:	18fb      	adds	r3, r7, r3
 8004012:	2201      	movs	r2, #1
 8004014:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004022:	231e      	movs	r3, #30
 8004024:	18fb      	adds	r3, r7, r3
 8004026:	781b      	ldrb	r3, [r3, #0]
}
 8004028:	0018      	movs	r0, r3
 800402a:	46bd      	mov	sp, r7
 800402c:	b008      	add	sp, #32
 800402e:	bd80      	pop	{r7, pc}
 8004030:	efff69f3 	.word	0xefff69f3
 8004034:	ffffcfff 	.word	0xffffcfff
 8004038:	fffff4ff 	.word	0xfffff4ff
 800403c:	40013800 	.word	0x40013800
 8004040:	40021000 	.word	0x40021000
 8004044:	40004400 	.word	0x40004400
 8004048:	40004800 	.word	0x40004800
 800404c:	40004c00 	.word	0x40004c00
 8004050:	007a1200 	.word	0x007a1200

08004054 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004060:	2201      	movs	r2, #1
 8004062:	4013      	ands	r3, r2
 8004064:	d00b      	beq.n	800407e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	4a4a      	ldr	r2, [pc, #296]	; (8004198 <UART_AdvFeatureConfig+0x144>)
 800406e:	4013      	ands	r3, r2
 8004070:	0019      	movs	r1, r3
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	430a      	orrs	r2, r1
 800407c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004082:	2202      	movs	r2, #2
 8004084:	4013      	ands	r3, r2
 8004086:	d00b      	beq.n	80040a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	4a43      	ldr	r2, [pc, #268]	; (800419c <UART_AdvFeatureConfig+0x148>)
 8004090:	4013      	ands	r3, r2
 8004092:	0019      	movs	r1, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	430a      	orrs	r2, r1
 800409e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a4:	2204      	movs	r2, #4
 80040a6:	4013      	ands	r3, r2
 80040a8:	d00b      	beq.n	80040c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	4a3b      	ldr	r2, [pc, #236]	; (80041a0 <UART_AdvFeatureConfig+0x14c>)
 80040b2:	4013      	ands	r3, r2
 80040b4:	0019      	movs	r1, r3
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	430a      	orrs	r2, r1
 80040c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c6:	2208      	movs	r2, #8
 80040c8:	4013      	ands	r3, r2
 80040ca:	d00b      	beq.n	80040e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	4a34      	ldr	r2, [pc, #208]	; (80041a4 <UART_AdvFeatureConfig+0x150>)
 80040d4:	4013      	ands	r3, r2
 80040d6:	0019      	movs	r1, r3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	430a      	orrs	r2, r1
 80040e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e8:	2210      	movs	r2, #16
 80040ea:	4013      	ands	r3, r2
 80040ec:	d00b      	beq.n	8004106 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	4a2c      	ldr	r2, [pc, #176]	; (80041a8 <UART_AdvFeatureConfig+0x154>)
 80040f6:	4013      	ands	r3, r2
 80040f8:	0019      	movs	r1, r3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	430a      	orrs	r2, r1
 8004104:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410a:	2220      	movs	r2, #32
 800410c:	4013      	ands	r3, r2
 800410e:	d00b      	beq.n	8004128 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	4a25      	ldr	r2, [pc, #148]	; (80041ac <UART_AdvFeatureConfig+0x158>)
 8004118:	4013      	ands	r3, r2
 800411a:	0019      	movs	r1, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	430a      	orrs	r2, r1
 8004126:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800412c:	2240      	movs	r2, #64	; 0x40
 800412e:	4013      	ands	r3, r2
 8004130:	d01d      	beq.n	800416e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	4a1d      	ldr	r2, [pc, #116]	; (80041b0 <UART_AdvFeatureConfig+0x15c>)
 800413a:	4013      	ands	r3, r2
 800413c:	0019      	movs	r1, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	430a      	orrs	r2, r1
 8004148:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800414e:	2380      	movs	r3, #128	; 0x80
 8004150:	035b      	lsls	r3, r3, #13
 8004152:	429a      	cmp	r2, r3
 8004154:	d10b      	bne.n	800416e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	4a15      	ldr	r2, [pc, #84]	; (80041b4 <UART_AdvFeatureConfig+0x160>)
 800415e:	4013      	ands	r3, r2
 8004160:	0019      	movs	r1, r3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	430a      	orrs	r2, r1
 800416c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004172:	2280      	movs	r2, #128	; 0x80
 8004174:	4013      	ands	r3, r2
 8004176:	d00b      	beq.n	8004190 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	4a0e      	ldr	r2, [pc, #56]	; (80041b8 <UART_AdvFeatureConfig+0x164>)
 8004180:	4013      	ands	r3, r2
 8004182:	0019      	movs	r1, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	430a      	orrs	r2, r1
 800418e:	605a      	str	r2, [r3, #4]
  }
}
 8004190:	46c0      	nop			; (mov r8, r8)
 8004192:	46bd      	mov	sp, r7
 8004194:	b002      	add	sp, #8
 8004196:	bd80      	pop	{r7, pc}
 8004198:	fffdffff 	.word	0xfffdffff
 800419c:	fffeffff 	.word	0xfffeffff
 80041a0:	fffbffff 	.word	0xfffbffff
 80041a4:	ffff7fff 	.word	0xffff7fff
 80041a8:	ffffefff 	.word	0xffffefff
 80041ac:	ffffdfff 	.word	0xffffdfff
 80041b0:	ffefffff 	.word	0xffefffff
 80041b4:	ff9fffff 	.word	0xff9fffff
 80041b8:	fff7ffff 	.word	0xfff7ffff

080041bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b086      	sub	sp, #24
 80041c0:	af02      	add	r7, sp, #8
 80041c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2280      	movs	r2, #128	; 0x80
 80041c8:	2100      	movs	r1, #0
 80041ca:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80041cc:	f7fd ffc0 	bl	8002150 <HAL_GetTick>
 80041d0:	0003      	movs	r3, r0
 80041d2:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2208      	movs	r2, #8
 80041dc:	4013      	ands	r3, r2
 80041de:	2b08      	cmp	r3, #8
 80041e0:	d10c      	bne.n	80041fc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2280      	movs	r2, #128	; 0x80
 80041e6:	0391      	lsls	r1, r2, #14
 80041e8:	6878      	ldr	r0, [r7, #4]
 80041ea:	4a17      	ldr	r2, [pc, #92]	; (8004248 <UART_CheckIdleState+0x8c>)
 80041ec:	9200      	str	r2, [sp, #0]
 80041ee:	2200      	movs	r2, #0
 80041f0:	f000 f82c 	bl	800424c <UART_WaitOnFlagUntilTimeout>
 80041f4:	1e03      	subs	r3, r0, #0
 80041f6:	d001      	beq.n	80041fc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041f8:	2303      	movs	r3, #3
 80041fa:	e021      	b.n	8004240 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	2204      	movs	r2, #4
 8004204:	4013      	ands	r3, r2
 8004206:	2b04      	cmp	r3, #4
 8004208:	d10c      	bne.n	8004224 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2280      	movs	r2, #128	; 0x80
 800420e:	03d1      	lsls	r1, r2, #15
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	4a0d      	ldr	r2, [pc, #52]	; (8004248 <UART_CheckIdleState+0x8c>)
 8004214:	9200      	str	r2, [sp, #0]
 8004216:	2200      	movs	r2, #0
 8004218:	f000 f818 	bl	800424c <UART_WaitOnFlagUntilTimeout>
 800421c:	1e03      	subs	r3, r0, #0
 800421e:	d001      	beq.n	8004224 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004220:	2303      	movs	r3, #3
 8004222:	e00d      	b.n	8004240 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2220      	movs	r2, #32
 8004228:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2220      	movs	r2, #32
 800422e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2200      	movs	r2, #0
 8004234:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2274      	movs	r2, #116	; 0x74
 800423a:	2100      	movs	r1, #0
 800423c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800423e:	2300      	movs	r3, #0
}
 8004240:	0018      	movs	r0, r3
 8004242:	46bd      	mov	sp, r7
 8004244:	b004      	add	sp, #16
 8004246:	bd80      	pop	{r7, pc}
 8004248:	01ffffff 	.word	0x01ffffff

0800424c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b094      	sub	sp, #80	; 0x50
 8004250:	af00      	add	r7, sp, #0
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	603b      	str	r3, [r7, #0]
 8004258:	1dfb      	adds	r3, r7, #7
 800425a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800425c:	e0a3      	b.n	80043a6 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800425e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004260:	3301      	adds	r3, #1
 8004262:	d100      	bne.n	8004266 <UART_WaitOnFlagUntilTimeout+0x1a>
 8004264:	e09f      	b.n	80043a6 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004266:	f7fd ff73 	bl	8002150 <HAL_GetTick>
 800426a:	0002      	movs	r2, r0
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	1ad3      	subs	r3, r2, r3
 8004270:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004272:	429a      	cmp	r2, r3
 8004274:	d302      	bcc.n	800427c <UART_WaitOnFlagUntilTimeout+0x30>
 8004276:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004278:	2b00      	cmp	r3, #0
 800427a:	d13d      	bne.n	80042f8 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800427c:	f3ef 8310 	mrs	r3, PRIMASK
 8004280:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004282:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004284:	647b      	str	r3, [r7, #68]	; 0x44
 8004286:	2301      	movs	r3, #1
 8004288:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800428a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800428c:	f383 8810 	msr	PRIMASK, r3
}
 8004290:	46c0      	nop			; (mov r8, r8)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	494c      	ldr	r1, [pc, #304]	; (80043d0 <UART_WaitOnFlagUntilTimeout+0x184>)
 800429e:	400a      	ands	r2, r1
 80042a0:	601a      	str	r2, [r3, #0]
 80042a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042a4:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042a8:	f383 8810 	msr	PRIMASK, r3
}
 80042ac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042ae:	f3ef 8310 	mrs	r3, PRIMASK
 80042b2:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80042b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042b6:	643b      	str	r3, [r7, #64]	; 0x40
 80042b8:	2301      	movs	r3, #1
 80042ba:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042be:	f383 8810 	msr	PRIMASK, r3
}
 80042c2:	46c0      	nop			; (mov r8, r8)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	689a      	ldr	r2, [r3, #8]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	2101      	movs	r1, #1
 80042d0:	438a      	bics	r2, r1
 80042d2:	609a      	str	r2, [r3, #8]
 80042d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042da:	f383 8810 	msr	PRIMASK, r3
}
 80042de:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2220      	movs	r2, #32
 80042e4:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2220      	movs	r2, #32
 80042ea:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2274      	movs	r2, #116	; 0x74
 80042f0:	2100      	movs	r1, #0
 80042f2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80042f4:	2303      	movs	r3, #3
 80042f6:	e067      	b.n	80043c8 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2204      	movs	r2, #4
 8004300:	4013      	ands	r3, r2
 8004302:	d050      	beq.n	80043a6 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	69da      	ldr	r2, [r3, #28]
 800430a:	2380      	movs	r3, #128	; 0x80
 800430c:	011b      	lsls	r3, r3, #4
 800430e:	401a      	ands	r2, r3
 8004310:	2380      	movs	r3, #128	; 0x80
 8004312:	011b      	lsls	r3, r3, #4
 8004314:	429a      	cmp	r2, r3
 8004316:	d146      	bne.n	80043a6 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2280      	movs	r2, #128	; 0x80
 800431e:	0112      	lsls	r2, r2, #4
 8004320:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004322:	f3ef 8310 	mrs	r3, PRIMASK
 8004326:	613b      	str	r3, [r7, #16]
  return(result);
 8004328:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800432a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800432c:	2301      	movs	r3, #1
 800432e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	f383 8810 	msr	PRIMASK, r3
}
 8004336:	46c0      	nop			; (mov r8, r8)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4923      	ldr	r1, [pc, #140]	; (80043d0 <UART_WaitOnFlagUntilTimeout+0x184>)
 8004344:	400a      	ands	r2, r1
 8004346:	601a      	str	r2, [r3, #0]
 8004348:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800434a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	f383 8810 	msr	PRIMASK, r3
}
 8004352:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004354:	f3ef 8310 	mrs	r3, PRIMASK
 8004358:	61fb      	str	r3, [r7, #28]
  return(result);
 800435a:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800435c:	64bb      	str	r3, [r7, #72]	; 0x48
 800435e:	2301      	movs	r3, #1
 8004360:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004362:	6a3b      	ldr	r3, [r7, #32]
 8004364:	f383 8810 	msr	PRIMASK, r3
}
 8004368:	46c0      	nop			; (mov r8, r8)
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	689a      	ldr	r2, [r3, #8]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2101      	movs	r1, #1
 8004376:	438a      	bics	r2, r1
 8004378:	609a      	str	r2, [r3, #8]
 800437a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800437c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800437e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004380:	f383 8810 	msr	PRIMASK, r3
}
 8004384:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2220      	movs	r2, #32
 800438a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2220      	movs	r2, #32
 8004390:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2280      	movs	r2, #128	; 0x80
 8004396:	2120      	movs	r1, #32
 8004398:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2274      	movs	r2, #116	; 0x74
 800439e:	2100      	movs	r1, #0
 80043a0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80043a2:	2303      	movs	r3, #3
 80043a4:	e010      	b.n	80043c8 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	69db      	ldr	r3, [r3, #28]
 80043ac:	68ba      	ldr	r2, [r7, #8]
 80043ae:	4013      	ands	r3, r2
 80043b0:	68ba      	ldr	r2, [r7, #8]
 80043b2:	1ad3      	subs	r3, r2, r3
 80043b4:	425a      	negs	r2, r3
 80043b6:	4153      	adcs	r3, r2
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	001a      	movs	r2, r3
 80043bc:	1dfb      	adds	r3, r7, #7
 80043be:	781b      	ldrb	r3, [r3, #0]
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d100      	bne.n	80043c6 <UART_WaitOnFlagUntilTimeout+0x17a>
 80043c4:	e74b      	b.n	800425e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80043c6:	2300      	movs	r3, #0
}
 80043c8:	0018      	movs	r0, r3
 80043ca:	46bd      	mov	sp, r7
 80043cc:	b014      	add	sp, #80	; 0x50
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	fffffe5f 	.word	0xfffffe5f

080043d4 <__libc_init_array>:
 80043d4:	b570      	push	{r4, r5, r6, lr}
 80043d6:	2600      	movs	r6, #0
 80043d8:	4d0c      	ldr	r5, [pc, #48]	; (800440c <__libc_init_array+0x38>)
 80043da:	4c0d      	ldr	r4, [pc, #52]	; (8004410 <__libc_init_array+0x3c>)
 80043dc:	1b64      	subs	r4, r4, r5
 80043de:	10a4      	asrs	r4, r4, #2
 80043e0:	42a6      	cmp	r6, r4
 80043e2:	d109      	bne.n	80043f8 <__libc_init_array+0x24>
 80043e4:	2600      	movs	r6, #0
 80043e6:	f000 f821 	bl	800442c <_init>
 80043ea:	4d0a      	ldr	r5, [pc, #40]	; (8004414 <__libc_init_array+0x40>)
 80043ec:	4c0a      	ldr	r4, [pc, #40]	; (8004418 <__libc_init_array+0x44>)
 80043ee:	1b64      	subs	r4, r4, r5
 80043f0:	10a4      	asrs	r4, r4, #2
 80043f2:	42a6      	cmp	r6, r4
 80043f4:	d105      	bne.n	8004402 <__libc_init_array+0x2e>
 80043f6:	bd70      	pop	{r4, r5, r6, pc}
 80043f8:	00b3      	lsls	r3, r6, #2
 80043fa:	58eb      	ldr	r3, [r5, r3]
 80043fc:	4798      	blx	r3
 80043fe:	3601      	adds	r6, #1
 8004400:	e7ee      	b.n	80043e0 <__libc_init_array+0xc>
 8004402:	00b3      	lsls	r3, r6, #2
 8004404:	58eb      	ldr	r3, [r5, r3]
 8004406:	4798      	blx	r3
 8004408:	3601      	adds	r6, #1
 800440a:	e7f2      	b.n	80043f2 <__libc_init_array+0x1e>
 800440c:	080044fc 	.word	0x080044fc
 8004410:	080044fc 	.word	0x080044fc
 8004414:	080044fc 	.word	0x080044fc
 8004418:	08004500 	.word	0x08004500

0800441c <memset>:
 800441c:	0003      	movs	r3, r0
 800441e:	1882      	adds	r2, r0, r2
 8004420:	4293      	cmp	r3, r2
 8004422:	d100      	bne.n	8004426 <memset+0xa>
 8004424:	4770      	bx	lr
 8004426:	7019      	strb	r1, [r3, #0]
 8004428:	3301      	adds	r3, #1
 800442a:	e7f9      	b.n	8004420 <memset+0x4>

0800442c <_init>:
 800442c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800442e:	46c0      	nop			; (mov r8, r8)
 8004430:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004432:	bc08      	pop	{r3}
 8004434:	469e      	mov	lr, r3
 8004436:	4770      	bx	lr

08004438 <_fini>:
 8004438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800443a:	46c0      	nop			; (mov r8, r8)
 800443c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800443e:	bc08      	pop	{r3}
 8004440:	469e      	mov	lr, r3
 8004442:	4770      	bx	lr
