<?xml version="1.0" encoding="UTF-8"?>
<Module name="CPU16" Register="103" Alu="48" Lut="985" Bsram="1" T_Register="1708(103)" T_Alu="646(48)" T_Lut="4976(985)" T_MULT18X18="12(0)" T_Bsram="26(1)" T_ROM16="72(0)">
 <SubModule name="alu" Alu="32" Lut="87" T_Alu="32(32)" T_Lut="87(87)" T_MULT18X18="1(0)">
  <SubModule name="mult0" MULT18X18="1" T_MULT18X18="1(1)"/>
 </SubModule>
 <SubModule name="pc" Register="16" Lut="41" T_Register="16(16)" T_Lut="41(41)"/>
 <SubModule name="dubdab" Register="61" Alu="51" Lut="48" T_Register="61(61)" T_Alu="51(51)" T_Lut="48(48)"/>
 <SubModule name="ram0" Register="31" Lut="100" T_Register="302(31)" T_Lut="382(100)" T_Bsram="16(0)">
  <SubModule name="bsram8_0" Register="2" Lut="30" Bsram="16" T_Register="2(2)" T_Lut="30(30)" T_Bsram="16(16)"/>
  <SubModule name="port_a_data_reg" Register="8" Lut="15" T_Register="8(8)" T_Lut="15(15)"/>
  <SubModule name="port_a_dir_reg" Register="8" Lut="13" T_Register="8(8)" T_Lut="13(13)"/>
  <SubModule name="port_b_data_reg" Register="8" Lut="17" T_Register="8(8)" T_Lut="17(17)"/>
  <SubModule name="port_b_dir_reg" Register="8" Lut="11" T_Register="8(8)" T_Lut="11(11)"/>
  <SubModule name="dubdab0" Register="5" T_Register="5(5)"/>
  <SubModule name="dubdab1" Register="4" T_Register="4(4)"/>
  <SubModule name="dubdab2" Register="4" T_Register="4(4)"/>
  <SubModule name="dubdab3" Register="4" T_Register="4(4)"/>
  <SubModule name="dubdab4" Register="4" T_Register="4(4)"/>
  <SubModule name="reg_a_split_low" Register="8" T_Register="8(8)"/>
  <SubModule name="reg_a_split_high" Register="8" T_Register="8(8)"/>
  <SubModule name="reg_b_low" Register="8" T_Register="8(8)"/>
  <SubModule name="reg_b_high" Register="8" T_Register="8(8)"/>
  <SubModule name="reg_c_low" Register="8" T_Register="8(8)"/>
  <SubModule name="reg_c_high" Register="8" T_Register="8(8)"/>
  <SubModule name="reg_d_low" Register="8" T_Register="8(8)"/>
  <SubModule name="reg_d_high" Register="8" T_Register="8(8)"/>
  <SubModule name="leds" Register="8" Lut="22" T_Register="8(8)" T_Lut="22(22)"/>
  <SubModule name="wide_switch_lo" Register="8" T_Register="8(8)"/>
  <SubModule name="wide_switch_hi" Register="8" T_Register="8(8)"/>
  <SubModule name="buttons_byte" Register="8" T_Register="8(8)"/>
  <SubModule name="gpu_fp2i_lo" Register="8" T_Register="8(8)"/>
  <SubModule name="gpu_fp2i_hi" Register="8" T_Register="8(8)"/>
  <SubModule name="gpu_dout_lo" Register="8" T_Register="8(8)"/>
  <SubModule name="gpu_dout_hi" Register="8" T_Register="8(8)"/>
  <SubModule name="gpu_instruction" Register="8" Lut="15" T_Register="8(8)" T_Lut="15(15)"/>
  <SubModule name="gpu_pca_lo" Register="8" Lut="16" T_Register="8(8)" T_Lut="16(16)"/>
  <SubModule name="gpu_pca_hi" Register="8" Lut="17" T_Register="8(8)" T_Lut="17(17)"/>
  <SubModule name="gpu_cpu_d_lo" Register="8" Lut="17" T_Register="8(8)" T_Lut="17(17)"/>
  <SubModule name="gpu_cpu_d_hi" Register="8" Lut="19" T_Register="8(8)" T_Lut="19(19)"/>
  <SubModule name="gpu_pcb_lo" Register="8" Lut="18" T_Register="8(8)" T_Lut="18(18)"/>
  <SubModule name="gpu_pcb_hi" Register="8" Lut="14" T_Register="8(8)" T_Lut="14(14)"/>
  <SubModule name="gpu_pca_inc" Register="8" Lut="14" T_Register="8(8)" T_Lut="14(14)"/>
  <SubModule name="gpu_pcb_inc" Register="8" Lut="17" T_Register="8(8)" T_Lut="17(17)"/>
  <SubModule name="gpu_repeat_amount" Register="8" Lut="14" T_Register="8(8)" T_Lut="14(14)"/>
  <SubModule name="cpu_clock_scale" Register="8" Lut="13" T_Register="8(8)" T_Lut="13(13)"/>
 </SubModule>
 <SubModule name="clkpre" Register="25" Alu="23" Lut="43" T_Register="25(25)" T_Alu="23(23)" T_Lut="43(43)" T_ROM16="24(0)">
  <SubModule name="prescale_tops" ROM16="24" T_ROM16="24(24)"/>
 </SubModule>
 <SubModule name="ms_timer" Register="32" Lut="59" T_Register="32(32)" T_Lut="59(59)"/>
 <SubModule name="us_timer" Register="32" Lut="60" T_Register="32(32)" T_Lut="60(60)"/>
 <SubModule name="ftu0" Register="21" Lut="39" T_Register="21(21)" T_Lut="39(39)"/>
 <SubModule name="gpu0" Register="186" Lut="340" T_Register="1116(186)" T_Alu="492(0)" T_Lut="3081(340)" T_MULT18X18="11(0)" T_Bsram="9(0)" T_ROM16="48(0)">
  <SubModule name="vram0" Register="26" Lut="59" T_Register="28(26)" T_Lut="93(59)" T_Bsram="6(0)">
   <SubModule name="bsram16v0" Register="2" Lut="34" Bsram="6" T_Register="2(2)" T_Lut="34(34)" T_Bsram="6(6)"/>
  </SubModule>
  <SubModule name="mau4_0" Register="78" Lut="103" T_Register="742(78)" T_Alu="396(0)" T_Lut="1818(103)" T_MULT18X18="8(0)" T_Bsram="2(0)">
   <SubModule name="mau0" Register="88" Lut="144" T_Register="162(88)" T_Alu="91(0)" T_Lut="410(144)" T_MULT18X18="2(0)">
    <SubModule name="in0" Lut="2" T_Lut="2(2)"/>
    <SubModule name="in1" Lut="2" T_Lut="2(2)"/>
    <SubModule name="m_mult0" Alu="5" T_Alu="5(5)" T_MULT18X18="1(0)">
     <SubModule name="mult0" MULT18X18="1" T_MULT18X18="1(1)"/>
    </SubModule>
    <SubModule name="m_add0" Register="74" Alu="15" Lut="209" T_Register="74(74)" T_Alu="86(15)" T_Lut="262(209)" T_MULT18X18="1(0)">
     <SubModule name="mult0" MULT18X18="1" T_MULT18X18="1(1)"/>
     <SubModule name="add0" Alu="71" Lut="2" T_Alu="71(71)" T_Lut="2(2)"/>
     <SubModule name="log0" Lut="29" T_Lut="29(29)"/>
     <SubModule name="shift0" Lut="22" T_Lut="22(22)"/>
    </SubModule>
   </SubModule>
   <SubModule name="mau1" Register="88" Lut="143" T_Register="162(88)" T_Alu="91(0)" T_Lut="410(143)" T_MULT18X18="2(0)">
    <SubModule name="in0" Lut="2" T_Lut="2(2)"/>
    <SubModule name="in1" Lut="2" T_Lut="2(2)"/>
    <SubModule name="m_mult0" Alu="5" T_Alu="5(5)" T_MULT18X18="1(0)">
     <SubModule name="mult0" MULT18X18="1" T_MULT18X18="1(1)"/>
    </SubModule>
    <SubModule name="m_add0" Register="74" Alu="15" Lut="220" T_Register="74(74)" T_Alu="86(15)" T_Lut="263(220)" T_MULT18X18="1(0)">
     <SubModule name="mult0" MULT18X18="1" T_MULT18X18="1(1)"/>
     <SubModule name="add0" Alu="71" Lut="2" T_Alu="71(71)" T_Lut="2(2)"/>
     <SubModule name="log0" Lut="19" T_Lut="19(19)"/>
     <SubModule name="shift0" Lut="22" T_Lut="22(22)"/>
    </SubModule>
   </SubModule>
   <SubModule name="mau2" Register="88" Lut="142" T_Register="162(88)" T_Alu="91(0)" T_Lut="408(142)" T_MULT18X18="2(0)">
    <SubModule name="in0" Lut="2" T_Lut="2(2)"/>
    <SubModule name="in1" Lut="2" T_Lut="2(2)"/>
    <SubModule name="m_mult0" Alu="5" T_Alu="5(5)" T_MULT18X18="1(0)">
     <SubModule name="mult0" MULT18X18="1" T_MULT18X18="1(1)"/>
    </SubModule>
    <SubModule name="m_add0" Register="74" Alu="15" Lut="214" T_Register="74(74)" T_Alu="86(15)" T_Lut="262(214)" T_MULT18X18="1(0)">
     <SubModule name="mult0" MULT18X18="1" T_MULT18X18="1(1)"/>
     <SubModule name="add0" Alu="71" Lut="2" T_Alu="71(71)" T_Lut="2(2)"/>
     <SubModule name="log0" Lut="24" T_Lut="24(24)"/>
     <SubModule name="shift0" Lut="22" T_Lut="22(22)"/>
    </SubModule>
   </SubModule>
   <SubModule name="mau3" Register="88" Lut="143" T_Register="162(88)" T_Alu="91(0)" T_Lut="411(143)" T_MULT18X18="2(0)">
    <SubModule name="in0" Lut="2" T_Lut="2(2)"/>
    <SubModule name="in1" Lut="2" T_Lut="2(2)"/>
    <SubModule name="m_mult0" Alu="5" T_Alu="5(5)" T_MULT18X18="1(0)">
     <SubModule name="mult0" MULT18X18="1" T_MULT18X18="1(1)"/>
    </SubModule>
    <SubModule name="m_add0" Register="74" Alu="15" Lut="227" T_Register="74(74)" T_Alu="86(15)" T_Lut="264(227)" T_MULT18X18="1(0)">
     <SubModule name="mult0" MULT18X18="1" T_MULT18X18="1(1)"/>
     <SubModule name="add0" Alu="71" Lut="2" T_Alu="71(71)" T_Lut="2(2)"/>
     <SubModule name="log0" Lut="13" T_Lut="13(13)"/>
     <SubModule name="shift0" Lut="22" T_Lut="22(22)"/>
    </SubModule>
   </SubModule>
   <SubModule name="dpbsram0" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="dpbsram1" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="mr_lc0" Register="4" Alu="8" Lut="19" T_Register="4(4)" T_Alu="8(8)" T_Lut="19(19)"/>
   <SubModule name="mr_lc1" Register="4" Alu="8" Lut="19" T_Register="4(4)" T_Alu="8(8)" T_Lut="19(19)"/>
   <SubModule name="mr_lc2" Register="4" Alu="8" Lut="19" T_Register="4(4)" T_Alu="8(8)" T_Lut="19(19)"/>
   <SubModule name="mr_lc3" Register="4" Alu="8" Lut="19" T_Register="4(4)" T_Alu="8(8)" T_Lut="19(19)"/>
  </SubModule>
  <SubModule name="fb0" Register="17" Lut="77" T_Register="17(17)" T_Lut="77(77)" T_Bsram="1(0)">
   <SubModule name="bsram_fb" Bsram="1" T_Bsram="1(1)"/>
  </SubModule>
  <SubModule name="dtcu0" Register="25" Lut="83" T_Register="56(25)" T_Lut="144(83)">
   <SubModule name="i2c" Register="31" Lut="61" T_Register="31(31)" T_Lut="61(61)"/>
  </SubModule>
  <SubModule name="ldu0" Register="61" Alu="72" Lut="225" T_Register="61(61)" T_Alu="72(72)" T_Lut="225(225)"/>
  <SubModule name="gpc0" Register="13" Alu="12" Lut="31" T_Register="13(13)" T_Alu="12(12)" T_Lut="31(31)"/>
  <SubModule name="gpc1" Register="13" Alu="12" Lut="151" T_Register="13(13)" T_Alu="12(12)" T_Lut="151(151)"/>
  <SubModule name="i2fp0" Lut="27" T_Lut="27(27)" T_MULT18X18="1(0)" T_ROM16="16(0)">
   <SubModule name="shift_lut0" ROM16="16" T_ROM16="16(16)"/>
   <SubModule name="shift_mult0" MULT18X18="1" T_MULT18X18="1(1)"/>
  </SubModule>
  <SubModule name="fp2i0" Lut="8" T_Lut="8(8)" T_MULT18X18="1(0)" T_ROM16="16(0)">
   <SubModule name="shift_lut0" ROM16="16" T_ROM16="16(16)"/>
   <SubModule name="shift_mult0" MULT18X18="1" T_MULT18X18="1(1)"/>
  </SubModule>
  <SubModule name="fp2i1" Lut="9" T_Lut="9(9)" T_MULT18X18="1(0)" T_ROM16="16(0)">
   <SubModule name="shift_lut0" ROM16="16" T_ROM16="16(16)"/>
   <SubModule name="shift_mult0" MULT18X18="1" T_MULT18X18="1(1)"/>
  </SubModule>
  <SubModule name="ucode0" Lut="43" T_Lut="43(43)"/>
  <SubModule name="opcode0" Lut="115" T_Lut="115(115)"/>
 </SubModule>
 <SubModule name="ucode" Lut="13" T_Lut="13(13)"/>
 <SubModule name="opcode" Lut="138" T_Lut="138(138)"/>
</Module>
