csl_enum gx {
	je,
	xt,
	dc,
	us,
	ls
};
csl_enum yg {
	sj = 45,
	ca = 93,
	vp = 27,
	hc = 50,
	ql = 0,
	tt = 77,
	di = 27,
	js = 28,
	lp = 88,
	tu = 20,
	vt = 22
};
csl_enum oa {
	vl = 98,
	uj = 25
};
csl_isa_instruction_format ef{
    ef( ){
     generate_decoder( lgye);
  }
}
;
csl_isa_instruction jv : ef{
    jv( ){
    set_asm_mnemonic( csl_list "rq", "on", "na");
  }
}
;
csl_isa ag{
    ag( ){
     set_decoder_name( "lk");
     set_decoder_out_name_prefix( "vo");
     set_decoder_out_name_suffix( "tr");
     generate_decoder( lgyeoo);
     print( isa.txt);
  }
}
;
csl_fifo ao{
   ao( ){
  }
}
;
csl_memory_map_page ro{
    ro( ){
     set_address_increment( 3);
     set_next_address( 5);
     get_next_address( );
     set_access_rights( none, none);
     add_reserved_address_range( 4, 0);
     add( ao, "ff", 6);
     get_lower_bound( );
     set_data_word_width( 3);
     get_data_word_wodth( );
     set_aligment( 7);
     set_endianess( little_endianlittle_endian);
     get_endianess( );
     set_symbol_max_lenght( );
     get_symbol_lenght( );
  }
}
;
csl_memory_map_page ha{
  ro pf;
  ro fd;
    ha( ){
     set_address_increment( 5);
     get_next_address( );
     add_reserved_address_range( 2, 8);
     get_lower_bound( );
     set_data_word_width( 6);
     get_data_word_wodth( );
     set_aligment( 9);
     get_aligment( );
     set_endianess( big_endianlittle_endian);
     get_endianess( );
     set_symbol_max_lenght( );
  }
}
;
csl_memory_map_page cv{
  ro mp;
  ha ew;
  ro nj;
  ha ql;
    cv( ){
     get_next_address( );
     set_data_word_width( 0);
     get_data_word_wodth( );
  }
}
;
csl_memory_map qr{
    qr( ){
     auto_gen_memory_map( );
     set_prefix( ol);
     get_prefix( );
  }
}
;
csl_register uh{
    uh( ){
     set_address( qr, );
     index_data_pair( qr, 9);
     set_atribute( read_write);
     constant( 9);
     add_logic( neg_output);
     add_logic( rd_en);
     set_lock_enable_bit( 8);
     get_lock_enable_bit( );
     set_count_direction( 7);
     add_logic( inc_signal);
  }
}
;
csl_register ad{
    ad( ){
     create_rtl_module( );
     add_logic( bypass);
  }
}
;
