# âš™ï¸ MAC Array RTL-to-GDSII Implementation Flow (Mentor Graphics)

This repository documents my **learning and implementation journey** of a **Multiply-Accumulate (MAC) array** through a complete **RTL-to-GDSII design flow**, using **Mentor Graphics EDA tools** and industry-standard ASIC methodologies.  
The project focuses on understanding the digital backend design process for compute architectures, with emphasis on synthesis, floorplanning, placement, routing, and verification.

---

## ğŸ§© Objective

To design, verify, and implement a **parameterized MAC (Multiply-Accumulate) array** from **RTL to GDSII**, following professional ASIC design practices using **Mentor Graphics** tools.

### ğŸ¯ Project Goals:
- Develop a **scalable MAC array architecture** using Verilog RTL.
- Perform **functional verification**, **logic synthesis**, and **timing closure**.
- Execute **physical design flow** (floorplanning â†’ placement â†’ routing â†’ signoff).
- Generate **GDSII output** suitable for tapeout-level validation.

---

## ğŸ› ï¸ Toolchain & Verification Status

| ğŸ§° **Tool** | âš™ï¸ **Purpose** | ğŸ“ˆ **Status** |
|-------------|----------------|---------------|
| ğŸ§  **ModelSim / QuestaSim** | RTL Simulation and Functional Verification | âœ… Verified |
| ğŸ§® **Precision RTL** | Logic Synthesis and Netlist Generation | âœ… Verified |
| ğŸ”§ **S-Edit** | Schematic Capture and Hierarchical Design | âœ… Verified |
| âš¡ **T-Spice** | Circuit Simulation & Post-Layout Analysis | âœ… Verified |
| ğŸ¨ **L-Edit** | Layout Design, DRC & LVS Checks | âœ… Verified |
| ğŸ§¾ **T-DRC / T-LVS** | Design Rule and Layout vs. Schematic Verification | âœ… Verified |
| ğŸ“ **L-Edit Extract** | Parasitic Extraction & Final GDSII Export | âœ… Verified |

---
