<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: EDAWIN

# Mon Dec  4 13:25:55 2023

#Implementation: impl1


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Verilog Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Duncan\git\ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":"C:/Users/Duncan/git/ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\ccRegisters.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v":"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v":"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\branchLogic\source\branchLogic.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v":"C:\Users\Duncan\git\ForthCPU\busController\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\bootROM\source\rom.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v":"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":"C:\Users\Duncan\git\ForthCPU\mcuResources\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":"C:\Users\Duncan\git\ForthCPU\UART\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\devBoard\source\devBoard.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":"C:\Users\Duncan\git\ForthCPU\impl1\test\../..\constants.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":"C:\Users\Duncan\git\ForthCPU\impl1\test\../..\testSetup.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\oneOfEightDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\requestGenerator.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\stopSynchroniser.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\upCounter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\processorCore\source\transparentLatch.v" (library work)
Verilog syntax check successful!
File C:\Users\Duncan\git\ForthCPU\bootROM\source\rom.v changed - recompiling
Selecting top level module mcu
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1032:7:1032:9|Synthesizing module PUR in library work.
Running optimization stage 1 on PUR .......
Finished optimization stage 1 on PUR (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":494:7:494:9|Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
Finished optimization stage 1 on GSR (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\devBoard\source\devBoard.v":8:7:8:14|Synthesizing module devBoard in library work.
Running optimization stage 1 on devBoard .......
Finished optimization stage 1 on devBoard (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v":3:7:3:14|Synthesizing module register in library work.

	BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = register_16s
Running optimization stage 1 on register_16s .......
Finished optimization stage 1 on register_16s (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\oneOfEightDecoder.v":3:7:3:23|Synthesizing module oneOfEightDecoder in library work.
Running optimization stage 1 on oneOfEightDecoder .......
Finished optimization stage 1 on oneOfEightDecoder (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\requestGenerator.v":3:7:3:22|Synthesizing module requestGenerator in library work.
Running optimization stage 1 on requestGenerator .......
Finished optimization stage 1 on requestGenerator (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v":3:7:3:14|Synthesizing module register in library work.
Running optimization stage 1 on register .......
Finished optimization stage 1 on register (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\upCounter.v":5:7:5:15|Synthesizing module upCounter in library work.
Running optimization stage 1 on upCounter .......
Finished optimization stage 1 on upCounter (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\upCounter.v":5:7:5:15|Synthesizing module upCounter in library work.

	BUS_WIDTH=32'b00000000000000000000000000000111
   Generated name = upCounter_7s
Running optimization stage 1 on upCounter_7s .......
Finished optimization stage 1 on upCounter_7s (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v":3:7:3:14|Synthesizing module register in library work.

	BUS_WIDTH=32'b00000000000000000000000000000111
   Generated name = register_7s
Running optimization stage 1 on register_7s .......
Finished optimization stage 1 on register_7s (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":19:7:19:15|Synthesizing module debugPort in library work.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":54:5:54:13|Removing wire EN_STATUS, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":64:12:64:30|Removing wire DEBUG_READ_MUX_IN_L, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":65:12:65:30|Removing wire DEBUG_READ_MUX_IN_H, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":66:12:66:29|Removing wire DEBUG_READ_MUX_OUT, as there is no assignment to it.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":72:11:72:21|Object DEBUG_MDL_R is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":73:11:73:21|Object DEBUG_MDH_R is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":74:11:74:21|Object DEBUG_OPX_R is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":76:11:76:23|Object DEBUG_DATAX_R is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on debugPort .......
Finished optimization stage 1 on debugPort (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":7:7:7:18|Synthesizing module debugDecoder in library work.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":14:19:14:32|Object DEBUG_DOUT_LDX is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on debugDecoder .......
Finished optimization stage 1 on debugDecoder (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":21:7:21:29|Synthesizing module instructionPhaseDecoder in library work.
Running optimization stage 1 on instructionPhaseDecoder .......
Finished optimization stage 1 on instructionPhaseDecoder (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v":3:7:3:9|Synthesizing module alu in library work.
Running optimization stage 1 on alu .......
Finished optimization stage 1 on alu (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v":6:7:6:13|Synthesizing module aluAMux in library work.
Running optimization stage 1 on aluAMux .......
Finished optimization stage 1 on aluAMux (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v":6:7:6:13|Synthesizing module aluBMux in library work.
Running optimization stage 1 on aluBMux .......
Finished optimization stage 1 on aluBMux (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\ccRegisters.v":7:7:7:17|Synthesizing module ccRegisters in library work.
Running optimization stage 1 on ccRegisters .......
Finished optimization stage 1 on ccRegisters (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v":9:7:9:13|Synthesizing module fullALU in library work.
Running optimization stage 1 on fullALU .......
Finished optimization stage 1 on fullALU (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1291:7:1291:11|Synthesizing module DP8KC in library work.
Running optimization stage 1 on DP8KC .......
Finished optimization stage 1 on DP8KC (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1124:7:1124:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v":8:7:8:15|Synthesizing module registers in library work.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v":27:9:27:17|Removing wire scuba_vhi, as there is no assignment to it.
Running optimization stage 1 on registers .......
Finished optimization stage 1 on registers (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v":3:7:3:18|Synthesizing module registerFile in library work.
Running optimization stage 1 on registerFile .......
Finished optimization stage 1 on registerFile (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v":7:7:7:18|Synthesizing module busSequencer in library work.
Running optimization stage 1 on busSequencer .......
Finished optimization stage 1 on busSequencer (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v":9:7:9:19|Synthesizing module busController in library work.
Running optimization stage 1 on busController .......
Finished optimization stage 1 on busController (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v":16:7:16:20|Synthesizing module programCounter in library work.
Running optimization stage 1 on programCounter .......
Finished optimization stage 1 on programCounter (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v":17:7:17:27|Synthesizing module interruptStateMachine in library work.
Running optimization stage 1 on interruptStateMachine .......
Finished optimization stage 1 on interruptStateMachine (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":34:7:34:21|Synthesizing module aluGroupDecoder in library work.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":73:11:73:17|Object REGA_OP is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on aluGroupDecoder .......
Finished optimization stage 1 on aluGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":77:7:77:27|Synthesizing module loadStoreGroupDecoder in library work.
Running optimization stage 1 on loadStoreGroupDecoder .......
Finished optimization stage 1 on loadStoreGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":29:7:29:22|Synthesizing module jumpGroupDecoder in library work.
Running optimization stage 1 on jumpGroupDecoder .......
Finished optimization stage 1 on jumpGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v":12:7:12:25|Synthesizing module generalGroupDecoder in library work.
Running optimization stage 1 on generalGroupDecoder .......
Finished optimization stage 1 on generalGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v":24:7:24:20|Synthesizing module opxMultiplexer in library work.
Running optimization stage 1 on opxMultiplexer .......
Finished optimization stage 1 on opxMultiplexer (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v":33:7:33:23|Synthesizing module registerSequencer in library work.
Running optimization stage 1 on registerSequencer .......
Finished optimization stage 1 on registerSequencer (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":6:7:6:10|Synthesizing module core in library work.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":88:12:88:21|Removing wire ALU_ARGB_X, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":100:12:100:24|Removing wire DEBUG_CC_DATA, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":102:12:102:24|Removing wire DEBUG_DIN_DIN, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":107:12:107:26|Removing wire DEBUG_PC_A_NEXT, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":110:12:110:26|Removing wire DEBUG_REGB_DATA, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":125:13:125:19|Removing wire LDS_RDX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":130:13:130:19|Removing wire LDS_WRX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":136:13:136:19|Removing wire JMP_RDX, as there is no assignment to it.
Running optimization stage 1 on core .......
@W: CL168 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":152:27:152:34|Removing instance dinLatch because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on core (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v":11:7:11:18|Synthesizing module memoryMapper in library work.
Running optimization stage 1 on memoryMapper .......
Finished optimization stage 1 on memoryMapper (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1120:7:1120:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\bootROM\source\rom.v":8:7:8:9|Synthesizing module rom in library work.
Running optimization stage 1 on rom .......
Finished optimization stage 1 on rom (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":187:7:187:13|Synthesizing module FD1P3DX in library work.
Running optimization stage 1 on FD1P3DX .......
Finished optimization stage 1 on FD1P3DX (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":772:7:772:11|Synthesizing module MUX41 in library work.
Running optimization stage 1 on MUX41 .......
Finished optimization stage 1 on MUX41 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v":8:7:8:9|Synthesizing module RAM in library work.
Running optimization stage 1 on RAM .......
Finished optimization stage 1 on RAM (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v":14:7:14:13|Synthesizing module UART_RX in library work.
Running optimization stage 1 on UART_RX .......
Finished optimization stage 1 on UART_RX (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":14:7:14:13|Synthesizing module UART_TX in library work.
Running optimization stage 1 on UART_TX .......
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Feedback mux created for signal r_TX_Data[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Feedback mux created for signal r_Clock_Count[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Feedback mux created for signal r_Bit_Index[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UART_TX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":26:7:26:10|Synthesizing module UART in library work.
@N: CG793 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":154:5:154:12|Ignoring system task $display
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":54:4:54:8|Object RXI_R is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on UART .......
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":96:0:96:5|Feedback mux created for signal DOUT[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UART (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":7:7:7:27|Synthesizing module interruptMaskRegister in library work.
Running optimization stage 1 on interruptMaskRegister .......
@W: CL208 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":60:0:60:5|All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.
Finished optimization stage 1 on interruptMaskRegister (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":3:7:3:18|Synthesizing module mcuResources in library work.
@W: CS263 :"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":107:11:107:27|Port-width mismatch for port Address. The port definition is 12 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on mcuResources .......
Finished optimization stage 1 on mcuResources (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":7:7:7:9|Synthesizing module mcu in library work.
Running optimization stage 1 on mcu .......
Finished optimization stage 1 on mcu (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on mcu .......
Finished optimization stage 2 on mcu (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
Running optimization stage 2 on mcuResources .......
Finished optimization stage 2 on mcuResources (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
Running optimization stage 2 on interruptMaskRegister .......
Finished optimization stage 2 on interruptMaskRegister (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on UART .......
Finished optimization stage 2 on UART (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on UART_TX .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
Finished optimization stage 2 on UART_TX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on UART_RX .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
Finished optimization stage 2 on UART_RX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on RAM .......
Finished optimization stage 2 on RAM (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on MUX41 .......
Finished optimization stage 2 on MUX41 (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on FD1P3DX .......
Finished optimization stage 2 on FD1P3DX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on rom .......
Finished optimization stage 2 on rom (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on memoryMapper .......
Finished optimization stage 2 on memoryMapper (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on core .......
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":102:12:102:24|*Input DEBUG_DIN_DIN[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":110:12:110:26|*Input DEBUG_REGB_DATA[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":100:12:100:24|*Input DEBUG_CC_DATA[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":107:12:107:26|*Input DEBUG_PC_A_NEXT[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on core (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on registerSequencer .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v":38:7:38:12|Input DECODE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v":41:7:41:13|Input STOPPED is unused.
Finished optimization stage 2 on registerSequencer (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on opxMultiplexer .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v":42:14:42:22|Input DEBUG_OPX is unused.
Finished optimization stage 2 on opxMultiplexer (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on generalGroupDecoder .......
Finished optimization stage 2 on generalGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on jumpGroupDecoder .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":33:7:33:12|Input DECODE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":34:7:34:13|Input EXECUTE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":35:7:35:12|Input COMMIT is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":37:13:37:18|Input GROUPF is unused.
Finished optimization stage 2 on jumpGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on loadStoreGroupDecoder .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":79:7:79:9|Input CLK is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":80:7:80:11|Input RESET is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":85:7:85:11|Input FETCH is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":86:7:86:12|Input DECODE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":87:7:87:13|Input EXECUTE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":88:7:88:12|Input COMMIT is unused.
Finished optimization stage 2 on loadStoreGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on aluGroupDecoder .......
@W: CL246 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":38:14:38:24|Input port bits 7 to 0 of INSTRUCTION[13:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":36:7:36:9|Input CLK is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":37:7:37:11|Input RESET is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":40:7:40:11|Input FETCH is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":41:7:41:12|Input DECODE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":42:7:42:13|Input EXECUTE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":43:7:43:12|Input COMMIT is unused.
Finished optimization stage 2 on aluGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on interruptStateMachine .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v":264:0:264:5|Trying to extract state machine for register STATE.
Extracted state machine for register STATE
State machine has 10 reachable states with original encodings of:
   0000
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Finished optimization stage 2 on interruptStateMachine (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on programCounter .......
Finished optimization stage 2 on programCounter (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on busController .......
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v":58:8:58:12|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on busController (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on busSequencer .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v":14:7:14:13|Input EXECUTE is unused.
Finished optimization stage 2 on busSequencer (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on registerFile .......
Finished optimization stage 2 on registerFile (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on registers .......
Finished optimization stage 2 on registers (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on DP8KC .......
Finished optimization stage 2 on DP8KC (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on fullALU .......
Finished optimization stage 2 on fullALU (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on ccRegisters .......
Finished optimization stage 2 on ccRegisters (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on aluBMux .......
Finished optimization stage 2 on aluBMux (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on aluAMux .......
Finished optimization stage 2 on aluAMux (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on alu .......
Finished optimization stage 2 on alu (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on instructionPhaseDecoder .......
@W: CL118 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":55:1:55:4|Latch generated from always block for signal PHASE_NEXT[3:0]; possible missing assignment in an if or case statement.
Finished optimization stage 2 on instructionPhaseDecoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on debugDecoder .......
@W: CL247 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":10:19:10:28|Input port bit 3 of DEBUG_ARGX[3:0] is unused

@A: CL153 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":14:19:14:32|*Unassigned bits of DEBUG_DOUT_LDX are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on debugDecoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on debugPort .......
Finished optimization stage 2 on debugPort (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on register_7s .......
Finished optimization stage 2 on register_7s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on upCounter_7s .......
Finished optimization stage 2 on upCounter_7s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on upCounter .......
Finished optimization stage 2 on upCounter (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on register .......
Finished optimization stage 2 on register (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on requestGenerator .......
Finished optimization stage 2 on requestGenerator (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on oneOfEightDecoder .......
Finished optimization stage 2 on oneOfEightDecoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on register_16s .......
Finished optimization stage 2 on register_16s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on devBoard .......
Finished optimization stage 2 on devBoard (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on GSR .......
Finished optimization stage 2 on GSR (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on PUR .......
Finished optimization stage 2 on PUR (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Duncan\git\ForthCPU\impl1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 106MB peak: 108MB)

Process took 0h:00m:12s realtime, 0h:00m:12s cputime

Process completed successfully.
# Mon Dec  4 13:26:07 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
File C:\Users\Duncan\git\ForthCPU\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec  4 13:26:07 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:12s realtime, 0h:00m:12s cputime

Process completed successfully.
# Mon Dec  4 13:26:07 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
File C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 95MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec  4 13:26:09 2023

###########################################################]
# Mon Dec  4 13:26:09 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 129MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1_scck.rpt 
See clock summary report "C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

@N: FX493 |Applying initial value "00000000" on instance r_RX_Byte[7:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance r_RX_DV.
@N: FX493 |Applying initial value "000" on instance r_SM_Main[2:0].
@N: MO111 :"c:\users\duncan\git\forthcpu\buscontroller\source\buscontroller.v":58:8:58:12|Tristate driver RESET (in view: work.busController(verilog)) on net RESET (in view: work.busController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\processorcore\source\core.v":271:7:271:22|Tristate driver DEBUG_CC_DATA (in view: work.core(verilog)) on net DEBUG_CC_DATA (in view: work.core(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\processorcore\source\core.v":271:7:271:22|Tristate driver DEBUG_DIN_DIN (in view: work.core(verilog)) on net DEBUG_DIN_DIN (in view: work.core(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\processorcore\source\core.v":271:7:271:22|Tristate driver DEBUG_PC_A_NEXT (in view: work.core(verilog)) on net DEBUG_PC_A_NEXT (in view: work.core(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\processorcore\source\core.v":271:7:271:22|Tristate driver DEBUG_REGB_DATA (in view: work.core(verilog)) on net DEBUG_REGB_DATA (in view: work.core(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\requestgenerator.v":47:0:47:5|Removing sequential instance REQ_PHI0 (in view: work.requestGenerator(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\register.v":14:0:14:5|Removing sequential instance DOUT[15:0] (in view: work.register_16s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":84:18:84:24|Removing instance decoder (in view: work.debugPort(verilog)) of type view:work.oneOfEightDecoder(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":108:9:108:19|Removing instance memALBufReg (in view: work.debugPort(verilog)) of type view:work.register_3(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":117:9:117:19|Removing instance memAHBufReg (in view: work.debugPort(verilog)) of type view:work.register_2(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":160:9:160:16|Removing instance memDHReg (in view: work.debugPort(verilog)) of type view:work.register_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":151:9:151:16|Removing instance memDLReg (in view: work.debugPort(verilog)) of type view:work.register_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":179:26:179:31|Removing instance opXReg (in view: work.debugPort(verilog)) of type view:work.register_7s(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":170:27:170:36|Removing instance dataOutReg (in view: work.debugPort(verilog)) of type view:work.register_16s(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":96:17:96:26|Removing instance requestGen (in view: work.debugPort(verilog)) of type view:work.requestGenerator(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\processorcore\source\core.v":193:13:193:28|Removing instance debugDecoderInst (in view: work.core(verilog)) of type view:work.debugDecoder(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance RO (in view: work.upCounter_7s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance RO (in view: work.upCounter(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine STATE[9:0] (in view: work.interruptStateMachine(verilog))
original code -> new code
   0000 -> 0000000001
   0010 -> 0000000010
   0011 -> 0000000100
   0100 -> 0000001000
   0101 -> 0000010000
   0110 -> 0000100000
   0111 -> 0001000000
   1000 -> 0010000000
   1001 -> 0100000000
   1010 -> 1000000000
Encoding state machine r_SM_Main[3:0] (in view: work.UART_TX(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\duncan\git\forthcpu\uart\source\transmitter.v":38:2:38:7|There are no possible illegal states for state machine r_SM_Main[3:0] (in view: work.UART_TX(verilog)); safe FSM implementation is not required.

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)

@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.

Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)

@W: BZ101 |Potential glitch can occur at the output of 2 instances  

Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 180MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 180MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=240 on top level netlist mcu 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 180MB)



Clock Summary
******************

          Start              Requested     Requested     Clock        Clock                   Clock
Level     Clock              Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------
0 -       System             100.0 MHz     10.000        system       system_clkgroup         4    
                                                                                                   
0 -       mcu|PIN_CLK_X1     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     328  
===================================================================================================



Clock Load Summary
***********************

                   Clock     Source               Clock Pin                                                      Non-clock Pin     Non-clock Pin                     
Clock              Load      Pin                  Seq Example                                                    Seq Example       Comb Example                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
System             4         -                    coreInst.instructionPhaseDecoderInst.PHASE_NEXT[0].C           -                 -                                 
                                                                                                                                                                     
mcu|PIN_CLK_X1     328       PIN_CLK_X1(port)     mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[7:1].C     -                 mcuResourcesInst.un1_CLK.I[0](inv)
=====================================================================================================================================================================

@W: MT531 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":55:1:55:4|Found signal identified as System clock which controls 4 sequential elements including coreInst.instructionPhaseDecoderInst.PHASE_NEXT[3].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\duncan\git\forthcpu\devboard\source\devboard.v":113:0:113:5|Found inferred clock mcu|PIN_CLK_X1 which controls 328 sequential elements including boardInst.BPIN_LED[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 328 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 instances converted, 4 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance        
-----------------------------------------------------------------------------------------------
@KP:ckid0_0       PIN_CLK_X1          port                   328        boardInst.BPIN_LED[7:0]
===============================================================================================
=============================================================================================== Gated/Generated Clocks ================================================================================================
Clock Tree ID     Driving Element                                                  Drive Element Type     Unconverted Fanout     Sample Instance                                        Explanation                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       coreInst.instructionPhaseDecoderInst.PHASE_NEXT_2_sqmuxa.OUT     and                    4                      coreInst.instructionPhaseDecoderInst.PHASE_NEXT[3]     Clock source is invalid for GCC
=======================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 181MB peak: 181MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 93MB peak: 181MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Dec  4 13:26:11 2023

###########################################################]
# Mon Dec  4 13:26:11 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 132MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)

@N: MO111 :"c:\users\duncan\git\forthcpu\buscontroller\source\buscontroller.v":58:8:58:12|Tristate driver RESET (in view: work.busController(verilog)) on net RESET (in view: work.busController(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing sequential instance coreInst.interruptStateMachineInst.PC_LD_INT1 because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA239 :"c:\users\duncan\git\forthcpu\alub\source\alu.v":34:3:34:6|ROM arithmetic (in view: work.alu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\duncan\git\forthcpu\alub\source\alu.v":34:3:34:6|Found ROM arithmetic (in view: work.alu(verilog)) with 16 words by 1 bit.
@W: FA239 :"c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v":61:1:61:4|ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v":61:1:61:4|Found ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) with 10 words by 4 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)

@W: MO129 :"c:\users\duncan\git\forthcpu\jumpgroupdecoder\source\jumpgroupdecoder.v":198:0:198:5|Sequential instance coreInst.jumpGroupDecoderInst.BUS_SEQX[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memAHReg.DOUT[1] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memAHReg.DOUT[0] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memALReg.DOUT[7] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memALReg.DOUT[6] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memALReg.DOUT[5] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memALReg.DOUT[4] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memALReg.DOUT[3] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memALReg.DOUT[2] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memALReg.DOUT[1] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memALReg.DOUT[0] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memAHReg.DOUT[6] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memAHReg.DOUT[5] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memAHReg.DOUT[4] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memAHReg.DOUT[3] (in view: work.core(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\upcounter.v":22:0:22:5|Removing sequential instance debugger.memAHReg.DOUT[2] (in view: work.core(verilog)) because it does not drive other instances.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing instance coreInst.interruptStateMachineInst.PC_NEXTX[2] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: MF179 :"c:\users\duncan\git\forthcpu\uart\source\receiver.v":56:14:56:49|Found 17 by 17 bit equality operator ('==') r_Clock_Count17 (in view: work.UART_RX(verilog))

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 188MB peak: 188MB)


Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 196MB peak: 196MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 197MB peak: 206MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 202MB peak: 209MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 204MB peak: 209MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 204MB peak: 209MB)


Finished preparing to map (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:17s; Memory used current: 204MB peak: 209MB)


Finished technology mapping (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 276MB peak: 276MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:20s		   -29.21ns		1294 /       280
   2		0h:00m:20s		   -29.20ns		1287 /       280
   3		0h:00m:21s		   -27.74ns		1289 /       280
   4		0h:00m:21s		   -27.36ns		1292 /       280
   5		0h:00m:21s		   -27.52ns		1293 /       280
   6		0h:00m:22s		   -27.24ns		1294 /       280
   7		0h:00m:22s		   -27.53ns		1295 /       280
   8		0h:00m:22s		   -27.53ns		1294 /       280
   9		0h:00m:23s		   -27.53ns		1294 /       280
  10		0h:00m:23s		   -27.68ns		1294 /       280
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":139:0:139:5|Replicating instance coreInst.instructionPhaseDecoderInst.INSTRUCTION[11] (in view: work.mcu(verilog)) with 18 loads 1 time to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":139:0:139:5|Replicating instance coreInst.instructionPhaseDecoderInst.INSTRUCTION[15] (in view: work.mcu(verilog)) with 38 loads 2 times to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":139:0:139:5|Replicating instance coreInst.instructionPhaseDecoderInst.INSTRUCTION[14] (in view: work.mcu(verilog)) with 31 loads 2 times to improve timing.
Timing driven replication report
Added 5 Registers via timing driven replication
Added 0 LUTs via timing driven replication

  11		0h:00m:26s		   -27.33ns		1298 /       285
  12		0h:00m:26s		   -27.12ns		1302 /       285
  13		0h:00m:27s		   -26.98ns		1302 /       285
  14		0h:00m:27s		   -27.09ns		1301 /       285
  15		0h:00m:27s		   -26.95ns		1301 /       285
  16		0h:00m:27s		   -26.65ns		1304 /       285
  17		0h:00m:27s		   -26.51ns		1304 /       285
  18		0h:00m:27s		   -26.84ns		1306 /       285
  19		0h:00m:28s		   -26.50ns		1307 /       285
  20		0h:00m:28s		   -26.36ns		1307 /       285
  21		0h:00m:28s		   -26.35ns		1307 /       285
  22		0h:00m:28s		   -26.20ns		1307 /       285
  23		0h:00m:28s		   -26.23ns		1308 /       285
  24		0h:00m:28s		   -26.09ns		1308 /       285
  25		0h:00m:29s		   -26.24ns		1313 /       285
  26		0h:00m:29s		   -26.24ns		1314 /       285
  27		0h:00m:29s		   -26.50ns		1315 /       285
  28		0h:00m:29s		   -26.36ns		1315 /       285


  29		0h:00m:29s		   -25.49ns		1336 /       285
  30		0h:00m:30s		   -25.23ns		1335 /       285
  31		0h:00m:30s		   -25.09ns		1335 /       285
  32		0h:00m:30s		   -25.29ns		1335 /       285
  33		0h:00m:30s		   -24.93ns		1336 /       285
  34		0h:00m:30s		   -24.95ns		1336 /       285
  35		0h:00m:30s		   -24.81ns		1336 /       285
  36		0h:00m:30s		   -24.95ns		1336 /       285
  37		0h:00m:31s		   -24.81ns		1336 /       285
  38		0h:00m:31s		   -24.95ns		1336 /       285
  39		0h:00m:31s		   -24.81ns		1336 /       285

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:31s; Memory used current: 219MB peak: 277MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:32s; Memory used current: 221MB peak: 277MB)


Start Writing Netlists (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:32s; Memory used current: 177MB peak: 277MB)

Writing Analyst data base C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 218MB peak: 277MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 223MB peak: 277MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 223MB peak: 277MB)


Start final timing analysis (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 216MB peak: 277MB)

@W: MT420 |Found inferred clock mcu|PIN_CLK_X1 with period 10.00ns. Please declare a user-defined clock on port PIN_CLK_X1.


##### START OF TIMING REPORT #####[
# Timing report written on Mon Dec  4 13:26:46 2023
#


Top view:               mcu
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -25.953

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
mcu|PIN_CLK_X1     100.0 MHz     16.2 MHz      10.000        61.906        -25.953     inferred     Inferred_clkgroup_0
System             100.0 MHz     561.1 MHz     10.000        1.782         8.218       system       system_clkgroup    
=======================================================================================================================





Clock Relationships
*******************

Clocks                          |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
------------------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
------------------------------------------------------------------------------------------------------------------------------
System          mcu|PIN_CLK_X1  |  10.000      8.218    |  No paths    -        |  No paths    -        |  No paths    -      
mcu|PIN_CLK_X1  System          |  10.000      6.835    |  No paths    -        |  No paths    -        |  No paths    -      
mcu|PIN_CLK_X1  mcu|PIN_CLK_X1  |  10.000      -22.714  |  10.000      -17.058  |  5.000       -23.819  |  5.000       -25.953
==============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mcu|PIN_CLK_X1
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                        Arrival            
Instance                                                      Reference          Type        Pin     Net                      Time        Slack  
                                                              Clock                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11]     mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION_fast[11]     1.148       -25.953
coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[14]     mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION_fast[14]     1.148       -25.869
coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[15]     mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION_fast[15]     1.044       -25.765
coreInst.instructionPhaseDecoderInst.INSTRUCTION[8]           mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION[8]           1.302       -25.302
coreInst.instructionPhaseDecoderInst.INSTRUCTION[9]           mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION[9]           1.326       -25.245
coreInst.instructionPhaseDecoderInst.INSTRUCTION_14_rep1      mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION_14_rep1      1.232       -25.232
coreInst.instructionPhaseDecoderInst.INSTRUCTION[4]           mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION[4]           1.148       -25.148
coreInst.instructionPhaseDecoderInst.INSTRUCTION_15_rep1      mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION_15_rep1      1.204       -25.123
coreInst.instructionPhaseDecoderInst.INSTRUCTION[12]          mcu|PIN_CLK_X1     FD1P3DX     Q       ALU_ALU_OPX[2]           1.292       -24.824
coreInst.instructionPhaseDecoderInst.INSTRUCTION[13]          mcu|PIN_CLK_X1     FD1P3DX     Q       ALU_ALU_OPX[3]           1.284       -24.816
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                     Required            
Instance                                           Reference          Type        Pin      Net                  Time         Slack  
                                                   Clock                                                                            
------------------------------------------------------------------------------------------------------------------------------------
coreInst.registerFileInst.regs.registers_0_0_1     mcu|PIN_CLK_X1     DP8KC       DIA2     DINA[2]              3.247        -25.953
coreInst.programCounterInst.PC_A[15]               mcu|PIN_CLK_X1     FD1P3BX     D        PC_A_3_6_i_i[15]     5.089        -25.666
coreInst.programCounterInst.PC_A[13]               mcu|PIN_CLK_X1     FD1P3BX     D        PC_A_3[13]           5.089        -25.523
coreInst.programCounterInst.PC_A[14]               mcu|PIN_CLK_X1     FD1P3BX     D        PC_A_3_6_i_i[14]     5.089        -25.523
coreInst.programCounterInst.PC_A[11]               mcu|PIN_CLK_X1     FD1P3BX     D        PC_A_3[11]           5.089        -25.381
coreInst.programCounterInst.PC_A[12]               mcu|PIN_CLK_X1     FD1P3BX     D        PC_A_3[12]           5.089        -25.381
coreInst.programCounterInst.HERE[15]               mcu|PIN_CLK_X1     FD1P3DX     D        PC_A_NEXT[15]        4.894        -25.244
coreInst.programCounterInst.INTR0[15]              mcu|PIN_CLK_X1     FD1P3DX     D        PC_A_NEXT[15]        4.894        -25.244
coreInst.programCounterInst.INTR1[15]              mcu|PIN_CLK_X1     FD1P3DX     D        PC_A_NEXT[15]        4.894        -25.244
coreInst.programCounterInst.PC_A[9]                mcu|PIN_CLK_X1     FD1P3BX     D        PC_A_3[9]            5.089        -25.238
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            1.753
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.247

    - Propagation time:                      29.200
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -25.953

    Number of logic level(s):                24
    Starting point:                          coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11] / Q
    Ending point:                            coreInst.registerFileInst.regs.registers_0_0_1 / DIA2
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLKA

Instance / Net                                                                  Pin      Pin               Arrival      No. of    
Name                                                               Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11]          FD1P3DX      Q        Out     1.148     1.148 r      -         
INSTRUCTION_fast[11]                                               Net          -        -       -         -            4         
coreInst.jumpGroupDecoderInst.CC_1_1                               PFUMX        C0       In      0.000     1.148 r      -         
coreInst.jumpGroupDecoderInst.CC_1_1                               PFUMX        Z        Out     0.913     2.061 r      -         
CC_1_1                                                             Net          -        -       -         -            1         
coreInst.jumpGroupDecoderInst.CC_1                                 ORCALUT4     C        In      0.000     2.061 r      -         
coreInst.jumpGroupDecoderInst.CC_1                                 ORCALUT4     Z        Out     1.273     3.334 f      -         
N_11                                                               Net          -        -       -         -            9         
coreInst.opxMultiplexerInst.ALUB_m10_i_N_2L1                       ORCALUT4     A        In      0.000     3.334 f      -         
coreInst.opxMultiplexerInst.ALUB_m10_i_N_2L1                       ORCALUT4     Z        Out     1.017     4.350 r      -         
ALUB_m10_i_N_2L1                                                   Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_RNI1LHO1[0]               ORCALUT4     C        In      0.000     4.350 r      -         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_RNI1LHO1[0]               ORCALUT4     Z        Out     0.449     4.799 r      -         
ALUB_N_14                                                          Net          -        -       -         -            18        
coreInst.fullALUInst.muxB.ALUB_DATA_1[9]                           ORCALUT4     D        In      0.000     4.799 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_1[9]                           ORCALUT4     Z        Out     1.089     5.888 r      -         
N_10                                                               Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un1_RESULT_9_d                        ORCALUT4     C        In      0.000     5.888 r      -         
coreInst.fullALUInst.aluInst.un1_RESULT_9_d                        ORCALUT4     Z        Out     1.329     7.217 r      -         
ALUB_DATA[9]                                                       Net          -        -       -         -            21        
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_7_0            CCU2D        C1       In      0.000     7.217 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_7_0            CCU2D        COUT     Out     1.544     8.761 r      -         
madd_0_cry_8                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_9_0            CCU2D        CIN      In      0.000     8.761 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_9_0            CCU2D        S0       Out     1.621     10.382 r     -         
madd_0[10]                                                         Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_10_cry_2_0           CCU2D        B1       In      0.000     10.382 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_10_cry_2_0           CCU2D        COUT     Out     1.544     11.927 r     -         
madd_10_cry_2                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_10_cry_3_0           CCU2D        CIN      In      0.000     11.927 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_10_cry_3_0           CCU2D        S1       Out     1.621     13.548 r     -         
madd_10[12]                                                        Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_13_cry_4_0           CCU2D        B1       In      0.000     13.548 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_13_cry_4_0           CCU2D        COUT     Out     1.544     15.092 r     -         
madd_13_cry_4                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_13_cry_5_0           CCU2D        CIN      In      0.000     15.092 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_13_cry_5_0           CCU2D        S1       Out     1.549     16.641 r     -         
madd_13[14]                                                        Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0           CCU2D        A1       In      0.000     16.641 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0           CCU2D        COUT     Out     1.544     18.186 r     -         
madd_14_cry_6                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_7_0           CCU2D        CIN      In      0.000     18.186 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_7_0           CCU2D        S0       Out     1.849     20.035 r     -         
madd_14[15]                                                        Net          -        -       -         -            18        
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_a4_0_sx[0]             ORCALUT4     C        In      0.000     20.035 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_a4_0_sx[0]             ORCALUT4     Z        Out     1.017     21.052 r     -         
CPU_DIN_4_a4_0_sx[0]                                               Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_a4_0[0]                ORCALUT4     C        In      0.000     21.052 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_a4_0[0]                ORCALUT4     Z        Out     1.313     22.364 f     -         
N_553                                                              Net          -        -       -         -            17        
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_N_8L16_N_2L1_0     ORCALUT4     C        In      0.000     22.364 f     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_N_8L16_N_2L1_0     ORCALUT4     Z        Out     1.017     23.381 r     -         
CPU_DIN_4_4_1_N_8L16_N_2L1_0                                       Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_0_N_8L16           ORCALUT4     D        In      0.000     23.381 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_0_N_8L16           ORCALUT4     Z        Out     1.089     24.470 r     -         
CPU_DIN_4_4_1_0_N_8L16                                             Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_0[2]               ORCALUT4     C        In      0.000     24.470 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_0[2]               ORCALUT4     Z        Out     1.017     25.487 r     -         
CPU_DIN_4_4_1_0[2]                                                 Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4[2]                   ORCALUT4     D        In      0.000     25.487 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4[2]                   ORCALUT4     Z        Out     1.017     26.504 f     -         
CPU_DIN_4_4[2]                                                     Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4[2]                     ORCALUT4     C        In      0.000     26.504 f     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4[2]                     ORCALUT4     Z        Out     0.449     26.952 f     -         
CPU_DIN[2]                                                         Net          -        -       -         -            3         
coreInst.registerFileInst.DIN_BYTE[2]                              ORCALUT4     A        In      0.000     26.952 f     -         
coreInst.registerFileInst.DIN_BYTE[2]                              ORCALUT4     Z        Out     1.017     27.969 f     -         
DIN_BYTE[2]                                                        Net          -        -       -         -            1         
coreInst.registerFileInst.DINA_3_bm[2]                             ORCALUT4     B        In      0.000     27.969 f     -         
coreInst.registerFileInst.DINA_3_bm[2]                             ORCALUT4     Z        Out     1.017     28.986 f     -         
DINA_3_bm[2]                                                       Net          -        -       -         -            1         
coreInst.registerFileInst.DINA_3[2]                                PFUMX        ALUT     In      0.000     28.986 f     -         
coreInst.registerFileInst.DINA_3[2]                                PFUMX        Z        Out     0.214     29.200 f     -         
DINA[2]                                                            Net          -        -       -         -            1         
coreInst.registerFileInst.regs.registers_0_0_1                     DP8KC        DIA2     In      0.000     29.200 f     -         
==================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            1.753
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.247

    - Propagation time:                      29.200
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -25.953

    Number of logic level(s):                24
    Starting point:                          coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11] / Q
    Ending point:                            coreInst.registerFileInst.regs.registers_0_0_1 / DIA2
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLKA

Instance / Net                                                                  Pin      Pin               Arrival      No. of    
Name                                                               Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11]          FD1P3DX      Q        Out     1.148     1.148 r      -         
INSTRUCTION_fast[11]                                               Net          -        -       -         -            4         
coreInst.jumpGroupDecoderInst.CC_1_1                               PFUMX        C0       In      0.000     1.148 r      -         
coreInst.jumpGroupDecoderInst.CC_1_1                               PFUMX        Z        Out     0.913     2.061 r      -         
CC_1_1                                                             Net          -        -       -         -            1         
coreInst.jumpGroupDecoderInst.CC_1                                 ORCALUT4     C        In      0.000     2.061 r      -         
coreInst.jumpGroupDecoderInst.CC_1                                 ORCALUT4     Z        Out     1.273     3.334 f      -         
N_11                                                               Net          -        -       -         -            9         
coreInst.opxMultiplexerInst.ALUB_m10_i_N_2L1                       ORCALUT4     A        In      0.000     3.334 f      -         
coreInst.opxMultiplexerInst.ALUB_m10_i_N_2L1                       ORCALUT4     Z        Out     1.017     4.350 r      -         
ALUB_m10_i_N_2L1                                                   Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_RNI1LHO1[0]               ORCALUT4     C        In      0.000     4.350 r      -         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_RNI1LHO1[0]               ORCALUT4     Z        Out     0.449     4.799 r      -         
ALUB_N_14                                                          Net          -        -       -         -            18        
coreInst.fullALUInst.muxB.ALUB_DATA_1[9]                           ORCALUT4     D        In      0.000     4.799 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_1[9]                           ORCALUT4     Z        Out     1.089     5.888 r      -         
N_10                                                               Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un1_RESULT_9_d                        ORCALUT4     C        In      0.000     5.888 r      -         
coreInst.fullALUInst.aluInst.un1_RESULT_9_d                        ORCALUT4     Z        Out     1.329     7.217 r      -         
ALUB_DATA[9]                                                       Net          -        -       -         -            21        
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_7_0            CCU2D        C1       In      0.000     7.217 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_7_0            CCU2D        COUT     Out     1.544     8.761 r      -         
madd_0_cry_8                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_9_0            CCU2D        CIN      In      0.000     8.761 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_9_0            CCU2D        S0       Out     1.621     10.382 r     -         
madd_0[10]                                                         Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_10_cry_2_0           CCU2D        B1       In      0.000     10.382 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_10_cry_2_0           CCU2D        COUT     Out     1.544     11.927 r     -         
madd_10_cry_2                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_10_cry_3_0           CCU2D        CIN      In      0.000     11.927 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_10_cry_3_0           CCU2D        S1       Out     1.621     13.548 r     -         
madd_10[12]                                                        Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_13_cry_4_0           CCU2D        B1       In      0.000     13.548 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_13_cry_4_0           CCU2D        COUT     Out     1.544     15.092 r     -         
madd_13_cry_4                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_13_cry_5_0           CCU2D        CIN      In      0.000     15.092 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_13_cry_5_0           CCU2D        S0       Out     1.549     16.641 r     -         
madd_13[13]                                                        Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0           CCU2D        A0       In      0.000     16.641 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0           CCU2D        COUT     Out     1.544     18.186 r     -         
madd_14_cry_6                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_7_0           CCU2D        CIN      In      0.000     18.186 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_7_0           CCU2D        S0       Out     1.849     20.035 r     -         
madd_14[15]                                                        Net          -        -       -         -            18        
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_a4_0_sx[0]             ORCALUT4     C        In      0.000     20.035 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_a4_0_sx[0]             ORCALUT4     Z        Out     1.017     21.052 r     -         
CPU_DIN_4_a4_0_sx[0]                                               Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_a4_0[0]                ORCALUT4     C        In      0.000     21.052 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_a4_0[0]                ORCALUT4     Z        Out     1.313     22.364 f     -         
N_553                                                              Net          -        -       -         -            17        
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_N_8L16_N_2L1_0     ORCALUT4     C        In      0.000     22.364 f     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_N_8L16_N_2L1_0     ORCALUT4     Z        Out     1.017     23.381 r     -         
CPU_DIN_4_4_1_N_8L16_N_2L1_0                                       Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_0_N_8L16           ORCALUT4     D        In      0.000     23.381 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_0_N_8L16           ORCALUT4     Z        Out     1.089     24.470 r     -         
CPU_DIN_4_4_1_0_N_8L16                                             Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_0[2]               ORCALUT4     C        In      0.000     24.470 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_0[2]               ORCALUT4     Z        Out     1.017     25.487 r     -         
CPU_DIN_4_4_1_0[2]                                                 Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4[2]                   ORCALUT4     D        In      0.000     25.487 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4[2]                   ORCALUT4     Z        Out     1.017     26.504 f     -         
CPU_DIN_4_4[2]                                                     Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4[2]                     ORCALUT4     C        In      0.000     26.504 f     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4[2]                     ORCALUT4     Z        Out     0.449     26.952 f     -         
CPU_DIN[2]                                                         Net          -        -       -         -            3         
coreInst.registerFileInst.DIN_BYTE[2]                              ORCALUT4     A        In      0.000     26.952 f     -         
coreInst.registerFileInst.DIN_BYTE[2]                              ORCALUT4     Z        Out     1.017     27.969 f     -         
DIN_BYTE[2]                                                        Net          -        -       -         -            1         
coreInst.registerFileInst.DINA_3_bm[2]                             ORCALUT4     B        In      0.000     27.969 f     -         
coreInst.registerFileInst.DINA_3_bm[2]                             ORCALUT4     Z        Out     1.017     28.986 f     -         
DINA_3_bm[2]                                                       Net          -        -       -         -            1         
coreInst.registerFileInst.DINA_3[2]                                PFUMX        ALUT     In      0.000     28.986 f     -         
coreInst.registerFileInst.DINA_3[2]                                PFUMX        Z        Out     0.214     29.200 f     -         
DINA[2]                                                            Net          -        -       -         -            1         
coreInst.registerFileInst.regs.registers_0_0_1                     DP8KC        DIA2     In      0.000     29.200 f     -         
==================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            1.753
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.247

    - Propagation time:                      29.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -25.929

    Number of logic level(s):                24
    Starting point:                          coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11] / Q
    Ending point:                            coreInst.registerFileInst.regs.registers_0_0_1 / DIA2
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLKA

Instance / Net                                                                  Pin      Pin               Arrival      No. of    
Name                                                               Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11]          FD1P3DX      Q        Out     1.148     1.148 r      -         
INSTRUCTION_fast[11]                                               Net          -        -       -         -            4         
coreInst.jumpGroupDecoderInst.CC_2_1                               PFUMX        C0       In      0.000     1.148 r      -         
coreInst.jumpGroupDecoderInst.CC_2_1                               PFUMX        Z        Out     0.913     2.061 r      -         
CC_2_1                                                             Net          -        -       -         -            1         
coreInst.jumpGroupDecoderInst.CC_2                                 ORCALUT4     C        In      0.000     2.061 r      -         
coreInst.jumpGroupDecoderInst.CC_2                                 ORCALUT4     Z        Out     1.249     3.310 f      -         
N_12                                                               Net          -        -       -         -            7         
coreInst.opxMultiplexerInst.ALUB_m10_i_N_2L1                       ORCALUT4     B        In      0.000     3.310 f      -         
coreInst.opxMultiplexerInst.ALUB_m10_i_N_2L1                       ORCALUT4     Z        Out     1.017     4.326 r      -         
ALUB_m10_i_N_2L1                                                   Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_RNI1LHO1[0]               ORCALUT4     C        In      0.000     4.326 r      -         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_RNI1LHO1[0]               ORCALUT4     Z        Out     0.449     4.775 r      -         
ALUB_N_14                                                          Net          -        -       -         -            18        
coreInst.fullALUInst.muxB.ALUB_DATA_1[9]                           ORCALUT4     D        In      0.000     4.775 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_1[9]                           ORCALUT4     Z        Out     1.089     5.864 r      -         
N_10                                                               Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un1_RESULT_9_d                        ORCALUT4     C        In      0.000     5.864 r      -         
coreInst.fullALUInst.aluInst.un1_RESULT_9_d                        ORCALUT4     Z        Out     1.329     7.193 r      -         
ALUB_DATA[9]                                                       Net          -        -       -         -            21        
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_7_0            CCU2D        C1       In      0.000     7.193 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_7_0            CCU2D        COUT     Out     1.544     8.737 r      -         
madd_0_cry_8                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_9_0            CCU2D        CIN      In      0.000     8.737 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_9_0            CCU2D        S0       Out     1.621     10.358 r     -         
madd_0[10]                                                         Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_10_cry_2_0           CCU2D        B1       In      0.000     10.358 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_10_cry_2_0           CCU2D        COUT     Out     1.544     11.903 r     -         
madd_10_cry_2                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_10_cry_3_0           CCU2D        CIN      In      0.000     11.903 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_10_cry_3_0           CCU2D        S1       Out     1.621     13.524 r     -         
madd_10[12]                                                        Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_13_cry_4_0           CCU2D        B1       In      0.000     13.524 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_13_cry_4_0           CCU2D        COUT     Out     1.544     15.068 r     -         
madd_13_cry_4                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_13_cry_5_0           CCU2D        CIN      In      0.000     15.068 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_13_cry_5_0           CCU2D        S1       Out     1.549     16.617 r     -         
madd_13[14]                                                        Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0           CCU2D        A1       In      0.000     16.617 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0           CCU2D        COUT     Out     1.544     18.162 r     -         
madd_14_cry_6                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_7_0           CCU2D        CIN      In      0.000     18.162 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_7_0           CCU2D        S0       Out     1.849     20.011 r     -         
madd_14[15]                                                        Net          -        -       -         -            18        
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_a4_0_sx[0]             ORCALUT4     C        In      0.000     20.011 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_a4_0_sx[0]             ORCALUT4     Z        Out     1.017     21.028 r     -         
CPU_DIN_4_a4_0_sx[0]                                               Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_a4_0[0]                ORCALUT4     C        In      0.000     21.028 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_a4_0[0]                ORCALUT4     Z        Out     1.313     22.340 f     -         
N_553                                                              Net          -        -       -         -            17        
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_N_8L16_N_2L1_0     ORCALUT4     C        In      0.000     22.340 f     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_N_8L16_N_2L1_0     ORCALUT4     Z        Out     1.017     23.357 r     -         
CPU_DIN_4_4_1_N_8L16_N_2L1_0                                       Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_0_N_8L16           ORCALUT4     D        In      0.000     23.357 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_0_N_8L16           ORCALUT4     Z        Out     1.089     24.446 r     -         
CPU_DIN_4_4_1_0_N_8L16                                             Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_0[2]               ORCALUT4     C        In      0.000     24.446 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_0[2]               ORCALUT4     Z        Out     1.017     25.463 r     -         
CPU_DIN_4_4_1_0[2]                                                 Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4[2]                   ORCALUT4     D        In      0.000     25.463 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4[2]                   ORCALUT4     Z        Out     1.017     26.480 f     -         
CPU_DIN_4_4[2]                                                     Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4[2]                     ORCALUT4     C        In      0.000     26.480 f     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4[2]                     ORCALUT4     Z        Out     0.449     26.928 f     -         
CPU_DIN[2]                                                         Net          -        -       -         -            3         
coreInst.registerFileInst.DIN_BYTE[2]                              ORCALUT4     A        In      0.000     26.928 f     -         
coreInst.registerFileInst.DIN_BYTE[2]                              ORCALUT4     Z        Out     1.017     27.945 f     -         
DIN_BYTE[2]                                                        Net          -        -       -         -            1         
coreInst.registerFileInst.DINA_3_bm[2]                             ORCALUT4     B        In      0.000     27.945 f     -         
coreInst.registerFileInst.DINA_3_bm[2]                             ORCALUT4     Z        Out     1.017     28.962 f     -         
DINA_3_bm[2]                                                       Net          -        -       -         -            1         
coreInst.registerFileInst.DINA_3[2]                                PFUMX        ALUT     In      0.000     28.962 f     -         
coreInst.registerFileInst.DINA_3[2]                                PFUMX        Z        Out     0.214     29.176 f     -         
DINA[2]                                                            Net          -        -       -         -            1         
coreInst.registerFileInst.regs.registers_0_0_1                     DP8KC        DIA2     In      0.000     29.176 f     -         
==================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            1.753
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.247

    - Propagation time:                      29.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -25.929

    Number of logic level(s):                24
    Starting point:                          coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11] / Q
    Ending point:                            coreInst.registerFileInst.regs.registers_0_0_1 / DIA2
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLKA

Instance / Net                                                                  Pin      Pin               Arrival      No. of    
Name                                                               Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11]          FD1P3DX      Q        Out     1.148     1.148 r      -         
INSTRUCTION_fast[11]                                               Net          -        -       -         -            4         
coreInst.jumpGroupDecoderInst.CC_2_1                               PFUMX        C0       In      0.000     1.148 r      -         
coreInst.jumpGroupDecoderInst.CC_2_1                               PFUMX        Z        Out     0.913     2.061 r      -         
CC_2_1                                                             Net          -        -       -         -            1         
coreInst.jumpGroupDecoderInst.CC_2                                 ORCALUT4     C        In      0.000     2.061 r      -         
coreInst.jumpGroupDecoderInst.CC_2                                 ORCALUT4     Z        Out     1.249     3.310 f      -         
N_12                                                               Net          -        -       -         -            7         
coreInst.opxMultiplexerInst.ALUB_m10_i_N_2L1                       ORCALUT4     B        In      0.000     3.310 f      -         
coreInst.opxMultiplexerInst.ALUB_m10_i_N_2L1                       ORCALUT4     Z        Out     1.017     4.326 r      -         
ALUB_m10_i_N_2L1                                                   Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_RNI1LHO1[0]               ORCALUT4     C        In      0.000     4.326 r      -         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_RNI1LHO1[0]               ORCALUT4     Z        Out     0.449     4.775 r      -         
ALUB_N_14                                                          Net          -        -       -         -            18        
coreInst.fullALUInst.muxB.ALUB_DATA_1[9]                           ORCALUT4     D        In      0.000     4.775 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_1[9]                           ORCALUT4     Z        Out     1.089     5.864 r      -         
N_10                                                               Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un1_RESULT_9_d                        ORCALUT4     C        In      0.000     5.864 r      -         
coreInst.fullALUInst.aluInst.un1_RESULT_9_d                        ORCALUT4     Z        Out     1.329     7.193 r      -         
ALUB_DATA[9]                                                       Net          -        -       -         -            21        
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_7_0            CCU2D        C1       In      0.000     7.193 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_7_0            CCU2D        COUT     Out     1.544     8.737 r      -         
madd_0_cry_8                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_9_0            CCU2D        CIN      In      0.000     8.737 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_9_0            CCU2D        S0       Out     1.621     10.358 r     -         
madd_0[10]                                                         Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_10_cry_2_0           CCU2D        B1       In      0.000     10.358 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_10_cry_2_0           CCU2D        COUT     Out     1.544     11.903 r     -         
madd_10_cry_2                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_10_cry_3_0           CCU2D        CIN      In      0.000     11.903 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_10_cry_3_0           CCU2D        S1       Out     1.621     13.524 r     -         
madd_10[12]                                                        Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_13_cry_4_0           CCU2D        B1       In      0.000     13.524 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_13_cry_4_0           CCU2D        COUT     Out     1.544     15.068 r     -         
madd_13_cry_4                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_13_cry_5_0           CCU2D        CIN      In      0.000     15.068 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_13_cry_5_0           CCU2D        S0       Out     1.549     16.617 r     -         
madd_13[13]                                                        Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0           CCU2D        A0       In      0.000     16.617 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0           CCU2D        COUT     Out     1.544     18.162 r     -         
madd_14_cry_6                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_7_0           CCU2D        CIN      In      0.000     18.162 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_7_0           CCU2D        S0       Out     1.849     20.011 r     -         
madd_14[15]                                                        Net          -        -       -         -            18        
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_a4_0_sx[0]             ORCALUT4     C        In      0.000     20.011 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_a4_0_sx[0]             ORCALUT4     Z        Out     1.017     21.028 r     -         
CPU_DIN_4_a4_0_sx[0]                                               Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_a4_0[0]                ORCALUT4     C        In      0.000     21.028 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_a4_0[0]                ORCALUT4     Z        Out     1.313     22.340 f     -         
N_553                                                              Net          -        -       -         -            17        
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_N_8L16_N_2L1_0     ORCALUT4     C        In      0.000     22.340 f     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_N_8L16_N_2L1_0     ORCALUT4     Z        Out     1.017     23.357 r     -         
CPU_DIN_4_4_1_N_8L16_N_2L1_0                                       Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_0_N_8L16           ORCALUT4     D        In      0.000     23.357 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_0_N_8L16           ORCALUT4     Z        Out     1.089     24.446 r     -         
CPU_DIN_4_4_1_0_N_8L16                                             Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_0[2]               ORCALUT4     C        In      0.000     24.446 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_0[2]               ORCALUT4     Z        Out     1.017     25.463 r     -         
CPU_DIN_4_4_1_0[2]                                                 Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4[2]                   ORCALUT4     D        In      0.000     25.463 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4[2]                   ORCALUT4     Z        Out     1.017     26.480 f     -         
CPU_DIN_4_4[2]                                                     Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4[2]                     ORCALUT4     C        In      0.000     26.480 f     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4[2]                     ORCALUT4     Z        Out     0.449     26.928 f     -         
CPU_DIN[2]                                                         Net          -        -       -         -            3         
coreInst.registerFileInst.DIN_BYTE[2]                              ORCALUT4     A        In      0.000     26.928 f     -         
coreInst.registerFileInst.DIN_BYTE[2]                              ORCALUT4     Z        Out     1.017     27.945 f     -         
DIN_BYTE[2]                                                        Net          -        -       -         -            1         
coreInst.registerFileInst.DINA_3_bm[2]                             ORCALUT4     B        In      0.000     27.945 f     -         
coreInst.registerFileInst.DINA_3_bm[2]                             ORCALUT4     Z        Out     1.017     28.962 f     -         
DINA_3_bm[2]                                                       Net          -        -       -         -            1         
coreInst.registerFileInst.DINA_3[2]                                PFUMX        ALUT     In      0.000     28.962 f     -         
coreInst.registerFileInst.DINA_3[2]                                PFUMX        Z        Out     0.214     29.176 f     -         
DINA[2]                                                            Net          -        -       -         -            1         
coreInst.registerFileInst.regs.registers_0_0_1                     DP8KC        DIA2     In      0.000     29.176 f     -         
==================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            1.753
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.247

    - Propagation time:                      29.132
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -25.885

    Number of logic level(s):                24
    Starting point:                          coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11] / Q
    Ending point:                            coreInst.registerFileInst.regs.registers_0_0_1 / DIA2
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLKA

Instance / Net                                                                  Pin      Pin               Arrival      No. of    
Name                                                               Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[11]          FD1P3DX      Q        Out     1.148     1.148 r      -         
INSTRUCTION_fast[11]                                               Net          -        -       -         -            4         
coreInst.jumpGroupDecoderInst.CC_1_1                               PFUMX        C0       In      0.000     1.148 r      -         
coreInst.jumpGroupDecoderInst.CC_1_1                               PFUMX        Z        Out     0.913     2.061 r      -         
CC_1_1                                                             Net          -        -       -         -            1         
coreInst.jumpGroupDecoderInst.CC_1                                 ORCALUT4     C        In      0.000     2.061 r      -         
coreInst.jumpGroupDecoderInst.CC_1                                 ORCALUT4     Z        Out     1.273     3.334 f      -         
N_11                                                               Net          -        -       -         -            9         
coreInst.opxMultiplexerInst.ALUB_m10_i_N_2L1                       ORCALUT4     A        In      0.000     3.334 f      -         
coreInst.opxMultiplexerInst.ALUB_m10_i_N_2L1                       ORCALUT4     Z        Out     1.017     4.350 r      -         
ALUB_m10_i_N_2L1                                                   Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_RNI1LHO1[0]               ORCALUT4     C        In      0.000     4.350 r      -         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_RNI1LHO1[0]               ORCALUT4     Z        Out     0.449     4.799 r      -         
ALUB_N_14                                                          Net          -        -       -         -            18        
coreInst.fullALUInst.aluInst.un1_RESULT_8_d_N_2L1                  ORCALUT4     D        In      0.000     4.799 r      -         
coreInst.fullALUInst.aluInst.un1_RESULT_8_d_N_2L1                  ORCALUT4     Z        Out     1.017     5.816 r      -         
un1_RESULT_8_d_N_2L1                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un1_RESULT_8_d                        ORCALUT4     C        In      0.000     5.816 r      -         
coreInst.fullALUInst.aluInst.un1_RESULT_8_d                        ORCALUT4     Z        Out     1.333     7.149 f      -         
ALUB_DATA[8]                                                       Net          -        -       -         -            22        
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_7_0            CCU2D        B1       In      0.000     7.149 f      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_7_0            CCU2D        COUT     Out     1.544     8.693 r      -         
madd_0_cry_8                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_9_0            CCU2D        CIN      In      0.000     8.693 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_9_0            CCU2D        S0       Out     1.621     10.314 r     -         
madd_0[10]                                                         Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_10_cry_2_0           CCU2D        B1       In      0.000     10.314 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_10_cry_2_0           CCU2D        COUT     Out     1.544     11.859 r     -         
madd_10_cry_2                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_10_cry_3_0           CCU2D        CIN      In      0.000     11.859 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_10_cry_3_0           CCU2D        S1       Out     1.621     13.480 r     -         
madd_10[12]                                                        Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_13_cry_4_0           CCU2D        B1       In      0.000     13.480 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_13_cry_4_0           CCU2D        COUT     Out     1.544     15.024 r     -         
madd_13_cry_4                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_13_cry_5_0           CCU2D        CIN      In      0.000     15.024 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_13_cry_5_0           CCU2D        S1       Out     1.549     16.573 r     -         
madd_13[14]                                                        Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0           CCU2D        A1       In      0.000     16.573 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0           CCU2D        COUT     Out     1.544     18.118 r     -         
madd_14_cry_6                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_7_0           CCU2D        CIN      In      0.000     18.118 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_7_0           CCU2D        S0       Out     1.849     19.967 r     -         
madd_14[15]                                                        Net          -        -       -         -            18        
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_a4_0_sx[0]             ORCALUT4     C        In      0.000     19.967 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_a4_0_sx[0]             ORCALUT4     Z        Out     1.017     20.984 r     -         
CPU_DIN_4_a4_0_sx[0]                                               Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_a4_0[0]                ORCALUT4     C        In      0.000     20.984 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_a4_0[0]                ORCALUT4     Z        Out     1.313     22.296 f     -         
N_553                                                              Net          -        -       -         -            17        
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_N_8L16_N_2L1_0     ORCALUT4     C        In      0.000     22.296 f     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_N_8L16_N_2L1_0     ORCALUT4     Z        Out     1.017     23.313 r     -         
CPU_DIN_4_4_1_N_8L16_N_2L1_0                                       Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_0_N_8L16           ORCALUT4     D        In      0.000     23.313 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_0_N_8L16           ORCALUT4     Z        Out     1.089     24.402 r     -         
CPU_DIN_4_4_1_0_N_8L16                                             Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_0[2]               ORCALUT4     C        In      0.000     24.402 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4_1_0[2]               ORCALUT4     Z        Out     1.017     25.419 r     -         
CPU_DIN_4_4_1_0[2]                                                 Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4[2]                   ORCALUT4     D        In      0.000     25.419 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4_4[2]                   ORCALUT4     Z        Out     1.017     26.436 f     -         
CPU_DIN_4_4[2]                                                     Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4[2]                     ORCALUT4     C        In      0.000     26.436 f     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_4[2]                     ORCALUT4     Z        Out     0.449     26.884 f     -         
CPU_DIN[2]                                                         Net          -        -       -         -            3         
coreInst.registerFileInst.DIN_BYTE[2]                              ORCALUT4     A        In      0.000     26.884 f     -         
coreInst.registerFileInst.DIN_BYTE[2]                              ORCALUT4     Z        Out     1.017     27.901 f     -         
DIN_BYTE[2]                                                        Net          -        -       -         -            1         
coreInst.registerFileInst.DINA_3_bm[2]                             ORCALUT4     B        In      0.000     27.901 f     -         
coreInst.registerFileInst.DINA_3_bm[2]                             ORCALUT4     Z        Out     1.017     28.918 f     -         
DINA_3_bm[2]                                                       Net          -        -       -         -            1         
coreInst.registerFileInst.DINA_3[2]                                PFUMX        ALUT     In      0.000     28.918 f     -         
coreInst.registerFileInst.DINA_3[2]                                PFUMX        Z        Out     0.214     29.132 f     -         
DINA[2]                                                            Net          -        -       -         -            1         
coreInst.registerFileInst.regs.registers_0_0_1                     DP8KC        DIA2     In      0.000     29.132 f     -         
==================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                            Arrival          
Instance                                               Reference     Type        Pin     Net               Time        Slack
                                                       Clock                                                                
----------------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.PHASE_NEXT[1]     System        FD1S1AY     Q       PHASE_NEXT[1]     1.228       8.218
coreInst.instructionPhaseDecoderInst.PHASE_NEXT[2]     System        FD1S1AY     Q       PHASE_NEXT[2]     1.228       8.218
coreInst.instructionPhaseDecoderInst.PHASE_NEXT[0]     System        FD1S1AY     Q       PHASE_NEXT[0]     1.204       8.242
coreInst.instructionPhaseDecoderInst.PHASE_NEXT[3]     System        FD1S1AY     Q       PHASE_NEXT[3]     1.180       8.266
============================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                              Required          
Instance                                                Reference     Type         Pin     Net                                                Time         Slack
                                                        Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------
coreInst_instructionPhaseDecoderInst_STOPPEDio          System        OFS1P3BX     D       coreInst.instructionPhaseDecoderInst.STOPPED_2     9.894        8.218
coreInst.instructionPhaseDecoderInst.COMMIT             System        FD1S3DX      D       un15_COMMIT_0_a3                                   10.089       8.244
coreInst.instructionPhaseDecoderInst.DEBUG_ACTIVE       System        FD1S3DX      D       N_153_i                                            10.089       8.244
coreInst.instructionPhaseDecoderInst.DEBUG_STEP_ACK     System        FD1S3DX      D       un18_DEBUG_ACTIVE_NEXT_0_a3                        10.089       8.244
coreInst.instructionPhaseDecoderInst.DECODE             System        FD1S3DX      D       un15_DECODE_0_a3                                   10.089       8.244
coreInst.instructionPhaseDecoderInst.EXECUTE            System        FD1S3DX      D       un15_EXECUTE_0_a3                                  10.089       8.244
coreInst.instructionPhaseDecoderInst.FETCH              System        FD1S3DX      D       un15_FETCH_0_a3                                    10.089       8.244
coreInst.instructionPhaseDecoderInst.PC_ENX             System        FD1S3BX      D       un3_PC_ENX_i_a3                                    10.089       8.244
coreInst.instructionPhaseDecoderInst.PHASE_R[1]         System        FD1S3DX      D       PHASE_NEXT[1]                                      9.894        8.667
coreInst.instructionPhaseDecoderInst.PHASE_R[2]         System        FD1S3DX      D       PHASE_NEXT[2]                                      9.894        8.667
================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.894

    - Propagation time:                      1.677
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.218

    Number of logic level(s):                1
    Starting point:                          coreInst.instructionPhaseDecoderInst.PHASE_NEXT[1] / Q
    Ending point:                            coreInst_instructionPhaseDecoderInst_STOPPEDio / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin SCLK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.PHASE_NEXT[1]     FD1S1AY      Q        Out     1.228     1.228 r     -         
PHASE_NEXT[1]                                          Net          -        -       -         -           9         
coreInst.instructionPhaseDecoderInst.STOPPED_2_0       ORCALUT4     B        In      0.000     1.228 r     -         
coreInst.instructionPhaseDecoderInst.STOPPED_2_0       ORCALUT4     Z        Out     0.449     1.677 f     -         
STOPPED_2                                              Net          -        -       -         -           1         
coreInst_instructionPhaseDecoderInst_STOPPEDio         OFS1P3BX     D        In      0.000     1.677 f     -         
=====================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 218MB peak: 277MB)


Finished timing report (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 218MB peak: 277MB)

---------------------------------------
Resource Usage Report
Part: lcmxo3l_6900c-5

Register bits: 287 of 54912 (1%)
Latch bits:      4
PIC Latch:       0
I/O cells:       63
Block Rams : 26 of 240 (10%)


Details:
BB:             16
CCU2D:          272
DP8KC:          26
FD1P3AX:        23
FD1P3BX:        23
FD1P3DX:        147
FD1P3IX:        8
FD1S1AY:        4
FD1S3AX:        9
FD1S3BX:        2
FD1S3DX:        30
FD1S3IX:        39
GSR:            1
IB:             14
IFS1P3DX:       5
INV:            3
L6MUX21:        13
MUX41:          16
OB:             33
OFS1P3BX:       1
ORCALUT4:       1317
PFUMX:          141
PUR:            1
VHI:            28
VLO:            28
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 76MB peak: 277MB)

Process took 0h:00m:34s realtime, 0h:00m:34s cputime
# Mon Dec  4 13:26:46 2023

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
