AVIVO_CRTC_DISP_READ_REQUEST_DISABLE,VAR_0
AVIVO_D1CRTC_CONTROL,VAR_1
AVIVO_D1GRPH_SURFACE_UPDATE_PENDING,VAR_2
AVIVO_D1GRPH_UPDATE,VAR_3
AVIVO_D1GRPH_UPDATE_LOCK,VAR_4
AVIVO_D1MODE_MASTER_UPDATE_LOCK,VAR_5
AVIVO_D1MODE_MASTER_UPDATE_MODE,VAR_6
CHIP_R600,VAR_7
CHIP_RV770,VAR_8
R600_BIF_FB_EN,VAR_9
R600_BLACKOUT_MASK,VAR_10
R600_CITF_CNTL,VAR_11
R600_FB_READ_EN,VAR_12
R600_FB_WRITE_EN,VAR_13
R700_D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH,VAR_14
R700_D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH,VAR_15
R700_D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH,VAR_16
R700_D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH,VAR_17
R700_MC_CITF_CNTL,VAR_18
RREG32,FUNC_0
R_000300_VGA_RENDER_CONTROL,VAR_19
R_000310_VGA_MEMORY_BASE_ADDRESS,VAR_20
R_000328_VGA_HDP_CONTROL,VAR_21
R_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS,VAR_22
R_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS,VAR_23
WREG32,FUNC_1
crtc_offsets,VAR_24
mdelay,FUNC_2
radeon_get_vblank_counter,FUNC_3
udelay,FUNC_4
upper_32_bits,FUNC_5
rv515_mc_resume,FUNC_6
rdev,VAR_25
save,VAR_26
tmp,VAR_27
frame_count,VAR_28
i,VAR_29
j,VAR_30
