set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {clock_test.vho clock_test_vhd.sdo}}
	{{"Fast Model"} {clock_test_fast.vho clock_test_vhd_fast.sdo}}
}
