					/*********************************************
					 *	   UNIVERSIDADE  FEDERAL  DA  PARAIBA    *
					 *		 ARQUITETURA DE COMPUTADORES II      *
					 *	    	        						 *
					 *                   MIC				     *
					 *											 *
					 *	  ALUNO: LUCAS GAMBARRA  MAT:10711005    *
					 *********************************************/
 
 /**********
  *  MAR:(registrador de endereco de memoria) -   logica sequencial. Lanca endereco de palavra de  memoria vindo
  *												  pelo barramento C(enaIn alto e posedge clk) na memoria princiapal
  *                                               com a qual tem comunicacao direta.
  *												  
  **********/
module MAR(
		input logic clk,
		input logic reset,
		
		input logic enaIn,  /*Habilita inputC para o guarda*/			
		
		input logic signed[31:0] inputC,
		
		output logic unsigned[31:0] outMemPrinc/*Saida da memoria principal*/
);


	logic signed [31:0]guardaP;

	always_ff @( posedge clk)begin
			if(reset) begin 
				guardaP <= 32'b00000000000000000000000000000000;
			end else begin
				if(enaIn) begin				
					guardaP <= inputC;	
				end/*enableIn*/
			end	
	end
	
	// This construct should be used to infer purely combinational logic.
	always_comb
	begin
	// Statements			
			outMemPrinc = guardaP;	
	end
	
endmodule 