<style type='text/css'>/*<![CDATA[*/
div.rbtoc1759725785136 {padding: 0px;}
div.rbtoc1759725785136 ul {list-style: disc;margin-left: 0px;padding-left: ;}
div.rbtoc1759725785136 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759725785136'>
<ul class='toc-indentation'>
<li><a href='#Ncore3.7DIITestplan:-1.Feature:'>1. Feature:</a>
<ul class='toc-indentation'>
<li><a href='#Ncore3.7DIITestplan:-1.1SkidBufferImplementation.'>1.1 Skid Buffer Implementation.</a></li>
</ul>
</li>
<li><a href='#Ncore3.7DIITestplan:-2.ReferenceDocuments:'>2. Reference Documents:</a></li>
<li><a href='#Ncore3.7DIITestplan:-3.Stimulus:'>3. Stimulus:</a></li>
<li><a href='#Ncore3.7DIITestplan:-4.FunctionalChecks:'>4. Functional Checks:</a></li>
<li><a href='#Ncore3.7DIITestplan:-5.FunctionalCoverage'>5. Functional Coverage</a></li>
</ul>
</div><h1 id="Ncore3.7DIITestplan:-1.Feature:">1. Feature:</h1><h2 id="Ncore3.7DIITestplan:-1.1SkidBufferImplementation.">1.1 Skid Buffer Implementation.</h2><p>The Skid Buffer inside the DII can be now implemented using SRAM. To enable the use of SRAM, the <strong>CMDOverflowBufInSRAM</strong> (should be turned on) when the overflow buffer is more than 256. (Overflow buffer size = n*SkidBufSize - n*SkidBufArb)<strong>. </strong>When it is enabled, the memory protection cannot be NONE and should be either PARITY or SECDED.</p><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" alt="cmdoverflowbufferinsram.png" width="586" src="https://arterisip.atlassian.net/wiki/download/attachments/880115785/cmdoverflowbufferinsram.png?api=v2"></span><h1 id="Ncore3.7DIITestplan:-2.ReferenceDocuments:">2. Reference Documents:</h1><ul><li><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/569475076/Ncore_Parameter_Documentation_3.7_0.75.pdf?api=v2" rel="nofollow">Ncore_3.7_Parameter_Documentation</a> 8.1 Error registers, 8.1.3 Error Type and Information Summary, </p></li><li><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/569475076/Ncore_system_architecture_3.7_0.74.pdf?api=v2" rel="nofollow">Ncore_3.7_System_Architecture_Document</a> (Table 21-11, Table 12-5, Table 12-6, Table 12-11)</p></li><li><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/893943813/Ncore%203.7%20DII_Micro_Architecture_Specification.docx?version=2&amp;modificationDate=1728922904378&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore_3.7_DII_MicroArchitecture</a></p></li></ul><h1 id="Ncore3.7DIITestplan:-3.Stimulus:">3. Stimulus:</h1><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="a8d3f0cb-96c4-45b5-a1a5-e70826b736ea" class="confluenceTable"><colgroup><col style="width: 153.0px;"/><col style="width: 155.0px;"/><col style="width: 130.0px;"/><col style="width: 143.0px;"/><col style="width: 154.0px;"/><col style="width: 157.0px;"/><col style="width: 115.0px;"/><col style="width: 143.0px;"/><col style="width: 143.0px;"/><col style="width: 143.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Name of Field</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Constraint</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Hash tag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Tb Location</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Inject Uncorrectable Error to the skidbuffer</p></td><td class="confluenceTd"><p>Inject uncorrectable  error with the memory protection type as both ‘PARITY’ and ‘SECDED’</p></td><td class="confluenceTd"><p>Memory Protection type can be ‘PARITY’ or ‘SECDED’ but not ‘NONE’</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/569475076/Ncore_system_architecture_3.7_0.74.pdf?api=v2" rel="nofollow">https://arterisip.atlassian.net/wiki/download/attachments/569475076/Ncore_system_architecture_3.7_0.74.pdf?api=v2</a></p></td><td class="confluenceTd"><p>#Stimulus.DII.Concerto.v3.7.UncorrectableError</p></td><td class="confluenceTd"><p>dii_base_test.svh</p></td><td class="confluenceTd"><p>Major</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Inject Correctable Error to the skidbuffer</p></td><td class="confluenceTd"><p>Inject single bit correctable error with the memory protection type as 'SECDED'</p></td><td class="confluenceTd"><p>Memory Protection type should be ‘SECDED’. Cannot be ‘NONE’</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/569475076/Ncore_system_architecture_3.7_0.74.pdf?api=v2" rel="nofollow">https://arterisip.atlassian.net/wiki/download/attachments/569475076/Ncore_system_architecture_3.7_0.74.pdf?api=v2</a></p></td><td class="confluenceTd"><p>#Stimulus.DII.Concerto.v3.7.CorrectableError</p></td><td class="confluenceTd"><p>dii_test.svh</p></td><td class="confluenceTd"><p>Major</p><p> </p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Introduce mission fault to the skidbuffer</p></td><td class="confluenceTd"><p>Introduce mission fault by injecting uncorrectable error and having resiliency turned on.</p></td><td class="confluenceTd"><p>useResiliency.=true and memory protection type be ‘SECDED’ or ‘PARITY’</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Check.DII.Concerto.v3.7.MissionFault</p></td><td class="confluenceTd"><p>dii_ral_csr_seq.sv</p></td><td class="confluenceTd"><p>Major</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Non-End point write forward progress</p></td><td class="confluenceTd"><p>Fill up the skid buffer with different transactions and then send non-endpoint order write</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/893943813/Ncore%203.7%20DII_Micro_Architecture_Specification.docx?version=2&amp;modificationDate=1728922904378&amp;cacheVersion=1&amp;api=v2" rel="nofollow">https://arterisip.atlassian.net/wiki/download/attachments/893943813/Ncore 3.7 DII_Micro_Architecture_Specification.docx?version=2&amp;modificationDate=1728922904378&amp;cacheVersion=1&amp;api=v2</a></p></td><td class="confluenceTd"><p>#Stimulus.DII.Concerto.v3.7.NonEOWrite</p></td><td class="confluenceTd"><p>dii_seq.svh</p></td><td class="confluenceTd"><p>Major</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Ncore3.7DIITestplan:-4.FunctionalChecks:">4. Functional Checks:</h1><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="3ef4eb8a-10f1-4109-a7e5-d8a1bee1b92e" class="confluenceTable"><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Tb Location</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Remarks</strong></p></th><th class="confluenceTh"><p /></th></tr><tr><td class="confluenceTd"><p>Check that the RTL has right values for CESR.ErrVld, CESR.ErrType, CESR.ErrInfo register when error logging is <strong>enabled(</strong>ErrDetEn)<strong> </strong>and interrupt bit is <strong>disabled.</strong></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Check.DII.Concerto.v3.7.CorrLoggingEnabledInterruptDisabled</p></td><td class="confluenceTd"><p> runsim_testlist.json</p></td><td class="confluenceTd"><p> High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Check that the RTL has right values for CESR.ErrVld, CESR.ErrType, CESR.ErrInfo register when error logging is <strong>enabled(</strong>ErrDetEn)<strong> </strong>and that interrupt is asserted when ErrThreshold = ErrCount interrupt bit is <strong>enabled</strong>(ErrIntEn)<strong>.</strong> </p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p> #Check.DII.Concerto.v3.7.CorrLoggingEnabledInterruptEnabled</p></td><td class="confluenceTd"><p> runsim_testlist.json</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /><p> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that the RTL has right values for CESR.ErrVld, CESR.ErrType, CESR.ErrInfo register when error logging is <strong>disabled(</strong>ErrDetEn)<strong> </strong>and interrupt bit is <strong>disabled.</strong></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p> #Check.DII.Concerto.v3.7.CorrLoggingDisabledInterruptDisabled</p></td><td class="confluenceTd"><p>  runsim_testlist.json</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that the RTL has right values for UESR.ErrVld, UESR.ErrType, UESR.ErrInfo register when error logging is <strong>enabled(</strong>MemErrDetEn)<strong> </strong>and interrupt bit(MemErrIntEn) is <strong>disabled.</strong></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Check.DII.Concerto.v3.7.UncorrLoggingEnabledInterruptDisabled</p></td><td class="confluenceTd"><p> runsim_testlist.json</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that the RTL has right values for UESR.ErrVld, UESR.ErrType, UESR.ErrInfo register when error logging is <strong>enabled(</strong>MemErrDetEn)<strong> </strong>and interrupt bit(MemErrIntEn) is <strong>enabled.</strong></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Check.DII.Concerto.v3.7.UncorrLoggingEnabledInterruptEnabled</p></td><td class="confluenceTd"><p> runsim_testlist.json</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Fill up the skid buffer with only reads and send  <strong>non end-point ordered writes</strong> to make sure that it makes progress. Reads should finish eventually.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Check.DII.Concerto.v3.7.BypassableWriteswithReads</p></td><td class="confluenceTd"><p>dii_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Fill up the skid buffer with reads and EO ordered writes and send <strong>non</strong> <strong>endpoint ordered writes</strong> and make sure it makes progress. </p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Check.DII.Concerto.v3.7.BypassableWriteswithReadsAndEOWrites</p></td><td class="confluenceTd"><p>runsim_testlist.json</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Fill up the skid buffer with only EO ordered writes and send <strong>non</strong> <strong>endpoint ordered writes</strong> and make sure it makes progress. </p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Check.DII.Concerto.v3.7.BypassableWriteswithEOWrites</p></td><td class="confluenceTd"><p>runsim_testlist.json</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Ncore3.7DIITestplan:-5.FunctionalCoverage">5. Functional Coverage</h1><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="7cfb88b2-94a9-48a3-8f52-056c81bcf67d" class="confluenceTable"><colgroup><col style="width: 200.0px;"/><col style="width: 259.0px;"/><col style="width: 78.0px;"/><col style="width: 180.0px;"/><col style="width: 218.0px;"/><col style="width: 141.0px;"/><col style="width: 180.0px;"/><col style="width: 180.0px;"/><col style="width: 180.0px;"/><col style="width: 180.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Coverage</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Tb Location</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Remarks</strong></p></th><th class="confluenceTh"><p /></th></tr><tr><td class="confluenceTd"><p>Correctable error (SECDED)</p></td><td class="confluenceTd"><p>Error logging enabled{0,1}</p><p> X</p><p> Interrupt enabled{0,1}</p><ul><li><p>Excluded Case: (0,1)</p></li></ul></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Cover.DII.Concerto.v3.7.CorrectableSECDED</p></td><td class="confluenceTd"><p> dii_coverage.svh</p></td><td class="confluenceTd"><p> High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Uncorrectable error(SECDED)</p></td><td class="confluenceTd"><p>Error logging enabled{0,1}</p><p> X</p><p> Interrupt enabled{0,1}</p><ul><li><p>Excluded Cases: (0,1) &amp; (0,0)</p></li></ul></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Cover.DII.Concerto.v3.7.UncorrectableSECDED</p></td><td class="confluenceTd"><p> dii_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Uncorrectable error(PARITY)</p></td><td class="confluenceTd"><p>Error logging enabled{0,1}</p><p> X</p><p> Interrupt enabled{0,1}</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Cover.DII.Concerto.v3.7.UncorrectablePARITY</p></td><td class="confluenceTd"><p> dii_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Fill up the skid buffer.</p></td><td class="confluenceTd"><p>Reads,EOwrites{10,11,01} x non-endpoint writes</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Cover.DII.Concerto.v3.7.FillSkidBuffer</p></td><td class="confluenceTd"><p> dii_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div>