// Seed: 2518600306
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wire id_3
);
  wire id_5;
  assign id_3 = 1;
  wire id_6 = id_5;
  id_7(
      .id_0(1), .id_1(id_1)
  );
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign id_1 = id_0;
  wire id_3;
  logic [7:0] id_4;
  assign id_4[1'b0] = 1;
  wire id_5;
  id_6(
      .id_0(id_0),
      .id_1(id_7),
      .id_2(id_4),
      .id_3(1),
      .id_4(1),
      .id_5((1)),
      .id_6(1'b0 == (id_7)),
      .id_7(1),
      .id_8()
  );
endmodule
