// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "07/04/2017 15:07:28"

// 
// Device: Altera EP2C5Q208C8 Package PQFP208
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mission3 (
	ss,
	_clk,
	_start,
	res,
	vccen,
	pmoden,
	dc,
	_mosi,
	SCLK);
output 	ss;
input 	_clk;
input 	_start;
output 	res;
output 	vccen;
output 	pmoden;
output 	dc;
output 	_mosi;
output 	SCLK;

// Design Ports Information
// ss	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// res	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// vccen	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pmoden	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dc	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _mosi	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SCLK	=>  Location: PIN_102,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _clk	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// _start	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mission3_v.sdo");
// synopsys translate_on

wire \inst4|Add3~0_combout ;
wire \inst4|Add3~4_combout ;
wire \inst4|Add3~16_combout ;
wire \inst4|Add4~10_combout ;
wire \inst4|Add4~12_combout ;
wire \inst4|Add4~16_combout ;
wire \inst4|Add4~20_combout ;
wire \inst4|Add4~53 ;
wire \inst4|Add4~54_combout ;
wire \inst4|Add4~55 ;
wire \inst4|Add4~56_combout ;
wire \inst4|Add4~57 ;
wire \inst4|Add4~58_combout ;
wire \inst4|Add4~59 ;
wire \inst4|Add4~60_combout ;
wire \inst4|Add4~61 ;
wire \inst4|Add4~62_combout ;
wire \inst4|Add5~6_combout ;
wire \inst4|Add5~32_combout ;
wire \inst4|Add5~38_combout ;
wire \inst4|Add5~61 ;
wire \inst4|Add5~62_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst4|Add1~0_combout ;
wire \inst4|Add1~1 ;
wire \inst4|Add1~2_combout ;
wire \inst4|Add1~3 ;
wire \inst4|Add1~4_combout ;
wire \inst4|Add1~5 ;
wire \inst4|Add1~6_combout ;
wire \inst4|Add1~7 ;
wire \inst4|Add1~8_combout ;
wire \inst4|Add1~9 ;
wire \inst4|Add1~10_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a15 ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a13 ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a11 ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a9 ;
wire \inst4|Selector0~0_combout ;
wire \inst4|Selector0~1_combout ;
wire \inst4|Selector12~0_combout ;
wire \inst4|Selector10~0_combout ;
wire \inst4|Equal5~2_combout ;
wire \inst4|Equal5~9_combout ;
wire \inst4|Equal6~3_combout ;
wire \inst4|Equal6~8_combout ;
wire \inst4|Equal4~0_combout ;
wire \inst|Selector0~2_combout ;
wire \inst|Selector0~3_combout ;
wire \inst|Selector3~0_combout ;
wire \inst|Selector7~0_combout ;
wire \inst4|count_wait~8_combout ;
wire \inst4|count_wait~10_combout ;
wire \inst4|Selector42~0_combout ;
wire \inst4|Selector40~0_combout ;
wire \inst4|Selector34~0_combout ;
wire \inst|Add0~0_combout ;
wire \inst|Selector8~0_combout ;
wire \inst4|Selector20~0_combout ;
wire \inst4|LessThan1~0_combout ;
wire \inst4|SETUP_GYRO~0_combout ;
wire \inst4|SETUP_GYRO~1_combout ;
wire \inst4|SETUP_GYRO~2_combout ;
wire \inst4|SETUP_GYRO~3_combout ;
wire \inst4|SETUP_GYRO~4_combout ;
wire \inst4|SETUP_GYRO~5_combout ;
wire \inst4|SETUP_GYRO~6_combout ;
wire \inst4|Selector20~1_combout ;
wire \inst|Selector9~0_combout ;
wire \inst4|RUN_BEGIN~0_combout ;
wire \inst4|send_data[6]~0_combout ;
wire \inst4|SETUP_GYRO~7_combout ;
wire \inst4|Selector21~0_combout ;
wire \inst4|Selector21~1_combout ;
wire \inst4|send_data[6]~1_combout ;
wire \inst4|send_data[6]~2_combout ;
wire \inst|Selector10~0_combout ;
wire \inst4|Selector22~0_combout ;
wire \inst4|RUN_BEGIN~1_combout ;
wire \inst4|Selector22~1_combout ;
wire \inst4|SETUP_GYRO~8_combout ;
wire \inst4|Selector22~2_combout ;
wire \inst|Selector11~0_combout ;
wire \inst4|RUN_BEGIN~2_combout ;
wire \inst4|SETUP_GYRO~9_combout ;
wire \inst4|Selector23~0_combout ;
wire \inst4|Selector23~1_combout ;
wire \inst|Selector12~0_combout ;
wire \inst4|RUN_BEGIN~3_combout ;
wire \inst4|Selector24~4_combout ;
wire \inst4|Selector24~5_combout ;
wire \inst4|Selector24~6_combout ;
wire \inst|Selector13~0_combout ;
wire \inst4|Selector25~4_combout ;
wire \inst4|Selector25~5_combout ;
wire \inst4|Selector25~6_combout ;
wire \inst|shift_register[0]~3_combout ;
wire \inst4|Selector26~0_combout ;
wire \inst4|Selector26~1_combout ;
wire \inst4|Selector26~2_combout ;
wire \inst4|Selector26~3_combout ;
wire \inst4|Selector27~4_combout ;
wire \inst4|Selector27~5_combout ;
wire \inst4|Selector27~6_combout ;
wire \inst4|Selector24~7_combout ;
wire \inst4|Selector25~7_combout ;
wire \inst4|Selector27~7_combout ;
wire \_clk~combout ;
wire \_clk~clkctrl_outclk ;
wire \_start~combout ;
wire \inst4|Add5~0_combout ;
wire \inst4|count_wait~16_combout ;
wire \inst4|byte_count[0]~6_combout ;
wire \inst4|byte_count[3]~10_combout ;
wire \inst4|byte_count[1]~9 ;
wire \inst4|byte_count[2]~13_combout ;
wire \inst4|byte_count[2]~14 ;
wire \inst4|byte_count[3]~15_combout ;
wire \inst4|STATE~19_combout ;
wire \inst4|Selector7~1_combout ;
wire \inst4|Selector29~0_combout ;
wire \inst4|previousSTATE.StateTYPE_run~regout ;
wire \inst4|Selector7~2_combout ;
wire \inst4|ss_count~0_combout ;
wire \inst4|Add4~0_combout ;
wire \inst4|ss_count~1_combout ;
wire \inst4|Add4~1 ;
wire \inst4|Add4~2_combout ;
wire \inst4|Add4~3 ;
wire \inst4|Add4~4_combout ;
wire \inst4|Add4~5 ;
wire \inst4|Add4~7 ;
wire \inst4|Add4~8_combout ;
wire \inst4|Add4~9 ;
wire \inst4|Add4~11 ;
wire \inst4|Add4~13 ;
wire \inst4|Add4~14_combout ;
wire \inst4|Add4~15 ;
wire \inst4|Add4~17 ;
wire \inst4|Add4~18_combout ;
wire \inst4|Add4~19 ;
wire \inst4|Add4~21 ;
wire \inst4|Add4~22_combout ;
wire \inst4|ss_count~2_combout ;
wire \inst4|Add4~23 ;
wire \inst4|Add4~24_combout ;
wire \inst4|ss_count~3_combout ;
wire \inst4|Add4~25 ;
wire \inst4|Add4~26_combout ;
wire \inst4|ss_count~4_combout ;
wire \inst4|Add4~27 ;
wire \inst4|Add4~28_combout ;
wire \inst4|ss_count~5_combout ;
wire \inst4|Add4~29 ;
wire \inst4|Add4~30_combout ;
wire \inst4|Add4~31 ;
wire \inst4|Add4~32_combout ;
wire \inst4|ss_count~6_combout ;
wire \inst4|Add4~33 ;
wire \inst4|Add4~34_combout ;
wire \inst4|Add4~35 ;
wire \inst4|Add4~36_combout ;
wire \inst4|ss_count~7_combout ;
wire \inst4|Add4~37 ;
wire \inst4|Add4~38_combout ;
wire \inst4|ss_count~8_combout ;
wire \inst4|Add4~39 ;
wire \inst4|Add4~40_combout ;
wire \inst4|ss_count~9_combout ;
wire \inst4|Add4~41 ;
wire \inst4|Add4~42_combout ;
wire \inst4|ss_count~10_combout ;
wire \inst4|Add4~43 ;
wire \inst4|Add4~45 ;
wire \inst4|Add4~46_combout ;
wire \inst4|Add4~47 ;
wire \inst4|Add4~48_combout ;
wire \inst4|ss_count~12_combout ;
wire \inst4|Add4~49 ;
wire \inst4|Add4~50_combout ;
wire \inst4|Add4~51 ;
wire \inst4|Add4~52_combout ;
wire \inst4|Equal5~8_combout ;
wire \inst4|Equal5~5_combout ;
wire \inst4|Add4~44_combout ;
wire \inst4|ss_count~11_combout ;
wire \inst4|Equal5~6_combout ;
wire \inst4|Equal5~7_combout ;
wire \inst4|Equal5~3_combout ;
wire \inst4|Add4~6_combout ;
wire \inst4|Equal5~0_combout ;
wire \inst4|Equal5~1_combout ;
wire \inst4|Equal5~4_combout ;
wire \inst4|Equal5~10_combout ;
wire \inst4|Selector7~3_combout ;
wire \inst4|STATE.StateTYPE_setup~regout ;
wire \inst4|byte_count[3]~16 ;
wire \inst4|byte_count[4]~17_combout ;
wire \inst4|Selector7~0_combout ;
wire \inst4|Selector10~1_combout ;
wire \inst4|STATE.StateTYPE_wait_ss~regout ;
wire \inst4|byte_count[3]~11_combout ;
wire \inst4|byte_count[3]~12_combout ;
wire \inst4|byte_count[0]~7 ;
wire \inst4|byte_count[1]~8_combout ;
wire \inst4|Equal3~0_combout ;
wire \inst4|Selector11~0_combout ;
wire \inst4|Selector11~1_combout ;
wire \inst4|Selector33~0_combout ;
wire \inst4|LessThan2~0_combout ;
wire \inst4|address[12]~2_combout ;
wire \inst4|Add3~1 ;
wire \inst4|Add3~2_combout ;
wire \inst4|Selector41~0_combout ;
wire \inst4|Add3~3 ;
wire \inst4|Add3~5 ;
wire \inst4|Add3~6_combout ;
wire \inst4|Selector39~0_combout ;
wire \inst4|Add3~7 ;
wire \inst4|Add3~8_combout ;
wire \inst4|Selector38~0_combout ;
wire \inst4|Add3~9 ;
wire \inst4|Add3~10_combout ;
wire \inst4|Selector37~0_combout ;
wire \inst4|Add3~11 ;
wire \inst4|Add3~12_combout ;
wire \inst4|Selector36~0_combout ;
wire \inst4|Add3~13 ;
wire \inst4|Add3~14_combout ;
wire \inst4|Selector35~0_combout ;
wire \inst4|Add3~15 ;
wire \inst4|Add3~17 ;
wire \inst4|Add3~18_combout ;
wire \inst4|Selector32~0_combout ;
wire \inst4|Add3~19 ;
wire \inst4|Add3~20_combout ;
wire \inst4|Selector31~0_combout ;
wire \inst4|Add3~21 ;
wire \inst4|Add3~22_combout ;
wire \inst4|Equal4~2_combout ;
wire \inst4|Selector30~0_combout ;
wire \inst4|Add3~23 ;
wire \inst4|Add3~24_combout ;
wire \inst4|Equal4~1_combout ;
wire \inst4|Equal4~3_combout ;
wire \inst4|Selector11~2_combout ;
wire \inst4|STATE.StateTYPE_wait_run~regout ;
wire \inst4|Add5~1 ;
wire \inst4|Add5~2_combout ;
wire \inst4|Add5~3 ;
wire \inst4|Add5~4_combout ;
wire \inst4|Add5~5 ;
wire \inst4|Add5~7 ;
wire \inst4|Add5~8_combout ;
wire \inst4|Add5~9 ;
wire \inst4|Add5~11 ;
wire \inst4|Add5~12_combout ;
wire \inst4|count_wait~15_combout ;
wire \inst4|Add5~13 ;
wire \inst4|Add5~14_combout ;
wire \inst4|Add5~15 ;
wire \inst4|Add5~17 ;
wire \inst4|Add5~18_combout ;
wire \inst4|Add5~19 ;
wire \inst4|Add5~21 ;
wire \inst4|Add5~22_combout ;
wire \inst4|count_wait~14_combout ;
wire \inst4|Add5~23 ;
wire \inst4|Add5~25 ;
wire \inst4|Add5~27 ;
wire \inst4|Add5~28_combout ;
wire \inst4|count_wait~11_combout ;
wire \inst4|Add5~29 ;
wire \inst4|Add5~30_combout ;
wire \inst4|Add5~31 ;
wire \inst4|Add5~33 ;
wire \inst4|Add5~34_combout ;
wire \inst4|Add5~35 ;
wire \inst4|Add5~36_combout ;
wire \inst4|count_wait~9_combout ;
wire \inst4|Add5~37 ;
wire \inst4|Add5~39 ;
wire \inst4|Add5~41 ;
wire \inst4|Add5~43 ;
wire \inst4|Add5~44_combout ;
wire \inst4|count_wait~18_combout ;
wire \inst4|Add5~45 ;
wire \inst4|Add5~46_combout ;
wire \inst4|Add5~47 ;
wire \inst4|Add5~48_combout ;
wire \inst4|count_wait~17_combout ;
wire \inst4|Add5~49 ;
wire \inst4|Add5~50_combout ;
wire \inst4|Add5~51 ;
wire \inst4|Add5~53 ;
wire \inst4|Add5~54_combout ;
wire \inst4|Add5~55 ;
wire \inst4|Add5~57 ;
wire \inst4|Add5~58_combout ;
wire \inst4|Add5~59 ;
wire \inst4|Add5~60_combout ;
wire \inst4|Add5~56_combout ;
wire \inst4|Equal6~0_combout ;
wire \inst4|Add5~42_combout ;
wire \inst4|count_wait~19_combout ;
wire \inst4|Add5~40_combout ;
wire \inst4|count_wait~20_combout ;
wire \inst4|Equal6~2_combout ;
wire \inst4|Add5~52_combout ;
wire \inst4|Equal6~1_combout ;
wire \inst4|Equal6~4_combout ;
wire \inst4|Add5~26_combout ;
wire \inst4|count_wait~12_combout ;
wire \inst4|Add5~24_combout ;
wire \inst4|count_wait~13_combout ;
wire \inst4|Equal6~5_combout ;
wire \inst4|Add5~10_combout ;
wire \inst4|Equal6~7_combout ;
wire \inst4|Add5~20_combout ;
wire \inst4|Add5~16_combout ;
wire \inst4|Equal6~6_combout ;
wire \inst4|Equal6~9_combout ;
wire \inst4|Equal6~10_combout ;
wire \inst4|Selector6~0_combout ;
wire \inst4|STATE.StateTYPE_idle~regout ;
wire \inst4|Equal0~0_combout ;
wire \inst4|Selector13~0_combout ;
wire \inst4|Equal3~1_combout ;
wire \inst4|RES~0_combout ;
wire \inst4|Selector13~1_combout ;
wire \inst4|Selector13~2_combout ;
wire \inst4|begin_transmission~regout ;
wire \inst|Selector2~2_combout ;
wire \inst|RxTxSTATE.RxTxTYPE_hold~regout ;
wire \inst|Selector0~4_combout ;
wire \inst|RxTxSTATE.RxTxTYPE_idle~regout ;
wire \inst|Selector0~1_combout ;
wire \inst|Selector1~2_combout ;
wire \inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ;
wire \inst|Selector6~0_combout ;
wire \inst|shift_register[5]~1_combout ;
wire \inst|spi_clk_count~0_combout ;
wire \inst|spi_clk_count~1_combout ;
wire \inst|sclk_buffer~0_combout ;
wire \inst|sclk_buffer~regout ;
wire \inst|shift_register[5]~0_combout ;
wire \inst|shift_register[5]~2_combout ;
wire \inst|Add0~1_combout ;
wire \inst|Selector3~1_combout ;
wire \inst|Selector3~2_combout ;
wire \inst|Selector3~3_combout ;
wire \inst|end_transmission~0_combout ;
wire \inst|end_transmission~regout ;
wire \inst4|Selector8~0_combout ;
wire \inst4|Selector8~1_combout ;
wire \inst4|STATE.StateTYPE_run~regout ;
wire \inst4|Selector9~0_combout ;
wire \inst4|Selector9~1_combout ;
wire \inst4|Selector9~2_combout ;
wire \inst4|STATE.StateTYPE_hold~regout ;
wire \inst4|Selector0~2_combout ;
wire \inst4|slave_select~regout ;
wire \inst4|RES~1_combout ;
wire \inst4|RES~regout ;
wire \inst4|Equal0~1_combout ;
wire \inst4|VCCEN~0_combout ;
wire \inst4|VCCEN~1_combout ;
wire \inst4|VCCEN~regout ;
wire \inst4|byte_count[3]~5_combout ;
wire \inst4|Selector12~1_combout ;
wire \inst4|DC~regout ;
wire \inst|Selector15~0_combout ;
wire \inst|Selector15~1_combout ;
wire \inst|mosi~0_combout ;
wire \inst|mosi~regout ;
wire \inst|sclk_previous~0_combout ;
wire \inst|sclk_previous~regout ;
wire [1:0] \inst|spi_clk_count ;
wire [7:0] \inst|shift_register ;
wire [3:0] \inst|rx_count ;
wire [0:0] \inst3|altsyncram_component|auto_generated|address_reg_a ;
wire [12:0] \inst4|address ;
wire [31:0] \inst4|count_wait ;
wire [4:0] \inst4|byte_count ;
wire [7:0] \inst4|send_data ;
wire [31:0] \inst4|ss_count ;

wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;

assign \inst3|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \inst3|altsyncram_component|auto_generated|ram_block1a15  = \inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \inst3|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \inst3|altsyncram_component|auto_generated|ram_block1a13  = \inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \inst3|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \inst3|altsyncram_component|auto_generated|ram_block1a11  = \inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \inst3|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \inst3|altsyncram_component|auto_generated|ram_block1a9  = \inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

// Location: LCCOMB_X18_Y4_N2
cycloneii_lcell_comb \inst4|Add3~0 (
// Equation(s):
// \inst4|Add3~0_combout  = \inst4|address [0] $ (VCC)
// \inst4|Add3~1  = CARRY(\inst4|address [0])

	.dataa(\inst4|address [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Add3~0_combout ),
	.cout(\inst4|Add3~1 ));
// synopsys translate_off
defparam \inst4|Add3~0 .lut_mask = 16'h55AA;
defparam \inst4|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N6
cycloneii_lcell_comb \inst4|Add3~4 (
// Equation(s):
// \inst4|Add3~4_combout  = (\inst4|address [2] & (\inst4|Add3~3  $ (GND))) # (!\inst4|address [2] & (!\inst4|Add3~3  & VCC))
// \inst4|Add3~5  = CARRY((\inst4|address [2] & !\inst4|Add3~3 ))

	.dataa(\inst4|address [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add3~3 ),
	.combout(\inst4|Add3~4_combout ),
	.cout(\inst4|Add3~5 ));
// synopsys translate_off
defparam \inst4|Add3~4 .lut_mask = 16'hA50A;
defparam \inst4|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N18
cycloneii_lcell_comb \inst4|Add3~16 (
// Equation(s):
// \inst4|Add3~16_combout  = (\inst4|address [8] & (\inst4|Add3~15  $ (GND))) # (!\inst4|address [8] & (!\inst4|Add3~15  & VCC))
// \inst4|Add3~17  = CARRY((\inst4|address [8] & !\inst4|Add3~15 ))

	.dataa(\inst4|address [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add3~15 ),
	.combout(\inst4|Add3~16_combout ),
	.cout(\inst4|Add3~17 ));
// synopsys translate_off
defparam \inst4|Add3~16 .lut_mask = 16'hA50A;
defparam \inst4|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X17_Y5_N15
cycloneii_lcell_ff \inst|rx_count[2] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|Add0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ),
	.sload(gnd),
	.ena(\inst|shift_register[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|rx_count [2]));

// Location: LCCOMB_X13_Y4_N10
cycloneii_lcell_comb \inst4|Add4~10 (
// Equation(s):
// \inst4|Add4~10_combout  = (\inst4|ss_count [5] & (!\inst4|Add4~9 )) # (!\inst4|ss_count [5] & ((\inst4|Add4~9 ) # (GND)))
// \inst4|Add4~11  = CARRY((!\inst4|Add4~9 ) # (!\inst4|ss_count [5]))

	.dataa(\inst4|ss_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~9 ),
	.combout(\inst4|Add4~10_combout ),
	.cout(\inst4|Add4~11 ));
// synopsys translate_off
defparam \inst4|Add4~10 .lut_mask = 16'h5A5F;
defparam \inst4|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N12
cycloneii_lcell_comb \inst4|Add4~12 (
// Equation(s):
// \inst4|Add4~12_combout  = (\inst4|ss_count [6] & (\inst4|Add4~11  $ (GND))) # (!\inst4|ss_count [6] & (!\inst4|Add4~11  & VCC))
// \inst4|Add4~13  = CARRY((\inst4|ss_count [6] & !\inst4|Add4~11 ))

	.dataa(vcc),
	.datab(\inst4|ss_count [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~11 ),
	.combout(\inst4|Add4~12_combout ),
	.cout(\inst4|Add4~13 ));
// synopsys translate_off
defparam \inst4|Add4~12 .lut_mask = 16'hC30C;
defparam \inst4|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N16
cycloneii_lcell_comb \inst4|Add4~16 (
// Equation(s):
// \inst4|Add4~16_combout  = (\inst4|ss_count [8] & (\inst4|Add4~15  $ (GND))) # (!\inst4|ss_count [8] & (!\inst4|Add4~15  & VCC))
// \inst4|Add4~17  = CARRY((\inst4|ss_count [8] & !\inst4|Add4~15 ))

	.dataa(\inst4|ss_count [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~15 ),
	.combout(\inst4|Add4~16_combout ),
	.cout(\inst4|Add4~17 ));
// synopsys translate_off
defparam \inst4|Add4~16 .lut_mask = 16'hA50A;
defparam \inst4|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N20
cycloneii_lcell_comb \inst4|Add4~20 (
// Equation(s):
// \inst4|Add4~20_combout  = (\inst4|ss_count [10] & (\inst4|Add4~19  $ (GND))) # (!\inst4|ss_count [10] & (!\inst4|Add4~19  & VCC))
// \inst4|Add4~21  = CARRY((\inst4|ss_count [10] & !\inst4|Add4~19 ))

	.dataa(\inst4|ss_count [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~19 ),
	.combout(\inst4|Add4~20_combout ),
	.cout(\inst4|Add4~21 ));
// synopsys translate_off
defparam \inst4|Add4~20 .lut_mask = 16'hA50A;
defparam \inst4|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N20
cycloneii_lcell_comb \inst4|Add4~52 (
// Equation(s):
// \inst4|Add4~52_combout  = (\inst4|ss_count [26] & (\inst4|Add4~51  $ (GND))) # (!\inst4|ss_count [26] & (!\inst4|Add4~51  & VCC))
// \inst4|Add4~53  = CARRY((\inst4|ss_count [26] & !\inst4|Add4~51 ))

	.dataa(\inst4|ss_count [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~51 ),
	.combout(\inst4|Add4~52_combout ),
	.cout(\inst4|Add4~53 ));
// synopsys translate_off
defparam \inst4|Add4~52 .lut_mask = 16'hA50A;
defparam \inst4|Add4~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N22
cycloneii_lcell_comb \inst4|Add4~54 (
// Equation(s):
// \inst4|Add4~54_combout  = (\inst4|ss_count [27] & (!\inst4|Add4~53 )) # (!\inst4|ss_count [27] & ((\inst4|Add4~53 ) # (GND)))
// \inst4|Add4~55  = CARRY((!\inst4|Add4~53 ) # (!\inst4|ss_count [27]))

	.dataa(vcc),
	.datab(\inst4|ss_count [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~53 ),
	.combout(\inst4|Add4~54_combout ),
	.cout(\inst4|Add4~55 ));
// synopsys translate_off
defparam \inst4|Add4~54 .lut_mask = 16'h3C3F;
defparam \inst4|Add4~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N24
cycloneii_lcell_comb \inst4|Add4~56 (
// Equation(s):
// \inst4|Add4~56_combout  = (\inst4|ss_count [28] & (\inst4|Add4~55  $ (GND))) # (!\inst4|ss_count [28] & (!\inst4|Add4~55  & VCC))
// \inst4|Add4~57  = CARRY((\inst4|ss_count [28] & !\inst4|Add4~55 ))

	.dataa(\inst4|ss_count [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~55 ),
	.combout(\inst4|Add4~56_combout ),
	.cout(\inst4|Add4~57 ));
// synopsys translate_off
defparam \inst4|Add4~56 .lut_mask = 16'hA50A;
defparam \inst4|Add4~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N26
cycloneii_lcell_comb \inst4|Add4~58 (
// Equation(s):
// \inst4|Add4~58_combout  = (\inst4|ss_count [29] & (!\inst4|Add4~57 )) # (!\inst4|ss_count [29] & ((\inst4|Add4~57 ) # (GND)))
// \inst4|Add4~59  = CARRY((!\inst4|Add4~57 ) # (!\inst4|ss_count [29]))

	.dataa(vcc),
	.datab(\inst4|ss_count [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~57 ),
	.combout(\inst4|Add4~58_combout ),
	.cout(\inst4|Add4~59 ));
// synopsys translate_off
defparam \inst4|Add4~58 .lut_mask = 16'h3C3F;
defparam \inst4|Add4~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N28
cycloneii_lcell_comb \inst4|Add4~60 (
// Equation(s):
// \inst4|Add4~60_combout  = (\inst4|ss_count [30] & (\inst4|Add4~59  $ (GND))) # (!\inst4|ss_count [30] & (!\inst4|Add4~59  & VCC))
// \inst4|Add4~61  = CARRY((\inst4|ss_count [30] & !\inst4|Add4~59 ))

	.dataa(vcc),
	.datab(\inst4|ss_count [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~59 ),
	.combout(\inst4|Add4~60_combout ),
	.cout(\inst4|Add4~61 ));
// synopsys translate_off
defparam \inst4|Add4~60 .lut_mask = 16'hC30C;
defparam \inst4|Add4~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N30
cycloneii_lcell_comb \inst4|Add4~62 (
// Equation(s):
// \inst4|Add4~62_combout  = \inst4|Add4~61  $ (\inst4|ss_count [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|ss_count [31]),
	.cin(\inst4|Add4~61 ),
	.combout(\inst4|Add4~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add4~62 .lut_mask = 16'h0FF0;
defparam \inst4|Add4~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N6
cycloneii_lcell_comb \inst4|Add5~6 (
// Equation(s):
// \inst4|Add5~6_combout  = (\inst4|count_wait [3] & (!\inst4|Add5~5 )) # (!\inst4|count_wait [3] & ((\inst4|Add5~5 ) # (GND)))
// \inst4|Add5~7  = CARRY((!\inst4|Add5~5 ) # (!\inst4|count_wait [3]))

	.dataa(\inst4|count_wait [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~5 ),
	.combout(\inst4|Add5~6_combout ),
	.cout(\inst4|Add5~7 ));
// synopsys translate_off
defparam \inst4|Add5~6 .lut_mask = 16'h5A5F;
defparam \inst4|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N0
cycloneii_lcell_comb \inst4|Add5~32 (
// Equation(s):
// \inst4|Add5~32_combout  = (\inst4|count_wait [16] & (\inst4|Add5~31  $ (GND))) # (!\inst4|count_wait [16] & (!\inst4|Add5~31  & VCC))
// \inst4|Add5~33  = CARRY((\inst4|count_wait [16] & !\inst4|Add5~31 ))

	.dataa(\inst4|count_wait [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~31 ),
	.combout(\inst4|Add5~32_combout ),
	.cout(\inst4|Add5~33 ));
// synopsys translate_off
defparam \inst4|Add5~32 .lut_mask = 16'hA50A;
defparam \inst4|Add5~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N6
cycloneii_lcell_comb \inst4|Add5~38 (
// Equation(s):
// \inst4|Add5~38_combout  = (\inst4|count_wait [19] & (!\inst4|Add5~37 )) # (!\inst4|count_wait [19] & ((\inst4|Add5~37 ) # (GND)))
// \inst4|Add5~39  = CARRY((!\inst4|Add5~37 ) # (!\inst4|count_wait [19]))

	.dataa(\inst4|count_wait [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~37 ),
	.combout(\inst4|Add5~38_combout ),
	.cout(\inst4|Add5~39 ));
// synopsys translate_off
defparam \inst4|Add5~38 .lut_mask = 16'h5A5F;
defparam \inst4|Add5~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N28
cycloneii_lcell_comb \inst4|Add5~60 (
// Equation(s):
// \inst4|Add5~60_combout  = (\inst4|count_wait [30] & (\inst4|Add5~59  $ (GND))) # (!\inst4|count_wait [30] & (!\inst4|Add5~59  & VCC))
// \inst4|Add5~61  = CARRY((\inst4|count_wait [30] & !\inst4|Add5~59 ))

	.dataa(vcc),
	.datab(\inst4|count_wait [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~59 ),
	.combout(\inst4|Add5~60_combout ),
	.cout(\inst4|Add5~61 ));
// synopsys translate_off
defparam \inst4|Add5~60 .lut_mask = 16'hC30C;
defparam \inst4|Add5~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N30
cycloneii_lcell_comb \inst4|Add5~62 (
// Equation(s):
// \inst4|Add5~62_combout  = \inst4|Add5~61  $ (\inst4|count_wait [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|count_wait [31]),
	.cin(\inst4|Add5~61 ),
	.combout(\inst4|Add5~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add5~62 .lut_mask = 16'h0FF0;
defparam \inst4|Add5~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X23_Y7
cycloneii_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst4|address [12]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|address [11],\inst4|address [10],\inst4|address [9],\inst4|address [8],\inst4|address [7],\inst4|address [6],\inst4|address [5],\inst4|address [4],\inst4|address [3],\inst4|address [2],\inst4|address [1],\inst4|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../mif256.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 6144;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000080006C783FBF00F6000100008000C460F107001B000100010001A722E306001D80000001000377E312CF8C1CC00080010003F30708CF0C18C00080020007E01704C6E400A0000002000BE0600FF66000D0004002001FC76007F2E000F8004004003E0F001FF97000FC004004007E0F801FF0F0087E00200400F9C4001BE0F0007F00200801F1CC000B805E005B80200803D038C00340D9801DC00008071FBEC003E0E18218E010100E4F0E380DF000C200F010101C6C08300190004000F8001038FED0000090027211FC080071FF200003100073137E0820A39F0E001C00C06FC33D0021607BDC006000E0CE81DE8402E81FF0010000207D60874445FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h1770000000000FF6DEA44BEF88000000000007BB87D255FFE030000000000009072AAFF8626000000000000002345FF00000000000000000003C7F000000000000000000000CA00000000000000000000003E00000000000000000000003A000000000000000000000020C0000000000000000000008010000000000000000000010000000000000C000120003F000200DC03FC0180021000200002000100020F800FFC007FFFFF03FF1FFF0FC00FFC007FFFFFC7FFFFFF8FF83FFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N18
cycloneii_lcell_comb \inst4|Add1~0 (
// Equation(s):
// \inst4|Add1~0_combout  = \inst4|byte_count [0] $ (VCC)
// \inst4|Add1~1  = CARRY(\inst4|byte_count [0])

	.dataa(vcc),
	.datab(\inst4|byte_count [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Add1~0_combout ),
	.cout(\inst4|Add1~1 ));
// synopsys translate_off
defparam \inst4|Add1~0 .lut_mask = 16'h33CC;
defparam \inst4|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N20
cycloneii_lcell_comb \inst4|Add1~2 (
// Equation(s):
// \inst4|Add1~2_combout  = (\inst4|byte_count [1] & (!\inst4|Add1~1 )) # (!\inst4|byte_count [1] & ((\inst4|Add1~1 ) # (GND)))
// \inst4|Add1~3  = CARRY((!\inst4|Add1~1 ) # (!\inst4|byte_count [1]))

	.dataa(vcc),
	.datab(\inst4|byte_count [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add1~1 ),
	.combout(\inst4|Add1~2_combout ),
	.cout(\inst4|Add1~3 ));
// synopsys translate_off
defparam \inst4|Add1~2 .lut_mask = 16'h3C3F;
defparam \inst4|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N22
cycloneii_lcell_comb \inst4|Add1~4 (
// Equation(s):
// \inst4|Add1~4_combout  = (\inst4|byte_count [2] & ((GND) # (!\inst4|Add1~3 ))) # (!\inst4|byte_count [2] & (\inst4|Add1~3  $ (GND)))
// \inst4|Add1~5  = CARRY((\inst4|byte_count [2]) # (!\inst4|Add1~3 ))

	.dataa(vcc),
	.datab(\inst4|byte_count [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add1~3 ),
	.combout(\inst4|Add1~4_combout ),
	.cout(\inst4|Add1~5 ));
// synopsys translate_off
defparam \inst4|Add1~4 .lut_mask = 16'h3CCF;
defparam \inst4|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N24
cycloneii_lcell_comb \inst4|Add1~6 (
// Equation(s):
// \inst4|Add1~6_combout  = (\inst4|byte_count [3] & (\inst4|Add1~5  & VCC)) # (!\inst4|byte_count [3] & (!\inst4|Add1~5 ))
// \inst4|Add1~7  = CARRY((!\inst4|byte_count [3] & !\inst4|Add1~5 ))

	.dataa(\inst4|byte_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add1~5 ),
	.combout(\inst4|Add1~6_combout ),
	.cout(\inst4|Add1~7 ));
// synopsys translate_off
defparam \inst4|Add1~6 .lut_mask = 16'hA505;
defparam \inst4|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N26
cycloneii_lcell_comb \inst4|Add1~8 (
// Equation(s):
// \inst4|Add1~8_combout  = (\inst4|byte_count [4] & ((GND) # (!\inst4|Add1~7 ))) # (!\inst4|byte_count [4] & (\inst4|Add1~7  $ (GND)))
// \inst4|Add1~9  = CARRY((\inst4|byte_count [4]) # (!\inst4|Add1~7 ))

	.dataa(vcc),
	.datab(\inst4|byte_count [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add1~7 ),
	.combout(\inst4|Add1~8_combout ),
	.cout(\inst4|Add1~9 ));
// synopsys translate_off
defparam \inst4|Add1~8 .lut_mask = 16'h3CCF;
defparam \inst4|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N28
cycloneii_lcell_comb \inst4|Add1~10 (
// Equation(s):
// \inst4|Add1~10_combout  = \inst4|Add1~9 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add1~9 ),
	.combout(\inst4|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add1~10 .lut_mask = 16'hF0F0;
defparam \inst4|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X11_Y3
cycloneii_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst4|address [12]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|address [11],\inst4|address [10],\inst4|address [9],\inst4|address [8],\inst4|address [7],\inst4|address [6],\inst4|address [5],\inst4|address [4],\inst4|address [3],\inst4|address [2],\inst4|address [1],\inst4|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../mif256.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 6144;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000080006387C040FF06000100008000DB9F0EF8FFE300010001000198DD1CF9FFE1800000010003081CED3073E2C000800100030CF8F730F3E7C000800200061FE8FB391BFF2000000200081F9FF0099FFF100040020018389FF80D1FFF180040040031F0FFE0068FFF0C0040040061F07FE00F0FF78600200400C63BFFE41F0FFF83002008018E33FFF47FA1FFA5802008032FC73FFCBF267FE2C0000806E0413FFC1F1E7DE76010100DB0F1C7F20FFF3DFF3010101B93F7CFFE6FFFBFFF18001037012FFFFF6FFD8DEE0C08006E00DFFFFCEFFF8CEC8608209C60F1FFE3FF3F903CC100211F8423FF9FFF1F317E20840217E00FFEFFFFDF829F78444400;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hE88FFFFFF8FFF0092124481077FFFC4729FFF844781252001FCFFC0EFFFFFFF6F8CAA0079D9FFFFFFFFFFFFFFDC4400FFFFFFF80FC3F7FFFFFCC40FFFFFFC01A000000000034D0000000000000000F80000010000000000000000000000018000000000000000000000E0E0000000000000000000018010000000000000000000000000000000000200012000010000005E05020100020C00200002010008020FC007F800FFFFFF03FEFFFE0F8007FC00FFFFFF8BFFFFFF8FF00FFFC07FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X11_Y5
cycloneii_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst4|address [12]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\inst4|address [10],\inst4|address [9],\inst4|address [8],\inst4|address [7],\inst4|address [6],\inst4|address [5],\inst4|address [4],\inst4|address [3],\inst4|address [2],\inst4|address [1],\inst4|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../mif256.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 6144;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hC000000000000000C000000000000003000000000000000C3000000000000000000000000000000000000000000000328C00000000000000300000000000000C00000000000000CAAF00000000000000300000000000000C000000000000032A9BC000000000000030000000000000000000000000000FAA96F000000000000000000000000000300000000000003EAA6ABC0000000000000C00000000000030000000000000FAAAAAAF0000000000000C00000000000000000000000003EAAAAAA3C0000000000000000000000000C000000000000FAAA96AA8F0000000000003000000000000C000000000003E5AA956AA3C00000000000300000000000000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h0000000000F15AA55AAA6F000000000000000000000003000000000003CA56A655695BC00000000000C0000000000300000000000F2A96A6955A54F00000000000C0000000000300000000003CAA5556556A563C000000000000000000000C0000000000F26A659A55696A8F000000000030000000000C0000000003CA9AA5AA555556A3C00000000030000000000C000000000F2A569AA6955556A4F000000000300000000030000000003CA95555AA965955A93C000000000C000000003000000000F1A6A556AAAAA955A54F000000000C000000003000000003C696AA55AA6A555555A3C00000000C00000000C00000000F269AA9556A6A695555A8F00000;
// synopsys translate_on

// Location: M4K_X11_Y4
cycloneii_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst4|address [12]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|address [11],\inst4|address [10],\inst4|address [9],\inst4|address [8],\inst4|address [7],\inst4|address [6],\inst4|address [5],\inst4|address [4],\inst4|address [3],\inst4|address [2],\inst4|address [1],\inst4|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../mif256.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 6144;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000080006FFFFFFFFFF6000100008000DFFFFFFFFFFB000100010001BFFFFFFFFFFD8000000100037FFFFFFFFFFEC00080010003FFFFFFFFFFFFC00080020007FFFFFFFFFFFFA0000002000BFFFFFFFFFFFFD0004002001FFFFFFFFFFFFFF8004004003FFFFFFFFFFFFFFC004004007FFFFFFFFFFFFFFE00200400FFFFFFFFFFFFFFFF00200801FFFFFFFFFFFFFFFF80200803FFFFFFFFFFFFFFFFC0000807FFFFFFFFFFFFFFFFE010100FFFFFFFFFFFFFFFFFF010101FFFFFFFFFFFFFFFFFF800103FFFFFFFFFFFFFFFFFFC08007FFFFFFFFFFFFFFFFFFE0820BFFFFFFFFFFFFFFFFFFD00217FFFFFFFFFFFFFFFFFFE8402FFFFFFFFFFFFFFFFFFFF4005FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFA44BFFFFFFFFFFFFFFFFFFFFC247FFFFFFFFFFFFFFFFFFFFE20FFFFFFFFFFFFFFFFFFFFFF41FFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFF3FFFFF0003FFDFFFFFF1FFFE1FFFE00003FF01F803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X23_Y5
cycloneii_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst4|address [12]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|address [11],\inst4|address [10],\inst4|address [9],\inst4|address [8],\inst4|address [7],\inst4|address [6],\inst4|address [5],\inst4|address [4],\inst4|address [3],\inst4|address [2],\inst4|address [1],\inst4|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../mif256.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 6144;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000FFFFFFFFFF00000000080001FFFFFFFFFF90000000100013FFFFFFFFFFC8000000000027FFFFFFFFFFE400000010001FFFFFFFFFFFF800000020003FFFFFFFFFFFF800000000003FFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF0000004001FFFFFFFFFFFFFF8004000003FFFFFFFFFFFFFFC002000007FFFFFFFFFFFFFFE00000800FFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFC0001007FFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFE0000FFFFFFFFFEFFFFFFFFFF0441FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFF00FFFFFFFF8003FFFFFFF80200FFFFFFFFD017FFFFFFF802BFFFFFFFFFE8AFFFFFFFFFFE9FFF7FFFFFF45FFFFF8FFF0000003FFFFFFC7FFFFFFF800000000000003CF00200000000FFFEC011F81FEFF200F8E3BFDC1FEFFC7F7BBFF1DE7FE3F89EFE07F071820C4F63CFFC0CFEFE1DDFE3C801FFFF1FEFBF03CC3E7B600000708606800A01CC123F601000008484800A01DE4007240000179004000FF1C27E1FE3FFFFE31FE1FFE3007C00020000000000000000004400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X11_Y8
cycloneii_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst4|address [12]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\inst4|address [10],\inst4|address [9],\inst4|address [8],\inst4|address [7],\inst4|address [6],\inst4|address [5],\inst4|address [4],\inst4|address [3],\inst4|address [2],\inst4|address [1],\inst4|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../mif256.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 6144;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h400000000000000080000000000000020000000000000004200000000000000000000000000000000000000000000023C4000000000000002000000000000008000000000000004FFE000000000000002000000000000008000000000000023FFF8000000000000020000000000000000000000000000BFFFFE000000000000000000000000000200000000000002FFFFFF80000000000000800000000000020000000000000BFFFFFFE0000000000000800000000000000000000000002FFFFFFF3800000000000000000000000008000000000000BFFFFFFFCE00000000000020000000000008000000000002FFFFFFFFF3800000000000200000000000000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h0000000000B3FFFFFFFFFE000000000000000000000002000000000002CFFFFFFFFFFF80000000000080000000000200000000000B3FFFFFFFFFFCA00000000000800000000003000000000028FFFFFFFFFFFF2800000000000000000000080000000000A3FFFFFFFFFFFFCA000000000020000000000800000000028FFFFFFFFFFFFFF2800000000020000000000C000000000A3FFFFFFFFFFFFFFCA0000000003000000000200000000028FFFFFFFFFFFFFFFF28000000000C000000002000000000A3FFFFFFFFFFFFFFFFCA00000000080000000030000000028FFFFFFFFFFFFFFFFFF2800000000800000000800000000A3FFFFFFFFFFFFFFFFFFCA00000;
// synopsys translate_on

// Location: M4K_X23_Y6
cycloneii_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst4|address [12]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|address [11],\inst4|address [10],\inst4|address [9],\inst4|address [8],\inst4|address [7],\inst4|address [6],\inst4|address [5],\inst4|address [4],\inst4|address [3],\inst4|address [2],\inst4|address [1],\inst4|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../mif256.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 6144;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFF7FFFDFFFFFFFFFFBFFFEFFFF7FFFBFFFFFFFFFFCFFFEFFFEFFFE7FFFFFFFFFFE7FFFFFFEFFFCFFFFFFFFFFFF3FFFFFFEFFFCFFFFFFFFFFFF3FFF7FFDFFF9FFFFFFFFFFFFDFFFFFFDFFF7FFFFFFFFFFFFEFFFFFFFFFE7FFDFFFFFFFFFEFFFBFFBFFEFFFFFFFFFFFFFF7FFBFFBFFDFFFFFFFFFFFFFFBFFDFFFFFBFFFFFFFFFFFFFFDFFDFF7FF7FFFFFFFFFFFFFFEFFFFF7FEFFFFFFFFFFFFFFFF7FFFFFF9FFFFFFFFFFFFFFFF9FEFEFF3FFF7FFFFFFFFFFFFCFFFEFE7FFFFFFFFFFFFFFFFE7FFFFCFFFFFFFFFFFFFFFFFF3FFFF9FFFFFFFFFFFFFFFFFF9FFDF7FFFFFFFFEFFFFFFFFFEFFFEFFFFFFFFF8FFFFFFFFFF7FFDFFFFFFFFE1FFFFFFFFFFBFFBFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFF2FF10FFFFFFDBB7FFFFFE87FDFF105FFFFFFFFFFFFFF407FD40FE7BFFFFFDFFFFFFE399B160008C1FFFFBFFFFFC7000FFFFFFC0000FF3BFFFC0007FFF0003FFFFFFDB7FF5FB9C000000013FA60403D00DC1051C4023E010028E84400E20805CE46141F80F8A6DF3B09C3003B00101E2A01C27FE0000A01040EC32C0949FFFFF8F59497FF5EE33EC0097EFFFF75B6B7FF5FE21BF4C9BFFFFE06FFBFFF00E3D81E01C00001CE0120014FF83FFC5E7FFFFFEFFFFFFF8FFABFFF93FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X11_Y6
cycloneii_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst4|address [12]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|address [11],\inst4|address [10],\inst4|address [9],\inst4|address [8],\inst4|address [7],\inst4|address [6],\inst4|address [5],\inst4|address [4],\inst4|address [3],\inst4|address [2],\inst4|address [1],\inst4|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../mif256.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 6144;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000004FFFFF8FFC720000000080009FFFFF8F3C790000000100013F7FF7871C3C8000000000027FCFF6CF9E7E400080010001FFEFBCFFFFFF800000020003FFBF03E7FE7F800000000003F3F30FF1FC7DC0004002000FC7E78FFCFC7DF8000004003FFF831FF9F07CFC004000007FFF803FFFFB7DFE00200400FFFFD03FFDF93CFE00000800FFFFC03FF3FF1C7F00200001FBBEC01FE3FFCE3F80000803FFFE401FF9F3CF1FC0001007EFFE583FF8FFE78FE000000F7FCC58FFF8FFF7EFF000101FFFF010C7FDCEF3FDF808003FFFE001EFFEF2FBBFFC00003FFF3E00FE7BF7FFFFFC002078FFFE01F843FFFFC3FE0400FFFFFE998021FFFFF1FF0001FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFD92000007FF9FF8003FFFC38000000001FFDEFC247FFF6300000001813BFEFE00FFFFFE000000000000FE7F41FF8000000000000000007FC7FC00000000000000000001CA00000000000000000000003E000000000000000000000000000000000000000000000020C0000000000000000000008010000000000000000000000000000000000000000000010000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X11_Y10
cycloneii_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst4|address [12]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\inst4|address [10],\inst4|address [9],\inst4|address [8],\inst4|address [7],\inst4|address [6],\inst4|address [5],\inst4|address [4],\inst4|address [3],\inst4|address [2],\inst4|address [1],\inst4|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../mif256.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 6144;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAEAAAAAAAAAAAAAABAAAAAAAAAAAAAAAA8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8BEAAAAAAAAAAAAAAABAAAAAAAAAAAAAAEAAAAAAAAAAAAAAAFF4AAAAAAAAAAAAAA8AAAAAAAAAAAAAA2AAAAAAAAAAAAA8BFFD2AAAAAAAAAAAAABAAAAAAAAAAAAAAAAAAAAAAAAAAAA1FFFF4AAAAAAAAAAAAAAAAAAAAAAAAAAABAAAAAAAAAAAAA87FFFFD2AAAAAAAAAAAAA2AAAAAAAAAAAA8AAAAAAAAAAAAA1FFFFFF4AAAAAAAAAAAAAEAAAAAAAAAAAAAAAAAAAAAAAAA87FFFFFF92AAAAAAAAAAAAAAAAAAAAAAAAAEAAAAAAAAAAAA1FFFFFFFE4AAAAAAAAAAAAAAAAAAAAAAAAA2AAAAAAAAAAA87FFFFFFFF92AAAAAAAAAAABAAAAAAAAAAAAAA;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hAAAAAAAAAA1BFFFFFFFFF4AAAAAAAAAAAAAAAAAAAAAAABAAAAAAAAAAA86FFFFFFFFFFD2AAAAAAAAAAAAAAAAAAAAAA8AAAAAAAAAAA1BFFFFFEBFFFEEAAAAAAAAAAA2AAAAAAAAAA9AAAAAAAAAA8EFFFFFFEFFFFFBAAAAAAAAAAAAAAAAAAAAAAEAAAAAAAAAABBFFFFFFEFFABFEEAAAAAAAAAABAAAAAAAAAA2AAAAAAAAAAEFFFFBFFFBFFEFFBEAAAAAAAAA8AAAAAAAAAA6AAAAAAAAAFBFEFFFFFFFFFEBFEFAAAAAAAAA9AAAAAAAAABAAAAAAAAABEFFEBEBFFFFFFEBFFAEAAAAAAAAA6AAAAAAAA8AAAAAAAAAEBFEFFEBFFFFFFEFFEA3AAAAAAAAA2AAAAAAAA9AAAAAAAAB2FFFFFABFFFFFFFFFEF8EAAAAAAAAEAAAAAAAAEAAAAAAAACBFFFFEFFFFFFFFFFFAFE3AAAAA;
// synopsys translate_on

// Location: M4K_X23_Y4
cycloneii_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst4|address [12]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|address [11],\inst4|address [10],\inst4|address [9],\inst4|address [8],\inst4|address [7],\inst4|address [6],\inst4|address [5],\inst4|address [4],\inst4|address [3],\inst4|address [2],\inst4|address [1],\inst4|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../mif256.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 6144;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h000000800020000070038400010000000040000070C38200010000000080800878E3C1000000010001003009306180800000000003001043000000C000800000060040FC1801802000000200080C0CF00E0382100000000018381870030382100040000010007CE0060F83080000040020007FC0000482040000000040002FC00206C3030020000180003FC00C00E3818000080304413FE01C0031C0C00000060001BFE0060C30E06010000C1001A7C007001870301010188033A7000700081018000030000FEF3802310C020C000060001FFE10010D04400608208000C1FF0184080000010001070001FE07BC00003C008002000001667FDE00000E00440500;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h000026DFF9FF80060024480003C7FC47E9FFE0021000000009CFFC4FFFE7EC4010028000001FFFFFFFFFFFF018040007FFFFFF80FFFFFFFFF80C403FFFFFC03F000000000024D00000000000FFFC0F90000C1FF000C000039C0023F8003BBFF0040000009C000030000C024A0200C000F83E001FC00000FF9F1FE7BF00041C00201000600206800AE004320023E000200D64FFCA198E61002600003790148027F9C2FFC027FFFFF23FF3FFF3FC7CFFC207FFFFFCFFFFFFF8FFC7FFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000;
// synopsys translate_on

// Location: M4K_X11_Y7
cycloneii_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst4|address [12]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|address [11],\inst4|address [10],\inst4|address [9],\inst4|address [8],\inst4|address [7],\inst4|address [6],\inst4|address [5],\inst4|address [4],\inst4|address [3],\inst4|address [2],\inst4|address [1],\inst4|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../mif256.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 6144;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFF7FFFA420177003B5FFFFFFFFFFFF44200370C28BFFFFFFFEFFFFA4820A78EBCCFFFFFFFEFFFE6032093065807FFF7FFFFFFCE21643C004003FFFFFFFFFF9C040FCD80D809FFFFFFDFFF3CC0CF1EE6382CFFFBFFDFFE7B81877F30382E7FFBFFFFFCE087CEFF62FA373FFFFFBFF9C057FD770249AF9FFFFFBFF38002FC82206C37DFFDFFFFF708039C00D00E39AFFDFF7FEC4413DE11C8031D97FFFF7FD8001BCE3E62CB0E0BFFFFFFA1409A7CFF700DA70DFFFEFF48033A70097004810EFFFEFE80E0FEF3982316C02F3F7FF91871FFE13010D244079FFDF210AC1FF05840809003CFFDE670001FE07BC40083C1E7BFCF001A1667EDE00210E073BF8E2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000026DB063E8706079FB38603C783B8161AE31A17DDF78689CF03B0BDE76C48106D6FF0401F9FF6000F2FB01833DFD7FE00207F000003E06833BF3FF8043FC0FFFFFFFFFFC37FFFFFFFFFFF0003F06FFFF0400FFF3FFFFC63FFDC07FFC7E80FFBFFFFFF63FFFFCFFFF1F1B5FDFF3FFF07C1FFE03FF7FE0060E01840FFFBE3FFDFEFFF9FFDF97FF59FFBDFFFDC6FFFFFF75B1235F671BEFFDBFFFFE86FEB7FF8F63D7FBFDFFFFFFDFFEDFFECFB837FFDFFFFFFFB1FFFFFFFFC38FFF7F7FFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X11_Y9
cycloneii_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst4|address [12]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\inst4|address [10],\inst4|address [9],\inst4|address [8],\inst4|address [7],\inst4|address [6],\inst4|address [5],\inst4|address [4],\inst4|address [3],\inst4|address [2],\inst4|address [1],\inst4|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../mif256.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rom256:inst3|altsyncram:altsyncram_component|altsyncram_ds71:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 6144;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h55555555555555551555555555555554555555555555555465555555555555555555555555555555555555555555556699555555555555554555555555555551555555555555559966555555555555556555555555555559555555555555566545955555555555554555555555555555555555555555599542655555555555555555555555555545555555555555665501995555555555555955555555555565555555555555995515665555555555555155555555555555555555555556655545519555555555555555555555555515555555555559555441546555555555555755555555555595555555555565055405550D55555555555455555555555555;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h5555555555D00550015513555555555555555555555554555555555557050141001508D55555555555D5555555555655555555555C1541013C0400355555555555D555555555555555555555704000013000010D55555555555555555555515555555555C1400005300FC1435555555555455555555559555555555705004C554C003150155555555565555555555555555555501530005040003C5405555555555555555555455555555540543C3C0005003C503155555555555555555565555555553053003C4501003053CC5555555559555555555555555554C00000FC190000000303155555555155555555155555555310004300150000000F04C55555;
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
cycloneii_lcell_comb \inst4|Selector0~0 (
// Equation(s):
// \inst4|Selector0~0_combout  = (\inst4|STATE.StateTYPE_wait_ss~regout ) # ((\inst4|STATE.StateTYPE_wait_run~regout ) # (!\inst4|STATE.StateTYPE_idle~regout ))

	.dataa(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.datab(vcc),
	.datac(\inst4|STATE.StateTYPE_idle~regout ),
	.datad(\inst4|STATE.StateTYPE_wait_run~regout ),
	.cin(gnd),
	.combout(\inst4|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector0~0 .lut_mask = 16'hFFAF;
defparam \inst4|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N12
cycloneii_lcell_comb \inst4|Selector0~1 (
// Equation(s):
// \inst4|Selector0~1_combout  = (\inst4|Selector0~0_combout ) # ((\inst4|RES~0_combout  & ((\inst4|Equal3~1_combout ) # (!\inst4|Selector13~0_combout ))))

	.dataa(\inst4|Selector0~0_combout ),
	.datab(\inst4|Selector13~0_combout ),
	.datac(\inst4|Equal3~1_combout ),
	.datad(\inst4|RES~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector0~1 .lut_mask = 16'hFBAA;
defparam \inst4|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N20
cycloneii_lcell_comb \inst4|Selector12~0 (
// Equation(s):
// \inst4|Selector12~0_combout  = (\inst4|DC~regout  & !\inst4|STATE.StateTYPE_run~regout )

	.dataa(\inst4|DC~regout ),
	.datab(vcc),
	.datac(\inst4|STATE.StateTYPE_run~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector12~0 .lut_mask = 16'h0A0A;
defparam \inst4|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N25
cycloneii_lcell_ff \inst|shift_register[7] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|shift_register[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|shift_register [7]));

// Location: LCCOMB_X14_Y6_N2
cycloneii_lcell_comb \inst4|Selector10~0 (
// Equation(s):
// \inst4|Selector10~0_combout  = (!\inst4|byte_count [1] & ((\inst4|byte_count [3] & (\inst4|byte_count [0] & \inst4|byte_count [2])) # (!\inst4|byte_count [3] & ((!\inst4|byte_count [2])))))

	.dataa(\inst4|byte_count [0]),
	.datab(\inst4|byte_count [3]),
	.datac(\inst4|byte_count [2]),
	.datad(\inst4|byte_count [1]),
	.cin(gnd),
	.combout(\inst4|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector10~0 .lut_mask = 16'h0083;
defparam \inst4|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y4_N11
cycloneii_lcell_ff \inst4|ss_count[5] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add4~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [5]));

// Location: LCFF_X13_Y4_N17
cycloneii_lcell_ff \inst4|ss_count[8] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add4~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [8]));

// Location: LCFF_X13_Y4_N21
cycloneii_lcell_ff \inst4|ss_count[10] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add4~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [10]));

// Location: LCCOMB_X14_Y4_N6
cycloneii_lcell_comb \inst4|Equal5~2 (
// Equation(s):
// \inst4|Equal5~2_combout  = (!\inst4|ss_count [9] & (\inst4|ss_count [11] & (!\inst4|ss_count [10] & !\inst4|ss_count [8])))

	.dataa(\inst4|ss_count [9]),
	.datab(\inst4|ss_count [11]),
	.datac(\inst4|ss_count [10]),
	.datad(\inst4|ss_count [8]),
	.cin(gnd),
	.combout(\inst4|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal5~2 .lut_mask = 16'h0004;
defparam \inst4|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y3_N23
cycloneii_lcell_ff \inst4|ss_count[27] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add4~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [27]));

// Location: LCFF_X13_Y3_N25
cycloneii_lcell_ff \inst4|ss_count[28] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add4~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [28]));

// Location: LCFF_X13_Y3_N27
cycloneii_lcell_ff \inst4|ss_count[29] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add4~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [29]));

// Location: LCFF_X13_Y3_N29
cycloneii_lcell_ff \inst4|ss_count[30] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add4~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [30]));

// Location: LCFF_X13_Y3_N31
cycloneii_lcell_ff \inst4|ss_count[31] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add4~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [31]));

// Location: LCCOMB_X14_Y3_N10
cycloneii_lcell_comb \inst4|Equal5~9 (
// Equation(s):
// \inst4|Equal5~9_combout  = (!\inst4|ss_count [29] & (!\inst4|ss_count [28] & (!\inst4|ss_count [31] & !\inst4|ss_count [30])))

	.dataa(\inst4|ss_count [29]),
	.datab(\inst4|ss_count [28]),
	.datac(\inst4|ss_count [31]),
	.datad(\inst4|ss_count [30]),
	.cin(gnd),
	.combout(\inst4|Equal5~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal5~9 .lut_mask = 16'h0001;
defparam \inst4|Equal5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N31
cycloneii_lcell_ff \inst4|count_wait[31] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add5~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [31]));

// Location: LCFF_X14_Y7_N15
cycloneii_lcell_ff \inst4|count_wait[19] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|count_wait~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [19]));

// Location: LCFF_X14_Y7_N3
cycloneii_lcell_ff \inst4|count_wait[16] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|count_wait~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [16]));

// Location: LCCOMB_X14_Y7_N20
cycloneii_lcell_comb \inst4|Equal6~3 (
// Equation(s):
// \inst4|Equal6~3_combout  = (\inst4|count_wait [18] & (\inst4|count_wait [16] & (\inst4|count_wait [19] & !\inst4|count_wait [17])))

	.dataa(\inst4|count_wait [18]),
	.datab(\inst4|count_wait [16]),
	.datac(\inst4|count_wait [19]),
	.datad(\inst4|count_wait [17]),
	.cin(gnd),
	.combout(\inst4|Equal6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal6~3 .lut_mask = 16'h0080;
defparam \inst4|Equal6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N7
cycloneii_lcell_ff \inst4|count_wait[3] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add5~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [3]));

// Location: LCCOMB_X14_Y8_N8
cycloneii_lcell_comb \inst4|Equal6~8 (
// Equation(s):
// \inst4|Equal6~8_combout  = (!\inst4|count_wait [2] & (!\inst4|count_wait [0] & (!\inst4|count_wait [3] & !\inst4|count_wait [1])))

	.dataa(\inst4|count_wait [2]),
	.datab(\inst4|count_wait [0]),
	.datac(\inst4|count_wait [3]),
	.datad(\inst4|count_wait [1]),
	.cin(gnd),
	.combout(\inst4|Equal6~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal6~8 .lut_mask = 16'h0001;
defparam \inst4|Equal6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N11
cycloneii_lcell_ff \inst4|address[0] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|Selector42~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|address[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|address [0]));

// Location: LCFF_X18_Y4_N25
cycloneii_lcell_ff \inst4|address[2] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|Selector40~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|address[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|address [2]));

// Location: LCCOMB_X17_Y4_N24
cycloneii_lcell_comb \inst4|Equal4~0 (
// Equation(s):
// \inst4|Equal4~0_combout  = (\inst4|Add3~0_combout ) # ((\inst4|Add3~4_combout ) # ((\inst4|Add3~6_combout ) # (\inst4|Add3~2_combout )))

	.dataa(\inst4|Add3~0_combout ),
	.datab(\inst4|Add3~4_combout ),
	.datac(\inst4|Add3~6_combout ),
	.datad(\inst4|Add3~2_combout ),
	.cin(gnd),
	.combout(\inst4|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal4~0 .lut_mask = 16'hFFFE;
defparam \inst4|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N7
cycloneii_lcell_ff \inst4|address[8] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|Selector34~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|address[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|address [8]));

// Location: LCCOMB_X18_Y5_N6
cycloneii_lcell_comb \inst|Selector0~2 (
// Equation(s):
// \inst|Selector0~2_combout  = (\inst4|slave_select~regout  & \inst|RxTxSTATE.RxTxTYPE_hold~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|slave_select~regout ),
	.datad(\inst|RxTxSTATE.RxTxTYPE_hold~regout ),
	.cin(gnd),
	.combout(\inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~2 .lut_mask = 16'hF000;
defparam \inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N16
cycloneii_lcell_comb \inst|Selector0~3 (
// Equation(s):
// \inst|Selector0~3_combout  = (\inst|rx_count [3] & \inst|RxTxSTATE.RxTxTYPE_rx_tx~regout )

	.dataa(vcc),
	.datab(\inst|rx_count [3]),
	.datac(\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~3 .lut_mask = 16'hC0C0;
defparam \inst|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N10
cycloneii_lcell_comb \inst|Selector3~0 (
// Equation(s):
// \inst|Selector3~0_combout  = (\inst|rx_count [3] & (((\inst4|slave_select~regout  & \inst|RxTxSTATE.RxTxTYPE_hold~regout )) # (!\inst4|begin_transmission~regout )))

	.dataa(\inst4|slave_select~regout ),
	.datab(\inst4|begin_transmission~regout ),
	.datac(\inst|rx_count [3]),
	.datad(\inst|RxTxSTATE.RxTxTYPE_hold~regout ),
	.cin(gnd),
	.combout(\inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~0 .lut_mask = 16'hB030;
defparam \inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N31
cycloneii_lcell_ff \inst|shift_register[6] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|Selector8~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|shift_register[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|shift_register [6]));

// Location: LCFF_X15_Y5_N7
cycloneii_lcell_ff \inst4|send_data[7] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector20~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Selector13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|send_data [7]));

// Location: LCCOMB_X17_Y5_N24
cycloneii_lcell_comb \inst|Selector7~0 (
// Equation(s):
// \inst|Selector7~0_combout  = (\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout  & (\inst|shift_register [6])) # (!\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout  & ((\inst4|send_data [7])))

	.dataa(vcc),
	.datab(\inst|shift_register [6]),
	.datac(\inst4|send_data [7]),
	.datad(\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ),
	.cin(gnd),
	.combout(\inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~0 .lut_mask = 16'hCCF0;
defparam \inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
cycloneii_lcell_comb \inst4|count_wait~8 (
// Equation(s):
// \inst4|count_wait~8_combout  = (\inst4|Add5~38_combout  & ((!\inst4|Equal6~9_combout ) # (!\inst4|Equal6~4_combout )))

	.dataa(vcc),
	.datab(\inst4|Equal6~4_combout ),
	.datac(\inst4|Equal6~9_combout ),
	.datad(\inst4|Add5~38_combout ),
	.cin(gnd),
	.combout(\inst4|count_wait~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count_wait~8 .lut_mask = 16'h3F00;
defparam \inst4|count_wait~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
cycloneii_lcell_comb \inst4|count_wait~10 (
// Equation(s):
// \inst4|count_wait~10_combout  = (\inst4|Add5~32_combout  & ((!\inst4|Equal6~4_combout ) # (!\inst4|Equal6~9_combout )))

	.dataa(\inst4|Equal6~9_combout ),
	.datab(\inst4|Equal6~4_combout ),
	.datac(\inst4|Add5~32_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|count_wait~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count_wait~10 .lut_mask = 16'h7070;
defparam \inst4|count_wait~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N4
cycloneii_lcell_comb \inst4|Selector42~0 (
// Equation(s):
// \inst4|Selector42~0_combout  = (\inst4|STATE.StateTYPE_run~regout  & \inst4|Add3~0_combout )

	.dataa(vcc),
	.datab(\inst4|STATE.StateTYPE_run~regout ),
	.datac(vcc),
	.datad(\inst4|Add3~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector42~0 .lut_mask = 16'hCC00;
defparam \inst4|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
cycloneii_lcell_comb \inst4|Selector40~0 (
// Equation(s):
// \inst4|Selector40~0_combout  = (\inst4|STATE.StateTYPE_run~regout  & \inst4|Add3~4_combout )

	.dataa(vcc),
	.datab(\inst4|STATE.StateTYPE_run~regout ),
	.datac(vcc),
	.datad(\inst4|Add3~4_combout ),
	.cin(gnd),
	.combout(\inst4|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector40~0 .lut_mask = 16'hCC00;
defparam \inst4|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N26
cycloneii_lcell_comb \inst4|Selector34~0 (
// Equation(s):
// \inst4|Selector34~0_combout  = (\inst4|STATE.StateTYPE_run~regout  & \inst4|Add3~16_combout )

	.dataa(vcc),
	.datab(\inst4|STATE.StateTYPE_run~regout ),
	.datac(vcc),
	.datad(\inst4|Add3~16_combout ),
	.cin(gnd),
	.combout(\inst4|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector34~0 .lut_mask = 16'hCC00;
defparam \inst4|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
cycloneii_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = \inst|rx_count [2] $ (((\inst|rx_count [0] & \inst|rx_count [1])))

	.dataa(\inst|rx_count [0]),
	.datab(\inst|rx_count [1]),
	.datac(\inst|rx_count [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = 16'h7878;
defparam \inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N13
cycloneii_lcell_ff \inst|shift_register[5] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|Selector9~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|shift_register[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|shift_register [5]));

// Location: LCFF_X12_Y6_N5
cycloneii_lcell_ff \inst4|send_data[6] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector21~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|send_data[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|send_data [6]));

// Location: LCCOMB_X17_Y5_N30
cycloneii_lcell_comb \inst|Selector8~0 (
// Equation(s):
// \inst|Selector8~0_combout  = (\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout  & (\inst|shift_register [5])) # (!\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout  & ((\inst4|send_data [6])))

	.dataa(\inst|shift_register [5]),
	.datab(vcc),
	.datac(\inst4|send_data [6]),
	.datad(\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ),
	.cin(gnd),
	.combout(\inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~0 .lut_mask = 16'hAAF0;
defparam \inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y5_N19
cycloneii_lcell_ff \inst3|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|address [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|altsyncram_component|auto_generated|address_reg_a [0]));

// Location: LCCOMB_X15_Y5_N12
cycloneii_lcell_comb \inst4|Selector20~0 (
// Equation(s):
// \inst4|Selector20~0_combout  = (\inst4|byte_count[3]~5_combout  & ((\inst3|altsyncram_component|auto_generated|address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a15 )) # (!\inst3|altsyncram_component|auto_generated|address_reg_a 
// [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\inst4|byte_count[3]~5_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a15 ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\inst4|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector20~0 .lut_mask = 16'hA280;
defparam \inst4|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N14
cycloneii_lcell_comb \inst4|LessThan1~0 (
// Equation(s):
// \inst4|LessThan1~0_combout  = (!\inst4|byte_count [4] & (((!\inst4|byte_count [1]) # (!\inst4|byte_count [2])) # (!\inst4|byte_count [3])))

	.dataa(\inst4|byte_count [3]),
	.datab(\inst4|byte_count [4]),
	.datac(\inst4|byte_count [2]),
	.datad(\inst4|byte_count [1]),
	.cin(gnd),
	.combout(\inst4|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan1~0 .lut_mask = 16'h1333;
defparam \inst4|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
cycloneii_lcell_comb \inst4|SETUP_GYRO~0 (
// Equation(s):
// \inst4|SETUP_GYRO~0_combout  = (\inst4|byte_count [4] & ((\inst4|byte_count [2]) # (\inst4|byte_count [3])))

	.dataa(\inst4|byte_count [4]),
	.datab(vcc),
	.datac(\inst4|byte_count [2]),
	.datad(\inst4|byte_count [3]),
	.cin(gnd),
	.combout(\inst4|SETUP_GYRO~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|SETUP_GYRO~0 .lut_mask = 16'hAAA0;
defparam \inst4|SETUP_GYRO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N12
cycloneii_lcell_comb \inst4|SETUP_GYRO~1 (
// Equation(s):
// \inst4|SETUP_GYRO~1_combout  = (!\inst4|SETUP_GYRO~0_combout  & (((!\inst4|Add1~8_combout  & \inst4|Add1~10_combout )) # (!\inst4|LessThan1~0_combout )))

	.dataa(\inst4|LessThan1~0_combout ),
	.datab(\inst4|Add1~8_combout ),
	.datac(\inst4|SETUP_GYRO~0_combout ),
	.datad(\inst4|Add1~10_combout ),
	.cin(gnd),
	.combout(\inst4|SETUP_GYRO~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|SETUP_GYRO~1 .lut_mask = 16'h0705;
defparam \inst4|SETUP_GYRO~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N14
cycloneii_lcell_comb \inst4|SETUP_GYRO~2 (
// Equation(s):
// \inst4|SETUP_GYRO~2_combout  = (\inst4|LessThan1~0_combout  & (\inst4|Add1~0_combout )) # (!\inst4|LessThan1~0_combout  & ((\inst4|byte_count [0])))

	.dataa(vcc),
	.datab(\inst4|Add1~0_combout ),
	.datac(\inst4|byte_count [0]),
	.datad(\inst4|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\inst4|SETUP_GYRO~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|SETUP_GYRO~2 .lut_mask = 16'hCCF0;
defparam \inst4|SETUP_GYRO~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N10
cycloneii_lcell_comb \inst4|SETUP_GYRO~3 (
// Equation(s):
// \inst4|SETUP_GYRO~3_combout  = (\inst4|LessThan1~0_combout  & ((\inst4|Add1~2_combout ))) # (!\inst4|LessThan1~0_combout  & (\inst4|byte_count [1]))

	.dataa(vcc),
	.datab(\inst4|byte_count [1]),
	.datac(\inst4|Add1~2_combout ),
	.datad(\inst4|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\inst4|SETUP_GYRO~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|SETUP_GYRO~3 .lut_mask = 16'hF0CC;
defparam \inst4|SETUP_GYRO~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N16
cycloneii_lcell_comb \inst4|SETUP_GYRO~4 (
// Equation(s):
// \inst4|SETUP_GYRO~4_combout  = (\inst4|LessThan1~0_combout  & ((\inst4|Add1~4_combout ) # ((\inst4|byte_count [4] & !\inst4|byte_count [2])))) # (!\inst4|LessThan1~0_combout  & (\inst4|byte_count [4] & (!\inst4|byte_count [2])))

	.dataa(\inst4|LessThan1~0_combout ),
	.datab(\inst4|byte_count [4]),
	.datac(\inst4|byte_count [2]),
	.datad(\inst4|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst4|SETUP_GYRO~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|SETUP_GYRO~4 .lut_mask = 16'hAE0C;
defparam \inst4|SETUP_GYRO~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N30
cycloneii_lcell_comb \inst4|SETUP_GYRO~5 (
// Equation(s):
// \inst4|SETUP_GYRO~5_combout  = (\inst4|LessThan1~0_combout  & (((\inst4|Add1~6_combout )))) # (!\inst4|LessThan1~0_combout  & (\inst4|byte_count [3] $ ((!\inst4|byte_count [2]))))

	.dataa(\inst4|byte_count [3]),
	.datab(\inst4|byte_count [2]),
	.datac(\inst4|Add1~6_combout ),
	.datad(\inst4|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\inst4|SETUP_GYRO~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|SETUP_GYRO~5 .lut_mask = 16'hF099;
defparam \inst4|SETUP_GYRO~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
cycloneii_lcell_comb \inst4|SETUP_GYRO~6 (
// Equation(s):
// \inst4|SETUP_GYRO~6_combout  = (\inst4|SETUP_GYRO~4_combout ) # ((\inst4|SETUP_GYRO~3_combout  & (\inst4|SETUP_GYRO~5_combout  & \inst4|SETUP_GYRO~2_combout )) # (!\inst4|SETUP_GYRO~3_combout  & ((\inst4|SETUP_GYRO~5_combout ) # 
// (\inst4|SETUP_GYRO~2_combout ))))

	.dataa(\inst4|SETUP_GYRO~3_combout ),
	.datab(\inst4|SETUP_GYRO~4_combout ),
	.datac(\inst4|SETUP_GYRO~5_combout ),
	.datad(\inst4|SETUP_GYRO~2_combout ),
	.cin(gnd),
	.combout(\inst4|SETUP_GYRO~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|SETUP_GYRO~6 .lut_mask = 16'hFDDC;
defparam \inst4|SETUP_GYRO~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N6
cycloneii_lcell_comb \inst4|Selector20~1 (
// Equation(s):
// \inst4|Selector20~1_combout  = (\inst4|Selector20~0_combout ) # ((\inst4|SETUP_GYRO~1_combout  & (!\inst4|STATE.StateTYPE_run~regout  & !\inst4|SETUP_GYRO~6_combout )))

	.dataa(\inst4|SETUP_GYRO~1_combout ),
	.datab(\inst4|STATE.StateTYPE_run~regout ),
	.datac(\inst4|SETUP_GYRO~6_combout ),
	.datad(\inst4|Selector20~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector20~1 .lut_mask = 16'hFF02;
defparam \inst4|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N27
cycloneii_lcell_ff \inst|shift_register[4] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|Selector10~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|shift_register[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|shift_register [4]));

// Location: LCFF_X12_Y6_N17
cycloneii_lcell_ff \inst4|send_data[5] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector22~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Selector13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|send_data [5]));

// Location: LCCOMB_X17_Y5_N12
cycloneii_lcell_comb \inst|Selector9~0 (
// Equation(s):
// \inst|Selector9~0_combout  = (\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout  & (\inst|shift_register [4])) # (!\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout  & ((\inst4|send_data [5])))

	.dataa(vcc),
	.datab(\inst|shift_register [4]),
	.datac(\inst4|send_data [5]),
	.datad(\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ),
	.cin(gnd),
	.combout(\inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~0 .lut_mask = 16'hCCF0;
defparam \inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N28
cycloneii_lcell_comb \inst4|RUN_BEGIN~0 (
// Equation(s):
// \inst4|RUN_BEGIN~0_combout  = (\inst4|byte_count [1] & !\inst4|byte_count [2])

	.dataa(\inst4|byte_count [1]),
	.datab(vcc),
	.datac(\inst4|byte_count [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|RUN_BEGIN~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|RUN_BEGIN~0 .lut_mask = 16'h0A0A;
defparam \inst4|RUN_BEGIN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N18
cycloneii_lcell_comb \inst4|send_data[6]~0 (
// Equation(s):
// \inst4|send_data[6]~0_combout  = (\inst4|STATE.StateTYPE_run~regout  & ((\inst3|altsyncram_component|auto_generated|address_reg_a [0]) # (!\inst4|LessThan2~0_combout )))

	.dataa(\inst4|LessThan2~0_combout ),
	.datab(vcc),
	.datac(\inst3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst4|STATE.StateTYPE_run~regout ),
	.cin(gnd),
	.combout(\inst4|send_data[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|send_data[6]~0 .lut_mask = 16'hF500;
defparam \inst4|send_data[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N2
cycloneii_lcell_comb \inst4|SETUP_GYRO~7 (
// Equation(s):
// \inst4|SETUP_GYRO~7_combout  = (!\inst4|SETUP_GYRO~4_combout  & (!\inst4|SETUP_GYRO~2_combout  & (\inst4|SETUP_GYRO~1_combout  & !\inst4|SETUP_GYRO~3_combout )))

	.dataa(\inst4|SETUP_GYRO~4_combout ),
	.datab(\inst4|SETUP_GYRO~2_combout ),
	.datac(\inst4|SETUP_GYRO~1_combout ),
	.datad(\inst4|SETUP_GYRO~3_combout ),
	.cin(gnd),
	.combout(\inst4|SETUP_GYRO~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|SETUP_GYRO~7 .lut_mask = 16'h0010;
defparam \inst4|SETUP_GYRO~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N24
cycloneii_lcell_comb \inst4|Selector21~0 (
// Equation(s):
// \inst4|Selector21~0_combout  = (\inst4|send_data[6]~0_combout  & (((\inst4|byte_count[3]~5_combout )))) # (!\inst4|send_data[6]~0_combout  & ((\inst4|byte_count[3]~5_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # 
// (!\inst4|byte_count[3]~5_combout  & (\inst4|SETUP_GYRO~7_combout ))))

	.dataa(\inst4|send_data[6]~0_combout ),
	.datab(\inst4|SETUP_GYRO~7_combout ),
	.datac(\inst4|byte_count[3]~5_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\inst4|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector21~0 .lut_mask = 16'hF4A4;
defparam \inst4|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N4
cycloneii_lcell_comb \inst4|Selector21~1 (
// Equation(s):
// \inst4|Selector21~1_combout  = (\inst4|send_data[6]~0_combout  & ((\inst4|Selector21~0_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (!\inst4|Selector21~0_combout  & (\inst4|RUN_BEGIN~0_combout )))) # 
// (!\inst4|send_data[6]~0_combout  & (((\inst4|Selector21~0_combout ))))

	.dataa(\inst4|send_data[6]~0_combout ),
	.datab(\inst4|RUN_BEGIN~0_combout ),
	.datac(\inst4|Selector21~0_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\inst4|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector21~1 .lut_mask = 16'hF858;
defparam \inst4|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N14
cycloneii_lcell_comb \inst4|send_data[6]~1 (
// Equation(s):
// \inst4|send_data[6]~1_combout  = (!\inst4|STATE.StateTYPE_setup~regout  & \inst4|STATE.StateTYPE_run~regout )

	.dataa(\inst4|STATE.StateTYPE_setup~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|STATE.StateTYPE_run~regout ),
	.cin(gnd),
	.combout(\inst4|send_data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|send_data[6]~1 .lut_mask = 16'h5500;
defparam \inst4|send_data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N4
cycloneii_lcell_comb \inst4|send_data[6]~2 (
// Equation(s):
// \inst4|send_data[6]~2_combout  = (\inst4|send_data[6]~1_combout ) # ((!\inst4|Equal3~1_combout  & (\inst4|Selector13~0_combout  & \inst4|RES~0_combout )))

	.dataa(\inst4|Equal3~1_combout ),
	.datab(\inst4|Selector13~0_combout ),
	.datac(\inst4|send_data[6]~1_combout ),
	.datad(\inst4|RES~0_combout ),
	.cin(gnd),
	.combout(\inst4|send_data[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|send_data[6]~2 .lut_mask = 16'hF4F0;
defparam \inst4|send_data[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N9
cycloneii_lcell_ff \inst|shift_register[3] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|Selector11~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|shift_register[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|shift_register [3]));

// Location: LCFF_X15_Y5_N11
cycloneii_lcell_ff \inst4|send_data[4] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector23~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|send_data[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|send_data [4]));

// Location: LCCOMB_X17_Y5_N26
cycloneii_lcell_comb \inst|Selector10~0 (
// Equation(s):
// \inst|Selector10~0_combout  = (\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout  & (\inst|shift_register [3])) # (!\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout  & ((\inst4|send_data [4])))

	.dataa(vcc),
	.datab(\inst|shift_register [3]),
	.datac(\inst4|send_data [4]),
	.datad(\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ),
	.cin(gnd),
	.combout(\inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~0 .lut_mask = 16'hCCF0;
defparam \inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N26
cycloneii_lcell_comb \inst4|Selector22~0 (
// Equation(s):
// \inst4|Selector22~0_combout  = (\inst3|altsyncram_component|auto_generated|address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a13 )) # (!\inst3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a5~portadataout )))

	.dataa(\inst3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(vcc),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a13 ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\inst4|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~0 .lut_mask = 16'hF5A0;
defparam \inst4|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N30
cycloneii_lcell_comb \inst4|RUN_BEGIN~1 (
// Equation(s):
// \inst4|RUN_BEGIN~1_combout  = \inst4|byte_count [1] $ (\inst4|byte_count [2])

	.dataa(\inst4|byte_count [1]),
	.datab(vcc),
	.datac(\inst4|byte_count [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|RUN_BEGIN~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|RUN_BEGIN~1 .lut_mask = 16'h5A5A;
defparam \inst4|RUN_BEGIN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N12
cycloneii_lcell_comb \inst4|Selector22~1 (
// Equation(s):
// \inst4|Selector22~1_combout  = (\inst4|LessThan2~0_combout  & (((\inst4|Selector22~0_combout )))) # (!\inst4|LessThan2~0_combout  & (\inst4|RUN_BEGIN~1_combout  & (\inst4|byte_count [0])))

	.dataa(\inst4|RUN_BEGIN~1_combout ),
	.datab(\inst4|LessThan2~0_combout ),
	.datac(\inst4|byte_count [0]),
	.datad(\inst4|Selector22~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~1 .lut_mask = 16'hEC20;
defparam \inst4|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N6
cycloneii_lcell_comb \inst4|SETUP_GYRO~8 (
// Equation(s):
// \inst4|SETUP_GYRO~8_combout  = (\inst4|SETUP_GYRO~5_combout  & ((\inst4|SETUP_GYRO~4_combout ) # (\inst4|SETUP_GYRO~3_combout  $ (!\inst4|SETUP_GYRO~2_combout )))) # (!\inst4|SETUP_GYRO~5_combout  & (\inst4|SETUP_GYRO~4_combout  $ 
// (((!\inst4|SETUP_GYRO~3_combout  & \inst4|SETUP_GYRO~2_combout )))))

	.dataa(\inst4|SETUP_GYRO~3_combout ),
	.datab(\inst4|SETUP_GYRO~2_combout ),
	.datac(\inst4|SETUP_GYRO~4_combout ),
	.datad(\inst4|SETUP_GYRO~5_combout ),
	.cin(gnd),
	.combout(\inst4|SETUP_GYRO~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|SETUP_GYRO~8 .lut_mask = 16'hF9B4;
defparam \inst4|SETUP_GYRO~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N16
cycloneii_lcell_comb \inst4|Selector22~2 (
// Equation(s):
// \inst4|Selector22~2_combout  = (\inst4|STATE.StateTYPE_run~regout  & (((\inst4|Selector22~1_combout )))) # (!\inst4|STATE.StateTYPE_run~regout  & (!\inst4|SETUP_GYRO~8_combout  & (\inst4|SETUP_GYRO~1_combout )))

	.dataa(\inst4|SETUP_GYRO~8_combout ),
	.datab(\inst4|STATE.StateTYPE_run~regout ),
	.datac(\inst4|SETUP_GYRO~1_combout ),
	.datad(\inst4|Selector22~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~2 .lut_mask = 16'hDC10;
defparam \inst4|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N23
cycloneii_lcell_ff \inst|shift_register[2] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|Selector12~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|shift_register[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|shift_register [2]));

// Location: LCFF_X14_Y6_N23
cycloneii_lcell_ff \inst4|send_data[3] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector24~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|send_data[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|send_data [3]));

// Location: LCCOMB_X17_Y5_N8
cycloneii_lcell_comb \inst|Selector11~0 (
// Equation(s):
// \inst|Selector11~0_combout  = (\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout  & (\inst|shift_register [2])) # (!\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout  & ((\inst4|send_data [3])))

	.dataa(vcc),
	.datab(\inst|shift_register [2]),
	.datac(\inst4|send_data [3]),
	.datad(\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ),
	.cin(gnd),
	.combout(\inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~0 .lut_mask = 16'hCCF0;
defparam \inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N26
cycloneii_lcell_comb \inst4|RUN_BEGIN~2 (
// Equation(s):
// \inst4|RUN_BEGIN~2_combout  = \inst4|byte_count [2] $ (((\inst4|byte_count [0] & !\inst4|byte_count [1])))

	.dataa(\inst4|byte_count [0]),
	.datab(vcc),
	.datac(\inst4|byte_count [1]),
	.datad(\inst4|byte_count [2]),
	.cin(gnd),
	.combout(\inst4|RUN_BEGIN~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|RUN_BEGIN~2 .lut_mask = 16'hF50A;
defparam \inst4|RUN_BEGIN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N0
cycloneii_lcell_comb \inst4|SETUP_GYRO~9 (
// Equation(s):
// \inst4|SETUP_GYRO~9_combout  = (!\inst4|SETUP_GYRO~4_combout  & (\inst4|SETUP_GYRO~1_combout  & !\inst4|SETUP_GYRO~3_combout ))

	.dataa(\inst4|SETUP_GYRO~4_combout ),
	.datab(vcc),
	.datac(\inst4|SETUP_GYRO~1_combout ),
	.datad(\inst4|SETUP_GYRO~3_combout ),
	.cin(gnd),
	.combout(\inst4|SETUP_GYRO~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|SETUP_GYRO~9 .lut_mask = 16'h0050;
defparam \inst4|SETUP_GYRO~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N0
cycloneii_lcell_comb \inst4|Selector23~0 (
// Equation(s):
// \inst4|Selector23~0_combout  = (\inst4|byte_count[3]~5_combout  & ((\inst4|send_data[6]~0_combout ) # ((\inst3|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) # (!\inst4|byte_count[3]~5_combout  & (!\inst4|send_data[6]~0_combout  & 
// (\inst4|SETUP_GYRO~9_combout )))

	.dataa(\inst4|byte_count[3]~5_combout ),
	.datab(\inst4|send_data[6]~0_combout ),
	.datac(\inst4|SETUP_GYRO~9_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\inst4|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector23~0 .lut_mask = 16'hBA98;
defparam \inst4|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N10
cycloneii_lcell_comb \inst4|Selector23~1 (
// Equation(s):
// \inst4|Selector23~1_combout  = (\inst4|send_data[6]~0_combout  & ((\inst4|Selector23~0_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (!\inst4|Selector23~0_combout  & (!\inst4|RUN_BEGIN~2_combout )))) # 
// (!\inst4|send_data[6]~0_combout  & (((\inst4|Selector23~0_combout ))))

	.dataa(\inst4|RUN_BEGIN~2_combout ),
	.datab(\inst4|send_data[6]~0_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\inst4|Selector23~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector23~1 .lut_mask = 16'hF344;
defparam \inst4|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N5
cycloneii_lcell_ff \inst|shift_register[1] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|Selector13~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|shift_register[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|shift_register [1]));

// Location: LCFF_X12_Y6_N9
cycloneii_lcell_ff \inst4|send_data[2] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector25~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|send_data[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|send_data [2]));

// Location: LCCOMB_X17_Y5_N22
cycloneii_lcell_comb \inst|Selector12~0 (
// Equation(s):
// \inst|Selector12~0_combout  = (\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout  & (\inst|shift_register [1])) # (!\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout  & ((\inst4|send_data [2])))

	.dataa(vcc),
	.datab(\inst|shift_register [1]),
	.datac(\inst4|send_data [2]),
	.datad(\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ),
	.cin(gnd),
	.combout(\inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~0 .lut_mask = 16'hCCF0;
defparam \inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N10
cycloneii_lcell_comb \inst4|RUN_BEGIN~3 (
// Equation(s):
// \inst4|RUN_BEGIN~3_combout  = (\inst4|byte_count [0] & (!\inst4|byte_count [1] & \inst4|byte_count [2])) # (!\inst4|byte_count [0] & (\inst4|byte_count [1] & !\inst4|byte_count [2]))

	.dataa(\inst4|byte_count [0]),
	.datab(vcc),
	.datac(\inst4|byte_count [1]),
	.datad(\inst4|byte_count [2]),
	.cin(gnd),
	.combout(\inst4|RUN_BEGIN~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|RUN_BEGIN~3 .lut_mask = 16'h0A50;
defparam \inst4|RUN_BEGIN~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
cycloneii_lcell_comb \inst4|Selector24~4 (
// Equation(s):
// \inst4|Selector24~4_combout  = (!\inst4|SETUP_GYRO~4_combout  & (((!\inst4|SETUP_GYRO~3_combout  & \inst4|SETUP_GYRO~5_combout )) # (!\inst4|SETUP_GYRO~2_combout )))

	.dataa(\inst4|SETUP_GYRO~3_combout ),
	.datab(\inst4|SETUP_GYRO~4_combout ),
	.datac(\inst4|SETUP_GYRO~5_combout ),
	.datad(\inst4|SETUP_GYRO~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector24~4 .lut_mask = 16'h1033;
defparam \inst4|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
cycloneii_lcell_comb \inst4|Selector24~5 (
// Equation(s):
// \inst4|Selector24~5_combout  = (\inst4|Selector24~7_combout  & ((\inst4|send_data[6]~0_combout ) # ((\inst4|SETUP_GYRO~1_combout  & \inst4|Selector24~4_combout ))))

	.dataa(\inst4|SETUP_GYRO~1_combout ),
	.datab(\inst4|Selector24~7_combout ),
	.datac(\inst4|Selector24~4_combout ),
	.datad(\inst4|send_data[6]~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector24~5 .lut_mask = 16'hCC80;
defparam \inst4|Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
cycloneii_lcell_comb \inst4|Selector24~6 (
// Equation(s):
// \inst4|Selector24~6_combout  = (\inst4|Selector24~5_combout  & (((\inst3|altsyncram_component|auto_generated|ram_block1a11 )) # (!\inst4|byte_count[3]~5_combout ))) # (!\inst4|Selector24~5_combout  & (\inst4|byte_count[3]~5_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\inst4|Selector24~5_combout ),
	.datab(\inst4|byte_count[3]~5_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a11 ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\inst4|Selector24~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector24~6 .lut_mask = 16'hE6A2;
defparam \inst4|Selector24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N31
cycloneii_lcell_ff \inst|shift_register[0] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|shift_register[0]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|shift_register [0]));

// Location: LCFF_X15_Y5_N27
cycloneii_lcell_ff \inst4|send_data[1] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector26~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|send_data[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|send_data [1]));

// Location: LCCOMB_X17_Y5_N4
cycloneii_lcell_comb \inst|Selector13~0 (
// Equation(s):
// \inst|Selector13~0_combout  = (\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout  & ((\inst|shift_register [0]))) # (!\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout  & (\inst4|send_data [1]))

	.dataa(vcc),
	.datab(\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ),
	.datac(\inst4|send_data [1]),
	.datad(\inst|shift_register [0]),
	.cin(gnd),
	.combout(\inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector13~0 .lut_mask = 16'hFC30;
defparam \inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N10
cycloneii_lcell_comb \inst4|Selector25~4 (
// Equation(s):
// \inst4|Selector25~4_combout  = (\inst4|SETUP_GYRO~2_combout  & (!\inst4|SETUP_GYRO~3_combout  & (\inst4|SETUP_GYRO~4_combout  $ (\inst4|SETUP_GYRO~5_combout )))) # (!\inst4|SETUP_GYRO~2_combout  & (((!\inst4|SETUP_GYRO~4_combout ))))

	.dataa(\inst4|SETUP_GYRO~3_combout ),
	.datab(\inst4|SETUP_GYRO~2_combout ),
	.datac(\inst4|SETUP_GYRO~4_combout ),
	.datad(\inst4|SETUP_GYRO~5_combout ),
	.cin(gnd),
	.combout(\inst4|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector25~4 .lut_mask = 16'h0743;
defparam \inst4|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N0
cycloneii_lcell_comb \inst4|Selector25~5 (
// Equation(s):
// \inst4|Selector25~5_combout  = (\inst4|Selector25~7_combout  & ((\inst4|byte_count[3]~5_combout ) # ((\inst4|Selector25~4_combout  & \inst4|SETUP_GYRO~1_combout ))))

	.dataa(\inst4|Selector25~4_combout ),
	.datab(\inst4|SETUP_GYRO~1_combout ),
	.datac(\inst4|byte_count[3]~5_combout ),
	.datad(\inst4|Selector25~7_combout ),
	.cin(gnd),
	.combout(\inst4|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector25~5 .lut_mask = 16'hF800;
defparam \inst4|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N8
cycloneii_lcell_comb \inst4|Selector25~6 (
// Equation(s):
// \inst4|Selector25~6_combout  = (\inst4|send_data[6]~0_combout  & ((\inst4|Selector25~5_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (!\inst4|Selector25~5_combout  & (!\inst4|RUN_BEGIN~2_combout )))) # 
// (!\inst4|send_data[6]~0_combout  & (((\inst4|Selector25~5_combout ))))

	.dataa(\inst4|send_data[6]~0_combout ),
	.datab(\inst4|RUN_BEGIN~2_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\inst4|Selector25~5_combout ),
	.cin(gnd),
	.combout(\inst4|Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector25~6 .lut_mask = 16'hF522;
defparam \inst4|Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N23
cycloneii_lcell_ff \inst4|send_data[0] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector27~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|send_data[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|send_data [0]));

// Location: LCCOMB_X18_Y5_N30
cycloneii_lcell_comb \inst|shift_register[0]~3 (
// Equation(s):
// \inst|shift_register[0]~3_combout  = (\inst4|begin_transmission~regout  & ((\inst|shift_register[5]~1_combout  & ((\inst|shift_register [0]))) # (!\inst|shift_register[5]~1_combout  & (\inst4|send_data [0])))) # (!\inst4|begin_transmission~regout  & 
// (((\inst|shift_register [0]))))

	.dataa(\inst4|send_data [0]),
	.datab(\inst4|begin_transmission~regout ),
	.datac(\inst|shift_register [0]),
	.datad(\inst|shift_register[5]~1_combout ),
	.cin(gnd),
	.combout(\inst|shift_register[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|shift_register[0]~3 .lut_mask = 16'hF0B8;
defparam \inst|shift_register[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N8
cycloneii_lcell_comb \inst4|Selector26~0 (
// Equation(s):
// \inst4|Selector26~0_combout  = (\inst4|SETUP_GYRO~2_combout  & ((!\inst4|SETUP_GYRO~3_combout ))) # (!\inst4|SETUP_GYRO~2_combout  & ((\inst4|SETUP_GYRO~5_combout ) # (\inst4|SETUP_GYRO~3_combout )))

	.dataa(\inst4|SETUP_GYRO~2_combout ),
	.datab(vcc),
	.datac(\inst4|SETUP_GYRO~5_combout ),
	.datad(\inst4|SETUP_GYRO~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector26~0 .lut_mask = 16'h55FA;
defparam \inst4|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N2
cycloneii_lcell_comb \inst4|Selector26~1 (
// Equation(s):
// \inst4|Selector26~1_combout  = (\inst4|send_data[6]~0_combout  & ((\inst4|RUN_BEGIN~3_combout ) # ((\inst4|byte_count[3]~5_combout )))) # (!\inst4|send_data[6]~0_combout  & (((!\inst4|byte_count[3]~5_combout  & !\inst4|SETUP_GYRO~4_combout ))))

	.dataa(\inst4|RUN_BEGIN~3_combout ),
	.datab(\inst4|send_data[6]~0_combout ),
	.datac(\inst4|byte_count[3]~5_combout ),
	.datad(\inst4|SETUP_GYRO~4_combout ),
	.cin(gnd),
	.combout(\inst4|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector26~1 .lut_mask = 16'hC8CB;
defparam \inst4|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
cycloneii_lcell_comb \inst4|Selector26~2 (
// Equation(s):
// \inst4|Selector26~2_combout  = (\inst4|Selector26~1_combout  & ((\inst4|send_data[6]~0_combout ) # ((\inst4|SETUP_GYRO~1_combout  & \inst4|Selector26~0_combout ))))

	.dataa(\inst4|send_data[6]~0_combout ),
	.datab(\inst4|SETUP_GYRO~1_combout ),
	.datac(\inst4|Selector26~0_combout ),
	.datad(\inst4|Selector26~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector26~2 .lut_mask = 16'hEA00;
defparam \inst4|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N26
cycloneii_lcell_comb \inst4|Selector26~3 (
// Equation(s):
// \inst4|Selector26~3_combout  = (\inst4|byte_count[3]~5_combout  & ((\inst4|Selector26~2_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a9 )) # (!\inst4|Selector26~2_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))) # (!\inst4|byte_count[3]~5_combout  & (((\inst4|Selector26~2_combout ))))

	.dataa(\inst4|byte_count[3]~5_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a9 ),
	.datac(\inst4|Selector26~2_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\inst4|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector26~3 .lut_mask = 16'hDAD0;
defparam \inst4|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N20
cycloneii_lcell_comb \inst4|Selector27~4 (
// Equation(s):
// \inst4|Selector27~4_combout  = (\inst4|SETUP_GYRO~3_combout  & (!\inst4|SETUP_GYRO~2_combout  & (!\inst4|SETUP_GYRO~4_combout  & \inst4|SETUP_GYRO~5_combout ))) # (!\inst4|SETUP_GYRO~3_combout  & (\inst4|SETUP_GYRO~4_combout  $ 
// (((\inst4|SETUP_GYRO~5_combout ) # (!\inst4|SETUP_GYRO~2_combout )))))

	.dataa(\inst4|SETUP_GYRO~3_combout ),
	.datab(\inst4|SETUP_GYRO~2_combout ),
	.datac(\inst4|SETUP_GYRO~4_combout ),
	.datad(\inst4|SETUP_GYRO~5_combout ),
	.cin(gnd),
	.combout(\inst4|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector27~4 .lut_mask = 16'h0741;
defparam \inst4|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N18
cycloneii_lcell_comb \inst4|Selector27~5 (
// Equation(s):
// \inst4|Selector27~5_combout  = (\inst4|Selector27~7_combout  & ((\inst4|byte_count[3]~5_combout ) # ((\inst4|Selector27~4_combout  & \inst4|SETUP_GYRO~1_combout ))))

	.dataa(\inst4|Selector27~4_combout ),
	.datab(\inst4|SETUP_GYRO~1_combout ),
	.datac(\inst4|byte_count[3]~5_combout ),
	.datad(\inst4|Selector27~7_combout ),
	.cin(gnd),
	.combout(\inst4|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector27~5 .lut_mask = 16'hF800;
defparam \inst4|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N22
cycloneii_lcell_comb \inst4|Selector27~6 (
// Equation(s):
// \inst4|Selector27~6_combout  = (\inst4|send_data[6]~0_combout  & ((\inst4|Selector27~5_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (!\inst4|Selector27~5_combout  & (!\inst4|RUN_BEGIN~2_combout )))) # 
// (!\inst4|send_data[6]~0_combout  & (((\inst4|Selector27~5_combout ))))

	.dataa(\inst4|send_data[6]~0_combout ),
	.datab(\inst4|RUN_BEGIN~2_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\inst4|Selector27~5_combout ),
	.cin(gnd),
	.combout(\inst4|Selector27~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector27~6 .lut_mask = 16'hF522;
defparam \inst4|Selector27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N30
cycloneii_lcell_comb \inst4|Selector24~7 (
// Equation(s):
// \inst4|Selector24~7_combout  = ((\inst4|LessThan2~0_combout  & ((\inst3|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\inst4|LessThan2~0_combout  & (\inst4|RUN_BEGIN~3_combout ))) # (!\inst4|STATE.StateTYPE_run~regout )

	.dataa(\inst4|RUN_BEGIN~3_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst4|STATE.StateTYPE_run~regout ),
	.datad(\inst4|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector24~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector24~7 .lut_mask = 16'hCFAF;
defparam \inst4|Selector24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N28
cycloneii_lcell_comb \inst4|Selector25~7 (
// Equation(s):
// \inst4|Selector25~7_combout  = ((\inst4|LessThan2~0_combout  & ((\inst3|altsyncram_component|auto_generated|address_reg_a [0]) # (\inst3|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # (!\inst4|STATE.StateTYPE_run~regout )

	.dataa(\inst3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst4|LessThan2~0_combout ),
	.datac(\inst4|STATE.StateTYPE_run~regout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\inst4|Selector25~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector25~7 .lut_mask = 16'hCF8F;
defparam \inst4|Selector25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N30
cycloneii_lcell_comb \inst4|Selector27~7 (
// Equation(s):
// \inst4|Selector27~7_combout  = ((\inst4|LessThan2~0_combout  & ((\inst3|altsyncram_component|auto_generated|address_reg_a [0]) # (\inst3|altsyncram_component|auto_generated|ram_block1a0~portadataout )))) # (!\inst4|STATE.StateTYPE_run~regout )

	.dataa(\inst3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst4|LessThan2~0_combout ),
	.datac(\inst4|STATE.StateTYPE_run~regout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\inst4|Selector27~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector27~7 .lut_mask = 16'hCF8F;
defparam \inst4|Selector27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \_clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_clk));
// synopsys translate_off
defparam \_clk~I .input_async_reset = "none";
defparam \_clk~I .input_power_up = "low";
defparam \_clk~I .input_register_mode = "none";
defparam \_clk~I .input_sync_reset = "none";
defparam \_clk~I .oe_async_reset = "none";
defparam \_clk~I .oe_power_up = "low";
defparam \_clk~I .oe_register_mode = "none";
defparam \_clk~I .oe_sync_reset = "none";
defparam \_clk~I .operation_mode = "input";
defparam \_clk~I .output_async_reset = "none";
defparam \_clk~I .output_power_up = "low";
defparam \_clk~I .output_register_mode = "none";
defparam \_clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \_clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\_clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \_clk~clkctrl .clock_type = "global clock";
defparam \_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \_start~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_start~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_start));
// synopsys translate_off
defparam \_start~I .input_async_reset = "none";
defparam \_start~I .input_power_up = "low";
defparam \_start~I .input_register_mode = "none";
defparam \_start~I .input_sync_reset = "none";
defparam \_start~I .oe_async_reset = "none";
defparam \_start~I .oe_power_up = "low";
defparam \_start~I .oe_register_mode = "none";
defparam \_start~I .oe_sync_reset = "none";
defparam \_start~I .operation_mode = "input";
defparam \_start~I .output_async_reset = "none";
defparam \_start~I .output_power_up = "low";
defparam \_start~I .output_register_mode = "none";
defparam \_start~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N0
cycloneii_lcell_comb \inst4|Add5~0 (
// Equation(s):
// \inst4|Add5~0_combout  = \inst4|count_wait [0] $ (VCC)
// \inst4|Add5~1  = CARRY(\inst4|count_wait [0])

	.dataa(vcc),
	.datab(\inst4|count_wait [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Add5~0_combout ),
	.cout(\inst4|Add5~1 ));
// synopsys translate_off
defparam \inst4|Add5~0 .lut_mask = 16'h33CC;
defparam \inst4|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneii_lcell_comb \inst4|count_wait~16 (
// Equation(s):
// \inst4|count_wait~16_combout  = (\inst4|Add5~0_combout  & ((!\inst4|Equal6~4_combout ) # (!\inst4|Equal6~9_combout )))

	.dataa(vcc),
	.datab(\inst4|Add5~0_combout ),
	.datac(\inst4|Equal6~9_combout ),
	.datad(\inst4|Equal6~4_combout ),
	.cin(gnd),
	.combout(\inst4|count_wait~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count_wait~16 .lut_mask = 16'h0CCC;
defparam \inst4|count_wait~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N0
cycloneii_lcell_comb \inst4|byte_count[0]~6 (
// Equation(s):
// \inst4|byte_count[0]~6_combout  = \inst4|byte_count [0] $ (VCC)
// \inst4|byte_count[0]~7  = CARRY(\inst4|byte_count [0])

	.dataa(vcc),
	.datab(\inst4|byte_count [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|byte_count[0]~6_combout ),
	.cout(\inst4|byte_count[0]~7 ));
// synopsys translate_off
defparam \inst4|byte_count[0]~6 .lut_mask = 16'h33CC;
defparam \inst4|byte_count[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
cycloneii_lcell_comb \inst4|byte_count[3]~10 (
// Equation(s):
// \inst4|byte_count[3]~10_combout  = (\inst4|Selector11~0_combout ) # ((\inst4|STATE.StateTYPE_wait_run~regout ) # (!\inst4|STATE.StateTYPE_idle~regout ))

	.dataa(vcc),
	.datab(\inst4|Selector11~0_combout ),
	.datac(\inst4|STATE.StateTYPE_idle~regout ),
	.datad(\inst4|STATE.StateTYPE_wait_run~regout ),
	.cin(gnd),
	.combout(\inst4|byte_count[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|byte_count[3]~10 .lut_mask = 16'hFFCF;
defparam \inst4|byte_count[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N2
cycloneii_lcell_comb \inst4|byte_count[1]~8 (
// Equation(s):
// \inst4|byte_count[1]~8_combout  = (\inst4|byte_count [1] & (!\inst4|byte_count[0]~7 )) # (!\inst4|byte_count [1] & ((\inst4|byte_count[0]~7 ) # (GND)))
// \inst4|byte_count[1]~9  = CARRY((!\inst4|byte_count[0]~7 ) # (!\inst4|byte_count [1]))

	.dataa(vcc),
	.datab(\inst4|byte_count [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|byte_count[0]~7 ),
	.combout(\inst4|byte_count[1]~8_combout ),
	.cout(\inst4|byte_count[1]~9 ));
// synopsys translate_off
defparam \inst4|byte_count[1]~8 .lut_mask = 16'h3C3F;
defparam \inst4|byte_count[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N4
cycloneii_lcell_comb \inst4|byte_count[2]~13 (
// Equation(s):
// \inst4|byte_count[2]~13_combout  = (\inst4|byte_count [2] & (\inst4|byte_count[1]~9  $ (GND))) # (!\inst4|byte_count [2] & (!\inst4|byte_count[1]~9  & VCC))
// \inst4|byte_count[2]~14  = CARRY((\inst4|byte_count [2] & !\inst4|byte_count[1]~9 ))

	.dataa(vcc),
	.datab(\inst4|byte_count [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|byte_count[1]~9 ),
	.combout(\inst4|byte_count[2]~13_combout ),
	.cout(\inst4|byte_count[2]~14 ));
// synopsys translate_off
defparam \inst4|byte_count[2]~13 .lut_mask = 16'hC30C;
defparam \inst4|byte_count[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y6_N5
cycloneii_lcell_ff \inst4|byte_count[2] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|byte_count[2]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst4|byte_count[3]~10_combout ),
	.sload(gnd),
	.ena(\inst4|byte_count[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|byte_count [2]));

// Location: LCCOMB_X13_Y6_N6
cycloneii_lcell_comb \inst4|byte_count[3]~15 (
// Equation(s):
// \inst4|byte_count[3]~15_combout  = (\inst4|byte_count [3] & (!\inst4|byte_count[2]~14 )) # (!\inst4|byte_count [3] & ((\inst4|byte_count[2]~14 ) # (GND)))
// \inst4|byte_count[3]~16  = CARRY((!\inst4|byte_count[2]~14 ) # (!\inst4|byte_count [3]))

	.dataa(\inst4|byte_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|byte_count[2]~14 ),
	.combout(\inst4|byte_count[3]~15_combout ),
	.cout(\inst4|byte_count[3]~16 ));
// synopsys translate_off
defparam \inst4|byte_count[3]~15 .lut_mask = 16'h5A5F;
defparam \inst4|byte_count[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y6_N7
cycloneii_lcell_ff \inst4|byte_count[3] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|byte_count[3]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst4|byte_count[3]~10_combout ),
	.sload(gnd),
	.ena(\inst4|byte_count[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|byte_count [3]));

// Location: LCCOMB_X14_Y6_N0
cycloneii_lcell_comb \inst4|STATE~19 (
// Equation(s):
// \inst4|STATE~19_combout  = (!\inst4|byte_count [2] & !\inst4|byte_count [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|byte_count [2]),
	.datad(\inst4|byte_count [3]),
	.cin(gnd),
	.combout(\inst4|STATE~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|STATE~19 .lut_mask = 16'h000F;
defparam \inst4|STATE~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
cycloneii_lcell_comb \inst4|Selector7~1 (
// Equation(s):
// \inst4|Selector7~1_combout  = (!\inst4|byte_count [0] & (\inst4|Selector7~0_combout  & (\inst4|byte_count [1] & \inst4|STATE~19_combout )))

	.dataa(\inst4|byte_count [0]),
	.datab(\inst4|Selector7~0_combout ),
	.datac(\inst4|byte_count [1]),
	.datad(\inst4|STATE~19_combout ),
	.cin(gnd),
	.combout(\inst4|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector7~1 .lut_mask = 16'h4000;
defparam \inst4|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N26
cycloneii_lcell_comb \inst4|Selector29~0 (
// Equation(s):
// \inst4|Selector29~0_combout  = (\inst4|STATE.StateTYPE_run~regout ) # ((!\inst4|STATE.StateTYPE_setup~regout  & \inst4|previousSTATE.StateTYPE_run~regout ))

	.dataa(\inst4|STATE.StateTYPE_setup~regout ),
	.datab(vcc),
	.datac(\inst4|previousSTATE.StateTYPE_run~regout ),
	.datad(\inst4|STATE.StateTYPE_run~regout ),
	.cin(gnd),
	.combout(\inst4|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector29~0 .lut_mask = 16'hFF50;
defparam \inst4|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y6_N27
cycloneii_lcell_ff \inst4|previousSTATE.StateTYPE_run (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector29~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|previousSTATE.StateTYPE_run~regout ));

// Location: LCCOMB_X15_Y4_N14
cycloneii_lcell_comb \inst4|Selector7~2 (
// Equation(s):
// \inst4|Selector7~2_combout  = (\_start~combout  & (((!\inst4|previousSTATE.StateTYPE_run~regout  & \inst4|Selector8~0_combout )) # (!\inst4|STATE.StateTYPE_idle~regout ))) # (!\_start~combout  & (!\inst4|previousSTATE.StateTYPE_run~regout  & 
// ((\inst4|Selector8~0_combout ))))

	.dataa(\_start~combout ),
	.datab(\inst4|previousSTATE.StateTYPE_run~regout ),
	.datac(\inst4|STATE.StateTYPE_idle~regout ),
	.datad(\inst4|Selector8~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector7~2 .lut_mask = 16'h3B0A;
defparam \inst4|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N14
cycloneii_lcell_comb \inst4|ss_count~0 (
// Equation(s):
// \inst4|ss_count~0_combout  = (\inst4|Add4~12_combout  & !\inst4|Equal5~10_combout )

	.dataa(\inst4|Add4~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|Equal5~10_combout ),
	.cin(gnd),
	.combout(\inst4|ss_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|ss_count~0 .lut_mask = 16'h00AA;
defparam \inst4|ss_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N15
cycloneii_lcell_ff \inst4|ss_count[6] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|ss_count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [6]));

// Location: LCCOMB_X13_Y4_N0
cycloneii_lcell_comb \inst4|Add4~0 (
// Equation(s):
// \inst4|Add4~0_combout  = \inst4|ss_count [0] $ (VCC)
// \inst4|Add4~1  = CARRY(\inst4|ss_count [0])

	.dataa(vcc),
	.datab(\inst4|ss_count [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Add4~0_combout ),
	.cout(\inst4|Add4~1 ));
// synopsys translate_off
defparam \inst4|Add4~0 .lut_mask = 16'h33CC;
defparam \inst4|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N20
cycloneii_lcell_comb \inst4|ss_count~1 (
// Equation(s):
// \inst4|ss_count~1_combout  = (\inst4|Add4~0_combout  & !\inst4|Equal5~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|Add4~0_combout ),
	.datad(\inst4|Equal5~10_combout ),
	.cin(gnd),
	.combout(\inst4|ss_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|ss_count~1 .lut_mask = 16'h00F0;
defparam \inst4|ss_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N21
cycloneii_lcell_ff \inst4|ss_count[0] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|ss_count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [0]));

// Location: LCCOMB_X13_Y4_N2
cycloneii_lcell_comb \inst4|Add4~2 (
// Equation(s):
// \inst4|Add4~2_combout  = (\inst4|ss_count [1] & (!\inst4|Add4~1 )) # (!\inst4|ss_count [1] & ((\inst4|Add4~1 ) # (GND)))
// \inst4|Add4~3  = CARRY((!\inst4|Add4~1 ) # (!\inst4|ss_count [1]))

	.dataa(vcc),
	.datab(\inst4|ss_count [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~1 ),
	.combout(\inst4|Add4~2_combout ),
	.cout(\inst4|Add4~3 ));
// synopsys translate_off
defparam \inst4|Add4~2 .lut_mask = 16'h3C3F;
defparam \inst4|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y4_N3
cycloneii_lcell_ff \inst4|ss_count[1] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add4~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [1]));

// Location: LCCOMB_X13_Y4_N4
cycloneii_lcell_comb \inst4|Add4~4 (
// Equation(s):
// \inst4|Add4~4_combout  = (\inst4|ss_count [2] & (\inst4|Add4~3  $ (GND))) # (!\inst4|ss_count [2] & (!\inst4|Add4~3  & VCC))
// \inst4|Add4~5  = CARRY((\inst4|ss_count [2] & !\inst4|Add4~3 ))

	.dataa(vcc),
	.datab(\inst4|ss_count [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~3 ),
	.combout(\inst4|Add4~4_combout ),
	.cout(\inst4|Add4~5 ));
// synopsys translate_off
defparam \inst4|Add4~4 .lut_mask = 16'hC30C;
defparam \inst4|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y4_N5
cycloneii_lcell_ff \inst4|ss_count[2] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add4~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [2]));

// Location: LCCOMB_X13_Y4_N6
cycloneii_lcell_comb \inst4|Add4~6 (
// Equation(s):
// \inst4|Add4~6_combout  = (\inst4|ss_count [3] & (!\inst4|Add4~5 )) # (!\inst4|ss_count [3] & ((\inst4|Add4~5 ) # (GND)))
// \inst4|Add4~7  = CARRY((!\inst4|Add4~5 ) # (!\inst4|ss_count [3]))

	.dataa(\inst4|ss_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~5 ),
	.combout(\inst4|Add4~6_combout ),
	.cout(\inst4|Add4~7 ));
// synopsys translate_off
defparam \inst4|Add4~6 .lut_mask = 16'h5A5F;
defparam \inst4|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N8
cycloneii_lcell_comb \inst4|Add4~8 (
// Equation(s):
// \inst4|Add4~8_combout  = (\inst4|ss_count [4] & (\inst4|Add4~7  $ (GND))) # (!\inst4|ss_count [4] & (!\inst4|Add4~7  & VCC))
// \inst4|Add4~9  = CARRY((\inst4|ss_count [4] & !\inst4|Add4~7 ))

	.dataa(vcc),
	.datab(\inst4|ss_count [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~7 ),
	.combout(\inst4|Add4~8_combout ),
	.cout(\inst4|Add4~9 ));
// synopsys translate_off
defparam \inst4|Add4~8 .lut_mask = 16'hC30C;
defparam \inst4|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y4_N9
cycloneii_lcell_ff \inst4|ss_count[4] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add4~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [4]));

// Location: LCCOMB_X13_Y4_N14
cycloneii_lcell_comb \inst4|Add4~14 (
// Equation(s):
// \inst4|Add4~14_combout  = (\inst4|ss_count [7] & (!\inst4|Add4~13 )) # (!\inst4|ss_count [7] & ((\inst4|Add4~13 ) # (GND)))
// \inst4|Add4~15  = CARRY((!\inst4|Add4~13 ) # (!\inst4|ss_count [7]))

	.dataa(vcc),
	.datab(\inst4|ss_count [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~13 ),
	.combout(\inst4|Add4~14_combout ),
	.cout(\inst4|Add4~15 ));
// synopsys translate_off
defparam \inst4|Add4~14 .lut_mask = 16'h3C3F;
defparam \inst4|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y4_N15
cycloneii_lcell_ff \inst4|ss_count[7] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add4~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [7]));

// Location: LCCOMB_X13_Y4_N18
cycloneii_lcell_comb \inst4|Add4~18 (
// Equation(s):
// \inst4|Add4~18_combout  = (\inst4|ss_count [9] & (!\inst4|Add4~17 )) # (!\inst4|ss_count [9] & ((\inst4|Add4~17 ) # (GND)))
// \inst4|Add4~19  = CARRY((!\inst4|Add4~17 ) # (!\inst4|ss_count [9]))

	.dataa(vcc),
	.datab(\inst4|ss_count [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~17 ),
	.combout(\inst4|Add4~18_combout ),
	.cout(\inst4|Add4~19 ));
// synopsys translate_off
defparam \inst4|Add4~18 .lut_mask = 16'h3C3F;
defparam \inst4|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y4_N19
cycloneii_lcell_ff \inst4|ss_count[9] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add4~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [9]));

// Location: LCCOMB_X13_Y4_N22
cycloneii_lcell_comb \inst4|Add4~22 (
// Equation(s):
// \inst4|Add4~22_combout  = (\inst4|ss_count [11] & (!\inst4|Add4~21 )) # (!\inst4|ss_count [11] & ((\inst4|Add4~21 ) # (GND)))
// \inst4|Add4~23  = CARRY((!\inst4|Add4~21 ) # (!\inst4|ss_count [11]))

	.dataa(vcc),
	.datab(\inst4|ss_count [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~21 ),
	.combout(\inst4|Add4~22_combout ),
	.cout(\inst4|Add4~23 ));
// synopsys translate_off
defparam \inst4|Add4~22 .lut_mask = 16'h3C3F;
defparam \inst4|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N0
cycloneii_lcell_comb \inst4|ss_count~2 (
// Equation(s):
// \inst4|ss_count~2_combout  = (\inst4|Add4~22_combout  & !\inst4|Equal5~10_combout )

	.dataa(vcc),
	.datab(\inst4|Add4~22_combout ),
	.datac(vcc),
	.datad(\inst4|Equal5~10_combout ),
	.cin(gnd),
	.combout(\inst4|ss_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|ss_count~2 .lut_mask = 16'h00CC;
defparam \inst4|ss_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N1
cycloneii_lcell_ff \inst4|ss_count[11] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|ss_count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [11]));

// Location: LCCOMB_X13_Y4_N24
cycloneii_lcell_comb \inst4|Add4~24 (
// Equation(s):
// \inst4|Add4~24_combout  = (\inst4|ss_count [12] & (\inst4|Add4~23  $ (GND))) # (!\inst4|ss_count [12] & (!\inst4|Add4~23  & VCC))
// \inst4|Add4~25  = CARRY((\inst4|ss_count [12] & !\inst4|Add4~23 ))

	.dataa(vcc),
	.datab(\inst4|ss_count [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~23 ),
	.combout(\inst4|Add4~24_combout ),
	.cout(\inst4|Add4~25 ));
// synopsys translate_off
defparam \inst4|Add4~24 .lut_mask = 16'hC30C;
defparam \inst4|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N12
cycloneii_lcell_comb \inst4|ss_count~3 (
// Equation(s):
// \inst4|ss_count~3_combout  = (\inst4|Add4~24_combout  & !\inst4|Equal5~10_combout )

	.dataa(vcc),
	.datab(\inst4|Add4~24_combout ),
	.datac(vcc),
	.datad(\inst4|Equal5~10_combout ),
	.cin(gnd),
	.combout(\inst4|ss_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|ss_count~3 .lut_mask = 16'h00CC;
defparam \inst4|ss_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N13
cycloneii_lcell_ff \inst4|ss_count[12] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|ss_count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [12]));

// Location: LCCOMB_X13_Y4_N26
cycloneii_lcell_comb \inst4|Add4~26 (
// Equation(s):
// \inst4|Add4~26_combout  = (\inst4|ss_count [13] & (!\inst4|Add4~25 )) # (!\inst4|ss_count [13] & ((\inst4|Add4~25 ) # (GND)))
// \inst4|Add4~27  = CARRY((!\inst4|Add4~25 ) # (!\inst4|ss_count [13]))

	.dataa(vcc),
	.datab(\inst4|ss_count [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~25 ),
	.combout(\inst4|Add4~26_combout ),
	.cout(\inst4|Add4~27 ));
// synopsys translate_off
defparam \inst4|Add4~26 .lut_mask = 16'h3C3F;
defparam \inst4|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N30
cycloneii_lcell_comb \inst4|ss_count~4 (
// Equation(s):
// \inst4|ss_count~4_combout  = (\inst4|Add4~26_combout  & !\inst4|Equal5~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|Add4~26_combout ),
	.datad(\inst4|Equal5~10_combout ),
	.cin(gnd),
	.combout(\inst4|ss_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|ss_count~4 .lut_mask = 16'h00F0;
defparam \inst4|ss_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N31
cycloneii_lcell_ff \inst4|ss_count[13] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|ss_count~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [13]));

// Location: LCCOMB_X13_Y4_N28
cycloneii_lcell_comb \inst4|Add4~28 (
// Equation(s):
// \inst4|Add4~28_combout  = (\inst4|ss_count [14] & (\inst4|Add4~27  $ (GND))) # (!\inst4|ss_count [14] & (!\inst4|Add4~27  & VCC))
// \inst4|Add4~29  = CARRY((\inst4|ss_count [14] & !\inst4|Add4~27 ))

	.dataa(vcc),
	.datab(\inst4|ss_count [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~27 ),
	.combout(\inst4|Add4~28_combout ),
	.cout(\inst4|Add4~29 ));
// synopsys translate_off
defparam \inst4|Add4~28 .lut_mask = 16'hC30C;
defparam \inst4|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N24
cycloneii_lcell_comb \inst4|ss_count~5 (
// Equation(s):
// \inst4|ss_count~5_combout  = (\inst4|Add4~28_combout  & !\inst4|Equal5~10_combout )

	.dataa(vcc),
	.datab(\inst4|Add4~28_combout ),
	.datac(vcc),
	.datad(\inst4|Equal5~10_combout ),
	.cin(gnd),
	.combout(\inst4|ss_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|ss_count~5 .lut_mask = 16'h00CC;
defparam \inst4|ss_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N25
cycloneii_lcell_ff \inst4|ss_count[14] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|ss_count~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [14]));

// Location: LCCOMB_X13_Y4_N30
cycloneii_lcell_comb \inst4|Add4~30 (
// Equation(s):
// \inst4|Add4~30_combout  = (\inst4|ss_count [15] & (!\inst4|Add4~29 )) # (!\inst4|ss_count [15] & ((\inst4|Add4~29 ) # (GND)))
// \inst4|Add4~31  = CARRY((!\inst4|Add4~29 ) # (!\inst4|ss_count [15]))

	.dataa(vcc),
	.datab(\inst4|ss_count [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~29 ),
	.combout(\inst4|Add4~30_combout ),
	.cout(\inst4|Add4~31 ));
// synopsys translate_off
defparam \inst4|Add4~30 .lut_mask = 16'h3C3F;
defparam \inst4|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y4_N31
cycloneii_lcell_ff \inst4|ss_count[15] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add4~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [15]));

// Location: LCCOMB_X13_Y3_N0
cycloneii_lcell_comb \inst4|Add4~32 (
// Equation(s):
// \inst4|Add4~32_combout  = (\inst4|ss_count [16] & (\inst4|Add4~31  $ (GND))) # (!\inst4|ss_count [16] & (!\inst4|Add4~31  & VCC))
// \inst4|Add4~33  = CARRY((\inst4|ss_count [16] & !\inst4|Add4~31 ))

	.dataa(vcc),
	.datab(\inst4|ss_count [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~31 ),
	.combout(\inst4|Add4~32_combout ),
	.cout(\inst4|Add4~33 ));
// synopsys translate_off
defparam \inst4|Add4~32 .lut_mask = 16'hC30C;
defparam \inst4|Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N24
cycloneii_lcell_comb \inst4|ss_count~6 (
// Equation(s):
// \inst4|ss_count~6_combout  = (\inst4|Add4~32_combout  & !\inst4|Equal5~10_combout )

	.dataa(vcc),
	.datab(\inst4|Add4~32_combout ),
	.datac(\inst4|Equal5~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|ss_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|ss_count~6 .lut_mask = 16'h0C0C;
defparam \inst4|ss_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y3_N25
cycloneii_lcell_ff \inst4|ss_count[16] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|ss_count~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [16]));

// Location: LCCOMB_X13_Y3_N2
cycloneii_lcell_comb \inst4|Add4~34 (
// Equation(s):
// \inst4|Add4~34_combout  = (\inst4|ss_count [17] & (!\inst4|Add4~33 )) # (!\inst4|ss_count [17] & ((\inst4|Add4~33 ) # (GND)))
// \inst4|Add4~35  = CARRY((!\inst4|Add4~33 ) # (!\inst4|ss_count [17]))

	.dataa(vcc),
	.datab(\inst4|ss_count [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~33 ),
	.combout(\inst4|Add4~34_combout ),
	.cout(\inst4|Add4~35 ));
// synopsys translate_off
defparam \inst4|Add4~34 .lut_mask = 16'h3C3F;
defparam \inst4|Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y3_N3
cycloneii_lcell_ff \inst4|ss_count[17] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add4~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [17]));

// Location: LCCOMB_X13_Y3_N4
cycloneii_lcell_comb \inst4|Add4~36 (
// Equation(s):
// \inst4|Add4~36_combout  = (\inst4|ss_count [18] & (\inst4|Add4~35  $ (GND))) # (!\inst4|ss_count [18] & (!\inst4|Add4~35  & VCC))
// \inst4|Add4~37  = CARRY((\inst4|ss_count [18] & !\inst4|Add4~35 ))

	.dataa(vcc),
	.datab(\inst4|ss_count [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~35 ),
	.combout(\inst4|Add4~36_combout ),
	.cout(\inst4|Add4~37 ));
// synopsys translate_off
defparam \inst4|Add4~36 .lut_mask = 16'hC30C;
defparam \inst4|Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N26
cycloneii_lcell_comb \inst4|ss_count~7 (
// Equation(s):
// \inst4|ss_count~7_combout  = (!\inst4|Equal5~10_combout  & \inst4|Add4~36_combout )

	.dataa(vcc),
	.datab(\inst4|Equal5~10_combout ),
	.datac(vcc),
	.datad(\inst4|Add4~36_combout ),
	.cin(gnd),
	.combout(\inst4|ss_count~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|ss_count~7 .lut_mask = 16'h3300;
defparam \inst4|ss_count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N27
cycloneii_lcell_ff \inst4|ss_count[18] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|ss_count~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [18]));

// Location: LCCOMB_X13_Y3_N6
cycloneii_lcell_comb \inst4|Add4~38 (
// Equation(s):
// \inst4|Add4~38_combout  = (\inst4|ss_count [19] & (!\inst4|Add4~37 )) # (!\inst4|ss_count [19] & ((\inst4|Add4~37 ) # (GND)))
// \inst4|Add4~39  = CARRY((!\inst4|Add4~37 ) # (!\inst4|ss_count [19]))

	.dataa(vcc),
	.datab(\inst4|ss_count [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~37 ),
	.combout(\inst4|Add4~38_combout ),
	.cout(\inst4|Add4~39 ));
// synopsys translate_off
defparam \inst4|Add4~38 .lut_mask = 16'h3C3F;
defparam \inst4|Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N14
cycloneii_lcell_comb \inst4|ss_count~8 (
// Equation(s):
// \inst4|ss_count~8_combout  = (!\inst4|Equal5~10_combout  & \inst4|Add4~38_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|Equal5~10_combout ),
	.datad(\inst4|Add4~38_combout ),
	.cin(gnd),
	.combout(\inst4|ss_count~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|ss_count~8 .lut_mask = 16'h0F00;
defparam \inst4|ss_count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y3_N15
cycloneii_lcell_ff \inst4|ss_count[19] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|ss_count~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [19]));

// Location: LCCOMB_X13_Y3_N8
cycloneii_lcell_comb \inst4|Add4~40 (
// Equation(s):
// \inst4|Add4~40_combout  = (\inst4|ss_count [20] & (\inst4|Add4~39  $ (GND))) # (!\inst4|ss_count [20] & (!\inst4|Add4~39  & VCC))
// \inst4|Add4~41  = CARRY((\inst4|ss_count [20] & !\inst4|Add4~39 ))

	.dataa(vcc),
	.datab(\inst4|ss_count [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~39 ),
	.combout(\inst4|Add4~40_combout ),
	.cout(\inst4|Add4~41 ));
// synopsys translate_off
defparam \inst4|Add4~40 .lut_mask = 16'hC30C;
defparam \inst4|Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N16
cycloneii_lcell_comb \inst4|ss_count~9 (
// Equation(s):
// \inst4|ss_count~9_combout  = (!\inst4|Equal5~10_combout  & \inst4|Add4~40_combout )

	.dataa(vcc),
	.datab(\inst4|Equal5~10_combout ),
	.datac(\inst4|Add4~40_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|ss_count~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|ss_count~9 .lut_mask = 16'h3030;
defparam \inst4|ss_count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N17
cycloneii_lcell_ff \inst4|ss_count[20] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|ss_count~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [20]));

// Location: LCCOMB_X13_Y3_N10
cycloneii_lcell_comb \inst4|Add4~42 (
// Equation(s):
// \inst4|Add4~42_combout  = (\inst4|ss_count [21] & (!\inst4|Add4~41 )) # (!\inst4|ss_count [21] & ((\inst4|Add4~41 ) # (GND)))
// \inst4|Add4~43  = CARRY((!\inst4|Add4~41 ) # (!\inst4|ss_count [21]))

	.dataa(vcc),
	.datab(\inst4|ss_count [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~41 ),
	.combout(\inst4|Add4~42_combout ),
	.cout(\inst4|Add4~43 ));
// synopsys translate_off
defparam \inst4|Add4~42 .lut_mask = 16'h3C3F;
defparam \inst4|Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N30
cycloneii_lcell_comb \inst4|ss_count~10 (
// Equation(s):
// \inst4|ss_count~10_combout  = (!\inst4|Equal5~10_combout  & \inst4|Add4~42_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|Equal5~10_combout ),
	.datad(\inst4|Add4~42_combout ),
	.cin(gnd),
	.combout(\inst4|ss_count~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|ss_count~10 .lut_mask = 16'h0F00;
defparam \inst4|ss_count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y3_N31
cycloneii_lcell_ff \inst4|ss_count[21] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|ss_count~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [21]));

// Location: LCCOMB_X13_Y3_N12
cycloneii_lcell_comb \inst4|Add4~44 (
// Equation(s):
// \inst4|Add4~44_combout  = (\inst4|ss_count [22] & (\inst4|Add4~43  $ (GND))) # (!\inst4|ss_count [22] & (!\inst4|Add4~43  & VCC))
// \inst4|Add4~45  = CARRY((\inst4|ss_count [22] & !\inst4|Add4~43 ))

	.dataa(\inst4|ss_count [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~43 ),
	.combout(\inst4|Add4~44_combout ),
	.cout(\inst4|Add4~45 ));
// synopsys translate_off
defparam \inst4|Add4~44 .lut_mask = 16'hA50A;
defparam \inst4|Add4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N14
cycloneii_lcell_comb \inst4|Add4~46 (
// Equation(s):
// \inst4|Add4~46_combout  = (\inst4|ss_count [23] & (!\inst4|Add4~45 )) # (!\inst4|ss_count [23] & ((\inst4|Add4~45 ) # (GND)))
// \inst4|Add4~47  = CARRY((!\inst4|Add4~45 ) # (!\inst4|ss_count [23]))

	.dataa(vcc),
	.datab(\inst4|ss_count [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~45 ),
	.combout(\inst4|Add4~46_combout ),
	.cout(\inst4|Add4~47 ));
// synopsys translate_off
defparam \inst4|Add4~46 .lut_mask = 16'h3C3F;
defparam \inst4|Add4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y3_N15
cycloneii_lcell_ff \inst4|ss_count[23] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add4~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [23]));

// Location: LCCOMB_X13_Y3_N16
cycloneii_lcell_comb \inst4|Add4~48 (
// Equation(s):
// \inst4|Add4~48_combout  = (\inst4|ss_count [24] & (\inst4|Add4~47  $ (GND))) # (!\inst4|ss_count [24] & (!\inst4|Add4~47  & VCC))
// \inst4|Add4~49  = CARRY((\inst4|ss_count [24] & !\inst4|Add4~47 ))

	.dataa(\inst4|ss_count [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~47 ),
	.combout(\inst4|Add4~48_combout ),
	.cout(\inst4|Add4~49 ));
// synopsys translate_off
defparam \inst4|Add4~48 .lut_mask = 16'hA50A;
defparam \inst4|Add4~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N4
cycloneii_lcell_comb \inst4|ss_count~12 (
// Equation(s):
// \inst4|ss_count~12_combout  = (!\inst4|Equal5~10_combout  & \inst4|Add4~48_combout )

	.dataa(vcc),
	.datab(\inst4|Equal5~10_combout ),
	.datac(vcc),
	.datad(\inst4|Add4~48_combout ),
	.cin(gnd),
	.combout(\inst4|ss_count~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|ss_count~12 .lut_mask = 16'h3300;
defparam \inst4|ss_count~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N5
cycloneii_lcell_ff \inst4|ss_count[24] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|ss_count~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [24]));

// Location: LCCOMB_X13_Y3_N18
cycloneii_lcell_comb \inst4|Add4~50 (
// Equation(s):
// \inst4|Add4~50_combout  = (\inst4|ss_count [25] & (!\inst4|Add4~49 )) # (!\inst4|ss_count [25] & ((\inst4|Add4~49 ) # (GND)))
// \inst4|Add4~51  = CARRY((!\inst4|Add4~49 ) # (!\inst4|ss_count [25]))

	.dataa(vcc),
	.datab(\inst4|ss_count [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add4~49 ),
	.combout(\inst4|Add4~50_combout ),
	.cout(\inst4|Add4~51 ));
// synopsys translate_off
defparam \inst4|Add4~50 .lut_mask = 16'h3C3F;
defparam \inst4|Add4~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y3_N19
cycloneii_lcell_ff \inst4|ss_count[25] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add4~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [25]));

// Location: LCFF_X13_Y3_N21
cycloneii_lcell_ff \inst4|ss_count[26] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add4~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [26]));

// Location: LCCOMB_X14_Y3_N4
cycloneii_lcell_comb \inst4|Equal5~8 (
// Equation(s):
// \inst4|Equal5~8_combout  = (!\inst4|ss_count [27] & (\inst4|ss_count [24] & (!\inst4|ss_count [26] & !\inst4|ss_count [25])))

	.dataa(\inst4|ss_count [27]),
	.datab(\inst4|ss_count [24]),
	.datac(\inst4|ss_count [26]),
	.datad(\inst4|ss_count [25]),
	.cin(gnd),
	.combout(\inst4|Equal5~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal5~8 .lut_mask = 16'h0004;
defparam \inst4|Equal5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N20
cycloneii_lcell_comb \inst4|Equal5~5 (
// Equation(s):
// \inst4|Equal5~5_combout  = (!\inst4|ss_count [17] & (\inst4|ss_count [19] & (\inst4|ss_count [16] & \inst4|ss_count [18])))

	.dataa(\inst4|ss_count [17]),
	.datab(\inst4|ss_count [19]),
	.datac(\inst4|ss_count [16]),
	.datad(\inst4|ss_count [18]),
	.cin(gnd),
	.combout(\inst4|Equal5~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal5~5 .lut_mask = 16'h4000;
defparam \inst4|Equal5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N18
cycloneii_lcell_comb \inst4|ss_count~11 (
// Equation(s):
// \inst4|ss_count~11_combout  = (!\inst4|Equal5~10_combout  & \inst4|Add4~44_combout )

	.dataa(vcc),
	.datab(\inst4|Equal5~10_combout ),
	.datac(vcc),
	.datad(\inst4|Add4~44_combout ),
	.cin(gnd),
	.combout(\inst4|ss_count~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|ss_count~11 .lut_mask = 16'h3300;
defparam \inst4|ss_count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y4_N19
cycloneii_lcell_ff \inst4|ss_count[22] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|ss_count~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [22]));

// Location: LCCOMB_X14_Y3_N12
cycloneii_lcell_comb \inst4|Equal5~6 (
// Equation(s):
// \inst4|Equal5~6_combout  = (!\inst4|ss_count [23] & (\inst4|ss_count [21] & (\inst4|ss_count [20] & \inst4|ss_count [22])))

	.dataa(\inst4|ss_count [23]),
	.datab(\inst4|ss_count [21]),
	.datac(\inst4|ss_count [20]),
	.datad(\inst4|ss_count [22]),
	.cin(gnd),
	.combout(\inst4|Equal5~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal5~6 .lut_mask = 16'h4000;
defparam \inst4|Equal5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N22
cycloneii_lcell_comb \inst4|Equal5~7 (
// Equation(s):
// \inst4|Equal5~7_combout  = (\inst4|Equal5~5_combout  & \inst4|Equal5~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|Equal5~5_combout ),
	.datad(\inst4|Equal5~6_combout ),
	.cin(gnd),
	.combout(\inst4|Equal5~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal5~7 .lut_mask = 16'hF000;
defparam \inst4|Equal5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N22
cycloneii_lcell_comb \inst4|Equal5~3 (
// Equation(s):
// \inst4|Equal5~3_combout  = (!\inst4|ss_count [15] & (\inst4|ss_count [13] & (\inst4|ss_count [14] & \inst4|ss_count [12])))

	.dataa(\inst4|ss_count [15]),
	.datab(\inst4|ss_count [13]),
	.datac(\inst4|ss_count [14]),
	.datad(\inst4|ss_count [12]),
	.cin(gnd),
	.combout(\inst4|Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal5~3 .lut_mask = 16'h4000;
defparam \inst4|Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y4_N7
cycloneii_lcell_ff \inst4|ss_count[3] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add4~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|ss_count [3]));

// Location: LCCOMB_X14_Y4_N8
cycloneii_lcell_comb \inst4|Equal5~0 (
// Equation(s):
// \inst4|Equal5~0_combout  = (!\inst4|ss_count [4] & (!\inst4|ss_count [2] & (!\inst4|ss_count [3] & !\inst4|ss_count [1])))

	.dataa(\inst4|ss_count [4]),
	.datab(\inst4|ss_count [2]),
	.datac(\inst4|ss_count [3]),
	.datad(\inst4|ss_count [1]),
	.cin(gnd),
	.combout(\inst4|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal5~0 .lut_mask = 16'h0001;
defparam \inst4|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N10
cycloneii_lcell_comb \inst4|Equal5~1 (
// Equation(s):
// \inst4|Equal5~1_combout  = (!\inst4|ss_count [5] & (\inst4|ss_count [6] & (!\inst4|ss_count [0] & !\inst4|ss_count [7])))

	.dataa(\inst4|ss_count [5]),
	.datab(\inst4|ss_count [6]),
	.datac(\inst4|ss_count [0]),
	.datad(\inst4|ss_count [7]),
	.cin(gnd),
	.combout(\inst4|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal5~1 .lut_mask = 16'h0004;
defparam \inst4|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N28
cycloneii_lcell_comb \inst4|Equal5~4 (
// Equation(s):
// \inst4|Equal5~4_combout  = (\inst4|Equal5~2_combout  & (\inst4|Equal5~3_combout  & (\inst4|Equal5~0_combout  & \inst4|Equal5~1_combout )))

	.dataa(\inst4|Equal5~2_combout ),
	.datab(\inst4|Equal5~3_combout ),
	.datac(\inst4|Equal5~0_combout ),
	.datad(\inst4|Equal5~1_combout ),
	.cin(gnd),
	.combout(\inst4|Equal5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal5~4 .lut_mask = 16'h8000;
defparam \inst4|Equal5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N2
cycloneii_lcell_comb \inst4|Equal5~10 (
// Equation(s):
// \inst4|Equal5~10_combout  = (\inst4|Equal5~9_combout  & (\inst4|Equal5~8_combout  & (\inst4|Equal5~7_combout  & \inst4|Equal5~4_combout )))

	.dataa(\inst4|Equal5~9_combout ),
	.datab(\inst4|Equal5~8_combout ),
	.datac(\inst4|Equal5~7_combout ),
	.datad(\inst4|Equal5~4_combout ),
	.cin(gnd),
	.combout(\inst4|Equal5~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal5~10 .lut_mask = 16'h8000;
defparam \inst4|Equal5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
cycloneii_lcell_comb \inst4|Selector7~3 (
// Equation(s):
// \inst4|Selector7~3_combout  = (\inst4|Selector7~1_combout ) # ((\inst4|Selector7~2_combout ) # ((\inst4|STATE.StateTYPE_wait_ss~regout  & \inst4|Equal5~10_combout )))

	.dataa(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.datab(\inst4|Selector7~1_combout ),
	.datac(\inst4|Selector7~2_combout ),
	.datad(\inst4|Equal5~10_combout ),
	.cin(gnd),
	.combout(\inst4|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector7~3 .lut_mask = 16'hFEFC;
defparam \inst4|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N15
cycloneii_lcell_ff \inst4|STATE.StateTYPE_setup (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector7~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|STATE.StateTYPE_setup~regout ));

// Location: LCCOMB_X13_Y6_N8
cycloneii_lcell_comb \inst4|byte_count[4]~17 (
// Equation(s):
// \inst4|byte_count[4]~17_combout  = \inst4|byte_count [4] $ (!\inst4|byte_count[3]~16 )

	.dataa(vcc),
	.datab(\inst4|byte_count [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|byte_count[3]~16 ),
	.combout(\inst4|byte_count[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|byte_count[4]~17 .lut_mask = 16'hC3C3;
defparam \inst4|byte_count[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y6_N9
cycloneii_lcell_ff \inst4|byte_count[4] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|byte_count[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst4|byte_count[3]~10_combout ),
	.sload(gnd),
	.ena(\inst4|byte_count[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|byte_count [4]));

// Location: LCCOMB_X14_Y6_N28
cycloneii_lcell_comb \inst4|Selector7~0 (
// Equation(s):
// \inst4|Selector7~0_combout  = (\inst4|STATE.StateTYPE_setup~regout  & !\inst4|byte_count [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|STATE.StateTYPE_setup~regout ),
	.datad(\inst4|byte_count [4]),
	.cin(gnd),
	.combout(\inst4|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector7~0 .lut_mask = 16'h00F0;
defparam \inst4|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N10
cycloneii_lcell_comb \inst4|Selector10~1 (
// Equation(s):
// \inst4|Selector10~1_combout  = (\inst4|Selector10~0_combout  & ((\inst4|Selector7~0_combout ) # ((\inst4|STATE.StateTYPE_wait_ss~regout  & !\inst4|Equal5~10_combout )))) # (!\inst4|Selector10~0_combout  & (((\inst4|STATE.StateTYPE_wait_ss~regout  & 
// !\inst4|Equal5~10_combout ))))

	.dataa(\inst4|Selector10~0_combout ),
	.datab(\inst4|Selector7~0_combout ),
	.datac(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.datad(\inst4|Equal5~10_combout ),
	.cin(gnd),
	.combout(\inst4|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector10~1 .lut_mask = 16'h88F8;
defparam \inst4|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y6_N11
cycloneii_lcell_ff \inst4|STATE.StateTYPE_wait_ss (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector10~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|STATE.StateTYPE_wait_ss~regout ));

// Location: LCCOMB_X15_Y4_N0
cycloneii_lcell_comb \inst4|byte_count[3]~11 (
// Equation(s):
// \inst4|byte_count[3]~11_combout  = (\inst4|STATE.StateTYPE_hold~regout ) # ((\inst4|STATE.StateTYPE_wait_ss~regout ) # ((!\_start~combout  & !\inst4|STATE.StateTYPE_idle~regout )))

	.dataa(\inst4|STATE.StateTYPE_hold~regout ),
	.datab(\_start~combout ),
	.datac(\inst4|STATE.StateTYPE_idle~regout ),
	.datad(\inst4|STATE.StateTYPE_wait_ss~regout ),
	.cin(gnd),
	.combout(\inst4|byte_count[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|byte_count[3]~11 .lut_mask = 16'hFFAB;
defparam \inst4|byte_count[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N26
cycloneii_lcell_comb \inst4|byte_count[3]~12 (
// Equation(s):
// \inst4|byte_count[3]~12_combout  = (!\inst4|byte_count[3]~11_combout  & ((!\inst4|STATE.StateTYPE_run~regout ) # (!\inst4|LessThan2~0_combout )))

	.dataa(\inst4|LessThan2~0_combout ),
	.datab(vcc),
	.datac(\inst4|byte_count[3]~11_combout ),
	.datad(\inst4|STATE.StateTYPE_run~regout ),
	.cin(gnd),
	.combout(\inst4|byte_count[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|byte_count[3]~12 .lut_mask = 16'h050F;
defparam \inst4|byte_count[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N1
cycloneii_lcell_ff \inst4|byte_count[0] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|byte_count[0]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst4|byte_count[3]~10_combout ),
	.sload(gnd),
	.ena(\inst4|byte_count[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|byte_count [0]));

// Location: LCFF_X13_Y6_N3
cycloneii_lcell_ff \inst4|byte_count[1] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|byte_count[1]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst4|byte_count[3]~10_combout ),
	.sload(gnd),
	.ena(\inst4|byte_count[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|byte_count [1]));

// Location: LCCOMB_X14_Y6_N12
cycloneii_lcell_comb \inst4|Equal3~0 (
// Equation(s):
// \inst4|Equal3~0_combout  = (\inst4|byte_count [0] & (\inst4|byte_count [2] & \inst4|byte_count [3]))

	.dataa(\inst4|byte_count [0]),
	.datab(vcc),
	.datac(\inst4|byte_count [2]),
	.datad(\inst4|byte_count [3]),
	.cin(gnd),
	.combout(\inst4|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal3~0 .lut_mask = 16'hA000;
defparam \inst4|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
cycloneii_lcell_comb \inst4|Selector11~0 (
// Equation(s):
// \inst4|Selector11~0_combout  = (\inst4|STATE.StateTYPE_setup~regout  & ((\inst4|byte_count [4]) # ((\inst4|byte_count [1] & \inst4|Equal3~0_combout ))))

	.dataa(\inst4|byte_count [4]),
	.datab(\inst4|byte_count [1]),
	.datac(\inst4|STATE.StateTYPE_setup~regout ),
	.datad(\inst4|Equal3~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector11~0 .lut_mask = 16'hE0A0;
defparam \inst4|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N6
cycloneii_lcell_comb \inst4|Selector11~1 (
// Equation(s):
// \inst4|Selector11~1_combout  = (\inst4|STATE.StateTYPE_wait_run~regout  & (\_start~combout  & ((!\inst4|Equal6~4_combout ) # (!\inst4|Equal6~9_combout ))))

	.dataa(\inst4|STATE.StateTYPE_wait_run~regout ),
	.datab(\_start~combout ),
	.datac(\inst4|Equal6~9_combout ),
	.datad(\inst4|Equal6~4_combout ),
	.cin(gnd),
	.combout(\inst4|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector11~1 .lut_mask = 16'h0888;
defparam \inst4|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N0
cycloneii_lcell_comb \inst4|Selector33~0 (
// Equation(s):
// \inst4|Selector33~0_combout  = (\inst4|STATE.StateTYPE_run~regout  & \inst4|Add3~18_combout )

	.dataa(vcc),
	.datab(\inst4|STATE.StateTYPE_run~regout ),
	.datac(vcc),
	.datad(\inst4|Add3~18_combout ),
	.cin(gnd),
	.combout(\inst4|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector33~0 .lut_mask = 16'hCC00;
defparam \inst4|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N12
cycloneii_lcell_comb \inst4|LessThan2~0 (
// Equation(s):
// \inst4|LessThan2~0_combout  = (\inst4|byte_count [4]) # ((\inst4|byte_count [3]) # ((\inst4|byte_count [1] & \inst4|byte_count [2])))

	.dataa(\inst4|byte_count [4]),
	.datab(\inst4|byte_count [1]),
	.datac(\inst4|byte_count [3]),
	.datad(\inst4|byte_count [2]),
	.cin(gnd),
	.combout(\inst4|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan2~0 .lut_mask = 16'hFEFA;
defparam \inst4|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N14
cycloneii_lcell_comb \inst4|address[12]~2 (
// Equation(s):
// \inst4|address[12]~2_combout  = (\inst4|Selector11~0_combout ) # ((\inst4|STATE.StateTYPE_run~regout  & \inst4|LessThan2~0_combout ))

	.dataa(vcc),
	.datab(\inst4|STATE.StateTYPE_run~regout ),
	.datac(\inst4|LessThan2~0_combout ),
	.datad(\inst4|Selector11~0_combout ),
	.cin(gnd),
	.combout(\inst4|address[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|address[12]~2 .lut_mask = 16'hFFC0;
defparam \inst4|address[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N9
cycloneii_lcell_ff \inst4|address[9] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|Selector33~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|address[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|address [9]));

// Location: LCCOMB_X18_Y4_N4
cycloneii_lcell_comb \inst4|Add3~2 (
// Equation(s):
// \inst4|Add3~2_combout  = (\inst4|address [1] & (!\inst4|Add3~1 )) # (!\inst4|address [1] & ((\inst4|Add3~1 ) # (GND)))
// \inst4|Add3~3  = CARRY((!\inst4|Add3~1 ) # (!\inst4|address [1]))

	.dataa(vcc),
	.datab(\inst4|address [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add3~1 ),
	.combout(\inst4|Add3~2_combout ),
	.cout(\inst4|Add3~3 ));
// synopsys translate_off
defparam \inst4|Add3~2 .lut_mask = 16'h3C3F;
defparam \inst4|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N30
cycloneii_lcell_comb \inst4|Selector41~0 (
// Equation(s):
// \inst4|Selector41~0_combout  = (\inst4|STATE.StateTYPE_run~regout  & \inst4|Add3~2_combout )

	.dataa(vcc),
	.datab(\inst4|STATE.StateTYPE_run~regout ),
	.datac(vcc),
	.datad(\inst4|Add3~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector41~0 .lut_mask = 16'hCC00;
defparam \inst4|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N3
cycloneii_lcell_ff \inst4|address[1] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|Selector41~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|address[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|address [1]));

// Location: LCCOMB_X18_Y4_N8
cycloneii_lcell_comb \inst4|Add3~6 (
// Equation(s):
// \inst4|Add3~6_combout  = (\inst4|address [3] & (!\inst4|Add3~5 )) # (!\inst4|address [3] & ((\inst4|Add3~5 ) # (GND)))
// \inst4|Add3~7  = CARRY((!\inst4|Add3~5 ) # (!\inst4|address [3]))

	.dataa(vcc),
	.datab(\inst4|address [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add3~5 ),
	.combout(\inst4|Add3~6_combout ),
	.cout(\inst4|Add3~7 ));
// synopsys translate_off
defparam \inst4|Add3~6 .lut_mask = 16'h3C3F;
defparam \inst4|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N6
cycloneii_lcell_comb \inst4|Selector39~0 (
// Equation(s):
// \inst4|Selector39~0_combout  = (\inst4|Add3~6_combout  & \inst4|STATE.StateTYPE_run~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|Add3~6_combout ),
	.datad(\inst4|STATE.StateTYPE_run~regout ),
	.cin(gnd),
	.combout(\inst4|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector39~0 .lut_mask = 16'hF000;
defparam \inst4|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N5
cycloneii_lcell_ff \inst4|address[3] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|Selector39~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|address[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|address [3]));

// Location: LCCOMB_X18_Y4_N10
cycloneii_lcell_comb \inst4|Add3~8 (
// Equation(s):
// \inst4|Add3~8_combout  = (\inst4|address [4] & (\inst4|Add3~7  $ (GND))) # (!\inst4|address [4] & (!\inst4|Add3~7  & VCC))
// \inst4|Add3~9  = CARRY((\inst4|address [4] & !\inst4|Add3~7 ))

	.dataa(vcc),
	.datab(\inst4|address [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add3~7 ),
	.combout(\inst4|Add3~8_combout ),
	.cout(\inst4|Add3~9 ));
// synopsys translate_off
defparam \inst4|Add3~8 .lut_mask = 16'hC30C;
defparam \inst4|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N28
cycloneii_lcell_comb \inst4|Selector38~0 (
// Equation(s):
// \inst4|Selector38~0_combout  = (\inst4|Add3~8_combout  & \inst4|STATE.StateTYPE_run~regout )

	.dataa(vcc),
	.datab(\inst4|Add3~8_combout ),
	.datac(\inst4|STATE.StateTYPE_run~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector38~0 .lut_mask = 16'hC0C0;
defparam \inst4|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N29
cycloneii_lcell_ff \inst4|address[4] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector38~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|address[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|address [4]));

// Location: LCCOMB_X18_Y4_N12
cycloneii_lcell_comb \inst4|Add3~10 (
// Equation(s):
// \inst4|Add3~10_combout  = (\inst4|address [5] & (!\inst4|Add3~9 )) # (!\inst4|address [5] & ((\inst4|Add3~9 ) # (GND)))
// \inst4|Add3~11  = CARRY((!\inst4|Add3~9 ) # (!\inst4|address [5]))

	.dataa(vcc),
	.datab(\inst4|address [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add3~9 ),
	.combout(\inst4|Add3~10_combout ),
	.cout(\inst4|Add3~11 ));
// synopsys translate_off
defparam \inst4|Add3~10 .lut_mask = 16'h3C3F;
defparam \inst4|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N8
cycloneii_lcell_comb \inst4|Selector37~0 (
// Equation(s):
// \inst4|Selector37~0_combout  = (\inst4|STATE.StateTYPE_run~regout  & \inst4|Add3~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|STATE.StateTYPE_run~regout ),
	.datad(\inst4|Add3~10_combout ),
	.cin(gnd),
	.combout(\inst4|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector37~0 .lut_mask = 16'hF000;
defparam \inst4|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N27
cycloneii_lcell_ff \inst4|address[5] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|Selector37~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|address[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|address [5]));

// Location: LCCOMB_X18_Y4_N14
cycloneii_lcell_comb \inst4|Add3~12 (
// Equation(s):
// \inst4|Add3~12_combout  = (\inst4|address [6] & (\inst4|Add3~11  $ (GND))) # (!\inst4|address [6] & (!\inst4|Add3~11  & VCC))
// \inst4|Add3~13  = CARRY((\inst4|address [6] & !\inst4|Add3~11 ))

	.dataa(vcc),
	.datab(\inst4|address [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add3~11 ),
	.combout(\inst4|Add3~12_combout ),
	.cout(\inst4|Add3~13 ));
// synopsys translate_off
defparam \inst4|Add3~12 .lut_mask = 16'hC30C;
defparam \inst4|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N0
cycloneii_lcell_comb \inst4|Selector36~0 (
// Equation(s):
// \inst4|Selector36~0_combout  = (\inst4|STATE.StateTYPE_run~regout  & \inst4|Add3~12_combout )

	.dataa(\inst4|STATE.StateTYPE_run~regout ),
	.datab(vcc),
	.datac(\inst4|Add3~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector36~0 .lut_mask = 16'hA0A0;
defparam \inst4|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N1
cycloneii_lcell_ff \inst4|address[6] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector36~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|address[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|address [6]));

// Location: LCCOMB_X18_Y4_N16
cycloneii_lcell_comb \inst4|Add3~14 (
// Equation(s):
// \inst4|Add3~14_combout  = (\inst4|address [7] & (!\inst4|Add3~13 )) # (!\inst4|address [7] & ((\inst4|Add3~13 ) # (GND)))
// \inst4|Add3~15  = CARRY((!\inst4|Add3~13 ) # (!\inst4|address [7]))

	.dataa(vcc),
	.datab(\inst4|address [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add3~13 ),
	.combout(\inst4|Add3~14_combout ),
	.cout(\inst4|Add3~15 ));
// synopsys translate_off
defparam \inst4|Add3~14 .lut_mask = 16'h3C3F;
defparam \inst4|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N20
cycloneii_lcell_comb \inst4|Selector35~0 (
// Equation(s):
// \inst4|Selector35~0_combout  = (\inst4|Add3~14_combout  & \inst4|STATE.StateTYPE_run~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|Add3~14_combout ),
	.datad(\inst4|STATE.StateTYPE_run~regout ),
	.cin(gnd),
	.combout(\inst4|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector35~0 .lut_mask = 16'hF000;
defparam \inst4|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N23
cycloneii_lcell_ff \inst4|address[7] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|Selector35~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|address[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|address [7]));

// Location: LCCOMB_X18_Y4_N20
cycloneii_lcell_comb \inst4|Add3~18 (
// Equation(s):
// \inst4|Add3~18_combout  = (\inst4|address [9] & (!\inst4|Add3~17 )) # (!\inst4|address [9] & ((\inst4|Add3~17 ) # (GND)))
// \inst4|Add3~19  = CARRY((!\inst4|Add3~17 ) # (!\inst4|address [9]))

	.dataa(vcc),
	.datab(\inst4|address [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add3~17 ),
	.combout(\inst4|Add3~18_combout ),
	.cout(\inst4|Add3~19 ));
// synopsys translate_off
defparam \inst4|Add3~18 .lut_mask = 16'h3C3F;
defparam \inst4|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N18
cycloneii_lcell_comb \inst4|Selector32~0 (
// Equation(s):
// \inst4|Selector32~0_combout  = (\inst4|STATE.StateTYPE_run~regout  & \inst4|Add3~20_combout )

	.dataa(vcc),
	.datab(\inst4|STATE.StateTYPE_run~regout ),
	.datac(\inst4|Add3~20_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector32~0 .lut_mask = 16'hC0C0;
defparam \inst4|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y4_N19
cycloneii_lcell_ff \inst4|address[10] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector32~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|address[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|address [10]));

// Location: LCCOMB_X18_Y4_N22
cycloneii_lcell_comb \inst4|Add3~20 (
// Equation(s):
// \inst4|Add3~20_combout  = (\inst4|address [10] & (\inst4|Add3~19  $ (GND))) # (!\inst4|address [10] & (!\inst4|Add3~19  & VCC))
// \inst4|Add3~21  = CARRY((\inst4|address [10] & !\inst4|Add3~19 ))

	.dataa(vcc),
	.datab(\inst4|address [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add3~19 ),
	.combout(\inst4|Add3~20_combout ),
	.cout(\inst4|Add3~21 ));
// synopsys translate_off
defparam \inst4|Add3~20 .lut_mask = 16'hC30C;
defparam \inst4|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N16
cycloneii_lcell_comb \inst4|Selector31~0 (
// Equation(s):
// \inst4|Selector31~0_combout  = (\inst4|Add3~22_combout  & (\inst4|STATE.StateTYPE_run~regout  & \inst4|Equal4~3_combout ))

	.dataa(vcc),
	.datab(\inst4|Add3~22_combout ),
	.datac(\inst4|STATE.StateTYPE_run~regout ),
	.datad(\inst4|Equal4~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector31~0 .lut_mask = 16'hC000;
defparam \inst4|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y4_N17
cycloneii_lcell_ff \inst4|address[11] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector31~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|address[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|address [11]));

// Location: LCCOMB_X18_Y4_N24
cycloneii_lcell_comb \inst4|Add3~22 (
// Equation(s):
// \inst4|Add3~22_combout  = (\inst4|address [11] & (!\inst4|Add3~21 )) # (!\inst4|address [11] & ((\inst4|Add3~21 ) # (GND)))
// \inst4|Add3~23  = CARRY((!\inst4|Add3~21 ) # (!\inst4|address [11]))

	.dataa(vcc),
	.datab(\inst4|address [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add3~21 ),
	.combout(\inst4|Add3~22_combout ),
	.cout(\inst4|Add3~23 ));
// synopsys translate_off
defparam \inst4|Add3~22 .lut_mask = 16'h3C3F;
defparam \inst4|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N2
cycloneii_lcell_comb \inst4|Equal4~2 (
// Equation(s):
// \inst4|Equal4~2_combout  = (\inst4|Add3~16_combout ) # ((\inst4|Add3~18_combout ) # ((\inst4|Add3~20_combout ) # (!\inst4|Add3~22_combout )))

	.dataa(\inst4|Add3~16_combout ),
	.datab(\inst4|Add3~18_combout ),
	.datac(\inst4|Add3~20_combout ),
	.datad(\inst4|Add3~22_combout ),
	.cin(gnd),
	.combout(\inst4|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal4~2 .lut_mask = 16'hFEFF;
defparam \inst4|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N8
cycloneii_lcell_comb \inst4|Selector30~0 (
// Equation(s):
// \inst4|Selector30~0_combout  = (\inst4|STATE.StateTYPE_run~regout  & (\inst4|Add3~24_combout  & \inst4|Equal4~3_combout ))

	.dataa(vcc),
	.datab(\inst4|STATE.StateTYPE_run~regout ),
	.datac(\inst4|Add3~24_combout ),
	.datad(\inst4|Equal4~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector30~0 .lut_mask = 16'hC000;
defparam \inst4|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y4_N9
cycloneii_lcell_ff \inst4|address[12] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector30~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|address[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|address [12]));

// Location: LCCOMB_X18_Y4_N26
cycloneii_lcell_comb \inst4|Add3~24 (
// Equation(s):
// \inst4|Add3~24_combout  = \inst4|Add3~23  $ (!\inst4|address [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|address [12]),
	.cin(\inst4|Add3~23 ),
	.combout(\inst4|Add3~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add3~24 .lut_mask = 16'hF00F;
defparam \inst4|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N30
cycloneii_lcell_comb \inst4|Equal4~1 (
// Equation(s):
// \inst4|Equal4~1_combout  = (\inst4|Add3~14_combout ) # ((\inst4|Add3~8_combout ) # ((\inst4|Add3~12_combout ) # (\inst4|Add3~10_combout )))

	.dataa(\inst4|Add3~14_combout ),
	.datab(\inst4|Add3~8_combout ),
	.datac(\inst4|Add3~12_combout ),
	.datad(\inst4|Add3~10_combout ),
	.cin(gnd),
	.combout(\inst4|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal4~1 .lut_mask = 16'hFFFE;
defparam \inst4|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N22
cycloneii_lcell_comb \inst4|Equal4~3 (
// Equation(s):
// \inst4|Equal4~3_combout  = (\inst4|Equal4~0_combout ) # ((\inst4|Equal4~2_combout ) # ((\inst4|Equal4~1_combout ) # (!\inst4|Add3~24_combout )))

	.dataa(\inst4|Equal4~0_combout ),
	.datab(\inst4|Equal4~2_combout ),
	.datac(\inst4|Add3~24_combout ),
	.datad(\inst4|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst4|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal4~3 .lut_mask = 16'hFFEF;
defparam \inst4|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N12
cycloneii_lcell_comb \inst4|Selector11~2 (
// Equation(s):
// \inst4|Selector11~2_combout  = (\inst4|Selector11~0_combout ) # ((\inst4|Selector11~1_combout ) # ((\inst4|byte_count[3]~5_combout  & !\inst4|Equal4~3_combout )))

	.dataa(\inst4|byte_count[3]~5_combout ),
	.datab(\inst4|Selector11~0_combout ),
	.datac(\inst4|Selector11~1_combout ),
	.datad(\inst4|Equal4~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector11~2 .lut_mask = 16'hFCFE;
defparam \inst4|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y4_N13
cycloneii_lcell_ff \inst4|STATE.StateTYPE_wait_run (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector11~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|STATE.StateTYPE_wait_run~regout ));

// Location: LCFF_X15_Y8_N23
cycloneii_lcell_ff \inst4|count_wait[0] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|count_wait~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [0]));

// Location: LCCOMB_X15_Y8_N2
cycloneii_lcell_comb \inst4|Add5~2 (
// Equation(s):
// \inst4|Add5~2_combout  = (\inst4|count_wait [1] & (!\inst4|Add5~1 )) # (!\inst4|count_wait [1] & ((\inst4|Add5~1 ) # (GND)))
// \inst4|Add5~3  = CARRY((!\inst4|Add5~1 ) # (!\inst4|count_wait [1]))

	.dataa(vcc),
	.datab(\inst4|count_wait [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~1 ),
	.combout(\inst4|Add5~2_combout ),
	.cout(\inst4|Add5~3 ));
// synopsys translate_off
defparam \inst4|Add5~2 .lut_mask = 16'h3C3F;
defparam \inst4|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y8_N3
cycloneii_lcell_ff \inst4|count_wait[1] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add5~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [1]));

// Location: LCCOMB_X15_Y8_N4
cycloneii_lcell_comb \inst4|Add5~4 (
// Equation(s):
// \inst4|Add5~4_combout  = (\inst4|count_wait [2] & (\inst4|Add5~3  $ (GND))) # (!\inst4|count_wait [2] & (!\inst4|Add5~3  & VCC))
// \inst4|Add5~5  = CARRY((\inst4|count_wait [2] & !\inst4|Add5~3 ))

	.dataa(vcc),
	.datab(\inst4|count_wait [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~3 ),
	.combout(\inst4|Add5~4_combout ),
	.cout(\inst4|Add5~5 ));
// synopsys translate_off
defparam \inst4|Add5~4 .lut_mask = 16'hC30C;
defparam \inst4|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y8_N5
cycloneii_lcell_ff \inst4|count_wait[2] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add5~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [2]));

// Location: LCCOMB_X15_Y8_N8
cycloneii_lcell_comb \inst4|Add5~8 (
// Equation(s):
// \inst4|Add5~8_combout  = (\inst4|count_wait [4] & (\inst4|Add5~7  $ (GND))) # (!\inst4|count_wait [4] & (!\inst4|Add5~7  & VCC))
// \inst4|Add5~9  = CARRY((\inst4|count_wait [4] & !\inst4|Add5~7 ))

	.dataa(vcc),
	.datab(\inst4|count_wait [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~7 ),
	.combout(\inst4|Add5~8_combout ),
	.cout(\inst4|Add5~9 ));
// synopsys translate_off
defparam \inst4|Add5~8 .lut_mask = 16'hC30C;
defparam \inst4|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y8_N9
cycloneii_lcell_ff \inst4|count_wait[4] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add5~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [4]));

// Location: LCCOMB_X15_Y8_N10
cycloneii_lcell_comb \inst4|Add5~10 (
// Equation(s):
// \inst4|Add5~10_combout  = (\inst4|count_wait [5] & (!\inst4|Add5~9 )) # (!\inst4|count_wait [5] & ((\inst4|Add5~9 ) # (GND)))
// \inst4|Add5~11  = CARRY((!\inst4|Add5~9 ) # (!\inst4|count_wait [5]))

	.dataa(\inst4|count_wait [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~9 ),
	.combout(\inst4|Add5~10_combout ),
	.cout(\inst4|Add5~11 ));
// synopsys translate_off
defparam \inst4|Add5~10 .lut_mask = 16'h5A5F;
defparam \inst4|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N12
cycloneii_lcell_comb \inst4|Add5~12 (
// Equation(s):
// \inst4|Add5~12_combout  = (\inst4|count_wait [6] & (\inst4|Add5~11  $ (GND))) # (!\inst4|count_wait [6] & (!\inst4|Add5~11  & VCC))
// \inst4|Add5~13  = CARRY((\inst4|count_wait [6] & !\inst4|Add5~11 ))

	.dataa(vcc),
	.datab(\inst4|count_wait [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~11 ),
	.combout(\inst4|Add5~12_combout ),
	.cout(\inst4|Add5~13 ));
// synopsys translate_off
defparam \inst4|Add5~12 .lut_mask = 16'hC30C;
defparam \inst4|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneii_lcell_comb \inst4|count_wait~15 (
// Equation(s):
// \inst4|count_wait~15_combout  = (\inst4|Add5~12_combout  & ((!\inst4|Equal6~4_combout ) # (!\inst4|Equal6~9_combout )))

	.dataa(\inst4|Equal6~9_combout ),
	.datab(vcc),
	.datac(\inst4|Add5~12_combout ),
	.datad(\inst4|Equal6~4_combout ),
	.cin(gnd),
	.combout(\inst4|count_wait~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count_wait~15 .lut_mask = 16'h50F0;
defparam \inst4|count_wait~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N25
cycloneii_lcell_ff \inst4|count_wait[6] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|count_wait~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [6]));

// Location: LCCOMB_X15_Y8_N14
cycloneii_lcell_comb \inst4|Add5~14 (
// Equation(s):
// \inst4|Add5~14_combout  = (\inst4|count_wait [7] & (!\inst4|Add5~13 )) # (!\inst4|count_wait [7] & ((\inst4|Add5~13 ) # (GND)))
// \inst4|Add5~15  = CARRY((!\inst4|Add5~13 ) # (!\inst4|count_wait [7]))

	.dataa(vcc),
	.datab(\inst4|count_wait [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~13 ),
	.combout(\inst4|Add5~14_combout ),
	.cout(\inst4|Add5~15 ));
// synopsys translate_off
defparam \inst4|Add5~14 .lut_mask = 16'h3C3F;
defparam \inst4|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y8_N15
cycloneii_lcell_ff \inst4|count_wait[7] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add5~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [7]));

// Location: LCCOMB_X15_Y8_N16
cycloneii_lcell_comb \inst4|Add5~16 (
// Equation(s):
// \inst4|Add5~16_combout  = (\inst4|count_wait [8] & (\inst4|Add5~15  $ (GND))) # (!\inst4|count_wait [8] & (!\inst4|Add5~15  & VCC))
// \inst4|Add5~17  = CARRY((\inst4|count_wait [8] & !\inst4|Add5~15 ))

	.dataa(\inst4|count_wait [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~15 ),
	.combout(\inst4|Add5~16_combout ),
	.cout(\inst4|Add5~17 ));
// synopsys translate_off
defparam \inst4|Add5~16 .lut_mask = 16'hA50A;
defparam \inst4|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N18
cycloneii_lcell_comb \inst4|Add5~18 (
// Equation(s):
// \inst4|Add5~18_combout  = (\inst4|count_wait [9] & (!\inst4|Add5~17 )) # (!\inst4|count_wait [9] & ((\inst4|Add5~17 ) # (GND)))
// \inst4|Add5~19  = CARRY((!\inst4|Add5~17 ) # (!\inst4|count_wait [9]))

	.dataa(vcc),
	.datab(\inst4|count_wait [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~17 ),
	.combout(\inst4|Add5~18_combout ),
	.cout(\inst4|Add5~19 ));
// synopsys translate_off
defparam \inst4|Add5~18 .lut_mask = 16'h3C3F;
defparam \inst4|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y8_N19
cycloneii_lcell_ff \inst4|count_wait[9] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add5~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [9]));

// Location: LCCOMB_X15_Y8_N20
cycloneii_lcell_comb \inst4|Add5~20 (
// Equation(s):
// \inst4|Add5~20_combout  = (\inst4|count_wait [10] & (\inst4|Add5~19  $ (GND))) # (!\inst4|count_wait [10] & (!\inst4|Add5~19  & VCC))
// \inst4|Add5~21  = CARRY((\inst4|count_wait [10] & !\inst4|Add5~19 ))

	.dataa(\inst4|count_wait [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~19 ),
	.combout(\inst4|Add5~20_combout ),
	.cout(\inst4|Add5~21 ));
// synopsys translate_off
defparam \inst4|Add5~20 .lut_mask = 16'hA50A;
defparam \inst4|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N22
cycloneii_lcell_comb \inst4|Add5~22 (
// Equation(s):
// \inst4|Add5~22_combout  = (\inst4|count_wait [11] & (!\inst4|Add5~21 )) # (!\inst4|count_wait [11] & ((\inst4|Add5~21 ) # (GND)))
// \inst4|Add5~23  = CARRY((!\inst4|Add5~21 ) # (!\inst4|count_wait [11]))

	.dataa(vcc),
	.datab(\inst4|count_wait [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~21 ),
	.combout(\inst4|Add5~22_combout ),
	.cout(\inst4|Add5~23 ));
// synopsys translate_off
defparam \inst4|Add5~22 .lut_mask = 16'h3C3F;
defparam \inst4|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N24
cycloneii_lcell_comb \inst4|count_wait~14 (
// Equation(s):
// \inst4|count_wait~14_combout  = (\inst4|Add5~22_combout  & ((!\inst4|Equal6~4_combout ) # (!\inst4|Equal6~9_combout )))

	.dataa(\inst4|Equal6~9_combout ),
	.datab(vcc),
	.datac(\inst4|Add5~22_combout ),
	.datad(\inst4|Equal6~4_combout ),
	.cin(gnd),
	.combout(\inst4|count_wait~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count_wait~14 .lut_mask = 16'h50F0;
defparam \inst4|count_wait~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y4_N25
cycloneii_lcell_ff \inst4|count_wait[11] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|count_wait~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [11]));

// Location: LCCOMB_X15_Y8_N24
cycloneii_lcell_comb \inst4|Add5~24 (
// Equation(s):
// \inst4|Add5~24_combout  = (\inst4|count_wait [12] & (\inst4|Add5~23  $ (GND))) # (!\inst4|count_wait [12] & (!\inst4|Add5~23  & VCC))
// \inst4|Add5~25  = CARRY((\inst4|count_wait [12] & !\inst4|Add5~23 ))

	.dataa(\inst4|count_wait [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~23 ),
	.combout(\inst4|Add5~24_combout ),
	.cout(\inst4|Add5~25 ));
// synopsys translate_off
defparam \inst4|Add5~24 .lut_mask = 16'hA50A;
defparam \inst4|Add5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N26
cycloneii_lcell_comb \inst4|Add5~26 (
// Equation(s):
// \inst4|Add5~26_combout  = (\inst4|count_wait [13] & (!\inst4|Add5~25 )) # (!\inst4|count_wait [13] & ((\inst4|Add5~25 ) # (GND)))
// \inst4|Add5~27  = CARRY((!\inst4|Add5~25 ) # (!\inst4|count_wait [13]))

	.dataa(\inst4|count_wait [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~25 ),
	.combout(\inst4|Add5~26_combout ),
	.cout(\inst4|Add5~27 ));
// synopsys translate_off
defparam \inst4|Add5~26 .lut_mask = 16'h5A5F;
defparam \inst4|Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N28
cycloneii_lcell_comb \inst4|Add5~28 (
// Equation(s):
// \inst4|Add5~28_combout  = (\inst4|count_wait [14] & (\inst4|Add5~27  $ (GND))) # (!\inst4|count_wait [14] & (!\inst4|Add5~27  & VCC))
// \inst4|Add5~29  = CARRY((\inst4|count_wait [14] & !\inst4|Add5~27 ))

	.dataa(vcc),
	.datab(\inst4|count_wait [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~27 ),
	.combout(\inst4|Add5~28_combout ),
	.cout(\inst4|Add5~29 ));
// synopsys translate_off
defparam \inst4|Add5~28 .lut_mask = 16'hC30C;
defparam \inst4|Add5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N12
cycloneii_lcell_comb \inst4|count_wait~11 (
// Equation(s):
// \inst4|count_wait~11_combout  = (\inst4|Add5~28_combout  & ((!\inst4|Equal6~4_combout ) # (!\inst4|Equal6~9_combout )))

	.dataa(\inst4|Equal6~9_combout ),
	.datab(\inst4|Equal6~4_combout ),
	.datac(\inst4|Add5~28_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|count_wait~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count_wait~11 .lut_mask = 16'h7070;
defparam \inst4|count_wait~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y4_N13
cycloneii_lcell_ff \inst4|count_wait[14] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|count_wait~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [14]));

// Location: LCCOMB_X15_Y8_N30
cycloneii_lcell_comb \inst4|Add5~30 (
// Equation(s):
// \inst4|Add5~30_combout  = (\inst4|count_wait [15] & (!\inst4|Add5~29 )) # (!\inst4|count_wait [15] & ((\inst4|Add5~29 ) # (GND)))
// \inst4|Add5~31  = CARRY((!\inst4|Add5~29 ) # (!\inst4|count_wait [15]))

	.dataa(vcc),
	.datab(\inst4|count_wait [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~29 ),
	.combout(\inst4|Add5~30_combout ),
	.cout(\inst4|Add5~31 ));
// synopsys translate_off
defparam \inst4|Add5~30 .lut_mask = 16'h3C3F;
defparam \inst4|Add5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y8_N31
cycloneii_lcell_ff \inst4|count_wait[15] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add5~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [15]));

// Location: LCCOMB_X15_Y7_N2
cycloneii_lcell_comb \inst4|Add5~34 (
// Equation(s):
// \inst4|Add5~34_combout  = (\inst4|count_wait [17] & (!\inst4|Add5~33 )) # (!\inst4|count_wait [17] & ((\inst4|Add5~33 ) # (GND)))
// \inst4|Add5~35  = CARRY((!\inst4|Add5~33 ) # (!\inst4|count_wait [17]))

	.dataa(vcc),
	.datab(\inst4|count_wait [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~33 ),
	.combout(\inst4|Add5~34_combout ),
	.cout(\inst4|Add5~35 ));
// synopsys translate_off
defparam \inst4|Add5~34 .lut_mask = 16'h3C3F;
defparam \inst4|Add5~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y7_N3
cycloneii_lcell_ff \inst4|count_wait[17] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add5~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [17]));

// Location: LCCOMB_X15_Y7_N4
cycloneii_lcell_comb \inst4|Add5~36 (
// Equation(s):
// \inst4|Add5~36_combout  = (\inst4|count_wait [18] & (\inst4|Add5~35  $ (GND))) # (!\inst4|count_wait [18] & (!\inst4|Add5~35  & VCC))
// \inst4|Add5~37  = CARRY((\inst4|count_wait [18] & !\inst4|Add5~35 ))

	.dataa(vcc),
	.datab(\inst4|count_wait [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~35 ),
	.combout(\inst4|Add5~36_combout ),
	.cout(\inst4|Add5~37 ));
// synopsys translate_off
defparam \inst4|Add5~36 .lut_mask = 16'hC30C;
defparam \inst4|Add5~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
cycloneii_lcell_comb \inst4|count_wait~9 (
// Equation(s):
// \inst4|count_wait~9_combout  = (\inst4|Add5~36_combout  & ((!\inst4|Equal6~9_combout ) # (!\inst4|Equal6~4_combout )))

	.dataa(vcc),
	.datab(\inst4|Equal6~4_combout ),
	.datac(\inst4|Equal6~9_combout ),
	.datad(\inst4|Add5~36_combout ),
	.cin(gnd),
	.combout(\inst4|count_wait~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count_wait~9 .lut_mask = 16'h3F00;
defparam \inst4|count_wait~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N25
cycloneii_lcell_ff \inst4|count_wait[18] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|count_wait~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [18]));

// Location: LCCOMB_X15_Y7_N8
cycloneii_lcell_comb \inst4|Add5~40 (
// Equation(s):
// \inst4|Add5~40_combout  = (\inst4|count_wait [20] & (\inst4|Add5~39  $ (GND))) # (!\inst4|count_wait [20] & (!\inst4|Add5~39  & VCC))
// \inst4|Add5~41  = CARRY((\inst4|count_wait [20] & !\inst4|Add5~39 ))

	.dataa(\inst4|count_wait [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~39 ),
	.combout(\inst4|Add5~40_combout ),
	.cout(\inst4|Add5~41 ));
// synopsys translate_off
defparam \inst4|Add5~40 .lut_mask = 16'hA50A;
defparam \inst4|Add5~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N10
cycloneii_lcell_comb \inst4|Add5~42 (
// Equation(s):
// \inst4|Add5~42_combout  = (\inst4|count_wait [21] & (!\inst4|Add5~41 )) # (!\inst4|count_wait [21] & ((\inst4|Add5~41 ) # (GND)))
// \inst4|Add5~43  = CARRY((!\inst4|Add5~41 ) # (!\inst4|count_wait [21]))

	.dataa(\inst4|count_wait [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~41 ),
	.combout(\inst4|Add5~42_combout ),
	.cout(\inst4|Add5~43 ));
// synopsys translate_off
defparam \inst4|Add5~42 .lut_mask = 16'h5A5F;
defparam \inst4|Add5~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N12
cycloneii_lcell_comb \inst4|Add5~44 (
// Equation(s):
// \inst4|Add5~44_combout  = (\inst4|count_wait [22] & (\inst4|Add5~43  $ (GND))) # (!\inst4|count_wait [22] & (!\inst4|Add5~43  & VCC))
// \inst4|Add5~45  = CARRY((\inst4|count_wait [22] & !\inst4|Add5~43 ))

	.dataa(vcc),
	.datab(\inst4|count_wait [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~43 ),
	.combout(\inst4|Add5~44_combout ),
	.cout(\inst4|Add5~45 ));
// synopsys translate_off
defparam \inst4|Add5~44 .lut_mask = 16'hC30C;
defparam \inst4|Add5~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
cycloneii_lcell_comb \inst4|count_wait~18 (
// Equation(s):
// \inst4|count_wait~18_combout  = (\inst4|Add5~44_combout  & ((!\inst4|Equal6~4_combout ) # (!\inst4|Equal6~9_combout )))

	.dataa(\inst4|Equal6~9_combout ),
	.datab(\inst4|Equal6~4_combout ),
	.datac(\inst4|Add5~44_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|count_wait~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count_wait~18 .lut_mask = 16'h7070;
defparam \inst4|count_wait~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N7
cycloneii_lcell_ff \inst4|count_wait[22] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|count_wait~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [22]));

// Location: LCCOMB_X15_Y7_N14
cycloneii_lcell_comb \inst4|Add5~46 (
// Equation(s):
// \inst4|Add5~46_combout  = (\inst4|count_wait [23] & (!\inst4|Add5~45 )) # (!\inst4|count_wait [23] & ((\inst4|Add5~45 ) # (GND)))
// \inst4|Add5~47  = CARRY((!\inst4|Add5~45 ) # (!\inst4|count_wait [23]))

	.dataa(vcc),
	.datab(\inst4|count_wait [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~45 ),
	.combout(\inst4|Add5~46_combout ),
	.cout(\inst4|Add5~47 ));
// synopsys translate_off
defparam \inst4|Add5~46 .lut_mask = 16'h3C3F;
defparam \inst4|Add5~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y7_N15
cycloneii_lcell_ff \inst4|count_wait[23] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add5~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [23]));

// Location: LCCOMB_X15_Y7_N16
cycloneii_lcell_comb \inst4|Add5~48 (
// Equation(s):
// \inst4|Add5~48_combout  = (\inst4|count_wait [24] & (\inst4|Add5~47  $ (GND))) # (!\inst4|count_wait [24] & (!\inst4|Add5~47  & VCC))
// \inst4|Add5~49  = CARRY((\inst4|count_wait [24] & !\inst4|Add5~47 ))

	.dataa(vcc),
	.datab(\inst4|count_wait [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~47 ),
	.combout(\inst4|Add5~48_combout ),
	.cout(\inst4|Add5~49 ));
// synopsys translate_off
defparam \inst4|Add5~48 .lut_mask = 16'hC30C;
defparam \inst4|Add5~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
cycloneii_lcell_comb \inst4|count_wait~17 (
// Equation(s):
// \inst4|count_wait~17_combout  = (\inst4|Add5~48_combout  & ((!\inst4|Equal6~4_combout ) # (!\inst4|Equal6~9_combout )))

	.dataa(\inst4|Equal6~9_combout ),
	.datab(\inst4|Equal6~4_combout ),
	.datac(\inst4|Add5~48_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|count_wait~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count_wait~17 .lut_mask = 16'h7070;
defparam \inst4|count_wait~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N23
cycloneii_lcell_ff \inst4|count_wait[24] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|count_wait~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [24]));

// Location: LCCOMB_X15_Y7_N18
cycloneii_lcell_comb \inst4|Add5~50 (
// Equation(s):
// \inst4|Add5~50_combout  = (\inst4|count_wait [25] & (!\inst4|Add5~49 )) # (!\inst4|count_wait [25] & ((\inst4|Add5~49 ) # (GND)))
// \inst4|Add5~51  = CARRY((!\inst4|Add5~49 ) # (!\inst4|count_wait [25]))

	.dataa(vcc),
	.datab(\inst4|count_wait [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~49 ),
	.combout(\inst4|Add5~50_combout ),
	.cout(\inst4|Add5~51 ));
// synopsys translate_off
defparam \inst4|Add5~50 .lut_mask = 16'h3C3F;
defparam \inst4|Add5~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y7_N19
cycloneii_lcell_ff \inst4|count_wait[25] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add5~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [25]));

// Location: LCCOMB_X15_Y7_N20
cycloneii_lcell_comb \inst4|Add5~52 (
// Equation(s):
// \inst4|Add5~52_combout  = (\inst4|count_wait [26] & (\inst4|Add5~51  $ (GND))) # (!\inst4|count_wait [26] & (!\inst4|Add5~51  & VCC))
// \inst4|Add5~53  = CARRY((\inst4|count_wait [26] & !\inst4|Add5~51 ))

	.dataa(\inst4|count_wait [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~51 ),
	.combout(\inst4|Add5~52_combout ),
	.cout(\inst4|Add5~53 ));
// synopsys translate_off
defparam \inst4|Add5~52 .lut_mask = 16'hA50A;
defparam \inst4|Add5~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N22
cycloneii_lcell_comb \inst4|Add5~54 (
// Equation(s):
// \inst4|Add5~54_combout  = (\inst4|count_wait [27] & (!\inst4|Add5~53 )) # (!\inst4|count_wait [27] & ((\inst4|Add5~53 ) # (GND)))
// \inst4|Add5~55  = CARRY((!\inst4|Add5~53 ) # (!\inst4|count_wait [27]))

	.dataa(vcc),
	.datab(\inst4|count_wait [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~53 ),
	.combout(\inst4|Add5~54_combout ),
	.cout(\inst4|Add5~55 ));
// synopsys translate_off
defparam \inst4|Add5~54 .lut_mask = 16'h3C3F;
defparam \inst4|Add5~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y7_N23
cycloneii_lcell_ff \inst4|count_wait[27] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add5~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [27]));

// Location: LCCOMB_X15_Y7_N24
cycloneii_lcell_comb \inst4|Add5~56 (
// Equation(s):
// \inst4|Add5~56_combout  = (\inst4|count_wait [28] & (\inst4|Add5~55  $ (GND))) # (!\inst4|count_wait [28] & (!\inst4|Add5~55  & VCC))
// \inst4|Add5~57  = CARRY((\inst4|count_wait [28] & !\inst4|Add5~55 ))

	.dataa(\inst4|count_wait [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~55 ),
	.combout(\inst4|Add5~56_combout ),
	.cout(\inst4|Add5~57 ));
// synopsys translate_off
defparam \inst4|Add5~56 .lut_mask = 16'hA50A;
defparam \inst4|Add5~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N26
cycloneii_lcell_comb \inst4|Add5~58 (
// Equation(s):
// \inst4|Add5~58_combout  = (\inst4|count_wait [29] & (!\inst4|Add5~57 )) # (!\inst4|count_wait [29] & ((\inst4|Add5~57 ) # (GND)))
// \inst4|Add5~59  = CARRY((!\inst4|Add5~57 ) # (!\inst4|count_wait [29]))

	.dataa(vcc),
	.datab(\inst4|count_wait [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|Add5~57 ),
	.combout(\inst4|Add5~58_combout ),
	.cout(\inst4|Add5~59 ));
// synopsys translate_off
defparam \inst4|Add5~58 .lut_mask = 16'h3C3F;
defparam \inst4|Add5~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y7_N27
cycloneii_lcell_ff \inst4|count_wait[29] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add5~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [29]));

// Location: LCFF_X15_Y7_N29
cycloneii_lcell_ff \inst4|count_wait[30] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add5~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [30]));

// Location: LCFF_X15_Y7_N25
cycloneii_lcell_ff \inst4|count_wait[28] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add5~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [28]));

// Location: LCCOMB_X14_Y7_N8
cycloneii_lcell_comb \inst4|Equal6~0 (
// Equation(s):
// \inst4|Equal6~0_combout  = (!\inst4|count_wait [31] & (!\inst4|count_wait [30] & (!\inst4|count_wait [29] & !\inst4|count_wait [28])))

	.dataa(\inst4|count_wait [31]),
	.datab(\inst4|count_wait [30]),
	.datac(\inst4|count_wait [29]),
	.datad(\inst4|count_wait [28]),
	.cin(gnd),
	.combout(\inst4|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal6~0 .lut_mask = 16'h0001;
defparam \inst4|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
cycloneii_lcell_comb \inst4|count_wait~19 (
// Equation(s):
// \inst4|count_wait~19_combout  = (\inst4|Add5~42_combout  & ((!\inst4|Equal6~4_combout ) # (!\inst4|Equal6~9_combout )))

	.dataa(\inst4|Equal6~9_combout ),
	.datab(\inst4|Equal6~4_combout ),
	.datac(\inst4|Add5~42_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|count_wait~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count_wait~19 .lut_mask = 16'h7070;
defparam \inst4|count_wait~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N1
cycloneii_lcell_ff \inst4|count_wait[21] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|count_wait~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [21]));

// Location: LCCOMB_X14_Y7_N10
cycloneii_lcell_comb \inst4|count_wait~20 (
// Equation(s):
// \inst4|count_wait~20_combout  = (\inst4|Add5~40_combout  & ((!\inst4|Equal6~4_combout ) # (!\inst4|Equal6~9_combout )))

	.dataa(\inst4|Equal6~9_combout ),
	.datab(\inst4|Equal6~4_combout ),
	.datac(\inst4|Add5~40_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|count_wait~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count_wait~20 .lut_mask = 16'h7070;
defparam \inst4|count_wait~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N11
cycloneii_lcell_ff \inst4|count_wait[20] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|count_wait~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [20]));

// Location: LCCOMB_X14_Y7_N4
cycloneii_lcell_comb \inst4|Equal6~2 (
// Equation(s):
// \inst4|Equal6~2_combout  = (\inst4|count_wait [22] & (\inst4|count_wait [21] & (!\inst4|count_wait [23] & \inst4|count_wait [20])))

	.dataa(\inst4|count_wait [22]),
	.datab(\inst4|count_wait [21]),
	.datac(\inst4|count_wait [23]),
	.datad(\inst4|count_wait [20]),
	.cin(gnd),
	.combout(\inst4|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal6~2 .lut_mask = 16'h0800;
defparam \inst4|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N21
cycloneii_lcell_ff \inst4|count_wait[26] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add5~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [26]));

// Location: LCCOMB_X14_Y7_N28
cycloneii_lcell_comb \inst4|Equal6~1 (
// Equation(s):
// \inst4|Equal6~1_combout  = (!\inst4|count_wait [27] & (!\inst4|count_wait [26] & (!\inst4|count_wait [25] & \inst4|count_wait [24])))

	.dataa(\inst4|count_wait [27]),
	.datab(\inst4|count_wait [26]),
	.datac(\inst4|count_wait [25]),
	.datad(\inst4|count_wait [24]),
	.cin(gnd),
	.combout(\inst4|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal6~1 .lut_mask = 16'h0100;
defparam \inst4|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
cycloneii_lcell_comb \inst4|Equal6~4 (
// Equation(s):
// \inst4|Equal6~4_combout  = (\inst4|Equal6~3_combout  & (\inst4|Equal6~0_combout  & (\inst4|Equal6~2_combout  & \inst4|Equal6~1_combout )))

	.dataa(\inst4|Equal6~3_combout ),
	.datab(\inst4|Equal6~0_combout ),
	.datac(\inst4|Equal6~2_combout ),
	.datad(\inst4|Equal6~1_combout ),
	.cin(gnd),
	.combout(\inst4|Equal6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal6~4 .lut_mask = 16'h8000;
defparam \inst4|Equal6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N18
cycloneii_lcell_comb \inst4|count_wait~12 (
// Equation(s):
// \inst4|count_wait~12_combout  = (\inst4|Add5~26_combout  & ((!\inst4|Equal6~4_combout ) # (!\inst4|Equal6~9_combout )))

	.dataa(\inst4|Equal6~9_combout ),
	.datab(\inst4|Equal6~4_combout ),
	.datac(\inst4|Add5~26_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|count_wait~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count_wait~12 .lut_mask = 16'h7070;
defparam \inst4|count_wait~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y4_N19
cycloneii_lcell_ff \inst4|count_wait[13] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|count_wait~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [13]));

// Location: LCCOMB_X15_Y4_N20
cycloneii_lcell_comb \inst4|count_wait~13 (
// Equation(s):
// \inst4|count_wait~13_combout  = (\inst4|Add5~24_combout  & ((!\inst4|Equal6~9_combout ) # (!\inst4|Equal6~4_combout )))

	.dataa(vcc),
	.datab(\inst4|Equal6~4_combout ),
	.datac(\inst4|Equal6~9_combout ),
	.datad(\inst4|Add5~24_combout ),
	.cin(gnd),
	.combout(\inst4|count_wait~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count_wait~13 .lut_mask = 16'h3F00;
defparam \inst4|count_wait~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y4_N21
cycloneii_lcell_ff \inst4|count_wait[12] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|count_wait~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [12]));

// Location: LCCOMB_X15_Y4_N26
cycloneii_lcell_comb \inst4|Equal6~5 (
// Equation(s):
// \inst4|Equal6~5_combout  = (\inst4|count_wait [14] & (\inst4|count_wait [13] & (\inst4|count_wait [12] & !\inst4|count_wait [15])))

	.dataa(\inst4|count_wait [14]),
	.datab(\inst4|count_wait [13]),
	.datac(\inst4|count_wait [12]),
	.datad(\inst4|count_wait [15]),
	.cin(gnd),
	.combout(\inst4|Equal6~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal6~5 .lut_mask = 16'h0080;
defparam \inst4|Equal6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N11
cycloneii_lcell_ff \inst4|count_wait[5] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add5~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [5]));

// Location: LCCOMB_X14_Y8_N2
cycloneii_lcell_comb \inst4|Equal6~7 (
// Equation(s):
// \inst4|Equal6~7_combout  = (\inst4|count_wait [6] & (!\inst4|count_wait [5] & (!\inst4|count_wait [4] & !\inst4|count_wait [7])))

	.dataa(\inst4|count_wait [6]),
	.datab(\inst4|count_wait [5]),
	.datac(\inst4|count_wait [4]),
	.datad(\inst4|count_wait [7]),
	.cin(gnd),
	.combout(\inst4|Equal6~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal6~7 .lut_mask = 16'h0002;
defparam \inst4|Equal6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N21
cycloneii_lcell_ff \inst4|count_wait[10] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add5~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [10]));

// Location: LCFF_X15_Y8_N17
cycloneii_lcell_ff \inst4|count_wait[8] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Add5~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|STATE.StateTYPE_wait_run~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|count_wait [8]));

// Location: LCCOMB_X15_Y4_N30
cycloneii_lcell_comb \inst4|Equal6~6 (
// Equation(s):
// \inst4|Equal6~6_combout  = (\inst4|count_wait [11] & (!\inst4|count_wait [9] & (!\inst4|count_wait [10] & !\inst4|count_wait [8])))

	.dataa(\inst4|count_wait [11]),
	.datab(\inst4|count_wait [9]),
	.datac(\inst4|count_wait [10]),
	.datad(\inst4|count_wait [8]),
	.cin(gnd),
	.combout(\inst4|Equal6~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal6~6 .lut_mask = 16'h0002;
defparam \inst4|Equal6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N16
cycloneii_lcell_comb \inst4|Equal6~9 (
// Equation(s):
// \inst4|Equal6~9_combout  = (\inst4|Equal6~8_combout  & (\inst4|Equal6~5_combout  & (\inst4|Equal6~7_combout  & \inst4|Equal6~6_combout )))

	.dataa(\inst4|Equal6~8_combout ),
	.datab(\inst4|Equal6~5_combout ),
	.datac(\inst4|Equal6~7_combout ),
	.datad(\inst4|Equal6~6_combout ),
	.cin(gnd),
	.combout(\inst4|Equal6~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal6~9 .lut_mask = 16'h8000;
defparam \inst4|Equal6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N28
cycloneii_lcell_comb \inst4|Equal6~10 (
// Equation(s):
// \inst4|Equal6~10_combout  = (\inst4|Equal6~9_combout  & \inst4|Equal6~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|Equal6~9_combout ),
	.datad(\inst4|Equal6~4_combout ),
	.cin(gnd),
	.combout(\inst4|Equal6~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal6~10 .lut_mask = 16'hF000;
defparam \inst4|Equal6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N8
cycloneii_lcell_comb \inst4|Selector6~0 (
// Equation(s):
// \inst4|Selector6~0_combout  = (\_start~combout ) # ((\inst4|STATE.StateTYPE_idle~regout  & ((\inst4|Equal6~10_combout ) # (!\inst4|STATE.StateTYPE_wait_run~regout ))))

	.dataa(\inst4|STATE.StateTYPE_wait_run~regout ),
	.datab(\_start~combout ),
	.datac(\inst4|STATE.StateTYPE_idle~regout ),
	.datad(\inst4|Equal6~10_combout ),
	.cin(gnd),
	.combout(\inst4|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector6~0 .lut_mask = 16'hFCDC;
defparam \inst4|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y4_N9
cycloneii_lcell_ff \inst4|STATE.StateTYPE_idle (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|STATE.StateTYPE_idle~regout ));

// Location: LCCOMB_X14_Y6_N16
cycloneii_lcell_comb \inst4|Equal0~0 (
// Equation(s):
// \inst4|Equal0~0_combout  = (!\inst4|byte_count [4] & (!\inst4|byte_count [2] & !\inst4|byte_count [3]))

	.dataa(\inst4|byte_count [4]),
	.datab(vcc),
	.datac(\inst4|byte_count [2]),
	.datad(\inst4|byte_count [3]),
	.cin(gnd),
	.combout(\inst4|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~0 .lut_mask = 16'h0005;
defparam \inst4|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N22
cycloneii_lcell_comb \inst4|Selector13~0 (
// Equation(s):
// \inst4|Selector13~0_combout  = ((\inst4|byte_count [1] & \inst4|byte_count [0])) # (!\inst4|Equal0~0_combout )

	.dataa(\inst4|byte_count [1]),
	.datab(vcc),
	.datac(\inst4|byte_count [0]),
	.datad(\inst4|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector13~0 .lut_mask = 16'hA0FF;
defparam \inst4|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N30
cycloneii_lcell_comb \inst4|Equal3~1 (
// Equation(s):
// \inst4|Equal3~1_combout  = (!\inst4|byte_count [4] & (!\inst4|byte_count [1] & \inst4|Equal3~0_combout ))

	.dataa(\inst4|byte_count [4]),
	.datab(vcc),
	.datac(\inst4|byte_count [1]),
	.datad(\inst4|Equal3~0_combout ),
	.cin(gnd),
	.combout(\inst4|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal3~1 .lut_mask = 16'h0500;
defparam \inst4|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N0
cycloneii_lcell_comb \inst4|RES~0 (
// Equation(s):
// \inst4|RES~0_combout  = (\inst4|STATE.StateTYPE_setup~regout  & (!\inst4|byte_count [4] & ((!\inst4|Equal3~0_combout ) # (!\inst4|byte_count [1]))))

	.dataa(\inst4|STATE.StateTYPE_setup~regout ),
	.datab(\inst4|byte_count [1]),
	.datac(\inst4|byte_count [4]),
	.datad(\inst4|Equal3~0_combout ),
	.cin(gnd),
	.combout(\inst4|RES~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|RES~0 .lut_mask = 16'h020A;
defparam \inst4|RES~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N18
cycloneii_lcell_comb \inst4|Selector13~1 (
// Equation(s):
// \inst4|Selector13~1_combout  = (\inst4|STATE.StateTYPE_run~regout ) # ((\inst4|Selector13~0_combout  & (!\inst4|Equal3~1_combout  & \inst4|RES~0_combout )))

	.dataa(\inst4|STATE.StateTYPE_run~regout ),
	.datab(\inst4|Selector13~0_combout ),
	.datac(\inst4|Equal3~1_combout ),
	.datad(\inst4|RES~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector13~1 .lut_mask = 16'hAEAA;
defparam \inst4|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N24
cycloneii_lcell_comb \inst4|Selector13~2 (
// Equation(s):
// \inst4|Selector13~2_combout  = (\inst4|Selector13~1_combout ) # ((\inst4|begin_transmission~regout  & ((\inst4|STATE.StateTYPE_setup~regout ) # (!\inst4|STATE.StateTYPE_idle~regout ))))

	.dataa(\inst4|STATE.StateTYPE_setup~regout ),
	.datab(\inst4|STATE.StateTYPE_idle~regout ),
	.datac(\inst4|begin_transmission~regout ),
	.datad(\inst4|Selector13~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector13~2 .lut_mask = 16'hFFB0;
defparam \inst4|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y6_N25
cycloneii_lcell_ff \inst4|begin_transmission (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector13~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|begin_transmission~regout ));

// Location: LCCOMB_X18_Y5_N22
cycloneii_lcell_comb \inst|Selector2~2 (
// Equation(s):
// \inst|Selector2~2_combout  = (\inst|RxTxSTATE.RxTxTYPE_hold~regout  & (!\inst4|slave_select~regout  & ((\inst|Selector0~3_combout ) # (!\inst|Selector0~1_combout )))) # (!\inst|RxTxSTATE.RxTxTYPE_hold~regout  & (\inst|Selector0~3_combout ))

	.dataa(\inst|Selector0~3_combout ),
	.datab(\inst4|slave_select~regout ),
	.datac(\inst|RxTxSTATE.RxTxTYPE_hold~regout ),
	.datad(\inst|Selector0~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~2 .lut_mask = 16'h2A3A;
defparam \inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N23
cycloneii_lcell_ff \inst|RxTxSTATE.RxTxTYPE_hold (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|Selector2~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RxTxSTATE.RxTxTYPE_hold~regout ));

// Location: LCCOMB_X18_Y5_N18
cycloneii_lcell_comb \inst|Selector0~4 (
// Equation(s):
// \inst|Selector0~4_combout  = (\inst4|slave_select~regout  & (!\inst|RxTxSTATE.RxTxTYPE_hold~regout  & ((\inst4|begin_transmission~regout ) # (\inst|RxTxSTATE.RxTxTYPE_idle~regout )))) # (!\inst4|slave_select~regout  & ((\inst4|begin_transmission~regout ) 
// # ((\inst|RxTxSTATE.RxTxTYPE_idle~regout ))))

	.dataa(\inst4|slave_select~regout ),
	.datab(\inst4|begin_transmission~regout ),
	.datac(\inst|RxTxSTATE.RxTxTYPE_idle~regout ),
	.datad(\inst|RxTxSTATE.RxTxTYPE_hold~regout ),
	.cin(gnd),
	.combout(\inst|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~4 .lut_mask = 16'h54FC;
defparam \inst|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N19
cycloneii_lcell_ff \inst|RxTxSTATE.RxTxTYPE_idle (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|Selector0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RxTxSTATE.RxTxTYPE_idle~regout ));

// Location: LCCOMB_X18_Y5_N0
cycloneii_lcell_comb \inst|Selector0~1 (
// Equation(s):
// \inst|Selector0~1_combout  = (\inst4|begin_transmission~regout  & (((!\inst4|slave_select~regout  & \inst|RxTxSTATE.RxTxTYPE_hold~regout )) # (!\inst|RxTxSTATE.RxTxTYPE_idle~regout )))

	.dataa(\inst4|slave_select~regout ),
	.datab(\inst|RxTxSTATE.RxTxTYPE_idle~regout ),
	.datac(\inst4|begin_transmission~regout ),
	.datad(\inst|RxTxSTATE.RxTxTYPE_hold~regout ),
	.cin(gnd),
	.combout(\inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~1 .lut_mask = 16'h7030;
defparam \inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N24
cycloneii_lcell_comb \inst|Selector1~2 (
// Equation(s):
// \inst|Selector1~2_combout  = (!\inst|Selector0~2_combout  & ((\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout  & (!\inst|rx_count [3])) # (!\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout  & ((\inst|Selector0~1_combout )))))

	.dataa(\inst|Selector0~2_combout ),
	.datab(\inst|rx_count [3]),
	.datac(\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ),
	.datad(\inst|Selector0~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~2 .lut_mask = 16'h1510;
defparam \inst|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N25
cycloneii_lcell_ff \inst|RxTxSTATE.RxTxTYPE_rx_tx (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|Selector1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ));

// Location: LCCOMB_X17_Y5_N16
cycloneii_lcell_comb \inst|Selector6~0 (
// Equation(s):
// \inst|Selector6~0_combout  = (!\inst|rx_count [0] & \inst|RxTxSTATE.RxTxTYPE_rx_tx~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|rx_count [0]),
	.datad(\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ),
	.cin(gnd),
	.combout(\inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~0 .lut_mask = 16'h0F00;
defparam \inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N2
cycloneii_lcell_comb \inst|shift_register[5]~1 (
// Equation(s):
// \inst|shift_register[5]~1_combout  = (\inst|RxTxSTATE.RxTxTYPE_hold~regout  & ((\inst4|slave_select~regout ))) # (!\inst|RxTxSTATE.RxTxTYPE_hold~regout  & (\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ))

	.dataa(\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ),
	.datab(vcc),
	.datac(\inst4|slave_select~regout ),
	.datad(\inst|RxTxSTATE.RxTxTYPE_hold~regout ),
	.cin(gnd),
	.combout(\inst|shift_register[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|shift_register[5]~1 .lut_mask = 16'hF0AA;
defparam \inst|shift_register[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
cycloneii_lcell_comb \inst|spi_clk_count~0 (
// Equation(s):
// \inst|spi_clk_count~0_combout  = (!\inst|spi_clk_count [1] & \inst|spi_clk_count [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|spi_clk_count [1]),
	.datad(\inst|spi_clk_count [0]),
	.cin(gnd),
	.combout(\inst|spi_clk_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|spi_clk_count~0 .lut_mask = 16'h0F00;
defparam \inst|spi_clk_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y5_N1
cycloneii_lcell_ff \inst|spi_clk_count[1] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|spi_clk_count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|spi_clk_count [1]));

// Location: LCCOMB_X19_Y5_N2
cycloneii_lcell_comb \inst|spi_clk_count~1 (
// Equation(s):
// \inst|spi_clk_count~1_combout  = (!\inst|spi_clk_count [0] & !\inst|spi_clk_count [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|spi_clk_count [0]),
	.datad(\inst|spi_clk_count [1]),
	.cin(gnd),
	.combout(\inst|spi_clk_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|spi_clk_count~1 .lut_mask = 16'h000F;
defparam \inst|spi_clk_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y5_N3
cycloneii_lcell_ff \inst|spi_clk_count[0] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|spi_clk_count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|spi_clk_count [0]));

// Location: LCCOMB_X19_Y5_N30
cycloneii_lcell_comb \inst|sclk_buffer~0 (
// Equation(s):
// \inst|sclk_buffer~0_combout  = \inst|sclk_buffer~regout  $ (((\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout  & (!\inst|spi_clk_count [0] & \inst|spi_clk_count [1]))))

	.dataa(\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ),
	.datab(\inst|spi_clk_count [0]),
	.datac(\inst|sclk_buffer~regout ),
	.datad(\inst|spi_clk_count [1]),
	.cin(gnd),
	.combout(\inst|sclk_buffer~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sclk_buffer~0 .lut_mask = 16'hD2F0;
defparam \inst|sclk_buffer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y5_N31
cycloneii_lcell_ff \inst|sclk_buffer (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|sclk_buffer~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|sclk_buffer~regout ));

// Location: LCCOMB_X18_Y5_N12
cycloneii_lcell_comb \inst|shift_register[5]~0 (
// Equation(s):
// \inst|shift_register[5]~0_combout  = (\inst|sclk_previous~regout ) # ((\inst|RxTxSTATE.RxTxTYPE_hold~regout ) # ((\inst|rx_count [3]) # (!\inst|sclk_buffer~regout )))

	.dataa(\inst|sclk_previous~regout ),
	.datab(\inst|RxTxSTATE.RxTxTYPE_hold~regout ),
	.datac(\inst|rx_count [3]),
	.datad(\inst|sclk_buffer~regout ),
	.cin(gnd),
	.combout(\inst|shift_register[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|shift_register[5]~0 .lut_mask = 16'hFEFF;
defparam \inst|shift_register[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N8
cycloneii_lcell_comb \inst|shift_register[5]~2 (
// Equation(s):
// \inst|shift_register[5]~2_combout  = (\inst|shift_register[5]~1_combout  & ((!\inst|shift_register[5]~0_combout ))) # (!\inst|shift_register[5]~1_combout  & (\inst4|begin_transmission~regout ))

	.dataa(vcc),
	.datab(\inst|shift_register[5]~1_combout ),
	.datac(\inst4|begin_transmission~regout ),
	.datad(\inst|shift_register[5]~0_combout ),
	.cin(gnd),
	.combout(\inst|shift_register[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|shift_register[5]~2 .lut_mask = 16'h30FC;
defparam \inst|shift_register[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N17
cycloneii_lcell_ff \inst|rx_count[0] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|shift_register[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|rx_count [0]));

// Location: LCCOMB_X17_Y5_N0
cycloneii_lcell_comb \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_combout  = \inst|rx_count [0] $ (\inst|rx_count [1])

	.dataa(\inst|rx_count [0]),
	.datab(vcc),
	.datac(\inst|rx_count [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~1 .lut_mask = 16'h5A5A;
defparam \inst|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N1
cycloneii_lcell_ff \inst|rx_count[1] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|Add0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ),
	.sload(gnd),
	.ena(\inst|shift_register[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|rx_count [1]));

// Location: LCCOMB_X18_Y5_N20
cycloneii_lcell_comb \inst|Selector3~1 (
// Equation(s):
// \inst|Selector3~1_combout  = (!\inst|sclk_previous~regout  & (\inst|rx_count [0] & (\inst|rx_count [1] & \inst|sclk_buffer~regout )))

	.dataa(\inst|sclk_previous~regout ),
	.datab(\inst|rx_count [0]),
	.datac(\inst|rx_count [1]),
	.datad(\inst|sclk_buffer~regout ),
	.cin(gnd),
	.combout(\inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~1 .lut_mask = 16'h4000;
defparam \inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N26
cycloneii_lcell_comb \inst|Selector3~2 (
// Equation(s):
// \inst|Selector3~2_combout  = (\inst|rx_count [3]) # ((\inst|rx_count [2] & \inst|Selector3~1_combout ))

	.dataa(\inst|rx_count [2]),
	.datab(\inst|rx_count [3]),
	.datac(\inst|Selector3~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~2 .lut_mask = 16'hECEC;
defparam \inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N4
cycloneii_lcell_comb \inst|Selector3~3 (
// Equation(s):
// \inst|Selector3~3_combout  = (\inst|Selector3~0_combout ) # ((\inst|Selector3~2_combout  & (\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout  & !\inst|RxTxSTATE.RxTxTYPE_hold~regout )))

	.dataa(\inst|Selector3~0_combout ),
	.datab(\inst|Selector3~2_combout ),
	.datac(\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ),
	.datad(\inst|RxTxSTATE.RxTxTYPE_hold~regout ),
	.cin(gnd),
	.combout(\inst|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~3 .lut_mask = 16'hAAEA;
defparam \inst|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N5
cycloneii_lcell_ff \inst|rx_count[3] (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|Selector3~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|rx_count [3]));

// Location: LCCOMB_X17_Y5_N28
cycloneii_lcell_comb \inst|end_transmission~0 (
// Equation(s):
// \inst|end_transmission~0_combout  = (\inst|end_transmission~regout ) # (\inst|rx_count [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|end_transmission~regout ),
	.datad(\inst|rx_count [3]),
	.cin(gnd),
	.combout(\inst|end_transmission~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|end_transmission~0 .lut_mask = 16'hFFF0;
defparam \inst|end_transmission~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N29
cycloneii_lcell_ff \inst|end_transmission (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|end_transmission~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|end_transmission~regout ));

// Location: LCCOMB_X17_Y5_N18
cycloneii_lcell_comb \inst4|Selector8~0 (
// Equation(s):
// \inst4|Selector8~0_combout  = (\inst4|STATE.StateTYPE_hold~regout  & \inst|end_transmission~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|STATE.StateTYPE_hold~regout ),
	.datad(\inst|end_transmission~regout ),
	.cin(gnd),
	.combout(\inst4|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector8~0 .lut_mask = 16'hF000;
defparam \inst4|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N22
cycloneii_lcell_comb \inst4|Selector8~1 (
// Equation(s):
// \inst4|Selector8~1_combout  = (\inst4|STATE.StateTYPE_wait_run~regout  & ((\inst4|Equal6~10_combout ) # ((\inst4|Selector8~0_combout  & \inst4|previousSTATE.StateTYPE_run~regout )))) # (!\inst4|STATE.StateTYPE_wait_run~regout  & 
// (\inst4|Selector8~0_combout  & (\inst4|previousSTATE.StateTYPE_run~regout )))

	.dataa(\inst4|STATE.StateTYPE_wait_run~regout ),
	.datab(\inst4|Selector8~0_combout ),
	.datac(\inst4|previousSTATE.StateTYPE_run~regout ),
	.datad(\inst4|Equal6~10_combout ),
	.cin(gnd),
	.combout(\inst4|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector8~1 .lut_mask = 16'hEAC0;
defparam \inst4|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y4_N23
cycloneii_lcell_ff \inst4|STATE.StateTYPE_run (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector8~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|STATE.StateTYPE_run~regout ));

// Location: LCCOMB_X13_Y5_N28
cycloneii_lcell_comb \inst4|Selector9~0 (
// Equation(s):
// \inst4|Selector9~0_combout  = (\inst4|byte_count [2] & (((!\inst4|byte_count [3])) # (!\inst4|byte_count [0]))) # (!\inst4|byte_count [2] & ((\inst4|byte_count [3]) # ((\inst4|byte_count [0] & \inst4|byte_count [1]))))

	.dataa(\inst4|byte_count [0]),
	.datab(\inst4|byte_count [2]),
	.datac(\inst4|byte_count [3]),
	.datad(\inst4|byte_count [1]),
	.cin(gnd),
	.combout(\inst4|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector9~0 .lut_mask = 16'h7E7C;
defparam \inst4|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N16
cycloneii_lcell_comb \inst4|Selector9~1 (
// Equation(s):
// \inst4|Selector9~1_combout  = (\inst|end_transmission~regout  & (((\inst4|Selector7~0_combout  & \inst4|Selector9~0_combout )))) # (!\inst|end_transmission~regout  & ((\inst4|STATE.StateTYPE_hold~regout ) # ((\inst4|Selector7~0_combout  & 
// \inst4|Selector9~0_combout ))))

	.dataa(\inst|end_transmission~regout ),
	.datab(\inst4|STATE.StateTYPE_hold~regout ),
	.datac(\inst4|Selector7~0_combout ),
	.datad(\inst4|Selector9~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector9~1 .lut_mask = 16'hF444;
defparam \inst4|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N10
cycloneii_lcell_comb \inst4|Selector9~2 (
// Equation(s):
// \inst4|Selector9~2_combout  = (\inst4|Selector9~1_combout ) # ((\inst4|STATE.StateTYPE_run~regout  & ((\inst4|Equal4~3_combout ) # (!\inst4|LessThan2~0_combout ))))

	.dataa(\inst4|LessThan2~0_combout ),
	.datab(\inst4|STATE.StateTYPE_run~regout ),
	.datac(\inst4|Selector9~1_combout ),
	.datad(\inst4|Equal4~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector9~2 .lut_mask = 16'hFCF4;
defparam \inst4|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y4_N11
cycloneii_lcell_ff \inst4|STATE.StateTYPE_hold (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector9~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|STATE.StateTYPE_hold~regout ));

// Location: LCCOMB_X15_Y6_N16
cycloneii_lcell_comb \inst4|Selector0~2 (
// Equation(s):
// \inst4|Selector0~2_combout  = (\inst4|Selector0~1_combout ) # ((\inst4|slave_select~regout  & ((\inst4|STATE.StateTYPE_hold~regout ) # (\inst4|Selector11~0_combout ))))

	.dataa(\inst4|Selector0~1_combout ),
	.datab(\inst4|STATE.StateTYPE_hold~regout ),
	.datac(\inst4|slave_select~regout ),
	.datad(\inst4|Selector11~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector0~2 .lut_mask = 16'hFAEA;
defparam \inst4|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y6_N17
cycloneii_lcell_ff \inst4|slave_select (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|slave_select~regout ));

// Location: LCCOMB_X14_Y5_N16
cycloneii_lcell_comb \inst4|RES~1 (
// Equation(s):
// \inst4|RES~1_combout  = (\inst4|Equal0~0_combout  & (((\inst4|byte_count [1] & \inst4|RES~regout )) # (!\inst4|byte_count [0]))) # (!\inst4|Equal0~0_combout  & (((\inst4|RES~regout ))))

	.dataa(\inst4|byte_count [1]),
	.datab(\inst4|Equal0~0_combout ),
	.datac(\inst4|RES~regout ),
	.datad(\inst4|byte_count [0]),
	.cin(gnd),
	.combout(\inst4|RES~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|RES~1 .lut_mask = 16'hB0FC;
defparam \inst4|RES~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y5_N17
cycloneii_lcell_ff \inst4|RES (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|RES~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|RES~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|RES~regout ));

// Location: LCCOMB_X14_Y5_N28
cycloneii_lcell_comb \inst4|Equal0~1 (
// Equation(s):
// \inst4|Equal0~1_combout  = (!\inst4|byte_count [0] & (\inst4|Equal0~0_combout  & !\inst4|byte_count [1]))

	.dataa(\inst4|byte_count [0]),
	.datab(\inst4|Equal0~0_combout ),
	.datac(\inst4|byte_count [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~1 .lut_mask = 16'h0404;
defparam \inst4|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N18
cycloneii_lcell_comb \inst4|VCCEN~0 (
// Equation(s):
// \inst4|VCCEN~0_combout  = (\inst4|byte_count [0] $ (!\inst4|byte_count [1])) # (!\inst4|Equal0~0_combout )

	.dataa(\inst4|byte_count [0]),
	.datab(\inst4|Equal0~0_combout ),
	.datac(\inst4|byte_count [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|VCCEN~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|VCCEN~0 .lut_mask = 16'hB7B7;
defparam \inst4|VCCEN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N22
cycloneii_lcell_comb \inst4|VCCEN~1 (
// Equation(s):
// \inst4|VCCEN~1_combout  = (!\inst4|Equal0~1_combout  & ((\inst4|VCCEN~regout ) # ((\inst4|Equal3~1_combout  & \inst4|VCCEN~0_combout ))))

	.dataa(\inst4|Equal3~1_combout ),
	.datab(\inst4|Equal0~1_combout ),
	.datac(\inst4|VCCEN~regout ),
	.datad(\inst4|VCCEN~0_combout ),
	.cin(gnd),
	.combout(\inst4|VCCEN~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|VCCEN~1 .lut_mask = 16'h3230;
defparam \inst4|VCCEN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y5_N23
cycloneii_lcell_ff \inst4|VCCEN (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|VCCEN~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|RES~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|VCCEN~regout ));

// Location: LCCOMB_X14_Y5_N14
cycloneii_lcell_comb \inst4|byte_count[3]~5 (
// Equation(s):
// \inst4|byte_count[3]~5_combout  = (\inst4|STATE.StateTYPE_run~regout  & \inst4|LessThan2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|STATE.StateTYPE_run~regout ),
	.datad(\inst4|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\inst4|byte_count[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|byte_count[3]~5 .lut_mask = 16'hF000;
defparam \inst4|byte_count[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N12
cycloneii_lcell_comb \inst4|Selector12~1 (
// Equation(s):
// \inst4|Selector12~1_combout  = (\inst4|byte_count[3]~5_combout ) # ((\inst4|Selector12~0_combout  & ((!\inst4|RES~0_combout ) # (!\inst4|Equal0~1_combout ))))

	.dataa(\inst4|Selector12~0_combout ),
	.datab(\inst4|Equal0~1_combout ),
	.datac(\inst4|byte_count[3]~5_combout ),
	.datad(\inst4|RES~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector12~1 .lut_mask = 16'hF2FA;
defparam \inst4|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y5_N13
cycloneii_lcell_ff \inst4|DC (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst4|Selector12~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|DC~regout ));

// Location: LCCOMB_X18_Y5_N14
cycloneii_lcell_comb \inst|Selector15~0 (
// Equation(s):
// \inst|Selector15~0_combout  = (\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout  & (!\inst|RxTxSTATE.RxTxTYPE_hold~regout  & (!\inst|rx_count [3] & !\inst|sclk_buffer~regout )))

	.dataa(\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ),
	.datab(\inst|RxTxSTATE.RxTxTYPE_hold~regout ),
	.datac(\inst|rx_count [3]),
	.datad(\inst|sclk_buffer~regout ),
	.cin(gnd),
	.combout(\inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector15~0 .lut_mask = 16'h0002;
defparam \inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N28
cycloneii_lcell_comb \inst|Selector15~1 (
// Equation(s):
// \inst|Selector15~1_combout  = (\inst|sclk_previous~regout  & ((\inst|Selector15~0_combout ) # ((\inst4|slave_select~regout  & \inst|RxTxSTATE.RxTxTYPE_hold~regout )))) # (!\inst|sclk_previous~regout  & (((\inst4|slave_select~regout  & 
// \inst|RxTxSTATE.RxTxTYPE_hold~regout ))))

	.dataa(\inst|sclk_previous~regout ),
	.datab(\inst|Selector15~0_combout ),
	.datac(\inst4|slave_select~regout ),
	.datad(\inst|RxTxSTATE.RxTxTYPE_hold~regout ),
	.cin(gnd),
	.combout(\inst|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector15~1 .lut_mask = 16'hF888;
defparam \inst|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N6
cycloneii_lcell_comb \inst|mosi~0 (
// Equation(s):
// \inst|mosi~0_combout  = (\inst|Selector15~1_combout  & ((\inst|shift_register [7]) # ((\inst|RxTxSTATE.RxTxTYPE_hold~regout )))) # (!\inst|Selector15~1_combout  & (((\inst|mosi~regout ))))

	.dataa(\inst|shift_register [7]),
	.datab(\inst|RxTxSTATE.RxTxTYPE_hold~regout ),
	.datac(\inst|mosi~regout ),
	.datad(\inst|Selector15~1_combout ),
	.cin(gnd),
	.combout(\inst|mosi~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|mosi~0 .lut_mask = 16'hEEF0;
defparam \inst|mosi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N7
cycloneii_lcell_ff \inst|mosi (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|mosi~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|mosi~regout ));

// Location: LCCOMB_X19_Y5_N4
cycloneii_lcell_comb \inst|sclk_previous~0 (
// Equation(s):
// \inst|sclk_previous~0_combout  = (\inst|spi_clk_count [0] & (\inst|sclk_buffer~regout )) # (!\inst|spi_clk_count [0] & ((\inst|spi_clk_count [1] & ((\inst|sclk_previous~regout ))) # (!\inst|spi_clk_count [1] & (\inst|sclk_buffer~regout ))))

	.dataa(\inst|sclk_buffer~regout ),
	.datab(\inst|spi_clk_count [0]),
	.datac(\inst|sclk_previous~regout ),
	.datad(\inst|spi_clk_count [1]),
	.cin(gnd),
	.combout(\inst|sclk_previous~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sclk_previous~0 .lut_mask = 16'hB8AA;
defparam \inst|sclk_previous~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y5_N5
cycloneii_lcell_ff \inst|sclk_previous (
	.clk(\_clk~clkctrl_outclk ),
	.datain(\inst|sclk_previous~0_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\inst|RxTxSTATE.RxTxTYPE_rx_tx~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|sclk_previous~regout ));

// Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ss~I (
	.datain(\inst4|slave_select~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ss));
// synopsys translate_off
defparam \ss~I .input_async_reset = "none";
defparam \ss~I .input_power_up = "low";
defparam \ss~I .input_register_mode = "none";
defparam \ss~I .input_sync_reset = "none";
defparam \ss~I .oe_async_reset = "none";
defparam \ss~I .oe_power_up = "low";
defparam \ss~I .oe_register_mode = "none";
defparam \ss~I .oe_sync_reset = "none";
defparam \ss~I .operation_mode = "output";
defparam \ss~I .output_async_reset = "none";
defparam \ss~I .output_power_up = "low";
defparam \ss~I .output_register_mode = "none";
defparam \ss~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \res~I (
	.datain(\inst4|RES~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(res));
// synopsys translate_off
defparam \res~I .input_async_reset = "none";
defparam \res~I .input_power_up = "low";
defparam \res~I .input_register_mode = "none";
defparam \res~I .input_sync_reset = "none";
defparam \res~I .oe_async_reset = "none";
defparam \res~I .oe_power_up = "low";
defparam \res~I .oe_register_mode = "none";
defparam \res~I .oe_sync_reset = "none";
defparam \res~I .operation_mode = "output";
defparam \res~I .output_async_reset = "none";
defparam \res~I .output_power_up = "low";
defparam \res~I .output_register_mode = "none";
defparam \res~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \vccen~I (
	.datain(\inst4|VCCEN~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vccen));
// synopsys translate_off
defparam \vccen~I .input_async_reset = "none";
defparam \vccen~I .input_power_up = "low";
defparam \vccen~I .input_register_mode = "none";
defparam \vccen~I .input_sync_reset = "none";
defparam \vccen~I .oe_async_reset = "none";
defparam \vccen~I .oe_power_up = "low";
defparam \vccen~I .oe_register_mode = "none";
defparam \vccen~I .oe_sync_reset = "none";
defparam \vccen~I .operation_mode = "output";
defparam \vccen~I .output_async_reset = "none";
defparam \vccen~I .output_power_up = "low";
defparam \vccen~I .output_register_mode = "none";
defparam \vccen~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pmoden~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pmoden));
// synopsys translate_off
defparam \pmoden~I .input_async_reset = "none";
defparam \pmoden~I .input_power_up = "low";
defparam \pmoden~I .input_register_mode = "none";
defparam \pmoden~I .input_sync_reset = "none";
defparam \pmoden~I .oe_async_reset = "none";
defparam \pmoden~I .oe_power_up = "low";
defparam \pmoden~I .oe_register_mode = "none";
defparam \pmoden~I .oe_sync_reset = "none";
defparam \pmoden~I .operation_mode = "output";
defparam \pmoden~I .output_async_reset = "none";
defparam \pmoden~I .output_power_up = "low";
defparam \pmoden~I .output_register_mode = "none";
defparam \pmoden~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dc~I (
	.datain(\inst4|DC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dc));
// synopsys translate_off
defparam \dc~I .input_async_reset = "none";
defparam \dc~I .input_power_up = "low";
defparam \dc~I .input_register_mode = "none";
defparam \dc~I .input_sync_reset = "none";
defparam \dc~I .oe_async_reset = "none";
defparam \dc~I .oe_power_up = "low";
defparam \dc~I .oe_register_mode = "none";
defparam \dc~I .oe_sync_reset = "none";
defparam \dc~I .operation_mode = "output";
defparam \dc~I .output_async_reset = "none";
defparam \dc~I .output_power_up = "low";
defparam \dc~I .output_register_mode = "none";
defparam \dc~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_mosi~I (
	.datain(\inst|mosi~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_mosi));
// synopsys translate_off
defparam \_mosi~I .input_async_reset = "none";
defparam \_mosi~I .input_power_up = "low";
defparam \_mosi~I .input_register_mode = "none";
defparam \_mosi~I .input_sync_reset = "none";
defparam \_mosi~I .oe_async_reset = "none";
defparam \_mosi~I .oe_power_up = "low";
defparam \_mosi~I .oe_register_mode = "none";
defparam \_mosi~I .oe_sync_reset = "none";
defparam \_mosi~I .operation_mode = "output";
defparam \_mosi~I .output_async_reset = "none";
defparam \_mosi~I .output_power_up = "low";
defparam \_mosi~I .output_register_mode = "none";
defparam \_mosi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_102,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SCLK~I (
	.datain(\inst|sclk_previous~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SCLK));
// synopsys translate_off
defparam \SCLK~I .input_async_reset = "none";
defparam \SCLK~I .input_power_up = "low";
defparam \SCLK~I .input_register_mode = "none";
defparam \SCLK~I .input_sync_reset = "none";
defparam \SCLK~I .oe_async_reset = "none";
defparam \SCLK~I .oe_power_up = "low";
defparam \SCLK~I .oe_register_mode = "none";
defparam \SCLK~I .oe_sync_reset = "none";
defparam \SCLK~I .operation_mode = "output";
defparam \SCLK~I .output_async_reset = "none";
defparam \SCLK~I .output_power_up = "low";
defparam \SCLK~I .output_register_mode = "none";
defparam \SCLK~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
