#begin document (wb/sel/06/sel_0697); part 000
wb/sel/06/sel_0697   0    0       Since     IN  (TOP(S(SBAR*       -    -   -   -   *   (ARGM-CAU*   -
wb/sel/06/sel_0697   0    1         the     DT        (S(NP*       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0    2        chip     NN             *)      -    -   -   -   *            *   -
wb/sel/06/sel_0697   0    3         has    VBZ          (VP*       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0    4        both     CC          (NP*       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0    5           a     DT             *       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0    6       200mA     NN     (NML(NML*       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0    7      source     NN             *       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0    8    capacity     NN             *)      -    -   -   -   *            *   -
wb/sel/06/sel_0697   0    9         and     CC             *       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   10       200mA     NN         (NML*       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   11        sink     NN        *))))))      -    -   -   -   *            *)  -
wb/sel/06/sel_0697   0   12           ,      ,             *       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   13     connect     VB       (VP(VP*       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   14        half    PDT          (NP*       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   15         the     DT             *       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   16        LEDs    NNS             *)      -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   17        with     IN          (PP*       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   18       their   PRP$       (NP(NP*       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   19    positive     JJ             *       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   20       sides    NNS             *)      -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   21          to     IN          (PP*       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   22         the     DT          (NP*       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   23        chip     NN         *)))))      -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   24         and     CC             *       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   25       drive     VB          (VP*       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   26         the     DT          (NP*       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   27        pins    NNS             *)      -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   28        high     RB        (ADVP*)      -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   29          to     TO        (S(VP*       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   30       light     VB          (VP*       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   31        them    PRP      (NP*)))))      -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   32           ,      ,             *       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   33         and     CC             *       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   34         the     DT     (FRAG(NP*       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   35      others    NNS             *)      -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   36         the     DT       (NP(NP*       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   37       other     JJ             *       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   38         way     NN             *)      -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   39       round     RB      (ADVP*)))      -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   40         and     CC             *       -    -   -   -   *            *   -
wb/sel/06/sel_0697   0   41       drive     VB          (VP*    drive  02   2   -   *          (V*)  -
wb/sel/06/sel_0697   0   42         the     DT          (NP*       -    -   -   -   *       (ARG1*   -
wb/sel/06/sel_0697   0   43        pins    NNS             *)      -    -   -   -   *            *)  -
wb/sel/06/sel_0697   0   44         low     RB      (ADVP*)))      -    -   -   -   *       (ARG2*)  -
wb/sel/06/sel_0697   0   45           .      .            *))      -    -   -   -   *            *   -

#end document
