<?xml version="1.0"?>

<Chip name="Hi3716MV200">
	<IndentificationList>
		<Indentification address="0x101e0eec" value="0x37"/>
		<Indentification address="0x101e0ee8" value="0x16"/>
		<Indentification address="0x101e0ee0" value="0x0"/>
		<Indentification address="0x101e0ee4" value="0x02"/>
	</IndentificationList>
	<ModuleList>
		<ModuleGroup name="GPIO" i2cSupport="false">
			<Module baseAddress="0x101E6000"/>
			<Module baseAddress="0x101E7000"/>
			<Module baseAddress="0x101E8000"/>
			<Module baseAddress="0x101E9000"/>
			<Module baseAddress="0x101EA000"/>
			<Module baseAddress="0x101E4000"/>
			<Module baseAddress="0x101EC000"/>
			<Module baseAddress="0x101ED000"/>
			<Module baseAddress="0x101EE000"/>
			<Module baseAddress="0x101EF000"/>
			<Module baseAddress="0x101F1000"/>
			<Module baseAddress="0x101F2000"/>
			<Module baseAddress="0x101F0000"/>
			<RegisterGroup name="GPIO_DATA" description="GPIO_DATA is a GPIO data register used to cache the input/output data.&lt;br&gt;When a bit of GPIO_DIR is set to output, the value written to the GPIO_DATA register will be output to the corresponding pin (note that the pin multiplexing is properly configured). If the bit is set to input, the value of the corresponding input pin will be read.&lt;br&gt;&lt;br&gt;Caution:&lt;br&gt;When a bit of GPIO_DIR is set to input, the validly read result will return the value of the pin. When the bit is set to output, the read value should be the same as the written value.&lt;br&gt;With the PADDR[9:2], the GPIO_DATA register masks the read/write operation on the register bits. This register corresponds to 256 addresses. The PADDR[9:2] bits correspond to GPIO_DATA[7:0] bits respectively. If a specific bit is high, the read/write operation is allowed on the corresponding bit. If a specific bit is low, the read/write operation is not allowed. For example:&lt;br&gt;? If the address is 0x3FC (0b11_1111_1100), operations on the eight bits of GPIO_DATA[7:0] are all valid.&lt;br&gt;? If the address is 0x200 (0b10_0000_0000), only the operation on GPIO_DATA[7] is valid." value="0x00" startoffset="0x000" endoffset="0x3FC">
				<Member name="gpio_data" description="When the GPIO pins are set to the input pins, these pins are used to input data. When the GPIO pins are set to the output pins, these pins are used to output data. Each bit can be controlled separately. This register works together with the bits of GPIO_DIR." range="7:0" property="RW"/>
				<Register offset="0x0"/>
				<Register offset="0x4"/>
				<Register offset="0x8"/>
				<Register offset="0xc"/>
				<Register offset="0x10"/>
				<Register offset="0x14"/>
				<Register offset="0x18"/>
				<Register offset="0x1c"/>
				<Register offset="0x20"/>
				<Register offset="0x24"/>
				<Register offset="0x28"/>
				<Register offset="0x2c"/>
				<Register offset="0x30"/>
				<Register offset="0x34"/>
				<Register offset="0x38"/>
				<Register offset="0x3c"/>
				<Register offset="0x40"/>
				<Register offset="0x44"/>
				<Register offset="0x48"/>
				<Register offset="0x4c"/>
				<Register offset="0x50"/>
				<Register offset="0x54"/>
				<Register offset="0x58"/>
				<Register offset="0x5c"/>
				<Register offset="0x60"/>
				<Register offset="0x64"/>
				<Register offset="0x68"/>
				<Register offset="0x6c"/>
				<Register offset="0x70"/>
				<Register offset="0x74"/>
				<Register offset="0x78"/>
				<Register offset="0x7c"/>
				<Register offset="0x80"/>
				<Register offset="0x84"/>
				<Register offset="0x88"/>
				<Register offset="0x8c"/>
				<Register offset="0x90"/>
				<Register offset="0x94"/>
				<Register offset="0x98"/>
				<Register offset="0x9c"/>
				<Register offset="0xa0"/>
				<Register offset="0xa4"/>
				<Register offset="0xa8"/>
				<Register offset="0xac"/>
				<Register offset="0xb0"/>
				<Register offset="0xb4"/>
				<Register offset="0xb8"/>
				<Register offset="0xbc"/>
				<Register offset="0xc0"/>
				<Register offset="0xc4"/>
				<Register offset="0xc8"/>
				<Register offset="0xcc"/>
				<Register offset="0xd0"/>
				<Register offset="0xd4"/>
				<Register offset="0xd8"/>
				<Register offset="0xdc"/>
				<Register offset="0xe0"/>
				<Register offset="0xe4"/>
				<Register offset="0xe8"/>
				<Register offset="0xec"/>
				<Register offset="0xf0"/>
				<Register offset="0xf4"/>
				<Register offset="0xf8"/>
				<Register offset="0xfc"/>
				<Register offset="0x100"/>
				<Register offset="0x104"/>
				<Register offset="0x108"/>
				<Register offset="0x10c"/>
				<Register offset="0x110"/>
				<Register offset="0x114"/>
				<Register offset="0x118"/>
				<Register offset="0x11c"/>
				<Register offset="0x120"/>
				<Register offset="0x124"/>
				<Register offset="0x128"/>
				<Register offset="0x12c"/>
				<Register offset="0x130"/>
				<Register offset="0x134"/>
				<Register offset="0x138"/>
				<Register offset="0x13c"/>
				<Register offset="0x140"/>
				<Register offset="0x144"/>
				<Register offset="0x148"/>
				<Register offset="0x14c"/>
				<Register offset="0x150"/>
				<Register offset="0x154"/>
				<Register offset="0x158"/>
				<Register offset="0x15c"/>
				<Register offset="0x160"/>
				<Register offset="0x164"/>
				<Register offset="0x168"/>
				<Register offset="0x16c"/>
				<Register offset="0x170"/>
				<Register offset="0x174"/>
				<Register offset="0x178"/>
				<Register offset="0x17c"/>
				<Register offset="0x180"/>
				<Register offset="0x184"/>
				<Register offset="0x188"/>
				<Register offset="0x18c"/>
				<Register offset="0x190"/>
				<Register offset="0x194"/>
				<Register offset="0x198"/>
				<Register offset="0x19c"/>
				<Register offset="0x1a0"/>
				<Register offset="0x1a4"/>
				<Register offset="0x1a8"/>
				<Register offset="0x1ac"/>
				<Register offset="0x1b0"/>
				<Register offset="0x1b4"/>
				<Register offset="0x1b8"/>
				<Register offset="0x1bc"/>
				<Register offset="0x1c0"/>
				<Register offset="0x1c4"/>
				<Register offset="0x1c8"/>
				<Register offset="0x1cc"/>
				<Register offset="0x1d0"/>
				<Register offset="0x1d4"/>
				<Register offset="0x1d8"/>
				<Register offset="0x1dc"/>
				<Register offset="0x1e0"/>
				<Register offset="0x1e4"/>
				<Register offset="0x1e8"/>
				<Register offset="0x1ec"/>
				<Register offset="0x1f0"/>
				<Register offset="0x1f4"/>
				<Register offset="0x1f8"/>
				<Register offset="0x1fc"/>
				<Register offset="0x200"/>
				<Register offset="0x204"/>
				<Register offset="0x208"/>
				<Register offset="0x20c"/>
				<Register offset="0x210"/>
				<Register offset="0x214"/>
				<Register offset="0x218"/>
				<Register offset="0x21c"/>
				<Register offset="0x220"/>
				<Register offset="0x224"/>
				<Register offset="0x228"/>
				<Register offset="0x22c"/>
				<Register offset="0x230"/>
				<Register offset="0x234"/>
				<Register offset="0x238"/>
				<Register offset="0x23c"/>
				<Register offset="0x240"/>
				<Register offset="0x244"/>
				<Register offset="0x248"/>
				<Register offset="0x24c"/>
				<Register offset="0x250"/>
				<Register offset="0x254"/>
				<Register offset="0x258"/>
				<Register offset="0x25c"/>
				<Register offset="0x260"/>
				<Register offset="0x264"/>
				<Register offset="0x268"/>
				<Register offset="0x26c"/>
				<Register offset="0x270"/>
				<Register offset="0x274"/>
				<Register offset="0x278"/>
				<Register offset="0x27c"/>
				<Register offset="0x280"/>
				<Register offset="0x284"/>
				<Register offset="0x288"/>
				<Register offset="0x28c"/>
				<Register offset="0x290"/>
				<Register offset="0x294"/>
				<Register offset="0x298"/>
				<Register offset="0x29c"/>
				<Register offset="0x2a0"/>
				<Register offset="0x2a4"/>
				<Register offset="0x2a8"/>
				<Register offset="0x2ac"/>
				<Register offset="0x2b0"/>
				<Register offset="0x2b4"/>
				<Register offset="0x2b8"/>
				<Register offset="0x2bc"/>
				<Register offset="0x2c0"/>
				<Register offset="0x2c4"/>
				<Register offset="0x2c8"/>
				<Register offset="0x2cc"/>
				<Register offset="0x2d0"/>
				<Register offset="0x2d4"/>
				<Register offset="0x2d8"/>
				<Register offset="0x2dc"/>
				<Register offset="0x2e0"/>
				<Register offset="0x2e4"/>
				<Register offset="0x2e8"/>
				<Register offset="0x2ec"/>
				<Register offset="0x2f0"/>
				<Register offset="0x2f4"/>
				<Register offset="0x2f8"/>
				<Register offset="0x2fc"/>
				<Register offset="0x300"/>
				<Register offset="0x304"/>
				<Register offset="0x308"/>
				<Register offset="0x30c"/>
				<Register offset="0x310"/>
				<Register offset="0x314"/>
				<Register offset="0x318"/>
				<Register offset="0x31c"/>
				<Register offset="0x320"/>
				<Register offset="0x324"/>
				<Register offset="0x328"/>
				<Register offset="0x32c"/>
				<Register offset="0x330"/>
				<Register offset="0x334"/>
				<Register offset="0x338"/>
				<Register offset="0x33c"/>
				<Register offset="0x340"/>
				<Register offset="0x344"/>
				<Register offset="0x348"/>
				<Register offset="0x34c"/>
				<Register offset="0x350"/>
				<Register offset="0x354"/>
				<Register offset="0x358"/>
				<Register offset="0x35c"/>
				<Register offset="0x360"/>
				<Register offset="0x364"/>
				<Register offset="0x368"/>
				<Register offset="0x36c"/>
				<Register offset="0x370"/>
				<Register offset="0x374"/>
				<Register offset="0x378"/>
				<Register offset="0x37c"/>
				<Register offset="0x380"/>
				<Register offset="0x384"/>
				<Register offset="0x388"/>
				<Register offset="0x38c"/>
				<Register offset="0x390"/>
				<Register offset="0x394"/>
				<Register offset="0x398"/>
				<Register offset="0x39c"/>
				<Register offset="0x3a0"/>
				<Register offset="0x3a4"/>
				<Register offset="0x3a8"/>
				<Register offset="0x3ac"/>
				<Register offset="0x3b0"/>
				<Register offset="0x3b4"/>
				<Register offset="0x3b8"/>
				<Register offset="0x3bc"/>
				<Register offset="0x3c0"/>
				<Register offset="0x3c4"/>
				<Register offset="0x3c8"/>
				<Register offset="0x3cc"/>
				<Register offset="0x3d0"/>
				<Register offset="0x3d4"/>
				<Register offset="0x3d8"/>
				<Register offset="0x3dc"/>
				<Register offset="0x3e0"/>
				<Register offset="0x3e4"/>
				<Register offset="0x3e8"/>
				<Register offset="0x3ec"/>
				<Register offset="0x3f0"/>
				<Register offset="0x3f4"/>
				<Register offset="0x3f8"/>
				<Register offset="0x3fc"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_DIR" description="GPIO_DIR is a GPIO direction control register used to set the GPIO pin directions." value="0x00" startoffset="0x400">
				<Member name="gpio_dir" description="GPIO direction control register. The bit[7:0] correspond to GPIO_DATA[7:0] respectively and can control each bit separately.&lt;br&gt;0: input.&lt;br&gt;1: output." range="7:0" property="RW"/>
				<Register offset="0x400"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IS" description="GPIO_IS is a GPIO interrupt-triggering register used to set the level-sensitive mode for theGPIO pins." value="0x00" startoffset="0x404">
				<Member name="gpio_is" description="GPIO interrupt-triggering control register. The bit[7:0] correspond to GPIO_DATA[7:0] respectively and can control each bit separately.&lt;br&gt;0: edge-sensitive interrupt.&lt;br&gt;1: level-sensitive interrupt." range="7:0" property="RW"/>
				<Register offset="0x404"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IBE" description="GPIO_IBE is a GPIO dual-edge sensitive interrupt register used to set the edge-sensitivemode for the GPIO pins." value="0x00" startoffset="0x408">
				<Member name="gpio_ibe" description="GPIO edge-sensitive interrupt control register. The bit[7:0] correspond to GPIO_DATA[7:0] respectively and can control each bit separately.&lt;br&gt;0: single-edge sensitive interrupt. GPIO_IEV determines the rising/falling edge-sensitive mode of the interrupt.&lt;br&gt;1: dual-edge sensitive interrupt." range="7:0" property="RW"/>
				<Register offset="0x408"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IEV" description="GPIO_IEV is a GPIO interrupt-triggering condition register used to set the interrupt triggeringconditions for the GPIO pins." value="0x00" startoffset="0x40C">
				<Member name="gpio_iev" description="GPIO interrupt-triggering condition register. The bit[7:0] correspond to GPIO_DATA[7:0] respectively and can control each bit separately.&lt;br&gt;0: falling edge-sensitive or low level-sensitive interrupt.&lt;br&gt;1: rising edge-sensitive or high level-sensitive interrupt." range="7:0" property="RW"/>
				<Register offset="0x40C"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IE" description="GPIO_IE is a GPIO interrupt mask register used to mask the GPIO interrupts." value="0x00" startoffset="0x410">
				<Member name="gpio_ie" description="GPIO interrupt mask register. The bit[7:0] correspond to GPIO_DATA[7:0] respectively and can control each bit separately.&lt;br&gt;0: The interrupt is masked.&lt;br&gt;1: The interrupt is not masked." range="7:0" property="RW"/>
				<Register offset="0x410"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_RIS" description="GPIO_RIS is a GPIO raw interrupt status register used to query the raw interrupt status of theGPIO pins." value="0x00" startoffset="0x414">
				<Member name="gpio_ris" description="GPIO raw interrupt register. The bit[7:0] correspond to GPIO_DATA[7:0] respectively to indicate the status of the interrupts before masking. The raw interrupt status is not controlled by the GPIO_IE register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="7:0" property="RO"/>
				<Register offset="0x414"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_MIS" description="GPIO_MIS is a GPIO masked interrupt register used to query the interrupt status of the GPIOpins after masking." value="0x00" startoffset="0x418">
				<Member name="gpio_mis" description="GPIO masked interrupt register. The bit[7:0] correspond to GPIO_DATA[7:0] respectively to indicate the interrupt status after masking. The masked interrupt status is controlled by the GPIO_IE register.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid." range="7:0" property="RO"/>
				<Register offset="0x418"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IC" description="GPIO_IC is a GPIO interrupt clear register used to clear the interrupts generated by the GPIOpins and the clear the GPIO_RIS and GPIO_MIS registers." value="0x00" startoffset="0x41C">
				<Member name="gpio_ic" description="GPIO interrupt clear register. The bit[7:0] correspond to GPIO_DATA[7:0] respectively and can control each bit separately.&lt;br&gt;0: no effect.&lt;br&gt;1: The interrupt is cleared." range="7:0" property="WC"/>
				<Register offset="0x41C"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_RESERVED" description="GPIO_RESERVED is a GPIO reserved register and should be configured as required." value="0x00" startoffset="0x420">
				<Member name="reserved" description="This register must be set to 0x00." range="7:0" property="RW"/>
				<Register offset="0x420"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="I2C" i2cSupport="false">
			<Module baseAddress="0x101F7000"/>
			<Module baseAddress="0x101F8000"/>
			<Module baseAddress="0x101F9000"/>
			<Module baseAddress="0x101FA000"/>
			<RegisterGroup name="I2C_CTRL" description="I2C_CTRL is an I2C control register used to set the enable and interrupt mask of the I2C." value="0x00000000" startoffset="0x00">
				<Member name="reserved" description="Reserved." range="31:9" property="-"/>
				<Member name="i2c_en" description="I2C enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="8" property="RW"/>
				<Member name="int_mask" description="I2C interrupt general mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="7" property="RW"/>
				<Member name="int_start_mask" description="Master device start condition transfer complete interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="6" property="RW"/>
				<Member name="int_stop_mask" description="Master device stop condition transfer complete interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="5" property="RW"/>
				<Member name="int_tx_mask" description="Master device transmit interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="4" property="RW"/>
				<Member name="int_rx_mask" description="Master device receive interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="3" property="RW"/>
				<Member name="int_ack_err_mask" description="Slave device ACK error interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="2" property="RW"/>
				<Member name="int_arb_loss_mask" description="Bus arbitration failure interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="1" property="RW"/>
				<Member name="int_done_mask" description="Bus transfer complete interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="0" property="RW"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_COM" description="I2C_COM is an I2C module command register used to set the I2C module working commands.Caution:Configure the register during system initialization, or clear the corresponding interrupt flagsbefore configuring the register. I2C_COM bit[3:0] is automatically cleared after the operationends." value="0x00000000" startoffset="0x04">
				<Member name="reserved" description="Reserved." range="31:5" property="-"/>
				<Member name="op_ack" description="The master device acting as the receiver will transmit an ACK.&lt;br&gt;0: An ACK is transmitted.&lt;br&gt;1: No ACK is transmitted." range="4" property="RW"/>
				<Member name="op_start" description="Operation of generating a start condition.&lt;br&gt;0: The operation ends.&lt;br&gt;1: The operation is valid." range="3" property="RW"/>
				<Member name="op_rd" description="Operation of generating a read request.&lt;br&gt;0: The operation ends.&lt;br&gt;1: The operation is valid." range="2" property="RW"/>
				<Member name="op_we" description="Operation of generating a write request.&lt;br&gt;0: The operation ends.&lt;br&gt;1: The operation is valid." range="1" property="RW"/>
				<Member name="op_stop" description="Operation of generating a stop condition.&lt;br&gt;0: The operation ends.&lt;br&gt;1: The operation is valid." range="0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_ICR" description="I2C_ICR is an interrupt clear register of the I2C module.Caution:Before a new interrupt arrives, the I2C module will automatically clear the correspondingI2C_ICR bits." value="0x00000000" startoffset="0x08">
				<Member name="reserved" description="Reserved." range="31:7" property="-"/>
				<Member name="clr_int_start" description="Master device start condition transfer complete interrupt flag clear.&lt;br&gt;0: not cleared.&lt;br&gt;1: clear." range="6" property="WC"/>
				<Member name="clr_int_stop" description="Master device stop condition transfer complete interrupt flag clear.&lt;br&gt;0: not cleared.&lt;br&gt;1: clear." range="5" property="WC"/>
				<Member name="clr_int_tx" description="Master device transmit interrupt flag clear.&lt;br&gt;0: not cleared.&lt;br&gt;1: clear." range="4" property="WC"/>
				<Member name="clr_int_rx" description="Master device receive interrupt flag clear.&lt;br&gt;0: not cleared.&lt;br&gt;1: clear." range="3" property="WC"/>
				<Member name="clr_int_ack_err" description="Slave device ACK error interrupt flag clear.&lt;br&gt;0: not cleared.&lt;br&gt;1: clear." range="2" property="WC"/>
				<Member name="clr_int_arb_loss" description="Bus arbitration failure interrupt flag clear.&lt;br&gt;0: not cleared.&lt;br&gt;1: clear." range="1" property="WC"/>
				<Member name="clr_int_done" description="Bus transfer complete interrupt flag clear.&lt;br&gt;0: not cleared.&lt;br&gt;1: clear." range="0" property="WC"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SR" description="I2C_SR is an I2C module status register used to read the working status of the I2C module.Caution:I2C_SR bit[1] indicates that the I2C bus arbitration fails. When I2C_SR bit[1] takes effect, thecurrent operation fails. Before clearing I2C_SR bit[1], clear the other interrupt flags and clearthe operation commands in I2C_COM or write new operation commands to I2C_COM." value="0x00000000" startoffset="0x0C">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="bus_busy" description="The bus is busy.&lt;br&gt;0: busy&lt;br&gt;1: idle" range="7" property="RO"/>
				<Member name="int_start" description="Master device start condition transfer complete interrupt flag.&lt;br&gt;0: No interrupt flag is generated.&lt;br&gt;1: An interrupt flag is generated." range="6" property="RO"/>
				<Member name="int_stop" description="Master device stop condition transfer complete interrupt flag.&lt;br&gt;0: No interrupt flag is generated.&lt;br&gt;1: An interrupt flag is generated." range="5" property="RO"/>
				<Member name="int_tx" description="Master device transmit interrupt flag.&lt;br&gt;0: No interrupt flag is generated.&lt;br&gt;1: An interrupt flag is generated." range="4" property="RO"/>
				<Member name="int_rx" description="Master device receive interrupt flag.&lt;br&gt;0: No interrupt flag is generated.&lt;br&gt;1: An interrupt flag is generated." range="3" property="RO"/>
				<Member name="int_ack_err" description="Slave device ACK error interrupt flag.&lt;br&gt;0: No interrupt flag is generated.&lt;br&gt;1: An interrupt flag is generated." range="2" property="RO"/>
				<Member name="int_arb_loss" description="Bus arbitration failure interrupt flag.&lt;br&gt;0: No interrupt flag is generated.&lt;br&gt;1: An interrupt flag is generated." range="1" property="RO"/>
				<Member name="int_done" description="Bus transfer complete interrupt flag.&lt;br&gt;0: No interrupt flag is generated.&lt;br&gt;1: An interrupt flag is generated." range="0" property="RO"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SCL_H" description="I2C_SCL_H is an I2C bus SCL high level cycle register used to set the SCL high level cyclesfor the working state of the I2C module.Caution:Configure the register during system initialization, or set I2C_CTRL bit[7] to 0 beforeconfiguring the register." value="0x00000000" startoffset="0x10">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="scl_h" description="The product of the configured value and 2 is the number of SCL high-level cycles." range="15:0" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SCL_L" description="I2C_SCL_L is an I2C bus SCL low level cycle register used to set the SCL low level cyclesfor the working state of the I2C module.Caution:Configure the register during system initialization, or set I2C_CTRL bit[7] to 0 beforeconfiguring the register." value="0x00000000" startoffset="0x14">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="scl_l" description="The product of the configured value and 2 is the number of SCL low-level cycles." range="15:0" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_TXR" description="I2C_TXR is an I2C transmit data register used to transmit data for the working state of the I2Cmodule.Caution:After the data transmission is complete, the I2C module does not modify the contents ofI2C_TXR." value="0x00000000" startoffset="0x18">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="i2c_txr" description="Transmit data by the master device." range="7:0" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_RXR" description="I2C_RXR is an I2C receive data register used by the master device to receive data from theslave device.Caution:The I2C_RXR data is valid when the value of I2C_SR bit[3] is 1. The data will be kept untilthe next read operation is performed." value="0x00000000" startoffset="0x1C">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="i2c_rxr" description="Receive data by the master device." range="7:0" property="RO"/>
				<Register offset="0x1C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="IR" i2cSupport="false">
			<Module baseAddress="0x101E1000"/>
			<RegisterGroup name="IR_EN" description="IR_EN is an IR receive enable control register.Caution:You must set IR_EN[ir_en] to 1 using software before configuring other registers; otherwise,the configuration does not take effect. If the register IR_EN[ir_en] is set to 0, other registersare only readable and the read values are the reset values of the registers." value="0x00000000" startoffset="0x000">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="ir_en" description="IR receive module enable.&lt;br&gt;0: The IR receive module is disabled.&lt;br&gt;1: The IR receive module is enabled." range="0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="IR_CFG" value="0x3E801F0B" startoffset="0x004">
				<Member name="ir_max_level_width" description="These bits do not take effect when IR_CFG[ir_mode] = 0.&lt;br&gt;Maximum symbol level width (in 10 μs) used to determine the end of a symbol stream when IR_CFG[ir_mode] = 1." range="31:16" property="RW"/>
				<Member name="ir_format" description="Code pattern when IR_CFG[ir_mode] = 0.&lt;br&gt;00: NEC with simple repeat code data format.&lt;br&gt;01: TC9012 code data format.&lt;br&gt;10: NEC with full repeat code data format.&lt;br&gt;11: SONY code data format.&lt;br&gt;For details about the relations between the code pattern and the code classification, see Table 10-7 to Table 10-9.&lt;br&gt;Symbol format when IR_CFG[ir_mode] = 1.&lt;br&gt;bit[15]: reserved.&lt;br&gt;The meaning of bit[14] is as follows:&lt;br&gt;0: The symbol format is low level first and the symbol stream ends at a high level.&lt;br&gt;1: The symbol format is high level first and the symbol stream ends at a low level." range="15:14" property="RW"/>
				<Member name="ir_bits" description="Number of data bits in a frame when IR_CFG[ir_mode] = 0.&lt;br&gt;0x00–0x2F: corresponds to 1–48 data bits in a frame.&lt;br&gt;0x30–0x3F: reserved.&lt;br&gt;If the software sets this field to a value within the range of 0x30–0x3F, the configuration does not take effect and the value of ir_bits remains unchanged.&lt;br&gt;Received symbol interrupt threshold when IR_CFG[ir_mode] = 1.&lt;br&gt;bit[13]: reserved.&lt;br&gt;bit[12:8]: 0x0–0x1F, corresponding to at least 1–32 symbols in the FIFO, which triggers an interrupt." range="13:8" property="RW"/>
				<Member name="ir_mode" description="IR operating mode.&lt;br&gt;0: Output a complete decoded data frame.&lt;br&gt;1: Only output the symbol width." range="7" property="RW"/>
				<Member name="ir_freq" description="Clock divider of the working clock.&lt;br&gt;0x00–0x7F: corresponds to the clock divider 1–128 of the working clock." range="6:0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="IR_LEADS" value="0x033C03CC" startoffset="0x008">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="cnt_leads_min" description="Minimum pulse width of the lead code start bit.&lt;br&gt;0x000–0x007: reserved." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="-"/>
				<Member name="cnt_leads_max" description="Maximum pulse width of the lead code start bit.&lt;br&gt;0x000–0x007: reserved." range="9:0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="IR_LEADE" value="0x019E01E6" startoffset="0x00C">
				<Member name="reserved" description="Reserved." range="31:25" property="-"/>
				<Member name="cnt_leade_min" description="Minimum pulse width of the lead code stop bit.&lt;br&gt;0x000–0x007: reserved." range="24:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="-"/>
				<Member name="cnt_leade_max" description="Maximum pulse width of the lead code stop bit.&lt;br&gt;0x000–0x007: reserved." range="8:0" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_SLEADE" value="0x00CF00F3" startoffset="0x010">
				<Member name="reserved" description="Reserved." range="31:25" property="-"/>
				<Member name="cnt_sleade_min" description="Minimum pulse width of the simplified lead code stop bit.&lt;br&gt;0x000–0x007: reserved." range="24:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="-"/>
				<Member name="cnt_sleade_max" description="Maximum pulse width of the simplified lead code stop bit.&lt;br&gt;0x000–0x007: reserved." range="8:0" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="IR_B0" value="0x002D0043" startoffset="0x014">
				<Member name="reserved" description="Reserved." range="31:25" property="-"/>
				<Member name="cnt0_b_min" description="Minimum pulse width of the bit0 judgment level.&lt;br&gt;0x000–0x007: reserved." range="24:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="-"/>
				<Member name="cnt0_b_max" description="Maximum pulse width of the bit0 judgment level.&lt;br&gt;0x000–0x007: reserved." range="8:0" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="IR_B1" value="0x008700CB" startoffset="0x018">
				<Member name="reserved" description="Reserved." range="31:25" property="-"/>
				<Member name="cnt1_b_min" description="Minimum pulse width of the bit1 judgment level.&lt;br&gt;0x000–0x007: reserved." range="24:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="-"/>
				<Member name="cnt1_b_max" description="Maximum pulse width of the bit1 judgment level.&lt;br&gt;0x000–0x007: reserved." range="8:0" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="IR_BUSY" description="IR_BUSY is a busy flag register." value="0x00000000" startoffset="0x01C">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="ir_busy" description="Busy state flag.&lt;br&gt;0: idle state, in which the software can configure the data.&lt;br&gt;1: busy state, in which the software cannot configure the data." range="0" property="RO"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_DATAH" value="0x00000000" startoffset="0x020">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="ir_datah" description="Upper 16 bits of the received decoded data when IR_CFG[ir_mode] = 0.&lt;br&gt;Number of symbols in the symbol FIFO when IR_CFG[ir_mode] = 1.&lt;br&gt;bit[15:6]: reserved.&lt;br&gt;bit[5:0]: number of symbols in the symbol FIFO." range="15:0" property="RO"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="IR_DATAL" description="IR_DATAL is an IR-received decoded data lower 32 bits register (when IR_CFG[ir_mode] =0) or is an IR unit-received symbol width register (when IR_CFG[ir_mode] = 1)." value="0x00000000" startoffset="0x024">
				<Member name="ir_datal" description="Lower 32 bits of the received decoded data when IR_CFG[ir_mode] = 0.&lt;br&gt;Symbol width received by the IR unit when IR_CFG[ir_mode] = 1.&lt;br&gt;The definitions of bit[31:16] are as follows:&lt;br&gt;High level width of the received symbol (in 10 μs) when the symbol is low level first.&lt;br&gt;Low level width of the received symbol (in 10 μs) when the symbol is high level first.&lt;br&gt;The definitions of bit[15:0] are as follows:&lt;br&gt;Low level width of the received symbol (in 10 μs) when the symbol is low level first.&lt;br&gt;High level width of the received symbol (in 10 μs) when the symbol is high level first." range="31:0" property="RO"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_MASK" value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="31:19" property="-"/>
				<Member name="intm_overrun" description="Symbol overrun interrupt mask when IR_CFG[ir_mode] = 1.&lt;br&gt;0: not masked.&lt;br&gt;1: masked." range="18" property="RW"/>
				<Member name="intm_time_out" description="Symbol timeout interrupt mask when IR_CFG[ir_mode] = 1.&lt;br&gt;0: not masked.&lt;br&gt;1: masked." range="17" property="RW"/>
				<Member name="intm_symb_rcv" description="Received N symbol interrupt mask when IR_CFG[ir_mode] = 1.&lt;br&gt;0: not masked.&lt;br&gt;1: masked." range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:4" property="-"/>
				<Member name="intm_release" description="Key release interrupt mask when IR_CFG[ir_mode] = 0.&lt;br&gt;0: not masked.&lt;br&gt;1: masked." range="3" property="RW"/>
				<Member name="intm_overflow" description="Receive data overrun interrupt when IR_CFG[ir_mode] = 0.&lt;br&gt;0: not masked.&lt;br&gt;1: masked." range="2" property="RW"/>
				<Member name="intm_framerr" description="Received data frame format error interrupt when IR_CFG[ir_mode] = 0.&lt;br&gt;0: not masked.&lt;br&gt;1: masked." range="1" property="RW"/>
				<Member name="intm_rcv" description="Received data interrupt when IR_CFG[ir_mode] = 0.&lt;br&gt;0: not masked.&lt;br&gt;1: masked." range="0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_STATUS" description="IR_INT_STATUS is an IR interrupt status register.Caution:When IR_CFG[ir_mode] = 0, IR_INT_STATUS bit[3:0] and IR_INT_STATUS bit[19:16]take effect.When IR_CFG[ir_mode] = 1, IR_INT_STATUS bit[10:8] and IR_INT_STATUS bit[26:24]take effect." value="0x00000000" startoffset="0x02C">
				<Member name="reserved" description="Reserved." range="31:27" property="-"/>
				<Member name="intms_overrun" description="Post-mask symbol overrun interrupt status when IR_CFG[ir_mode] = 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="26" property="RO"/>
				<Member name="intms_time_out" description="Post-mask symbol timeout interrupt status when IR_CFG[ir_mode] = 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="25" property="RO"/>
				<Member name="intms_symb_rcv" description="Post-mask received symbol interrupt status when IR_CFG[ir_mode] = 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:20" property="-"/>
				<Member name="intms_release" description="Post-mask key release interrupt status when IR_CFG[ir_mode] = 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="19" property="RO"/>
				<Member name="intms_overflow" description="Post-mask received data overrun interrupt status when IR_CFG[ir_mode] = 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="18" property="RO"/>
				<Member name="intms_framerr" description="Post-mask received data frame format error interrupt status when IR_CFG[ir_mode] = 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="17" property="RO"/>
				<Member name="intms_rcv" description="Post-mask received data frame interrupt status when IR_CFG[ir_mode] = 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="intrs_overrun" description="Pre-mask symbol overrun interrupt status when IR_CFG[ir_mode] = 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" property="RO"/>
				<Member name="intrs_time_out" description="Pre-mask symbol timeout interrupt status when IR_CFG[ir_mode] = 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="RO"/>
				<Member name="intrs_symb_rcv" description="Pre-mask received symbol interrupt status when IR_CFG[ir_mode] = 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="intrs_release" description="Pre-mask key release interrupt status when IR_CFG[ir_mode] = 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="intrs_overflow" description="Pre-mask received data overrun interrupt status when IR_CFG[ir_mode] = 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="intrs_framerr" description="Pre-mask received data frame format error interrupt status when IR_CFG[ir_mode] = 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="intrs_rcv" description="Pre-mask received data frame interrupt status when IR_CFG[ir_mode] = 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_CLR" description="IR_INT_CLR is an IR interrupt clear register.Caution:When IR_CFG[ir_mode] = 0, IR_INT_CLR bit[3:0] take effect.When IR_CFG[ir_mode] = 1, IR_INT_CLR bit[18:16] take effect." value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved." range="31:19" property="-"/>
				<Member name="intc_overrun" description="Symbol overrun interrupt request clear when IR_CFG[ir_mode] = 1.&lt;br&gt;0: no effect.&lt;br&gt;1: clear." range="18" property="WC"/>
				<Member name="intc_time_out" description="Symbol timeout interrupt request clear when IR_CFG[ir_mode] = 1.&lt;br&gt;0: no effect.&lt;br&gt;1: clear." range="17" property="WC"/>
				<Member name="intc_symb_rcv" description="Received symbol interrupt request clear when IR_CFG[ir_mode] = 1.&lt;br&gt;0: no effect.&lt;br&gt;1: clear." range="16" property="WC"/>
				<Member name="reserved" description="Reserved." range="15:4" property="-"/>
				<Member name="intc_release" description="Remote control key release interrupt request clear when IR_CFG[ir_mode] = 0.&lt;br&gt;0: no effect.&lt;br&gt;1: clear." range="3" property="WC"/>
				<Member name="intc_overflow" description="Received data overrun interrupt request clear when IR_CFG[ir_mode] = 0.&lt;br&gt;0: no effect.&lt;br&gt;1: clear." range="2" property="WC"/>
				<Member name="intc_framerr" description="Received data frame format error interrupt request clear when IR_CFG[ir_mode] = 0.&lt;br&gt;0: no effect.&lt;br&gt;1: clear." range="1" property="WC"/>
				<Member name="intc_rcv" description="Received data frame interrupt request clear when IR_CFG[ir_mode] = 0.&lt;br&gt;0: no effect.&lt;br&gt;1: clear.&lt;br&gt;If the software sets this bit to 1 without reading the data of IR_DATAL after the received data frame interrupt request is generated, the interrupt request cannot be cleared." range="0" property="WC"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="IR_START" description="IR_START is an IR start configuration register.During the start of the IR unit, after the values of the other registers are set, you can start theconfiguration register by performing one write operation on this address (any value can bewritten)." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="ir_start" description="IR start configuration register." range="0" property="WO"/>
				<Register offset="0x034"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="LED" i2cSupport="false">
			<Module baseAddress="0x101E3000"/>
			<RegisterGroup name="LED_CONTROL" description="LED_CONTROL is an LED control register used to control the LED display, blinking enable,keypad scan enable and keypad interrupt." value="0x00000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:9" property="-"/>
				<Member name="led_en" description="LED display enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="8" property="RW"/>
				<Member name="flash_en4" description="Blinking enable of LED 4.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="7" property="RW"/>
				<Member name="flash_en3" description="Blinking enable of LED 3.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="6" property="RW"/>
				<Member name="flash_en2" description="Blinking enable of LED 2.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="5" property="RW"/>
				<Member name="flash_en1" description="Blinking enable of LED 1.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="4" property="RW"/>
				<Member name="key_en" description="Keypad scan enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2" property="-"/>
				<Member name="int_press_mask" description="Keypress interrupt mask enable.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="1" property="RW"/>
				<Member name="int_release_mask" description="Key release interrupt enable.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="LED_CONFIG" description="LED_CONFIG is a display configuration register used to configure the LED type and the CSsignal level when an LED is on." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="led_ty_cs" description="LED type.&lt;br&gt;0: common cathode LED.&lt;br&gt;1: common anode LED." range="1" property="RW"/>
				<Member name="led_cs" description="LED_CSNx level when an LED is on.&lt;br&gt;0: low level.&lt;br&gt;1: high level.&lt;br&gt;Note: The letter x can be 0, 1, 2 or 3." range="0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="LED_KEYINT" description="LED_KEYINT is a keypad sampling interrupt register." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="int_press" description="Keypress interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated. Writing 1 clears this interrupt" range="1" property="RW"/>
				<Member name="int_release" description="Key release interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated. Writing 1 clears this interrupt" range="0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="LED_KEYDATA" value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="status_key7" description="Status of key 7.&lt;br&gt;0: released.&lt;br&gt;1: pressed." range="7" property="RO"/>
				<Member name="status_key6" description="Status of key 6.&lt;br&gt;0: released.&lt;br&gt;1: pressed." range="6" property="RO"/>
				<Member name="status_key5" description="Status of key 5.&lt;br&gt;0: released.&lt;br&gt;1: pressed." range="5" property="RO"/>
				<Member name="status_key4" description="Status of key 4.&lt;br&gt;0: released.&lt;br&gt;1: pressed." range="4" property="RO"/>
				<Member name="status_key3" description="Status of key 3.&lt;br&gt;0: released.&lt;br&gt;1: pressed." range="3" property="RO"/>
				<Member name="status_key2" description="Status of key 2.&lt;br&gt;0: released.&lt;br&gt;1: pressed." range="2" property="RO"/>
				<Member name="status_key1" description="Status of key 1.&lt;br&gt;0: released.&lt;br&gt;1: pressed." range="1" property="RO"/>
				<Member name="status_key0" description="Status of key 0.&lt;br&gt;0: released.&lt;br&gt;1: pressed." range="0" property="RO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="LED_CLKTIM" value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="led_clk_tim" description="Frequency of the LED serial clock LedClk.&lt;br&gt;Note: In the LED_CLKTIM register, the minimum LED serial clock frequency can be set to 210 kHz." range="3:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="LED_FRETIM" value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="led_fre_tim" description="LED refresh rate.&lt;br&gt;Note: In the LED_FRETIM register, the minimum refresh rate can be set to 108 Hz." range="3:0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="LED_FLASHTIM" value="0x00000000" startoffset="0x0018">
				<Member name="reserved" description="Reserved." range="31:6" property="-"/>
				<Member name="led_flash_tim" description="LED blink rate.&lt;br&gt;Note: In the LED_FLASHTIM register, the minimum blink rate can be set to 2.8 Hz." range="5:0" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="LED_KEYTIM" value="0x00000000" startoffset="0x001C">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="led_key_tim" description="Keypad scan rate.&lt;br&gt;Note: In the LED_KEYTIM register, the minimum blink rate can be set to 0.5 Hz." range="3:0" property="RW"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="LED_DATA1" description="LED_DATA1 is an LED 1 display data register used to configure the display data of LED 1.The LED module uses the serial output mode in the LSB first sequence." value="0x00000000" startoffset="0x0020">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="led_data1" description="Display data of LED 1." range="7:0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="LED_DATA2" description="LED_DATA2 is an LED 2 display data register used to configure the display data of LED 2." value="0x00000000" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="led_data2" description="Display data of LED 2." range="7:0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="LED_DATA3" description="LED_DATA3 is an LED 3 display data register used to configure the display data of LED 3." value="0x00000000" startoffset="0x0028">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="led_data3" description="Display data of LED 3." range="7:0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="LED_DATA4" description="LED_DATA4 is an LED 4 display data register used to configure the display data of LED 4." value="0x00000000" startoffset="0x002C">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="led_data4" description="Display data of LED 4." range="7:0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="PWM" i2cSupport="false">
			<Module baseAddress="0x10204000"/>
			<RegisterGroup name="PWM0_CFG" description="PWM0_CFG is a PWM0 configuration register." value="0x00C7018F" startoffset="0x0000">
				<Member name="pwm0_duty" description="The number of PWM0 high level beats is n+1. If the number is greater than or equal to the number of cycles, high level is always output." range="31:16" property="RW"/>
				<Member name="pwm0_period" description="The number of PWM0 cycles is n+1." range="15:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_CTRL" description="PWM0_CTRL is a PWM0 control register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:2" property="RW"/>
				<Member name="pwm0_inv" description="Output control signal.&lt;br&gt;0: normal output.&lt;br&gt;1: Output the negated value." range="1" property="RW"/>
				<Member name="pwm0_enable" description="PWM0 enable signal.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_STATE" description="PWM0_STATE is a PWM0 status register." value="0x00C7018F" startoffset="0x0008">
				<Member name="pwm0_duty_st" description="The number of high level beats used by the PWM0 internal module is n+1." range="31:16" property="RO"/>
				<Member name="pwm0_period_st" description="The number of counting cycles used by the PWM0 internal module is n+1." range="15:0" property="RO"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="PWM1_CFG" description="PWM1_CFG is a PWM1 configuration register." value="0x00C7018F" startoffset="0x0010">
				<Member name="pwm1_duty" description="The number of PWM1 high level beats is n+1. If the number is greater than or equal to the number of cycles, high level is always output." range="31:16" property="RW"/>
				<Member name="pwm1_period" description="The number of PWM1 cycles is n+1." range="15:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="PWM1_CTRL" description="PWM1_CTRL is a PWM1 control register." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:2" property="RW"/>
				<Member name="pwm1_inv" description="Output control signal.&lt;br&gt;0: normal output.&lt;br&gt;1: Output the negated value." range="1" property="RW"/>
				<Member name="pwm1_enable" description="PWM1 enable signal.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="PWM1_STATE" description="PWM1_STATE is a PWM1 status register." value="0x00C7018F" startoffset="0x0018">
				<Member name="pwm1_duty_st" description="The number of high level beats used by the PWM1 internal module is n+1." range="31:16" property="RO"/>
				<Member name="pwm1_period_st" description="The number of counting cycles used by the PWM1 internal module is n+1." range="15:0" property="RO"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="PWM2_CFG" description="PWM2_CFG is a PWM2 configuration register." value="0x00C7018F" startoffset="0x0020">
				<Member name="pwm2_duty" description="The number of PWM2 high level beats is n+1. If the number is greater than or equal to the number of cycles, high level is always output." range="31:16" property="RW"/>
				<Member name="pwm2_period" description="The number of PWM2 cycles is n+1." range="15:0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="PWM2_CTRL" description="PWM2_CTRL is a PWM2 control register." value="0x00000000" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="31:2" property="RW"/>
				<Member name="pwm2_inv" description="Output control signal.&lt;br&gt;0: normal output.&lt;br&gt;1: Output the negated value." range="1" property="RW"/>
				<Member name="pwm2_enable" description="PWM2 enable signal.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="PWM2_STATE" description="PWM2_STATE is a PWM2 status register." value="0x00C7018F" startoffset="0x0028">
				<Member name="pwm2_duty_st" description="The number of high level beats used by the PWM2 internal module is n+1." range="31:16" property="RO"/>
				<Member name="pwm2_period_st" description="The number of counting cycles used by the PWM2 internal module is n+1." range="15:0" property="RO"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SATA" i2cSupport="false">
			<Module baseAddress="0x60040100"/>
			<RegisterGroup name="SATA_GHC_CAP1" description="SATA_GHC_CAP1 is a feature support register 1." value="0x6F26FFA0" startoffset="0x0000">
				<Member name="s64a" description="This bit with the fixed value 0 indicates that the 64-bit data structure access is not supported." range="31" property="RO"/>
				<Member name="sncq" description="This bit with the fixed value 1 indicates that the NCQ operation is supported." range="30" property="RO"/>
				<Member name="ssntf" description="This bit with the fixed value 1 indicates that the port SNTF register is supported." range="29" property="RO"/>
				<Member name="smps" description="This bit with the fixed value 0 indicates that the mechanical hot plugging is not supported." range="28" property="RO"/>
				<Member name="sss" description="This bit with the fixed value 1 indicates that staggered spin-up is supported." range="27" property="RO"/>
				<Member name="salp" description="This bit with the fixed value 1 indicates that power management is supported." range="26" property="RO"/>
				<Member name="sal" description="This bit with the fixed value 1 indicates that the LED can blink or be steady on." range="25" property="RO"/>
				<Member name="sclo" description="This bit with the fixed value 1 indicates that command linked list overwriting is supported." range="24" property="RO"/>
				<Member name="iss" description="These bits with the fixed value 0x2 indicate that the supported maximum transmission rate is 3 Gbit/s." range="23:20" property="RO"/>
				<Member name="reserved" description="Reserved." range="19" property="RO"/>
				<Member name="sam" description="This bit with the fixed value 1 indicates that only the AHCI mode is supported." range="18" property="RO"/>
				<Member name="spm" description="This bit with the fixed value 1 indicates that the port multiplier is supported." range="17" property="RO"/>
				<Member name="fbss" description="This bit with the fixed value 0 indicates that FIS-based switching is not supported." range="16" property="RO"/>
				<Member name="pmd" description="This bit with the fixed value 1 indicates that the PIO module does not support the transfer of multiple DRQ blocks." range="15" property="RO"/>
				<Member name="ssc" description="This bit with the fixed value 1 indicates that the slumber state is supported." range="14" property="RO"/>
				<Member name="psc" description="This bit with the fixed value 1 indicates that the partial state is supported." range="13" property="RO"/>
				<Member name="ncs" description="These bits with the fixed value 0x1F indicate that 32 command slots are supported." range="12:8" property="RO"/>
				<Member name="cccs" description="This bit with the fixed value 1 indicates that the CCC is supported." range="7" property="RO"/>
				<Member name="ems" description="This bit with the fixed value 0 indicates that enclose management is not supported." range="6" property="RO"/>
				<Member name="sxs" description="This bit with the fixed value 1 indicates that the external SATA is supported." range="5" property="RO"/>
				<Member name="np" description="These bits with the fixed value 0x03 indicate that one port is supported." range="4:0" property="RO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_GHC" description="SATA_GHC_GHC is a global control register." value="0x80000000" startoffset="0x0004">
				<Member name="ahci_en" description="This bit with the fixed value 1 indicates that the software can interact with the controller only through the AHCI mechanism." range="31" property="RO"/>
				<Member name="reserved" description="Reserved." range="30:2" property="RO"/>
				<Member name="int_enable" description="Controller interrupt enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="1" property="RW"/>
				<Member name="hba_rst" description="Controller soft reset control.&lt;br&gt;0: not reset.&lt;br&gt;1: reset.&lt;br&gt;Write 1 to reset the controller. After the reset, the bit is automatically cleared. If this bit is set to 0, the controller is not affected. The controller reset does not affect the registers SATA_GHC_BOHC, SATA_PORT_FB and SATA_PORT_CLB." range="0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_IS" description="SATA_GHC_IS is an interrupt status register." value="0x00000000" startoffset="0x0008">
				<Member name="ips_ccc" description="CCC interrupt status.&lt;br&gt;0: No CCC interrupt is generated.&lt;br&gt;1: A CCC interrupt is generated." range="31" property="WC"/>
				<Member name="reserved" description="Reserved." range="30:2" property="RO"/>
				<Member name="ips_port1" description="Port 1 interrupt status.&lt;br&gt;0: No interrupt is reported.&lt;br&gt;1: reserved." range="1" property="WC"/>
				<Member name="ips_port0" description="Port 0 interrupt status.&lt;br&gt;0: No interrupt is reported.&lt;br&gt;1: An interrupt is reported." range="0" property="WC"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_PI" description="SATA_GHC_PI is a port implement register." value="0x00000001" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="port_imp" description="Port validity indicator.&lt;br&gt;0: The port is invalid.&lt;br&gt;1: The port is valid." range="0" property="RO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_VS" description="SATA_GHC_VS is an AHCI version identification register." value="0x00010200" startoffset="0x0010">
				<Member name="ahci_vs" description="The supported AHCI version is V1.2." range="31:0" property="RO"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_CCC_CTL" description="SATA_GHC_CCC_CTL is a command completion coalescing (CCC) control register" value="0x000101F8" startoffset="0x0014">
				<Member name="ccc_tv" description="CCC timeout parameter, in ms.&lt;br&gt;When the CCC function is enabled, the timeout counter loads the value of this parameter. If the commands are executed at the ports involved in the CCC function, the counter decreases by one every other 1 ms until the counter value reaches 0 and triggers an interrupt. After a CCC interrupt is generated, the counter re-loads this parameter and starts counting again.&lt;br&gt;These bits cannot be set to 0." range="31:16" property="RW"/>
				<Member name="ccc_cc" description="CCC command completion upper threshold.&lt;br&gt;When the CCC function is enabled, the command completion counter is cleared and accumulates the number of commands completed at the ports involved in the CCC function. If the counter value is greater than or equal to the value of this parameter, a CCC interrupt will be generated. After the CCC interrupt is generated, the counter is cleared and starts accumulating again.&lt;br&gt;If these bits are set to 0, the command completion interrupt will be disabled. In this case, the CCC interrupt can be triggered only by timeout events." range="15:8" property="RW"/>
				<Member name="ccc_int" description="CCC interrupt vector number. The value of this parameter is 0x1F (31), indicating that the CCC interrupt status is specified by SATA_GHC_IS bit[31]." range="7:3" property="RO"/>
				<Member name="reserved" description="Reserved." range="2:1" property="RO"/>
				<Member name="ccc_en" description="CCC function enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled.&lt;br&gt;When the CCC function is enabled, the values of the ccc_tv and ccc_cc parameters cannot be changed." range="0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_CCC_PORTS" description="SATA_GHC_CCC_PORTS is a CCC port enable register." value="0x00000000" startoffset="0x0018">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ccc_prt" description="Port involved in the CCC function.&lt;br&gt;0: The port is not involved in CCC counting.&lt;br&gt;1: The port is involved in CCC counting.&lt;br&gt;You can configure this register at any time, and the value will take effect immediately." range="0" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_CAP2" description="SATA_GHC_CAP2 is a feature support register 2." value="0x00000001" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="cap_boh" description="This bit with the fixed value 1 indicates that the BIOS/OS handover management control is supported." range="0" property="RO"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_BOHC" description="SATA_GHC_BOHC is a BIOS/OS handover control register." value="0x00000000" startoffset="0x0028">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="bohc_bb" description="BIOS busy indicator.&lt;br&gt;0: The BIOS is not busy.&lt;br&gt;1: The BIOS is busy with related operations and prepares to hand the control right over to the OS." range="4" property="RW"/>
				<Member name="bohc_ooc" description="When the bohc_oos signal transits from 0 to 1, the value of this bit is locked to 1. This bit can be cleared by writing 1 and takes no effect when the bit is set to 0." range="3" property="WC"/>
				<Member name="bohc_sooe" description="Message interrupt enable.&lt;br&gt;0: No message interrupt is generated.&lt;br&gt;1: When bohc_ooc is set to 1, a message interrupt is generated." range="2" property="RW"/>
				<Member name="bohc_oos" description="OS controller request.&lt;br&gt;0: The OS does not apply for the controller control right.&lt;br&gt;1: The OS applies for the controller control right. If bohc_oos is set to 1 and bios_bos is set to 0, the OS has obtained the control right over the SATA controller. This bit is not affected by the controller reset specified by the bit SATA_GHC_GHC[hab_rst]." range="1" property="RW"/>
				<Member name="bohc_bos" description="Flag indicating that the BIOS has the control right.&lt;br&gt;0: The BIOS does not have the controller control right.&lt;br&gt;1: The BIOS sets up the control right over the controller. If the OS applies for the controller control right, the BIOS clears this bit. This bit is not affected by the controller reset specified by the bit SATA_GHC_GHC[hab_rst]." range="0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_TM" description="SATA_GHC_TM is a TM test status register." value="0x00000000" startoffset="0x0050">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="req_sel" description="DMAC that currently has the right to use the AHB master.&lt;br&gt;0x0: The port 0 transmit DMAC obtains the channel.&lt;br&gt;0x1: The port 0 receive DMAC obtains the channel.&lt;br&gt;Other values: reserved." range="2:0" property="RO"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PHY0_CTLL" description="SATA_PHY0_CTLL is a PHY0 global control register lower bits." value="0x8D0EC88A" startoffset="0x0054">
				<Member name="mpll_prescale" description="The value of this parameter varies with the reference clock.&lt;br&gt;00: Directly use the ref_clk frequency.&lt;br&gt;01: Double the ref_clk frequency.&lt;br&gt;10: Divide the ref_clk frequency by two.&lt;br&gt;11: reserved." range="31:30" property="RW"/>
				<Member name="mpll_ncy" description="An MPLL working parameter in the PHY, used together with mpll_ncy5 to indicate the used frequency multiplication value." range="29:25" property="RW"/>
				<Member name="mpll_ncy5" description="An MPLL working parameter in the PHY, used together with mpll_ncy to indicate the used frequency multiplication value." range="24:23" property="RW"/>
				<Member name="mpll_int_ctl" description="MPLL internal bandwidth control selection signal. The value must be 0b000." range="22:20" property="RW"/>
				<Member name="mpll_prop_ctl" description="MPLL internal bandwidth proportion control signal. The value must be 0b111. You can modify the value only when the MPLL is reset or invalid." range="19:17" property="RW"/>
				<Member name="tx_lvl" description="Transmit level parameter related to the selected SATA protocol. The value must be 0b01100." range="16:12" property="RW"/>
				<Member name="los_lvl" description="LOS signal detection level control.&lt;br&gt;When the transmission rate of the SATA port is in 1.5 Gbit/s mode, these bits are set to 0b01111.&lt;br&gt;When the transmission rate of the SATA port is in 3 Gbit/s mode, these bits are set to 0b10001." range="11:7" property="RW"/>
				<Member name="acjt_lvl" description="ACJTAG receiver comparator level control. The value must be 0b00010." range="6:2" property="RW"/>
				<Member name="reserved" description="Reserved." range="1" property="RO"/>
				<Member name="pddq_h" description="IDDQ test signal. To perform the IDDQ test, all the lanes and support modules should be powered off before pddq_h takes effect. In normal conditions, this bit must be set to 0." range="0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PHY0_CTLH" description="SATA_PHY0_CTLH is a PHY0 global control register upper bits." value="0x00002125" startoffset="0x0058">
				<Member name="reserved" description="Reserved." range="31:14" property="RO"/>
				<Member name="use_refclk_alt" description="PHY reference clock selection signal.&lt;br&gt;0: Use the refclk differential signal set.&lt;br&gt;1: Use the refclk_alt differential signal set." range="13" property="RW"/>
				<Member name="mpll_ck_off" description="MPLL power on control signal. The signal control should comply with the following rules:&lt;br&gt;1. When the refclk differential signal set is provided for the MPLL, set mpll_ck_off to 0.&lt;br&gt;2. Before setting this signal to 0, set mpll_ncy, mpll_ncy5 and mpll_prescale to proper values.&lt;br&gt;3. If the refclk differential signal set is suspended or switched or mpll_ncy, mpll_ncy5 and mpll_prescale need to be modified, you should first set mpll_ck_off to 1." range="12" property="RW"/>
				<Member name="mpll_pwron" description="Power on of the MPLL.&lt;br&gt;0: The cko_word clock becomes invalid.&lt;br&gt;1: The internal MPLL is reset, and the cko_word clock signal is generated subsequently based on the refclk frequency.&lt;br&gt;Before the MPLL is disabled, tx_en must be in OFF state or CM state and rx_en and rx_pll_pwron must be set to 0." range="11" property="RW"/>
				<Member name="mpll_ss_en" description="Spread spectrum function enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled.&lt;br&gt;If the spread spectrum function is already used on the refclk, this bit must be set to 0." range="10" property="RW"/>
				<Member name="cko_word_con" description="cko_word output selection signal." range="9:7" property="RW"/>
				<Member name="cko_alive_con" description="cko_alive output signal selection.&lt;br&gt;00: no effect.&lt;br&gt;01: Output the prescaler frequency.&lt;br&gt;10: Output a low frequency that is prescaler/16.&lt;br&gt;11: reserved." range="6:5" property="RW"/>
				<Member name="rtune_do_tune" description="Resistance adjustment enable signal.&lt;br&gt;0: not tuned.&lt;br&gt;1: The resistance is retuned." range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RW"/>
				<Member name="reset_n" description="Reset signal. The signal should be kept for at least 5 ns." range="1" property="RW"/>
				<Member name="wide_xface" description="Interface bit width control.&lt;br&gt;0: 10-bit interface.&lt;br&gt;1: 20-bit interface." range="0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PHY0_STS" description="SATA_PHY0_STS is a PHY0 global status register." value="0x0000000F" startoffset="0x005C">
				<Member name="phy0_sts" description="SATA PHY0 common part status register." range="31:0" property="RO"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_OOB_CTL" description="SATA_OOB_CTL is a PHY OOB control register." value="0x84060C15" startoffset="0x006C">
				<Member name="oob_ctrl_valid" description="OOB detection parameter configuration bit. When this bit is high level, the parameter configuration of this register is selected." range="31" property="RW"/>
				<Member name="min_comiwake" description="Minimum space count value required by the COMWAKE space detection." range="30:24" property="RW"/>
				<Member name="max_comwake" description="Maximum space count value required by the COMWAKE space detection." range="23:16" property="RW"/>
				<Member name="min_cominit" description="Minimum space count value required by the COMINIT space detection." range="15:8" property="RW"/>
				<Member name="max_cominit" description="Maximum space count value required by the COMINIT space detection." range="7:0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_CLB" description="SATA_PORT_CLB is a command list base address register." value="0x00000000" startoffset="0x000+n*0x80">
				<Member name="port_clb" description="Base address of the command list in the memory. The register value is not affected by the controller reset specified by the bit SATA_GHC_GHC[hab_rst]." range="31:10" property="RW"/>
				<Member name="reserved" description="Reserved." range="9:0" property="RO"/>
				<Register offset="0x0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_FB" description="SATA_PORT_FB is a received FIS base address register" value="0x00000000" startoffset="0x008+n*0x80">
				<Member name="port_fb" description="Base address of the port-received frames in the memory. The register value is not affected by the controller reset specified by the bit SATA_GHC_GHC[hab_rst]" range="31:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:0" property="RO"/>
				<Register offset="0x8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_IS" description="SATA_PORT_IS is a port interrupt status register." value="0x00000000" startoffset="0x010+n*0x80">
				<Member name="reserved" description="Reserved." range="31" property="RO"/>
				<Member name="pxis_tfes" description="TFD error interrupt status.&lt;br&gt;0: The detected value of the bit SATA_PORT_TFD[tfd_sts] ERR is not 1.&lt;br&gt;1: The detected value of the bit SATA_PORT_TFD[tfd_sts] ERR is 1." range="30" property="WC"/>
				<Member name="reserved" description="Reserved." range="29" property="RO"/>
				<Member name="pxis_hbds" description="Internal bus error interrupt.&lt;br&gt;0: No error occurs when the DMAC accesses the memory.&lt;br&gt;1: An error occurs when the DMAC accesses the memory." range="28" property="WC"/>
				<Member name="pxis_ifs" description="Fatal error interrupt status.&lt;br&gt;0: No error occurs during the data frame transfer.&lt;br&gt;1: An error occurs during the data frame transfer." range="27" property="WC"/>
				<Member name="pxis_infs" description="Non-fatal error interrupt status.&lt;br&gt;0: No error occurs during the non-data frame transfer.&lt;br&gt;1: An error occurs during the non-data frame transfer." range="26" property="WC"/>
				<Member name="reserved" description="Reserved." range="25" property="RO"/>
				<Member name="pxis_ofs" description="Data transfer overflow interrupt status.&lt;br&gt;0: No overflow is detected.&lt;br&gt;1: During the data frame transfer, if the detected data memory used by commands is smaller than the actual size of the transferred data, an interrupt is reported at the end of the data transfer." range="24" property="WC"/>
				<Member name="pxis_ipms" description="PM port error interrupt status.&lt;br&gt;0: No port number error is detected during frame reception.&lt;br&gt;1: A port number error is detected during frame reception." range="23" property="WC"/>
				<Member name="pxis_prcs" description="PHY status change interrupt status.&lt;br&gt;0: No change of the phyrdy signal is detected.&lt;br&gt;1: A change of the phyrdy signal is detected.&lt;br&gt;This bit directly reflects the value of the bit SATA_PORT_SERR[diag_n]." range="22" property="RO"/>
				<Member name="reserved" description="Reserved." range="21:7" property="RO"/>
				<Member name="pxis_pcs" description="Port connection change interrupt status.&lt;br&gt;0: No COMINIT signal from the device is detected.&lt;br&gt;1: A COMINIT signal from the device is detected.&lt;br&gt;This bit directly reflects the value of the bit SATA_PORT_SERR[diag.x]." range="6" property="RO"/>
				<Member name="pxis_dps" description="Linked list termination interrupt status.&lt;br&gt;0: Transfer of the linked list including the PRD bit I with the value of 1 is not complete.&lt;br&gt;1: The transfer of the linked list including the PRD bit I with the value of 1 is complete." range="5" property="WC"/>
				<Member name="pxis_ufs" description="Unknown FIS interrupt status.&lt;br&gt;0: No Unknown FIS is received.&lt;br&gt;1: An Unknown FIS is received." range="4" property="RO"/>
				<Member name="pxis_sdbs" description="Set Device Bits FIS interrupt status.&lt;br&gt;0: no effect.&lt;br&gt;1: A Set Device Bits FIS is received and the value of bit I is 1." range="3" property="WC"/>
				<Member name="pxis_dss" description="DMA Setup FIS interrupt status.&lt;br&gt;0: meaningless.&lt;br&gt;1: A DMA Setup FIS is received and the value of bit I is 1." range="2" property="WC"/>
				<Member name="pxis_pss" description="PIO Setup FIS interrupt status.&lt;br&gt;0: meaningless.&lt;br&gt;1: A PIO Setup FIS is received and the value of bit I is 1." range="1" property="WC"/>
				<Member name="pxis_drhs" description="D2H Register FIS interrupt status.&lt;br&gt;0: meaningless.&lt;br&gt;1: A D2H Register FIS is received and the value of bit I is 1." range="0" property="WC"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_IE" description="SATA_PORT_IE is a port interrupt mask register." value="0x00000000" startoffset="0x014+n*0x80">
				<Member name="reserved" description="Reserved." range="31" property="RO"/>
				<Member name="pxie_tfee" description="TFD error interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="30" property="RW"/>
				<Member name="reserved" description="Reserved." range="29" property="RO"/>
				<Member name="pxie_hbde" description="Internal bus error interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not mask." range="28" property="RW"/>
				<Member name="pxie_ife" description="Fatal error interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not mask." range="27" property="RW"/>
				<Member name="pxie_infe" description="Non-fatal error interrupt mask.&lt;br&gt;0: mask.&lt;br&gt;1: not mask." range="26" property="RW"/>
				<Member name="reserved" description="Reserved." range="25" property="RO"/>
				<Member name="pxie_ofe" description="Data transfer overflow interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="24" property="RW"/>
				<Member name="pxie_ipme" description="PM port error interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="23" property="RW"/>
				<Member name="pxie_prce" description="PHY status change interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="22" property="RW"/>
				<Member name="reserved" description="Reserved." range="21:7" property="RO"/>
				<Member name="pxie_pce" description="Port connection change interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="6" property="RW"/>
				<Member name="pxie_dpe" description="Linked list end interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="5" property="RW"/>
				<Member name="pxie_ufe" description="Unknown FIS interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="4" property="RW"/>
				<Member name="pxie_sdbe" description="Set Device Bits FIS interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="3" property="RW"/>
				<Member name="pxie_dse" description="DMA Setup FIS interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="2" property="RW"/>
				<Member name="pxie_pse" description="PIO Setup FIS interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="1" property="RW"/>
				<Member name="pxie_drhe" description="D2H Register FIS interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="0" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_CMD" description="SATA_PORT_CMD is a port command and status register." value="0x00200004" startoffset="0x018+n*0x80">
				<Member name="cmd_icc" description="Interface communication control signal.&lt;br&gt;0x0: no operation, indicating that a new interface status request can be transmitted.&lt;br&gt;0x1: Request the interface to enter the active state.&lt;br&gt;0x2: Request the interface to enter the partial state.&lt;br&gt;0x6: Request the interface to enter the slumber state.&lt;br&gt;Other values: reserved.&lt;br&gt;When the software writes a non-reserved value, the controller performs the corresponding operation and clears cmd_icc. When the software requests the interface to enter its current state, the controller directly clears cmd_icc. If the software requests the interface to enter another low-power mode from a low-power mode, such as from the partial state to the slumber state, the software should first request the interface to enter the active state from the partial state and then request the interface to enter the slumber state from the active state." range="31:28" property="RW"/>
				<Member name="cmd_asp" description="The interface automatically enters the slumber/partial state for power management.&lt;br&gt;0: Automatically enter the partial state.&lt;br&gt;1: Automatically enter the slumber state." range="27" property="RW"/>
				<Member name="cmd_alpe" description="Automatic power management enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled.&lt;br&gt;If the registers SATA_PORT_CI and SATA_PORT_SACT are cleared, the controller automatically enters the power management state. If the value of cmd_asp is 1, the controller enters the partial state. If the value of cmd_asp is 0, the controller enters the slumber state." range="26" property="RW"/>
				<Member name="cmd_dlae" description="LED driving enable in ATAPI mode.&lt;br&gt;0: If the value of cmd_atapi is 0 and certain commands are being executed, the driving of the LED pins is valid.&lt;br&gt;1: If certain commands are being executed, the driving of the LED pins is valid." range="25" property="RW"/>
				<Member name="cmd_atapi" description="ATAPI device indicator.&lt;br&gt;0: The current device is a non-ATAPI device.&lt;br&gt;1: The current device is an ATAPI device." range="24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:22" property="RO"/>
				<Member name="cmd_esp" description="The value of this bit is always 1, indicating that the external SATA device is supported." range="21" property="RO"/>
				<Member name="reserved" description="Reserved." range="20:18" property="RO"/>
				<Member name="cmd_pma" description="Port multiplier device indicator.&lt;br&gt;0: The port does not connect with a port multiplier device.&lt;br&gt;1: The port connects with a port multiplier device." range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" property="RO"/>
				<Member name="cmd_cr" description="Command list processing indication signal.&lt;br&gt;0: No command is being executed&lt;br&gt;1: A command is being executed." range="15" property="RO"/>
				<Member name="cmd_fr" description="FIS reception processing indication signal.&lt;br&gt;0: No FIS is being received.&lt;br&gt;1: An FIS is being received." range="14" property="RO"/>
				<Member name="reserved" description="Reserved." range="13" property="RO"/>
				<Member name="cmd_ccs" description="Slot number of the current command.&lt;br&gt;These bits take effect when cmd_st is 1 and are cleared when cmd_st is 0." range="12:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:5" property="RO"/>
				<Member name="cmd_fre" description="FIS receive enable control signal.&lt;br&gt;0: Forbid writing the received FIS to the system memory.&lt;br&gt;1: Enable the FIS receiving function and write the received FIS to the system memory.&lt;br&gt;The software should first set the received FIS base address SATA_PORT_FB and then enable this bit to receive FISs. If the value of cmd_st is 1, the value of this bit must be 1." range="4" property="RW"/>
				<Member name="cmd_clo" description="Busy/Drq clear control. The software can forcibly clear the BSY and DRQ bits by setting this bit and transmit commands to devices.&lt;br&gt;0: no effect.&lt;br&gt;1: The BSY and DRQ bits of the SATA_PORT_TFD[tfd_sts] register will be cleared. This bit is automatically cleared after the BSY and DRQ bits are cleared.&lt;br&gt;This bit can be set to 1 only before the value of cmd_st transits from 0 to 1. The software must set cmd_st to 1 after this bit is cleared." range="3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2" property="RO"/>
				<Member name="cmd_sud" description="Spin-up device control.&lt;br&gt;0: When SATA_PORT_SCTL[det] is set to 0, the controller enters the listen mode.&lt;br&gt;1: After the system power on or the HBA reset, the controller starts and transmits the COMRESET sequence to initialize the hard disk device." range="1" property="RW"/>
				<Member name="cmd_st" description="Command list processing enable.&lt;br&gt;0: The controller enters the idle state.&lt;br&gt;1: The controller processes the commands corresponding to the slots starting from slot 0 that are indicated as valid by the SATA_PORT_CI register.&lt;br&gt;The cmd_st can be set to 1 only after the value of cmd_fre is 1." range="0" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_TFD" description="SATA_PORT_TFD is a port task file register." value="0x0000007F" startoffset="0x20+n*0x80">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="tfd_err" description="Task file error register value.&lt;br&gt;The controller updates this register when receiving the D2H register/PIO setup/SDB FIS." range="15:8" property="RO"/>
				<Member name="tfd_sts" description="Task file status register value.&lt;br&gt;bit[7]: BSY bit, indicating that the device is busy.&lt;br&gt;bit[6:4]: The meanings of these bits vary with commands.&lt;br&gt;bit[3]: DRQ bit, indicating that the device has data to be transferred.&lt;br&gt;bit[2:1]: The meanings of these bits vary with commands.&lt;br&gt;bit[0]: ERR bit, indicating that an error occurs on the device during data transfer.&lt;br&gt;The controller updates this register when receiving the D2H register/PIO setup/SDB FIS." range="7:0" property="RO"/>
				<Register offset="0x20"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SIG" description="SATA_PORT_SIG is a port signature register." value="0xFFFFFFFF" startoffset="0x24+n*0x80">
				<Member name="signature" description="LBA address and sector addressing. The specific address allocation relationship is as follows:&lt;br&gt;bit[31:24]: LBA upper bit address.&lt;br&gt;bit[23:16]: LBA middle bit address.&lt;br&gt;bit[15:8]: LBA lower bit address.&lt;br&gt;bit[7:0]: sector count.&lt;br&gt;The first received D2H register FIS after the reset of the hard disk device updates this register." range="31:0" property="RO"/>
				<Register offset="0x24"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SSTS" description="SATA_PORT_SSTS is an interface status register." value="0x00000000" startoffset="0x028+n*0x80">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="pxssts_ipm" description="Current interface status.&lt;br&gt;0x0: No device exists or no communication is set up.&lt;br&gt;0x1: in active state.&lt;br&gt;0x2: in partial state.&lt;br&gt;0x6: in slumber state.&lt;br&gt;Other values: reserved." range="11:8" property="RO"/>
				<Member name="pxssts_spd" description="Negotiated communication rate status of the interface.&lt;br&gt;0x0: No device exists or no communication is set up.&lt;br&gt;0x1: The communication rate 1 is used as the negotiation result.&lt;br&gt;0x2: The communication rate 2 is used as the negotiation result.&lt;br&gt;0x3: The communication rate 3 is used as the negotiation result.&lt;br&gt;Other values: reserved." range="7:4" property="RO"/>
				<Member name="pxssts_det" description="Device detection status and PHY status.&lt;br&gt;0x0: No device is detected and the PHY communication is not set up.&lt;br&gt;0x1: Devices are detected but the PHY communication is not established.&lt;br&gt;0x3: Devices are detected and the PHY communication is established.&lt;br&gt;0x4: The PHY is in offline or BIST state.&lt;br&gt;Other values: reserved." range="3:0" property="RO"/>
				<Register offset="0x28"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SCTL" description="SATA_PORT_SCTL is an interface control register." value="0x00000000" startoffset="0x02C+n*0x80">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="pxsctl_ipm" description="Interface power management status control.&lt;br&gt;0x0: no special requirements.&lt;br&gt;0x1: Forbid the interface to enter the partial state.&lt;br&gt;0x2: Forbid the interface to enter the slumber state.&lt;br&gt;0x3: Forbid the interface to enter the partial or slumber state.&lt;br&gt;Other values: reserved." range="11:8" property="RW"/>
				<Member name="pxsctl_spd" description="Interface communication rate.&lt;br&gt;0x0: no special requirements.&lt;br&gt;0x1: Restrict to communication rate 1.&lt;br&gt;0x2: Restrict to communication rate 2.&lt;br&gt;0x3: Restrict to communication rate 3.&lt;br&gt;Other values: reserved." range="7:4" property="RW"/>
				<Member name="pxsctl_det" description="Device detection and interface initialization.&lt;br&gt;0x0: no device detection or initialization request.&lt;br&gt;0x1: Request the interface to reset the initialization sequence COMRESET.&lt;br&gt;0x4: Force the interface to enter the offline state.&lt;br&gt;Other values: reserved.&lt;br&gt;When pxsctl_det is set to 1, the controller transmits the COMRESET sequence to the device. The software must keep the value 1 of pxsctl_det unchanged for at least 1 ms to ensure that the device receives the COMRESET sequence." range="3:0" property="RW"/>
				<Register offset="0x2c"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SERR" description="SATA_PORT_SERR is an error diagnosis status register." value="0x00000000" startoffset="0x30+n*0x80">
				<Member name="reserved" description="Reserved." range="31:27" property="RO"/>
				<Member name="diag_x" description="Device detection status.&lt;br&gt;0: No COMINIT signal from the device is detected.&lt;br&gt;1: A COMINIT signal from the device is detected." range="26" property="WC"/>
				<Member name="diag_f" description="Detection status of the Unknown FIS.&lt;br&gt;0: No Unknown FIS is received.&lt;br&gt;1: This bit is set to 1 when an Unknown FIS is received and no error is detected through CRC." range="25" property="WC"/>
				<Member name="reserved" description="Reserved." range="24" property="RO"/>
				<Member name="diag_s" description="Link layer error status.&lt;br&gt;0: No state transition error occurs on the link layer.&lt;br&gt;1: A state transition error occurs on the link layer." range="23" property="WC"/>
				<Member name="diag_h" description="Handshaking error status.&lt;br&gt;0: No R_ERR primitive from the device is received.&lt;br&gt;1: One or more R_ERR primitives from the device are received." range="22" property="WC"/>
				<Member name="diag_c" description="CRC error status.&lt;br&gt;0: No CRC error occurs in the received FIS.&lt;br&gt;1: A CRC error occurs in the received FIS." range="21" property="WC"/>
				<Member name="reserved" description="Reserved." range="20" property="RO"/>
				<Member name="diag_b" description="Decoding error status.&lt;br&gt;0: No 10B to 8B decoding error is detected.&lt;br&gt;1: A 10B to 8B decoding error is detected." range="19" property="WC"/>
				<Member name="diag_w" description="COMWAKE status.&lt;br&gt;0: No COMWAKE signal from the device is detected.&lt;br&gt;1: A COMWAKE signal from the device is detected." range="18" property="WC"/>
				<Member name="diag_i" description="PHY internal error status.&lt;br&gt;0: No PHY internal error is detected.&lt;br&gt;1: A PHY internal error is detected." range="17" property="WC"/>
				<Member name="diag_n" description="PhyRdy signal change status.&lt;br&gt;0: The PhyRdy signal does not change.&lt;br&gt;1: The PhyRdy signal changes.&lt;br&gt;This bit is set to 1 when the PhyRdy signal changes from 1 to 0 or from 0 to 1." range="16" property="WC"/>
				<Member name="reserved" description="Reserved." range="15:11" property="RO"/>
				<Member name="err_p" description="SATA protocol violation error status.&lt;br&gt;0: No device action violating the SATA protocol is detected.&lt;br&gt;1: A device action violating the SATA protocol is detected." range="10" property="WC"/>
				<Member name="reserved" description="Reserved." range="9" property="RO"/>
				<Member name="err_t" description="Data integrity error status.&lt;br&gt;0: No data integrity error is detected.&lt;br&gt;1: A data integrity error is detected." range="8" property="WC"/>
				<Member name="reserved" description="Reserved." range="7:0" property="RO"/>
				<Register offset="0x30"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SACT" description="SATA_PORT_SACT is an NCQ command identification control register." value="0x00000000" startoffset="0x034+n*0x80">
				<Member name="port_sact" description="NCQ command identification control register.&lt;br&gt;Each bit in this register corresponds to a tag number and an NCQ command in the memory. That is, bit[31:0] correspond to the tag 31 to tag 0 and the commands of slot 31 to slot 0 respectively. The following description takes bit[3] for example to explain the meaning of each bit:&lt;br&gt;0: The slot 3 command is a non-NCQ command.&lt;br&gt;1: The slot 3 command is an NCQ command. The software should set bit[3] of this register before setting the bit SATA_PORT_CI[3]. After the command data transfer is complete, the device will transmit an SDB FIS and the controller will clear bit[3] according to the SActive in the received FIS.&lt;br&gt;The software can set this register only when the value of cmd_st is 1. When the value of cmd_st is 0, the software clears this register." range="31:0" property="RW"/>
				<Register offset="0x34"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_CI" description="SATA_PORT_CI is a command transmit control register." value="0x00000000" startoffset="0x38+n*0x80">
				<Member name="port_ci" description="Control of the commands to be transmitted.&lt;br&gt;Each bit of this register represents a command in the memory. That is, bit[31:0] correspond to the commands of slot 31 to slot 0 respectively. The following description takes bit[3] for example to explain the meaning of each bit:&lt;br&gt;0: Slot 3 has no command to be transmitted or run.&lt;br&gt;1: The slot 3 command is created in the memory. The controller can now issue this command. The bit[3] is cleared when the controller executes the command, receives a corresponding FIS, and clears the bits BSY, DRQ, and EER of the register SATA_PORT_TFD.&lt;br&gt;The bits in this register can be set only when the value of cmd_st is 1. When the value of cmd_st is 0, the register is cleared." range="31:0" property="RW"/>
				<Register offset="0x38"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SNTF" description="SATA_PORT_SNTF is an asynchronous notification event indication register." value="0x00000000" startoffset="0x3C+n*0x80">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="pxsntf_pmn" description="Asynchronous notification event status.&lt;br&gt;If the controller receives the SDB FIS of the device from the PM and the value of bit N of the FIS is 1, set the bit corresponding to the PM port number of the device to 1.&lt;br&gt;The following description takes bit[3] for example to explain the meaning of each bit:&lt;br&gt;0: No asynchronous notification event occurs on the device whose PM port number is 3.&lt;br&gt;1: An asynchronous notification event occurs on the device whose PM port number is 3." range="15:0" property="WC"/>
				<Register offset="0x3c"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_FIFOTH" description="SATA_PORT_FIFOTH is a receive FIFO threshold register." value="0x00000124" startoffset="0x044+n*0x80">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="dmac_rxfifo_th" description="DMAC receive FIFO flow control threshold. During data reception, if the data in the DMAC FIFO exceeds the value of these bits, the controller starts flow control." range="8:4" property="RW"/>
				<Member name="rxfifo_th_sel" description="FIFO flow control selection.&lt;br&gt;0: The link receive FIFO flow control takes effect.&lt;br&gt;1: The DAMC receive FIFO flow control takes effect." range="3" property="RW"/>
				<Member name="link_rxfifo_th" description="Link receive FIFO flow control threshold. During data reception, if the data in the DMAC FIFO exceeds the value of these bits, the controller starts flow control." range="2:0" property="RW"/>
				<Register offset="0x44"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_HBA" description="SATA_PORT_HBA is an HBA test status register." value="0x01000000" startoffset="0x050+n*0x80">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="p_curr_st" description="Current status of the HBA_PINIT_STATE state machine." range="27:24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:21" property="RO"/>
				<Member name="ndr_curr_st" description="Current status of the HBA_NDR_STATE state machine." range="20:16" property="RO"/>
				<Member name="cfis_curr_st" description="Current status of the HBA_CFIS_STATE state machine." range="15:12" property="RO"/>
				<Member name="reserved" description="Reserved." range="11" property="RO"/>
				<Member name="pio_curr_st" description="Current status of the HBA_PIO_STATE state machine." range="10:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7" property="RO"/>
				<Member name="pm_curr_st" description="Current status of the HBA_PM_STATE state machine." range="6:4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="err_curr_st" description="Current status of the HBA_ERR_STATE state machine." range="2:0" property="RO"/>
				<Register offset="0x50"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_LINK" description="SATA_PORT_LINK is a link test status register." value="0x00202020" startoffset="0x054+n*0x80">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="link_curr_st" description="Current status of the LINK_CTL_STATE state machine." range="28:24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23" property="RO"/>
				<Member name="link_df_fifo_full" description="Link frequency difference elimination FIFO full flag.&lt;br&gt;0: The FIFO is not full.&lt;br&gt;1: The FIFO is full." range="22" property="RO"/>
				<Member name="link_df_fifo_empty" description="Link frequency difference elimination FIFO empty flag.&lt;br&gt;0: The FIFO is not empty.&lt;br&gt;1: The FIFO is empty." range="21" property="RO"/>
				<Member name="link_df_fifo_count" description="Link frequency difference elimination FIFO data count." range="20:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15" property="RO"/>
				<Member name="link_rx_fifo_full" description="Link receive FIFO full flag.&lt;br&gt;0: The FIFO is not full.&lt;br&gt;1: The FIFO is full." range="14" property="RO"/>
				<Member name="link_rx_fifo_empty" description="Link receive FIFO empty flag.&lt;br&gt;0: The FIFO is not empty.&lt;br&gt;1: The FIFO is empty." range="13" property="RO"/>
				<Member name="link_rx_fifo_count" description="Link receive FIFO data count." range="12:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7" property="RO"/>
				<Member name="link_tx_fifo_full" description="Link transmit FIFO full flag.&lt;br&gt;0: The FIFO is not full.&lt;br&gt;1: The FIFO is full." range="6" property="RO"/>
				<Member name="link_tx_fifo_empty" description="Link transmit FIFO empty flag.&lt;br&gt;0: The FIFO is not empty.&lt;br&gt;1: The FIFO is empty." range="5" property="RO"/>
				<Member name="link_tx_fifo_count" description="Link transmit FIFO data count." range="4:0" property="RO"/>
				<Register offset="0x54"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA1" description="SATA_PORT_DMA1 is a DMAC test status register 1." value="0x00000000" startoffset="0x058+n*0x80">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="txdmac_cur_state" description="Current status of the SATA_TX_DMAC state machine." range="27:24" property="RO"/>
				<Member name="txdmac_prd_i" description="Bit I in the PRD linked list entry of SATA_TX_DAMC." range="23" property="RO"/>
				<Member name="tx_entry_dbc_cnt" description="Down counter of SATA_TX_DMAC, indicating the number of the data bytes in the currently used entry." range="22:0" property="RO"/>
				<Register offset="0x58"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA2" description="SATA_PORT_DMA2 is a DMAC test status register 2." value="0x00200000" startoffset="0x05C+n*0x80">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="tx_data_fis_cnt" description="Down counter of SATA_TX_DMAC, indicating the number of data FIS bytes during the PIO, Legacy DMA and First Party DMA operations. During the PIO operation, the initial value of these bits is the value of transcount in the PIO Setup. During the Legacy DMA or the First Party DMA operation, the initial value of these bits is 0x2000 (2048DWORD)." range="23:8" property="RO"/>
				<Member name="tx_cmdh_prdtl" description="Down counter of SATA_TX_DMAC and parameter in the command header, indicating the number of entries in the PRDT." range="7:0" property="RO"/>
				<Register offset="0x5c"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA3" description="SATA_PORT_DMA3 is a DMAC test status register 3." value="0x00000000" startoffset="0x060+n*0x80">
				<Member name="tx_fpdma_tran_cnt" description="Down counter of SATA_TX_DMAC, indicating the number of data FIS bytes during the First Party DMA operation. The initial value of these bits is the value of transcount in the DMA Setup." range="31:0" property="RO"/>
				<Register offset="0x60"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA4" description="SATA_PORT_DMA4 is a DMAC test status register 4." value="0x00000000" startoffset="0x064+n*0x80">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="rxdmac_cur_state" description="Current state machine signal of SATA_RX_DMAC." range="27:24" property="RO"/>
				<Member name="rxdmac_prd_i" description="Bit I in the PRD linked list entry of SATA_RX_DAMC." range="23" property="RO"/>
				<Member name="rx_entry_dbc_cnt" description="Down counter of SATA_RX_DMAC, indicating the number of the data bytes in the currently used entry." range="22:0" property="RO"/>
				<Register offset="0x64"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA5" description="SATA_PORT_DMA5 is a DMAC test status register 5." value="0x00200000" startoffset="0x068+n*0x80">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="rx_data_fis_cnt" description="Down counter of SATA_RX_DMAC, indicating the number of data FIS bytes during the PIO, Legacy DMA and First Party DMA operations. During the PIO operation, the initial value of these bits is the value of transcount in the PIO Setup. During the Legacy DMA or the First Party DMA operation, the initial value of these bits is 0x2000 (2048DWORD)." range="23:8" property="RO"/>
				<Member name="rx_cmdh_prdtl" description="Down counter of SATA_RX_DMAC and parameter in the command header, indicating the number of entries in the PRDT." range="7:0" property="RO"/>
				<Register offset="0x68"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA6" description="SATA_PORT_DMA6 is a DMAC test status register 6." value="0x00000000" startoffset="0x6C+n*0x80">
				<Member name="rx_fpdma_tran_cnt" description="Down counter of SATA_RX_DMAC, indicating the number of data FIS bytes during the First Party DMA operation. The initial value of these bits is the value of transcount in the DMA Setup." range="31:0" property="RO"/>
				<Register offset="0x6c"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA7" description="SATA_PORT_DMA7 is a DMAC test status register 7." value="0x00050000" startoffset="0x070+n*0x80">
				<Member name="reserved" description="Reserved." range="31:22" property="RO"/>
				<Member name="pio_op" description="PIO operation indicator.&lt;br&gt;0: The current command does not instruct the PIO operation.&lt;br&gt;1: The current command instructs the PIO operation." range="21" property="RO"/>
				<Member name="fpdma_op" description="First Party DMA operation indicator.&lt;br&gt;0: The current command does not instruct the First Party DMA operation.&lt;br&gt;1: The current command instructs the First Party DMA operation." range="20" property="RO"/>
				<Member name="dmac_rx_fifo_full" description="SATA_DMAC_RX_FIFO full status.&lt;br&gt;0: The FIFO is not full.&lt;br&gt;1: The FIFO is full." range="19" property="RO"/>
				<Member name="dmac_rx_fifo_empty" description="SATA_DMAC_RX_FIFO empty status.&lt;br&gt;0: The FIFO is not empty.&lt;br&gt;1: The FIFO is empty." range="18" property="RO"/>
				<Member name="dmac_tx_fifo_full" description="SATA_DMAC_TX_FIFO full status.&lt;br&gt;0: The FIFO is not full.&lt;br&gt;1: The FIFO is full." range="17" property="RO"/>
				<Member name="dmac_tx_fifo_empty" description="SATA_DMAC_TX_FIFO empty status.&lt;br&gt;0: The FIFO is not empty.&lt;br&gt;1: The FIFO is empty." range="16" property="RO"/>
				<Member name="dmac_rx_fifo_cnt" description="Data count in SATA_DMAC_RX_FIFO with DWORD as the unit." range="15:8" property="RO"/>
				<Member name="dmac_tx_fifo_cnt" description="Data count in SATA_DMAC_TX_FIFO with DWORD as the unit." range="7:0" property="RO"/>
				<Register offset="0x70"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_PHYCTL" description="SATA_PORT_PHYCTL is a PHY control register." value="0x0E636159" startoffset="0x074+n*0x80">
				<Member name="ftp_en" description="lftp sequence eye diagram test mode enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="31" property="RW"/>
				<Member name="mftp_en" description="mftp sequence eye diagram test mode enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="30" property="RW"/>
				<Member name="hftp_en" description="hftp sequence eye diagram test mode enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="29" property="RW"/>
				<Member name="phy_disable" description="PHY usage.&lt;br&gt;0: used.&lt;br&gt;1: not used." range="28" property="RW"/>
				<Member name="phy_calibrated" description="PHY adjustment.&lt;br&gt;0: not adjusted.&lt;br&gt;1: adjusted." range="27" property="RW"/>
				<Member name="spd_change_ack" description="Speed switching.&lt;br&gt;0: not allowed.&lt;br&gt;1: allowed." range="26" property="RW"/>
				<Member name="dp_rdy" description="The PHY is ready to transmit data.&lt;br&gt;0: not ready.&lt;br&gt;1: ready." range="25" property="RW"/>
				<Member name="bist_tx_fspd" description="Transmission of the clock frequency in BIST mode in a forcible manner.&lt;br&gt;0: not in a forcible manner.&lt;br&gt;1: in a forcible manner." range="24" property="RW"/>
				<Member name="neg_mode_b" description="Negotiation mode B select.&lt;br&gt;0: not supported.&lt;br&gt;1: supported." range="23" property="RW"/>
				<Member name="gen2_en" description="Transmission of control signals supports the 3G mode.&lt;br&gt;0: supported.&lt;br&gt;1: not supported." range="22" property="RW"/>
				<Member name="los_ctl" description="LOS detection control.&lt;br&gt;00: LOS detection disabled.&lt;br&gt;01: reserved.&lt;br&gt;10: OOB signal detection.&lt;br&gt;11: reserved." range="21:20" property="RW"/>
				<Member name="rx_dpll_mode" description="Receive dpll control mode.&lt;br&gt;000: The value of PHUG is 1 and the value of FRUG is 1.&lt;br&gt;001: The value of PHUG is 2 and the value of FRUG is 2.&lt;br&gt;010: The value of PHUG is 1 and the value of FRUG is 4.&lt;br&gt;011: The value of PHUG is 2 and the value of FRUG is 4.&lt;br&gt;Other values: reserved." range="19:17" property="RW"/>
				<Member name="rx_eq_val" description="Receive balance. The internal balancing value is calculated as follows: ~(rx_eq_val + 1) x 0.5 dB." range="16:14" property="RW"/>
				<Member name="rx_term_en" description="Receive terminate enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="13" property="RW"/>
				<Member name="tx_calc" description="This bit is not used and its value is forced to be 0." range="12" property="RW"/>
				<Member name="tx_edgerate" description="Transmit signal edge control.&lt;br&gt;When the transmission rate of the SATA port is in 1.5 Gbit/s mode, these bits are set to 0b01.&lt;br&gt;When the transmission rate of the SATA port is in 3 Gbit/s mode, these bits are set to 0b00." range="11:10" property="RW"/>
				<Member name="tx_cko_en" description="tx_cko_clk clock enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="9" property="RW"/>
				<Member name="rx_align_en" description="Alignment of the received data.&lt;br&gt;0: The alignment of the received data is not supported.&lt;br&gt;1: The alignment of the received data is supported." range="8" property="RW"/>
				<Member name="tx_clk_align" description="Alignment of the transmitted clocks.&lt;br&gt;0: The alignment of the transmitted clocks is not supported.&lt;br&gt;1: The alignment of the transmitted clocks is supported." range="7" property="RW"/>
				<Member name="tx_atten" description="Transmit attenuation control.&lt;br&gt;000: 16/16.&lt;br&gt;001: 14/16.&lt;br&gt;010: 12/16.&lt;br&gt;011: 10/16.&lt;br&gt;100: 9/16.&lt;br&gt;101: 8/16.&lt;br&gt;11X: reserved." range="6:4" property="RW"/>
				<Member name="tx_boost" description="Transmit boost control. The value is –20log(1 - (tx_boost[3:0] + 0.5)/32)dB." range="3:0" property="RW"/>
				<Register offset="0x74"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_PHYSTS" description="SATA_PORT_PHYSTS is a PHY test status register." value="0x00000000" startoffset="0x078+n*0x80">
				<Member name="reserved" description="Reserved." range="31:19" property="RO"/>
				<Member name="tx_cko_word" description="Receive word clock of each lane. This bit is currently not used." range="18" property="RW"/>
				<Member name="tx_rxpres" description="Reception detection. This bit is currently not used." range="17" property="RW"/>
				<Member name="tx_done" description="Value 1 indicates that the operation of transmitting part of the requests is complete. This bit is currently not used." range="16" property="RW"/>
				<Member name="spd_change" description="Value 1 indicates that the speed requires a change." range="15" property="RW"/>
				<Member name="link_rdy" description="Value 1 indicates that sufficient D10.2 sequences are transmitted." range="14" property="RW"/>
				<Member name="init_compl" description="Value 1 indicates that the non-ALIGN primitive is received and the initialization is complete." range="13" property="RW"/>
				<Member name="pwr_state" description="Value 1 indicates that the interface is in low-power mode (in partial state or slumber state). Otherwise, the interface is in active state." range="12" property="RW"/>
				<Member name="rx_pll_pwron" description="Receive PLL power on control signal." range="11" property="RW"/>
				<Member name="rx_en" description="rx_en signal control status." range="10" property="RW"/>
				<Member name="tx_en" description="tx_en signal control status." range="9:7" property="RW"/>
				<Member name="mpll_pwron" description="MPLL power on control signal." range="6" property="RW"/>
				<Member name="phy_comwake" description="Value 1 indicates that the PHY detects COMWAKE." range="5" property="RW"/>
				<Member name="phy_cominit" description="Value 1 indicates that the PHY detects COMINIT." range="4" property="RW"/>
				<Member name="half_rate" description="Value 1 indicates that the 1.5 Gbit/s transmission rate is supported." range="3" property="RW"/>
				<Member name="phyrdy" description="The initialization of the PHY is complete and the PHY can communicate with the link layer." range="2" property="RW"/>
				<Member name="los" description="Value 1 indicates Loss of Signal Output." range="1" property="RW"/>
				<Member name="op_done" description="Value 1 indicates that the operations requested by the MPLL are complete." range="0" property="RW"/>
				<Register offset="0x78"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SCI" i2cSupport="false">
			<Module baseAddress="0x101F3000"/>
			<Module baseAddress="0x101F4000"/>
			<RegisterGroup name="SCI_DATA" description="SCI_DATA is an SCI data register used to transmit or receive characters and functions as adata interface between the SCI and the software.The software can write the register only after setting SCI_CR1[mode] to 1. Whenwrite operation does not take effect.Register Name" value="0x0000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="15:9" property="-"/>
				<Member name="parity" description="Parity check error flag. This bit is transmitted with the data. When receiving the data, the software determines whether the parity check is correct according to this bit.&lt;br&gt;0: correct.&lt;br&gt;1: incorrect." range="8" property="RO"/>
				<Member name="scidata" description="8-bit character for the data read/write operation." range="7:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CR0" description="SCI_CR0 is an SCI control register 0 used to control the information such as clock stop, parity check, handshake mechanism, and transferred bit definition.&lt;br&gt;&lt;br&gt;Caution:&lt;br&gt;? SCI_CR0[paritybit] is the functional bit determining whether to enable the parity check during data transmission or reception. When the value of this bit is 0, the received or transmitted frame structure does not contain parity bit. The T0 or T1 protocol requires that this bit is set be 1.&lt;br&gt;? SCI_CR0[clkdis] and [clkval] are used to configure the smart card clock enable and the pin status after the clock is disabled.&lt;br&gt;? SCI_CR0[rxnak] and [txnak] are used to enable the handshake mechanism between the SCI and the smart card. The handshaking refers to the condition that the receiver detects parity check error in the data transmitted by the transmitter and requests the transmitter to re-transmit the character by pulling down the data line (I/O). The handshake mechanisms for transmission and reception are separately enabled. The maximum retry count of transmission or reception is specified by the SCI_RETRY register. Because character re-transmission is not allowed during ATR reception, the handshake mechanism should be disabled, that is, the related transmission or reception control bit should be set to 0.&lt;br&gt;? SCI_CR0[rxparity] and [txparity] are used to control the parity check mode in the receive or transmit mode.&lt;br&gt;In direct convention, the low level of the data line (I/O) represents the logic 0 and indicates that the least significant bit (LSB) of the data follows the start position of a frame. SCI_CR0 bit[1:0] with value 0b00 indicates the direct convention.&lt;br&gt;In inverse convention, the low level of the data line (I/O) represents the logic 1 and indicates that the most significant bit (MSB) of the data follows the start position of a frame. SCI_CR0 bit[1:0] with value 0b11 indicates the inverse convention.&lt;br&gt;Note:&lt;br&gt;? You can separately set the bit order and set whether to negate the data bits and parity bit. Therefore, the SCI can be configured to support non-standard protocol (indirect convention or inverse convention).&lt;br&gt;? Before the starting TS character of the ATR is received, SCI_CR0 bit[1:0] must be set to 0b00. If the TS character indicates that the smart card complies with the inverse convention, SCI_CR0 bit[1:0] must be set to 0b11 before the register receives the next ATR character." value="0x0000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="detect_inv" description="Configuration of the valid level for the detct input signal.&lt;br&gt;0: active high.&lt;br&gt;1: active low." range="10" property="RW"/>
				<Member name="vccen_inv" description="Configuration of the valid level for the vccen output signal.&lt;br&gt;0: active high.&lt;br&gt;1: active low." range="9" property="RW"/>
				<Member name="paritybit" description="Parity bit transfer enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="8" property="RW"/>
				<Member name="clkval" description="Smart card clock status when the clock stops.&lt;br&gt;0: low level.&lt;br&gt;1: high level." range="7" property="RW"/>
				<Member name="clkdis" description="Control bit for starting and stopping the clock.&lt;br&gt;0: Start the clock.&lt;br&gt;1: Stop the clock." range="6" property="RW"/>
				<Member name="rxnak" description="Action control in the transmit mode. The receiver indicates the parity check error by pulling down the I/O line. This bit can be used to control whether to detect that the receiver has pulled down the I/O line.&lt;br&gt;0: The SCI does not detect whether the receiver has pulled down the I/O line.&lt;br&gt;1: The SCI detects whether the receiver has pulled down the I/O line." range="5" property="RW"/>
				<Member name="rxparity" description="Parity check mode control in the receive mode.&lt;br&gt;0: even parity check.&lt;br&gt;1: odd parity check." range="4" property="RW"/>
				<Member name="txnak" description="Action control in the transmit mode.&lt;br&gt;0: The SCI does not detect whether the receiver has pulled down the I/O line.&lt;br&gt;1: The SCI detects whether the receiver has pulled down the I/O line to indicate parity check error." range="3" property="RW"/>
				<Member name="txparity" description="Parity check mode control in the transmit mode.&lt;br&gt;0: even parity check.&lt;br&gt;1: odd parity check." range="2" property="RW"/>
				<Member name="order" description="Bit order of the character.&lt;br&gt;0: LSB is received/transmitted by following the start bit.&lt;br&gt;1: MSB is received/transmitted by following the start bit." range="1" property="RW"/>
				<Member name="sense" description="Detect the data bits and parity bit on the I/O line after these bits are negated.&lt;br&gt;0: Detect directly.&lt;br&gt;1: Detect after the bits are negated." range="0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CR1" description="SCI_CR1 is an SCI control register 1 used to control the synchronous/asynchronous cardtransfer mode, transmit/receive mode, block timeout, and ATR timeout." value="0x0000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="15:7" property="-"/>
				<Member name="synccard" description="Synchronous/asynchronous card operation mode.&lt;br&gt;0: asynchronous mode.&lt;br&gt;1: synchronous mode." range="6" property="RW"/>
				<Member name="exdbnce" description="Card insertion detection stabilization waiting time down counter selection. For details about the usage of the counter, see the description about the SCI_STABLE register.&lt;br&gt;0: Use the entire internal down counter.&lt;br&gt;1: Bypass the unprogrammable part of the internal down counter." range="5" property="RW"/>
				<Member name="bgten" description="Block guard counter enable bit used to enable the clock guard mechanism.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="4" property="RW"/>
				<Member name="clkz1" description="Configuration of the SCI_CLK pin output.&lt;br&gt;0: CMOS output.&lt;br&gt;1: OD output." range="3" property="RW"/>
				<Member name="mode" description="Configuration of the receive/transmit mode.&lt;br&gt;0: receive mode.&lt;br&gt;1: transmit mode." range="2" property="RW"/>
				<Member name="blken" description="Block-timeout counting mechanism enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="1" property="RW"/>
				<Member name="atrden" description="ATR-timeout counting mechanism enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CR2" description="SCI_CR2 is an SCI control register 2. The write operation on the related bits of this register triggers the SCI to activate, release and soft-reset the card. When the SCI is releasing the smart card, the write operation on the register will be omitted. In other cases, the SCI immediately transmits the card release sequence when SCI_CR2[finish] is set to 1.&lt;br&gt;&lt;br&gt;Caution:&lt;br&gt;? The software is allowed to perform write operation on the register only at proper card operation stage. An improper write operation will cause unexpected results.&lt;br&gt;? The software can soft-reset the card only after the smart card is activated." value="0x0000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="15:3" property="-"/>
				<Member name="wreset" description="Soft reset operation on the card.&lt;br&gt;0: no effect.&lt;br&gt;1: Soft-reset the card.&lt;br&gt;Note: This bit is writable only after the activation sequence is complete. Otherwise, the write operation does not take effect." range="2" property="WO"/>
				<Member name="finish" description="Release operation on the smart card.&lt;br&gt;0: no effect.&lt;br&gt;1: Release the smart card.&lt;br&gt;Note: This bit is writable only after the smart card is detected by the card reader. Otherwise, the write operation does not take effect." range="1" property="WO"/>
				<Member name="startup" description="Activate operation on the smart card.&lt;br&gt;0: no effect.&lt;br&gt;1: Activate the smart card.&lt;br&gt;Note: This bit is writable only after the smart card is detected by the card reader. Otherwise, the write operation does not take effect." range="0" property="WO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CLKICC" description="SCI_CLKICC is a smart card clock frequency register defining the clock divider of theexternal smart card clock. The calculation formula of the smart card clock frequency isFSCI_CLK=FREFCLK/2(clkicc+1) where FSCI_CLK indicates the clock frequency, FREFCLKindicates the reference clock frequency, and clkicc indicates the configuration value of" value="0x0000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="15:8" property="-"/>
				<Member name="clkicc" description="Clock divider of the smart card clock that is obtained from the clock prescale of the reference clock can be set to a value ranging from 0 to 255." range="7:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_VALUE" description="SCI_VALUE is an intra-ETU SCI_BAUD cycle register used to calculate the ETU. Theregister can be configured with a value ranging from 5 to 255. The ETU calculation formula isETU=value(1+baud)/FREFCLK where FREFCLK indicates the reference clock frequency, baudindicates the configuration value of SCI_BAUD[baud], and value indicates the configurationvalue of SCI_VALUE[value]." value="0x0000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="15:8" property="-"/>
				<Member name="value" description="Number of SCIBAUD cycles of each ETU." range="7:0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BAUD" description="SCI_BAUD is a baud rate clock prescale value register used to calculate the ETU. Theregister can be configured with a value ranging from 0x1 to 0xFFFF. For details about thecalculation formula, see the description about the SCI_VALUE register." value="0x0000" startoffset="0x0018">
				<Member name="baud" description="Clock prescale value of the baud rate." range="15:0" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_TIDE" description="SCI_TIDE is a receive/transmit FIFO overrun threshold register.Note:Characters in TXFIFO will be removed only after they are successfully transmitted." value="0x0000" startoffset="0x001C">
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="rxtide" description="Triggering value of the SCIRXTIDEINTR interrupt.&lt;br&gt;When the number of characters in RXFIFO is greater than or equal to SCI_TIDE[rxtide], the receive FIFO overrun interrupt will be triggered." range="11:6" property="RW"/>
				<Member name="txtide" description="Triggering value of the SCITXTIDEINTR interrupt.&lt;br&gt;When the number of characters in TXFIFO is smaller than or equal to SCI_TIDE[txtide], the transmit FIFO overrun interrupt will be triggered." range="5:0" property="RW"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_DMACR" description="SCI_DMACR is a DMA control register used to control the DMA to transmit and receive data." value="0x0000" startoffset="0x0020">
				<Member name="reserved" description="Reserved." range="15:2" property="-"/>
				<Member name="txdmae" description="DMA enable bit of the transmit FIFO.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="1" property="RW"/>
				<Member name="rxdmae" description="DMA enable bit of the receive FIFO.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_STABLE" description="SCI_STABLE is a smart card insertion stabilization time register. After the smart card verifies that the SCI_DETECT signal is valid, the signal must keep stable for the fixed time TSTABLE specified by this register. After the TSTABLE ends (in seconds), an interrupt can be triggered, indicating that the smart card is correctly inserted. The specific operations are as follows:&lt;br&gt;? When the entire internal down counter is selected, that is, when SCI_CR1[exdbnce] is set to 0, TSTABLE=（stable+1）*TREFCLK*65535. In this formula, TREFCLK indicates the SCI reference clock cycle (1/48 MHz) and stable indicates the configuration value of SCI_STABLE[stable].&lt;br&gt;? When the unprogrammable part of the down counter is bypassed, that is, when SCI_CR1[exdbnce] is set to 1, TSTABLE=stable*TREFCLK." value="0x0000" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="15:10" property="-"/>
				<Member name="stable" description="Time during which the card stably keeps the high level." range="9:0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ATIME" description="SCI_ATIME is a smart card activation time register. The SCI_ATIME[atime] bit correspondsto SCIATIME in Figure 10-8 and is used to indicate the hold time of the three stages of cardreset and activation.Note:To reset the card, you must set SCI_ATIME[atime] to at least 40000 smart card clock (SCI_CLK)cycles.The setting of this parameter must meet the requirement of the smart card for stable power." value="0x0000" startoffset="0x0028">
				<Member name="atime" description="Hold time for each of the three stages of the card activation sequence. The timing for the SCI to release the smart card is shown in Figure 10-8." range="15:0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_DTIME" description="SCI_DTIME is a smart card release time register. The SCI_DTIME[dtime] bit corresponds toSCIDTIME in Figure 10-8 and is used to indicate the duration of the three stages for cardrelease." value="0x0000" startoffset="0x002C">
				<Member name="dtime" description="Duration (SCI reference clock cycles) for each of the three stages of the card release sequence. The timing for the SCI to release the smart card is shown in Figure 10-9." range="15:0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ATRSTIME" description="SCI_ATRSTIME is an ATR wait-to-receive time threshold register. The SCI_ATRSTIME[dtime] bit corresponds to SCIATRSTIME in Figure 10-8. This register defines the thresholdof the time starting from the end of the smart card release to the beginning of the reception ofthe first ATR character. If the ATR wait-to-receive period times out, an interrupt will betriggered and SCI_RIS[atrstoutim] will be set to 1.Note:SCI_ATRSTIME[atrstime] must be initialized to 40000 SCI_CLK smart card clock cycles." value="0x0000" startoffset="0x0030">
				<Member name="atrstime" description="Time threshold for the ATR reception start timeout (SCI card clock SCI_CLK cycles)." range="15:0" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ATRDTIME" description="SCI_ATRDTIME is an ATR receive time threshold register. When the SCI receives the ATR(starting from the reception of the first ATR character to the completion of the last ATRcharacter reception), if the whole reception process exceeds the time defined in this register(with ETU as the unit), an interrupt will be triggered and SCI_RIS[atrdtoutris] will be set to 1.Note:Before this register is used, SCI_CR1[atrden] must be set to 1 to enable the counting mechanism.Set the register to 19200 ETUs, that is 0x4B00, as required by the protocol." value="0x0000" startoffset="0x0034">
				<Member name="atrdtime" description="Time threshold (with ETU as the unit) for the timeout of the ATR reception starting from the start bit of the first ATR character." range="15:0" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_STOPTIME" description="SCI_STOPTIME is a clock stop time register. When the clock stops and the time defined bySCI_STOPTIME passes (with SCI smart card clock SCI_CLK cycle as the unit), the smartcard clock becomes invalid, an interrupt is triggered, and SCI_RIS[clkstpris] is set to 1.Note:The minimum value of this register should be 1860 SCI clock cycles as required by the protocol, that is,SCI_STOPTIME[stoptime] should be set to 0x744." value="0x0000" startoffset="0x0038">
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="stoptime" description="Smart card clock stop time (SCI smart card clock SCI_CLK cycles)." range="11:0" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_STARTTIME" description="SCI_STARTIME is a smart card clock restoration time register. When the start clock restoresand the time defined by SCI_STARTTIME passes (with SCI smart card clock SCI_CLK cycleas the unit), the SCI and the smart card can transfer data to each other, an interrupt is triggeredand SCI_RIS[clkactris] is set to 1.Note:The minimum value of this register should be 700 SCI clock cycles as required by the protocol, that is,SCI_STARTTIME[starttimr] should be set to at least 0x2BC." value="0x0000" startoffset="0x003C">
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="starttime" description="Duration from the start of the card clock to the time when data transfer is possible (with SCI card clock SCI_CLK cycle as the unit)." range="11:0" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RETRY" description="SCI_RETRY is a transmit/receive retry count register. This register defines the number of allowable receive or transmit retries.&lt;br&gt;? When SCI_CR0[txnak] is enabled, the SCI detects whether the receiver marks a parity check error. SCI_RETRY[rxretry] defines the maximum number of re-transmission attempts when a parity check error occurs. If the retry count exceeds the maximum number, an interrupt is triggered and SCI_RIS[txerrris] is set 1.&lt;br&gt;? When SCI_CR0[rxnak] is enabled, the SCI detects whether the received data includes a parity check error. SCI_RETRY[txretry] defines the maximum number of re-transmission attempts when a parity check error occurs. If the retry count exceeds the maximum number and the parity check error persists, SCI_DATA[parity] is set 1." value="0x0000" startoffset="0x0040">
				<Member name="reserved" description="Reserved." range="15:6" property="-"/>
				<Member name="rxretry" description="Maximum receive retry count when a parity check error occurs in the received data." range="5:3" property="RW"/>
				<Member name="txretry" description="Maximum transmit retry count when a parity check error occurs in the transmitted data." range="2:0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CHTIMELS" description="Caution:&lt;br&gt;The SCI_CHTIME register consists of the lower 16 bits register SCI_CHTIMELS and the upper 16 bits register SCI_CHTIMEMS. When the software writes the SCI_CHTIMEMS register, SCI_CHTIME does not take effect immediately. When the software writes the SCI_CHTIMELS register, SCI_CHTIME takes effect immediately. Therefore, when configuring SCI_CHTIME, you need to set the upper 16 bits first and then set the lower 16 bits.&lt;br&gt;SCI_CHTIMELS is a character reception interval timeout threshold lower 16 bits register.&lt;br&gt;The SCI_CHTIME register defines the maximum interval (with ETU as the unit) between the start edges of two received consecutive characters. If the interval between two received characters times out, an interrupt will be triggered and SCI_RIS[chtoutris] is set to 1." value="0x0000" startoffset="0x0044">
				<Member name="chtimels" description="Lower 16 bits of the character reception interval timeout threshold register SCICHTIME." range="15:0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CHTIMEMS" description="Caution:&lt;br&gt;The SCI_CHTIME register consists of the lower 16 bits register SCI_CHTIMELS and the upper 16 bits register SCI_CHTIMEMS. When the software writes the SCI_CHTIMEMS register, SCI_CHTIME does not take effect immediately. When the software writes the SCI_CHTIMELS register, SCI_CHTIME takes effect immediately. Therefore, when configuring SCI_CHTIME, you need to set the upper 16 bits first and then set the lower 16 bits.&lt;br&gt;SCI_CHTIMELS is a character reception interval timeout threshold lower 16 bits register.&lt;br&gt;The SCI_CHTIME register defines the maximum interval (with ETU as the unit) between the start edges of two received consecutive characters. If the interval between two received characters times out, an interrupt will be triggered and SCI_RIS[chtoutris] is set to 1." value="0x0000" startoffset="0x0048">
				<Member name="chtimems" description="Upper 16 bits of the character reception interval timeout threshold register SCICHTIME." range="15:0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BLKTIMELS" value="0x0000" startoffset="0x004C">
				<Member name="blktimels" description="Lower 16 bits of the block reception interval timeout threshold register SCIBLKTIME." range="15:0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BLKTIMEMS" description="SCI_BLKTIMES is a block reception interval timeout threshold upper 16 bits register." value="0x0000" startoffset="0x0050">
				<Member name="blktimems" description="Upper 16 bits of the block reception interval timeout threshold register SCIBLKTIME." range="15:0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CHGUARD" description="SCI_CHGUARD is an inter-character guard interval register. The register defines theminimum extra guard interval (with ETU as the unit) between the start edges of twoconsecutive characters when the SCI continuously transfers characters to the card. Theregister value is determined by the global interface byte TC1 (obtained from the ATRsequence) defined in the protocol." value="0x0000" startoffset="0x0054">
				<Member name="reserved" description="Reserved." range="15:8" property="-"/>
				<Member name="scichguard" description="Inter-character guard interval (with ETU as the unit)." range="7:0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BLKGUARD" description="SCI_BLKGUARD is an inter-block guard interval register. When two consecutive charactersare transmitted reversely, the interval between the start edges is SCI_BLKGUARD." value="0x0000" startoffset="0x0058">
				<Member name="reserved" description="Reserved." range="15:8" property="-"/>
				<Member name="sciblkguard" description="Minimum period (with ETU as the unit) between the two consecutive characters transmitted reversely." range="7:0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RXTIME" description="SCI_RXTIME is a receive FIFO read timeout threshold register. When characters in thereceive FIFO are not read within the time defined by SCI_RXTIME, a receive FIFO readtimeout interrupt is triggered and SCI_RIS[rtoutris] is set to 1.Caution:In the normal use of the receive FIFO read timeout interrupt function, SCI_RXTIME[rxtime]cannot be set to 0x0000." value="0x0000" startoffset="0x005C">
				<Member name="rxtime" description="Receive FIFO read timeout value (with SCI card clock SCI_CLK cycle as the unit)." range="15:0" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_FIFOSTATUS" description="SCI_FIFOSTATUS is an FIFO status register." value="0x000A" startoffset="0x0060">
				<Member name="reserved" description="Reserved." range="15:4" property="-"/>
				<Member name="rxfe" description="Empty status of the receive FIFO.&lt;br&gt;0: not empty.&lt;br&gt;1: empty." range="3" property="RO"/>
				<Member name="rxff" description="Full status of the receive FIFO.&lt;br&gt;0: not full.&lt;br&gt;1: full." range="2" property="RO"/>
				<Member name="txfe" description="Empty status of the transmit FIFO.&lt;br&gt;0: not empty.&lt;br&gt;1: empty." range="1" property="RO"/>
				<Member name="txff" description="Full status of the transmit FIFO.&lt;br&gt;0: not full.&lt;br&gt;1: full." range="0" property="RO"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_TXCOUNT" description="Caution:If errors (T0 protocol) occur when characters are transmitted to the smart card and the retrycount exceeds the allowable value defined by SCI_RETRY, an interrupt will be triggered andcleared before the next transmission attempt.SCI_TXCOUNT is a transmit FIFO data count register.Register Name" value="0x0000" startoffset="0x0064">
				<Member name="reserved" description="Reserved." range="15:6" property="-"/>
				<Member name="txcount" description="Read this register to return the number of characters in the transmit FIFO, and write any value to this register to clear the transmit FIFO." range="5:0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RXCOUNT" description="SCI_RXCOUNT is a receive FIFO data count register." value="0x0000" startoffset="0x0068">
				<Member name="reserved" description="Reserved." range="15:6" property="-"/>
				<Member name="rxcount" description="Read this register to return the number of characters in the receive FIFO, and write any value to this register to clear the receive FIFO." range="5:0" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_IMSC" description="SCI_IMSC is an interrupt mask register." value="0x0000" startoffset="0x006C">
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="txtideim" description="Transmit FIFO overrun interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="14" property="RW"/>
				<Member name="rxtideim" description="Receive FIFO overrun interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="13" property="RW"/>
				<Member name="clkactim" description="Smart card clock restoration interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="12" property="RW"/>
				<Member name="clkstpim" description="Smart card clock stop interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="11" property="RW"/>
				<Member name="rorim" description="Reception overload interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="10" property="RW"/>
				<Member name="rtoutim" description="Read timeout interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="9" property="RW"/>
				<Member name="chtoutim" description="Character reception interval timeout interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="8" property="RW"/>
				<Member name="blktoutim" description="Block reception interval timeout interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="7" property="RW"/>
				<Member name="atrdtoutim" description="ATR reception timeout interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="6" property="RW"/>
				<Member name="atrstoutim" description="ATR wait timeout interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="5" property="RW"/>
				<Member name="txerrim" description="Transmit error interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="4" property="RW"/>
				<Member name="carddnim" description="Smart card release interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="3" property="RW"/>
				<Member name="cardupim" description="Smart card activation interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="2" property="RW"/>
				<Member name="cardoutim" description="Smart card remove interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="1" property="RW"/>
				<Member name="cardinim" description="Smart card insertion interrupt mask.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RIS" description="SCI_RIS is a raw interrupt register that records the raw interrupts before they are masked." value="0x400A" startoffset="0x0070">
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="txtideris" description="Raw interrupt status of the transmit FIFO overrun interrupt. When the number of characters in the transmit FIFO is less than or equal to the threshold, this bit is set to 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="14" property="RO"/>
				<Member name="rxtideris" description="Raw interrupt status of the receive FIFO overrun interrupt. When the number of characters in the receive FIFO is greater than or equal to the threshold, this bit is set to 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="13" property="RO"/>
				<Member name="clkactris" description="Raw interrupt status of the smart card clock restoration interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="12" property="RO"/>
				<Member name="clkstpris" description="Raw interrupt status of the smart card clock stop interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="11" property="RO"/>
				<Member name="rorris" description="Raw interrupt status of the reception overload interrupt. If the receive FIFO receives new characters when it is full, this bit is set to 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" property="RO"/>
				<Member name="rtoutris" description="Raw interrupt status of the read timeout interrupt. If the CPU does not read data from the receive FIFO within the preset time, this bit is set to 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="RO"/>
				<Member name="chtoutris" description="Raw interrupt status of the character reception interval timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="blktoutris" description="Raw interrupt status of the block reception interval timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="atrdtoutris" description="Raw interrupt status of the ATR reception timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="atrstoutris" description="Raw interrupt status of the ATR wait timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="txerrris" description="Raw interrupt status of the transmit error interrupt. When an error occurs in the transmitted data, if the retry count reaches the preset value and the error persists, this bit is set to 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="carddnris" description="Raw interrupt status of the smart card release interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="cardupris" description="Raw interrupt status of the smart card activation interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="cardoutris" description="Raw interrupt status of the smart card remove interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="cardinris" description="Raw interrupt status of the smart card insertion interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_MIS" description="SCI_MIS is a masked interrupt register that records the results of the masked raw interrupts." value="0x0000" startoffset="0x0074">
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="txtidemis" description="Masked interrupt status of the transmit FIFO overrun interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="14" property="RO"/>
				<Member name="rxtidemis" description="Masked interrupt status of the receive FIFO overrun interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="13" property="RO"/>
				<Member name="clkactmis" description="Masked interrupt status of the smart card clock restoration interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="12" property="RO"/>
				<Member name="clkstpmis" description="Masked interrupt status of the smart card clock stop interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="11" property="RO"/>
				<Member name="rormis" description="Masked interrupt status of the reception overload interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" property="RO"/>
				<Member name="rtoutmis" description="Masked interrupt status of the read timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="RO"/>
				<Member name="chtoutmis" description="Masked interrupt status of the character reception interval timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="blktoutmis" description="Masked interrupt status of the block reception interval timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="atrdtoutmis" description="Masked interrupt status of the ATR reception timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="atrstoutim" description="Masked interrupt status of the ATR wait timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="txerrmis" description="Masked interrupt status of the transmit error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="carddnmis" description="Masked interrupt status of the smart card release interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="cardupmis" description="Masked interrupt status of the smart card activation interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="cardoutmis" description="Masked interrupt status of the smart card remove interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="cardinmis" description="Masked interrupt status of the smart card insertion interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ICR" description="SCI_ICR is an interrupt clear register." value="0x0000" startoffset="0x0078">
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="clkactic" description="Smart card clock restoration interrupt clear.&lt;br&gt;0: not cleared.&lt;br&gt;1: clear." range="12" property="WO"/>
				<Member name="clkstpic" description="Smart card clock stop interrupt clear.&lt;br&gt;0: not cleared.&lt;br&gt;1: clear." range="11" property="WO"/>
				<Member name="roric" description="Reception overload interrupt clear.&lt;br&gt;0: not cleared.&lt;br&gt;1: clear." range="10" property="WO"/>
				<Member name="rtoutic" description="Read timeout interrupt clear.&lt;br&gt;0: not cleared.&lt;br&gt;1: clear." range="9" property="WO"/>
				<Member name="chtoutic" description="Character reception interval timeout interrupt clear.&lt;br&gt;0: not cleared.&lt;br&gt;1: clear." range="8" property="WO"/>
				<Member name="blktoutic" description="Block reception interval timeout interrupt clear.&lt;br&gt;0: not cleared.&lt;br&gt;1: clear." range="7" property="WO"/>
				<Member name="atrdtoutic" description="ATR reception timeout interrupt clear.&lt;br&gt;0: not cleared.&lt;br&gt;1: clear." range="6" property="WO"/>
				<Member name="atrstoutic" description="ATR wait timeout interrupt clear.&lt;br&gt;0: not cleared.&lt;br&gt;1: clear." range="5" property="WO"/>
				<Member name="txerric" description="Transmit error interrupt clear.&lt;br&gt;0: not cleared.&lt;br&gt;1: clear." range="4" property="WO"/>
				<Member name="carddnic" description="Smart card release interrupt clear.&lt;br&gt;0: not cleared.&lt;br&gt;1: clear." range="3" property="WO"/>
				<Member name="cardupic" description="Smart card activation interrupt clear.&lt;br&gt;0: not cleared.&lt;br&gt;1: clear." range="2" property="WO"/>
				<Member name="cardoutic" description="Smart card remove interrupt clear.&lt;br&gt;0: not cleared.&lt;br&gt;1: clear." range="1" property="WO"/>
				<Member name="cardinic" description="Smart card insertion interrupt clear.&lt;br&gt;0: not cleared.&lt;br&gt;1: clear." range="0" property="WO"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_SYNCACT" description="SCI_SYNCACT is a synchronous mode activation register. This register is used for dataenable, clock enable, reset, and power control in synchronous mode and provides a statusregister containing bits that can automatically update during activation, release and hot reset." value="0x0000" startoffset="0x007C">
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="cardpresent" description="Status bit indicating the presence of a smart card.&lt;br&gt;0: No smart card exists.&lt;br&gt;1: A smart card exists." range="10" property="RO"/>
				<Member name="nscidataen" description="Tristate enable of the external off-chip buffer of the data.&lt;br&gt;0: enabled.&lt;br&gt;1: disabled." range="9" property="RO"/>
				<Member name="nscidataouten" description="Tristate enable of the data buffer.&lt;br&gt;0: enabled.&lt;br&gt;1: disabled." range="8" property="RO"/>
				<Member name="sciclkout" description="SCI clock output enable.&lt;br&gt;0: enabled.&lt;br&gt;1: disabled." range="7" property="RO"/>
				<Member name="nsciclken" description="Tristate enable of the external off-chip buffer of the clock.&lt;br&gt;0: enabled.&lt;br&gt;1: disabled." range="6" property="RO"/>
				<Member name="nsciclkouten" description="Tristate enable of the clock buffer.&lt;br&gt;0: enabled.&lt;br&gt;1: disabled." range="5" property="RO"/>
				<Member name="fcb" description="Function code bit, indicating the command type, together with CRESET." range="4" property="RW"/>
				<Member name="dataen" description="SCI data output enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="3" property="RW"/>
				<Member name="clken" description="SCI clock output enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="2" property="RW"/>
				<Member name="creset" description="Card reset signal control enable.&lt;br&gt;0: enabled.&lt;br&gt;1: disabled." range="1" property="RW"/>
				<Member name="power" description="Card power control (VCC) enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled." range="0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_SYNCTX" description="SCI_SYNCTX is a synchronous mode transmit clock and data stream register used to controlthe transmit clock and the data in synchronous mode." value="0x0000" startoffset="0x0080">
				<Member name="reserved" description="Reserved." range="15:6" property="-"/>
				<Member name="wfcb" description="Function code bit in synchronous mode, indicating the command type, together with wrst." range="5" property="RW"/>
				<Member name="wrst" description="Card reset signal enable bit in synchronous mode.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="4" property="RW"/>
				<Member name="wclken" description="Tristate enable of the external off-chip buffer of the clock in synchronous mode.&lt;br&gt;0: enabled.&lt;br&gt;1: disabled." range="3" property="RW"/>
				<Member name="wdataen" description="Card data output enable bit in synchronous mode.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="2" property="RW"/>
				<Member name="wclk" description="SCI clock enable bit in synchronous mode.&lt;br&gt;0: enabled.&lt;br&gt;1: disabled." range="1" property="RW"/>
				<Member name="wdata" description="SCI data enable bit in synchronous mode.&lt;br&gt;0: enabled.&lt;br&gt;1: disabled." range="0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_SYNCRX" description="SCI_SYNCRX is a synchronous mode receive clock and data stream register used to controlthe receive clock and the data in synchronous mode." value="0x0000" startoffset="0x0084">
				<Member name="reserved" description="Reserved." range="15:2" property="-"/>
				<Member name="rclk" description="Raw clock value." range="1" property="RO"/>
				<Member name="rdata" description="Raw data value." range="0" property="RO"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SPI" i2cSupport="false">
			<Module baseAddress="0x101FF000"/>
			<RegisterGroup name="SPICR0" description="SPICR0 is control register 0." value="0x0000" startoffset="0x000">
				<Member name="scr" description="Serial clock rate ranging from 0 to 255. The SCR value is used to generate the transmit and receive bit rates of the SPI. The bit rate is FSPICLK/(CPSDVSR x (1 + SCR)).&lt;br&gt;CPSDVSR is an even value ranging from 2 to 254, set by the SPICPSR register." range="15:8" property="RW"/>
				<Member name="sph" description="SPICLKOUT phase. For details, see the SPI frame formats in section 10.11.4 &quot;Timing of Three Types of Peripheral Buses.&quot;" range="7" property="RW"/>
				<Member name="spo" description="SPICLKOUT polarity. For details, see the SPI frame formats in section 10.11.4 &quot;Timing of Three Types of Peripheral Buses.&quot;" range="6" property="RW"/>
				<Member name="frf" description="Frame format selection.&lt;br&gt;00: Motorola SPI frame format.&lt;br&gt;01: TI synchronous serial frame format.&lt;br&gt;10: National Microwire frame format.&lt;br&gt;11: reserved." range="5:4" property="RW"/>
				<Member name="dss" description="Data bit width.&lt;br&gt;0011: 4 bits.&lt;br&gt;1000: 9 bits.&lt;br&gt;1101: 14 bits.&lt;br&gt;0100: 5 bits.&lt;br&gt;1001: 10 bits.&lt;br&gt;1110: 15 bits.&lt;br&gt;0101: 6 bits.&lt;br&gt;1010: 11 bits.&lt;br&gt;1111: 16 bits.&lt;br&gt;0110: 7 bits.&lt;br&gt;1011: 12 bits.&lt;br&gt;0111: 8 bits.&lt;br&gt;1100: 13 bits.&lt;br&gt;Other values: reserved." range="3:0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="SPICR1" description="SPICR1 is control register 1." value="0x7F00" startoffset="0x004">
				<Member name="waiten" description="Wait enable. This bit takes effect when FRF of the SPICR0 register is set to the National Microwire frame format.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="15" property="RW"/>
				<Member name="waitval" description="Number of beats of the waiting time between the read operation and the write operation when the National Microwire frame format is used. These bits take effect when WaitEn value is 1 and the National Microwire frame format is used." range="14:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" property="RW"/>
				<Member name="bigend" description="Little endian and the large endian modes.&lt;br&gt;0: The little endian mode ends.&lt;br&gt;1: The large endian mode ends." range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RW"/>
				<Member name="ms" description="Master or slave mode. This mode can be changed only when the SPI is disabled.&lt;br&gt;0: master mode (default).&lt;br&gt;1: reserved." range="2" property="RW"/>
				<Member name="sse" description="SPI enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="1" property="RW"/>
				<Member name="lbm" description="Loopback mode.&lt;br&gt;0: The normal serial interface operation is enabled.&lt;br&gt;1: Output of transmit serial shift register is connected to input of receive serial shift register internally." range="0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="SPIDR" description="SPIDR is a data register." value="0x0000" startoffset="0x008">
				<Member name="data" description="Transmit/receive FIFO.&lt;br&gt;Read: receive FIFO.&lt;br&gt;Write: transmit FIFO.&lt;br&gt;The data is right-justified when the data bits are less than 16 bits. Unused upper bits are ignored by transmit logic. The receive logic automatically right-justifies the data." range="15:0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="SPISR" description="SPISR is a status register." value="0x0003" startoffset="0x00C">
				<Member name="reserved" description="Reserved." range="15:5" property="RW"/>
				<Member name="bsy" description="SPI busy flag.&lt;br&gt;0: 0: idle.&lt;br&gt;1: 1: busy." range="4" property="RW"/>
				<Member name="rff" description="The receive FIFO is full.&lt;br&gt;0: not full.&lt;br&gt;1: full." range="3" property="RW"/>
				<Member name="rne" description="The receive FIFO is not empty.&lt;br&gt;0: empty.&lt;br&gt;1: not empty." range="2" property="RW"/>
				<Member name="tnf" description="The receive FIFO is not full.&lt;br&gt;0: full.&lt;br&gt;1: not full." range="1" property="RW"/>
				<Member name="tfe" description="The receive FIFO is empty.&lt;br&gt;0: not empty.&lt;br&gt;1: empty." range="0" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="SPICPSR" description="SPICPSR is a clock prescale register." value="0x0000" startoffset="0x010">
				<Member name="reserved" description="Reserved." range="15:8" property="RW"/>
				<Member name="cpsdvsr" description="Clock divider. The value must be an even number ranging from 2 to 254, depending on the frequency of the input clock SPICLK. The LSB returns 0 on reads." range="7:0" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="SPIIMSC" description="SPIIMSC is an interrupt mask register. The value 0 indicates that the interrupt is masked, andthe value 1 indicates that the interrupt is not masked." value="0x0000" startoffset="0x014">
				<Member name="reserved" description="Reserved." range="15:4" property="RW"/>
				<Member name="txim" description="Transmit FIFO interrupt mask.&lt;br&gt;0: If the transmit FIFO is half empty or contains less data, the interrupt is masked.&lt;br&gt;1: If the transmit FIFO is half empty or contains less data, the interrupt is not masked." range="3" property="RW"/>
				<Member name="rxim" description="Receive FIFO interrupt mask.&lt;br&gt;0: If the receive FIFO is half empty or contains less data, the interrupt is masked.&lt;br&gt;1: If the receive FIFO is half empty or contains less data, the interrupt is not masked." range="2" property="RW"/>
				<Member name="rtim" description="Receive timeout interrupt.&lt;br&gt;0: The receive timeout interrupt is masked.&lt;br&gt;1: The receive timeout interrupt is not masked." range="1" property="RW"/>
				<Member name="rorim" description="Receive overrun interrupt mask.&lt;br&gt;0: The receive FIFO overrun interrupt is masked.&lt;br&gt;1: The receive FIFO overrun interrupt is not masked.&lt;br&gt;When the bit value is 1, the hardware flow control function is enabled, that is, the SPI stops transmitting data after the receive FIFO is full." range="0" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="SPIRIS" description="SPIRIS is a raw interrupt status register. The value 0 indicates that no interrupt is generated,and the value 1 indicates that an interrupt is generated." value="0x0008" startoffset="0x018">
				<Member name="reserved" description="Reserved." range="15:4" property="RO"/>
				<Member name="txris" description="Raw interrupt status of the transmit FIFO interrupt." range="3" property="RO"/>
				<Member name="rxris" description="Raw interrupt status of the receive FIFO interrupt." range="2" property="RO"/>
				<Member name="rtris" description="Raw interrupt status of the receive timeout interrupt." range="1" property="RO"/>
				<Member name="rorris" description="Raw interrupt status of the receive overrun interrupt." range="0" property="RO"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="SPIMIS" description="SPIMIS is a masked interrupt status register. The value 0 indicates that no interrupt isgenerated, and the value 1 indicates that an interrupt is generated." value="0x0000" startoffset="0x01C">
				<Member name="reserved" description="Reserved." range="15:4" property="RO"/>
				<Member name="txmis" description="Masked interrupt status of the transmit FIFO interrupt." range="3" property="RO"/>
				<Member name="rxmis" description="Masked interrupt status of the receive FIFO interrupt." range="2" property="RO"/>
				<Member name="rtmis" description="Masked interrupt status of the receive timeout interrupt." range="1" property="RO"/>
				<Member name="rormis" description="Masked interrupt status of the receive overrun interrupt." range="0" property="RO"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="SPIICR" description="SPIICR is an interrupt clear register. Writing 1 clears the interrupt, and writing 0 has no effect." value="0x0000" startoffset="0x020">
				<Member name="reserved" description="Reserved." range="15:2" property="RO"/>
				<Member name="rtic" description="Receive timeout interrupt clear." range="1" property="RO"/>
				<Member name="roric" description="Receive overrun interrupt clear." range="0" property="RO"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="SPIDMACR" description="SPIDMACR is a DMA control register." value="0x0000" startoffset="0x024">
				<Member name="reserved" description="Reserved." range="15:2" property="WO"/>
				<Member name="txdmae" description="DMA transmit FIFO enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="1" property="WO"/>
				<Member name="rxdmae" description="DMA receive FIFO enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="0" property="WO"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="SPITXFIFOCR" description="SPITXFIFOCR is a transmit FIFO control register." value="0x0009" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="15:6" property="RW"/>
				<Member name="txintsize" description="Threshold for the transmit FIFO to transmit the interrupt request. That is, when the number of data segments in the transmit FIFO is smaller than or equal to the value of TXINTSize, TXRIS takes effect.&lt;br&gt;000: 1.&lt;br&gt;001: 4.&lt;br&gt;010: 8.&lt;br&gt;011: 16.&lt;br&gt;100: 32.&lt;br&gt;101: 64.&lt;br&gt;110: 64.&lt;br&gt;111: 64." range="5:3" property="RW"/>
				<Member name="dmatxbrsize" description="Threshold for the transmit FIFO to transmit the request for the DMA burst transfer. That is, when the number of data segments in the transmit FIFO is smaller than or equal to the number of words determined by the result of (256 – DMATXBRSize), DMATXBREQ takes effect. The word length is 16 bits.&lt;br&gt;000: 1.&lt;br&gt;001: 4.&lt;br&gt;010: 8.&lt;br&gt;011: 16.&lt;br&gt;100: 32.&lt;br&gt;101: 64.&lt;br&gt;110: 128.&lt;br&gt;111: 128." range="2:0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="SPIRXFIFOCR" description="SPIRXFIFOCR is a receive FIFO control register." value="0x0009" startoffset="0x02C">
				<Member name="reserved" description="Reserved." range="15:6" property="RW"/>
				<Member name="rxintsize" description="Threshold for the receive FIFO to transmit interrupt request. That is, when the number of data segments in the receive FIFO is greater than or equal to the number of words determined by the result of (256 – RXINTSize), RXRIS takes effect. The word length is 16 bits.&lt;br&gt;000: 1.&lt;br&gt;001: 4.&lt;br&gt;010: 8.&lt;br&gt;011: 16.&lt;br&gt;100: 32.&lt;br&gt;101: 64.&lt;br&gt;110: 64.&lt;br&gt;111: 64." range="5:3" property="RW"/>
				<Member name="dmarxbrsize" description="Threshold for the receive FIFO to transmit the request for the DMA burst transfer. That is, when the number of data segments in the receive FIFO is greater than or equal to the number of words specified by DMARXBRSize, DMARXBREQ takes effect.&lt;br&gt;000: 1.&lt;br&gt;001: 4.&lt;br&gt;010: 8.&lt;br&gt;011: 16.&lt;br&gt;100: 32.&lt;br&gt;101: 64.&lt;br&gt;110: 128.&lt;br&gt;111: 224." range="2:0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="UART" i2cSupport="false">
			<Module baseAddress="0x101FB000"/>
			<Module baseAddress="0x101FC000"/>
			<Module baseAddress="0x101FE000"/>
			<RegisterGroup name="UART_DR" description="UART_DR is a UART data register used to store the receive data and transmit data. Thereception status can be read from this register." value="0x00" startoffset="0x000">
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="oe" description="Overrun error.&lt;br&gt;0: No overrun error occurs.&lt;br&gt;1: An overrun error occurs. The full receive FIFO receives an additional data segment." range="11" property="RO"/>
				<Member name="be" description="Break error.&lt;br&gt;0: No break error occurs.&lt;br&gt;1: A break error occurs. The period for maintaining the low level of the input of the receive data is longer than the transfer time of a full word (including start bit, data, parity bit and stop bit)." range="10" property="RO"/>
				<Member name="pe" description="Parity check error.&lt;br&gt;0: No parity check error occurs.&lt;br&gt;1: A parity check error occurs." range="9" property="RO"/>
				<Member name="fe" description="Frame error.&lt;br&gt;0: No frame error occurs.&lt;br&gt;1: A frame error occurs (incorrect stop bit)." range="8" property="RO"/>
				<Member name="data" description="Receive data and transmit data." range="7:0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="UART_RSR" description="UART_RSR is a receive status register/error clear register.When the read operation is performed, the register functions as the receive status register.When the write operation is performed, the register functions as the error clear register.The receive status can also be read from UART_DR. The status information about the break,frame and parity read from UART_DR has a higher priority than the information read fromUART_RSR (that is, the status change in UART_DR is faster than that in UART_RSR).Any write operations performed on the UART_RSR register will reset the register." value="0x00" startoffset="0x004">
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="oe" description="Overrun error.&lt;br&gt;0: No overrun error occurs.&lt;br&gt;1: An overrun error occurs.&lt;br&gt;When the FIFO is full, the contents in the FIFO are kept valid because no more data will be written to the FIFO. The offset register, however, will overrun. The CPU must read the data immediately to empty the FIFO." range="3" property="RW"/>
				<Member name="be" description="Break error.&lt;br&gt;0: No break error occurs.&lt;br&gt;1: A break error occurs.&lt;br&gt;Occurrence condition of break errors: The period for maintaining the low level of the input of the receive data is longer than the transfer time of a full word (with defined start bit, data, parity bit and stop bit)." range="2" property="RW"/>
				<Member name="pe" description="Parity check error.&lt;br&gt;0: No parity check error occurs.&lt;br&gt;1: A parity check error occurs in the receive data.&lt;br&gt;In FIFO mode, the parity check error is related to the data at the top of the FIFO." range="1" property="RW"/>
				<Member name="fe" description="Frame error.&lt;br&gt;0: No frame error occurs.&lt;br&gt;1: The stop bit in the received data is incorrect (the valid stop bit is 1)." range="0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="UART_FR" description="UART_FR is a UART flag register." value="0x0197" startoffset="0x018">
				<Member name="reserved" description="Reserved." range="15:8" property="-"/>
				<Member name="txfe" description="The meaning of this bit is determined by the UART_LCR_H[fen] status.&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the transmit holding register is empty.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the transmit FIFO is empty." range="7" property="RO"/>
				<Member name="rxff" description="The meaning of this bit is determined by the UART_LCR_H[FEN] status.&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the receive holding register is full.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the receive FIFO is full." range="6" property="RO"/>
				<Member name="txff" description="The meaning of this bit is determined by the UART_LCR_H[FEN] status.&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the transmit holding register is full.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the transmit FIFO is full." range="5" property="RO"/>
				<Member name="rxfe" description="The meaning of this bit is determined by the UART_LCR_H[FEN] status.&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the receive holding register is empty.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the receive FIFO is empty." range="4" property="RO"/>
				<Member name="busy" description="UART busy/idle state.&lt;br&gt;0: The UART is idle or the data transmission is complete.&lt;br&gt;1: The UART is busy with data transmission.&lt;br&gt;After this bit is set, the state persists until the whole byte (including all the stop bits) is completely transmitted from the offset register.&lt;br&gt;This bit is set once the transmit FIFO is not empty, no matter whether the UART is enabled or not." range="3" property="RO"/>
				<Member name="reserved" description="Reserved." range="2:0" property="-"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IBRD" description="UART_IBRD is an integral baud rate register." value="0x0000" startoffset="0x024">
				<Member name="bauddivint" description="Clock divider of the integral baud rate. All the bits are cleared during reset." range="15:0" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="UART_FBRD" value="0x00" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="banddivfrac" description="Clock divider of the fraction baud rate. All the bits are cleared during reset." range="5:0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="UART_LCR_H" description="UART_LCR_H is a transfer mode control register. The registers UART_LCR_H,UART_IBRD and UART_FBRD, you should also update UART_LCR_H at the same time.Total Reset Value" value="0x0000" startoffset="0x02C">
				<Member name="reserved" description="Reserved." range="15:8" property="-"/>
				<Member name="sps" description="Parity check select.&lt;br&gt;When bit[1], bit[2] and bit[7] of this register are set, the parity bit will be transmitted and detected as 0.&lt;br&gt;When bit[1] and bit[7] of this register are set and bit[2] is 0, the parity bit will be transmitted and detected as 1.&lt;br&gt;When bit[1], bit[2] and bit[7] are all cleared, the stick parity is disabled." range="7" property="RW"/>
				<Member name="wlen" description="Number of bits in a received or transmitted data frame.&lt;br&gt;00: 5 bits.&lt;br&gt;01: 6 bits.&lt;br&gt;10: 7 bits.&lt;br&gt;11: 8 bits." range="6:5" property="RW"/>
				<Member name="fen" description="Transmit and receive FIFOs enable control.&lt;br&gt;0: The transmit and receive FIFOs are disabled.&lt;br&gt;1: The transmit and receive FIFOs are enabled." range="4" property="RW"/>
				<Member name="stp2" description="Presence of the 2-bit wide stop bit at the end of a transmitted frame.&lt;br&gt;0: No 2-bit wide stop bit exists at the end of a transmitted frame.&lt;br&gt;1: A 2-bit wide stop bit exists at the end of a transmitted frame.&lt;br&gt;The receive logic does not check the 2-bit wide stop bit during data reception." range="3" property="RW"/>
				<Member name="eps" description="Selection of the odd or even parity check in the data transmitting and receiving processes.&lt;br&gt;0: The odd parity bit is generated or checked in the data transmitting and receiving processes.&lt;br&gt;1: The even parity bit is generated or checked in the data transmitting and receiving processes.&lt;br&gt;When UART_LCR_H[fen] is 0, this bit does take effect." range="2" property="RW"/>
				<Member name="pen" description="Parity check select bit.&lt;br&gt;0: The parity check is not used.&lt;br&gt;1: The transmit direction generates a parity bit, and the receive direction performs parity check." range="1" property="RW"/>
				<Member name="brk" description="Transmission break.&lt;br&gt;0: no effect.&lt;br&gt;1: After the current data is transmitted, the UTXD continuously outputs low levels.&lt;br&gt;Note: The software must set this bit to 1 and maintain the value for a period longer than the transfer time of two full frames to ensure that the break command is correctly performed. Generally, this bit should be cleared." range="0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="UART_CR" description="UART_CR is a UART control register.Perform the following steps to configure UART_CR:Write 0 to UART_CR[uarten] to disable the UART.Wait for the current data to be completely transmitted or received.Clear UART_LCR_H[fen].Configure UART_CR.Write 1 to UART_CR[uarten] to enable the UART.----End" value="0x0300" startoffset="0x030">
				<Member name="ctsen" description="CTS hardware flow control enable.&lt;br&gt;0: The CTS hardware flow control is not enabled.&lt;br&gt;1: The CTS hardware flow control is enabled. Data is transmitted only when the nUARTCTS signal is valid." range="15" property="RW"/>
				<Member name="rtsen" description="RTS hardware flow control enable.&lt;br&gt;0: The RTS hardware flow control is not enabled.&lt;br&gt;1: The RTS hardware flow control is enabled. The request for data reception is transmitted only when the receive FIFO has room for the data." range="14" property="RW"/>
				<Member name="reserved" description="Reserved." range="13:12" property="-"/>
				<Member name="rts" description="Request to transmit.&lt;br&gt;This bit indicates the negating of the status output signal nUARTRTS of the UART modem.&lt;br&gt;0: The output signal is not changed.&lt;br&gt;1: This bit is set to 1. As a result, the output signal is 0." range="11" property="RW"/>
				<Member name="dtr" description="Data transmission preparation.&lt;br&gt;This bit indicates the negating of the status output signal nUARTDTR of the UART modem.&lt;br&gt;0: The output signal is not changed.&lt;br&gt;1: This bit is set to 1. As a result, the output signal is 0." range="10" property="RW"/>
				<Member name="rxe" description="UART receive enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled.&lt;br&gt;If the UART is disabled during data reception, the reception of the current data will terminate before the reception properly stops." range="9" property="RW"/>
				<Member name="txe" description="UART transmit enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled.&lt;br&gt;If the UART is disabled during data transmission, the transmission of the current data will terminate before the transmission properly stops." range="8" property="RW"/>
				<Member name="lbe" description="Loopback enable.&lt;br&gt;0: disabled.&lt;br&gt;1: The UARTTXD output is looped back to UARTRXD." range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6:1" property="-"/>
				<Member name="uarten" description="UART enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled.&lt;br&gt;If the UART is disabled during data transmission or reception, the transmission or reception of the current data will terminate before the transmission or reception properly stops." range="0" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IFLS" description="UART_IFLS is a FIFP interrupt threshold selection register used to set the trigger lines(UART_TXINTR or UART_RXINTR) of FIFO interrupts." value="0x0012" startoffset="0x034">
				<Member name="reserved" description="Reserved." range="15:6" property="-"/>
				<Member name="rxiflsel" description="Threshold selection for the receive interrupt FIFO. The trigger points for the receive interrupts are as follows:&lt;br&gt;000: receive FIFO ≥ 1/8full&lt;br&gt;001: receive FIFO ≥ 1/4full&lt;br&gt;010: receive FIFO ≥ 1/2full&lt;br&gt;011: receive FIFO ≥ 3/4full&lt;br&gt;100: receive FIFO ≥ 7/8full&lt;br&gt;101–111: reserved." range="5:3" property="RW"/>
				<Member name="txiflsel" description="Threshold selection for the transmit interrupt FIFO. The trigger points for the transmit interrupts are as follows:&lt;br&gt;000: transmit FIFO ( 1/8full&lt;br&gt;001: transmit FIFO ( 1/4full&lt;br&gt;011: transmit FIFO ( 3/4full&lt;br&gt;010: transmit FIFO ( 1/2full&lt;br&gt;100: transmit FIFO ( 7/8full&lt;br&gt;101–111: reserved." range="2:0" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IMSC" description="UART_IMSC is an interrupt mask register used to mask interrupts." value="0x0000" startoffset="0x038">
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="oeim" description="Mask status of the overrun error interrupt.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="10" property="RW"/>
				<Member name="beim" description="Mask status of the break interrupt.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="9" property="RW"/>
				<Member name="peim" description="Mask status of the parity check interrupt.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="8" property="RW"/>
				<Member name="feim" description="Mask status of the frame error interrupt.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="7" property="RW"/>
				<Member name="rtim" description="Mask status of the receive timeout interrupt.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="6" property="RW"/>
				<Member name="txim" description="Mask status of the transmit interrupt.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="5" property="RW"/>
				<Member name="rxim" description="Mask status of the receive interrupt.&lt;br&gt;0: masked.&lt;br&gt;1: not masked." range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:0" property="-"/>
				<Register offset="0x038"/>
			</RegisterGroup>
			<RegisterGroup name="UART_RIS" description="UART_RIS is a raw interrupt status register. The contents in this register are not influencedby the interrupt mask register." value="0x0000" startoffset="0x03C">
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="oeris" description="Raw overrun error interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" property="RO"/>
				<Member name="beris" description="Raw break error interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="RO"/>
				<Member name="peris" description="Raw parity check interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="feris" description="Raw error interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="rtris" description="Raw receive timeout interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="txris" description="Raw transmit interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="rxris" description="Raw receive interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:0" property="-"/>
				<Register offset="0x03C"/>
			</RegisterGroup>
			<RegisterGroup name="UART_MIS" description="UART_MIS is a masked interrupt status register. The contents in this register are the results ofthe AND operation between the raw interrupt status and the interrupt mask." value="0x0000" startoffset="0x040">
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="oemis" description="Masked overrun error interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" property="RO"/>
				<Member name="bemis" description="Masked break error interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="RO"/>
				<Member name="pemis" description="Masked parity check interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="femis" description="Masked error interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="rtmis" description="Masked receive timeout interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="txmis" description="Masked transmit interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="rxmis" description="Masked receive interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:0" property="-"/>
				<Register offset="0x040"/>
			</RegisterGroup>
			<RegisterGroup name="UART_ICR" description="UART_ICR is an interrupt clear register. When a bit in the register is set to 1, thecorresponding interrupt is cleared. When a bit in the register is set to 0, the bit does not takeeffect." value="0x0000" startoffset="0x044">
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="oeic" description="Clear the overflow error interrupt.&lt;br&gt;0: no effect.&lt;br&gt;1: The interrupt is cleared." range="10" property="WO"/>
				<Member name="beic" description="Clear the break error interrupt.&lt;br&gt;0: no effect.&lt;br&gt;1: The interrupt is cleared." range="9" property="WO"/>
				<Member name="peic" description="Clear the parity check interrupt.&lt;br&gt;0: no effect.&lt;br&gt;1: The interrupt is cleared." range="8" property="WO"/>
				<Member name="feic" description="Clear the error interrupt.&lt;br&gt;0: no effect.&lt;br&gt;1: The interrupt is cleared." range="7" property="WO"/>
				<Member name="rtic" description="Clear the receive timeout interrupt.&lt;br&gt;0: no effect.&lt;br&gt;1: The interrupt is cleared." range="6" property="WO"/>
				<Member name="txic" description="Clear the transmit interrupt.&lt;br&gt;0: no effect.&lt;br&gt;1: The interrupt is cleared." range="5" property="WO"/>
				<Member name="rxic" description="Clear the receive interrupt.&lt;br&gt;0: no effect.&lt;br&gt;1: The interrupt is cleared." range="4" property="WO"/>
				<Member name="reserved" description="Reserved." range="3:0" property="-"/>
				<Register offset="0x044"/>
			</RegisterGroup>
			<RegisterGroup name="UART_DMACR" description="UART_DMACR is a DMA control register used to enable the DMA of the transmit FIFO andthe receive FIFO." value="0x0000" startoffset="0x048">
				<Member name="reserved" description="Reserved." range="15:3" property="-"/>
				<Member name="dmaonerr" description="Receive channel DMA enable control upon the occurrence of the UART error interrupt (UARTEINTR).&lt;br&gt;0: The output request of the receive channel DMA (UARTRXDMASREQ or UARRTXDMABREQ) is valid when the UART error interrupt (UARTEINTR) is valid.&lt;br&gt;1: The output request of the receive channel DMA (UARTRXDMASREQ or UARRTXDMABREQ) is invalid when the UART error interrupt (UARTEINTR) is valid." range="2" property="RW"/>
				<Member name="txdmae" description="DMA enable control of the receive FIFO.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="1" property="RW"/>
				<Member name="rxdmae" description="DMA enable control of the transmit FIFO.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="0" property="RW"/>
				<Register offset="0x048"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="USB" i2cSupport="false">
			<Module baseAddress="0x60080000"/>
			<RegisterGroup name="INSNREG00" description="INSNREG00 is a micro-frame length configuration register." value="0x00000000" startoffset="0x90">
				<Member name="reserved" description="Reserved." range="31:14" property="-"/>
				<Member name="val" description="Value of the micro-frame counter. This register is used only for emulation. In normal working conditions, the micro-frame length is 125 μs defined by the protocol. During emulation, you can configure the register to change the micro-frame length to shorten the emulation period." range="13:1" property="RW"/>
				<Member name="en" description="Enable the register.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="0" property="RW"/>
				<Register offset="0x90"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG04" description="INSNREG04 is a debug register." value="0x00000000" startoffset="0xA0">
				<Member name="reserved" description="Reserved." range="31:6" property="-"/>
				<Member name="auto_en" description="Automatic gauge enable.&lt;br&gt;0: enabled. (When the software resets the run/stop bit and the hchalted bit is not set, the suspend signal takes effect.)&lt;br&gt;1: disabled. (That is, the port is not suspended when the software clears the run/stop bit.)&lt;br&gt;The default value is 0." range="5" property="RW"/>
				<Member name="nak_reldfix_en" description="NAK reloading enable.&lt;br&gt;0: enabled.&lt;br&gt;1: disabled." range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="scaledwn_enum_time" description="Reduce the port enumeration time.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="2" property="RW"/>
				<Member name="hccparam_en" description="HCCPARAMS register write enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="1" property="RW"/>
				<Member name="hcsparam_en" description="HCSPARAMS register write enable.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="0" property="RW"/>
				<Register offset="0xA0"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG06" description="INSNREG06 is an AHB error status register." value="0x00000000" startoffset="0xA8">
				<Member name="err_capture" description="Whether an AHB error occurs.&lt;br&gt;0: No AHB error occurs.&lt;br&gt;1: An AHB error occurs." range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:12" property="-"/>
				<Member name="hbusrt_err" description="hburst value of the control transfer stage upon the AHB error occurrence." range="11:9" property="RO"/>
				<Member name="num_beat_err" description="Number of the beats in the current bust transfer upon the AHB error occurrence. The maximum beat number is 16.&lt;br&gt;0x00–0x10: valid.&lt;br&gt;0x11–0x1F: reserved." range="8:4" property="RO"/>
				<Member name="num_beat_ok" description="Number of completed beats in the current bust transfer upon the AHB error occurrence." range="3:0" property="RO"/>
				<Register offset="0xA8"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG07" description="INSNREG07 is an AHB error address register." value="0x00000000" startoffset="0xAC">
				<Member name="err_addr" description="Address of the control transfer stage upon the AHB error occurrence." range="31:0" property="RO"/>
				<Register offset="0xAC"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="CRG" i2cSupport="false">
			<Module baseAddress="0x101F5000"/>
			<RegisterGroup name="PERI_CRG0" description="PERI_CRG0 is a CPU clock gating and soft reset control register." value="0x00000000" startoffset="0x0040">
				<Member name="reserved" description="Reserved." range="31:7" property="RW"/>
				<Member name="cs_srst_req" description="CS soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="6" property="RW"/>
				<Member name="cluster_scu_srst_req" description="SCU soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="cluster_peri_srst_req" description="PERI soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="cpu_clkoff_sys_0" description="CPU0 clock off select.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="3" property="RW"/>
				<Member name="sc_wd_srst_req_0" description="WD0 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" property="RW"/>
				<Member name="cluster_dbg_srst_req_0" description="DBG0 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG1" description="PERI_CRG1 is a VOU clock and soft reset control register." value="0x00507F00" startoffset="0x0044">
				<Member name="reserved" description="Reserved." range="31:26" property="RW"/>
				<Member name="vo_hd_div" description="Ratio of the frequency of the VOHD clock to the frequency of the VOHD_DATE clock.&lt;br&gt;00: 1/2&lt;br&gt;01: 1/4&lt;br&gt;1X: 1/1" range="25:24" property="RW"/>
				<Member name="vo_hd_clk_sel" description="VOHD mode select.&lt;br&gt;0: high-definition (HD) mode&lt;br&gt;1: standard-definition (SD) mode" range="23" property="RW"/>
				<Member name="vohd_out_pctrl" description="VO HD output clock polarity.&lt;br&gt;0: forward direction&lt;br&gt;1: reverse direction" range="22" property="RW"/>
				<Member name="vo_hddac_sel" description="VO HD DAC clock select.&lt;br&gt;0: HD clock&lt;br&gt;1: 54 MHz" range="21" property="RW"/>
				<Member name="vosd_out_pctrl" description="VO SD output clock polarity.&lt;br&gt;0: forward direction&lt;br&gt;1: reverse direction" range="20" property="RW"/>
				<Member name="vo_sddac_sel" description="VO SD DAC clock select.&lt;br&gt;0: 54 MHz&lt;br&gt;1: HD clock" range="19" property="RW"/>
				<Member name="lcd_mode" description="LCD mode select.&lt;br&gt;0: non-LCD mode&lt;br&gt;1: LCD mode" range="18" property="RW"/>
				<Member name="vo_sc_div" description="VO clock divider select.&lt;br&gt;0: divided by 2&lt;br&gt;1: divided by 4" range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16:15" property="RW"/>
				<Member name="vo_hdac_cken" description="VO HD DAC clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="vo_hdate_cken" description="VO HD DATE clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="vo_hd_cken" description="VO HD clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="vo_sdac_cken" description="VO SD DAC clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" property="RW"/>
				<Member name="vo_sdate_cken" description="VO SD DATE clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="vo_sd_cken" description="VO SD clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="vo_hcken" description="VO bus clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" property="RW"/>
				<Member name="x2x_vou_srst_req" description="VOU BRG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="vo_srst_req" description="VO soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG2" description="PERI_CRG2 is an HDMI clock and soft reset control register." value="0x00000301" startoffset="0x0048">
				<Member name="reserved" description="Reserved." range="31:19" property="RW"/>
				<Member name="hdmi_test_sel" description="HDMI test clock select.&lt;br&gt;0: HDMI asclk&lt;br&gt;1: HDMI cec clk" range="18" property="RW"/>
				<Member name="hdmi_asclk_sel" description="HDMI ASCLK select.&lt;br&gt;0: HDMI PHY clock&lt;br&gt;1: PLL clock" range="17" property="RW"/>
				<Member name="hdmi_osclk_sel" description="HDMI OSCLK select.&lt;br&gt;0: HDMI PHY clock&lt;br&gt;1: PLL clock" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RW"/>
				<Member name="hdmi_idcken" description="HDMI pixel clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="hdmi_hcken" description="HDMI bus clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" property="RW"/>
				<Member name="otp_srst_req" description="OTP soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="hdmi_srst_req" description="HDMI soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG3" description="PERI_CRG3 is a VI0 clock and soft reset control register." value="0x00000300" startoffset="0x004C">
				<Member name="reserved" description="Reserved." range="31:18" property="RW"/>
				<Member name="vi0_pctrl" description="Polarity of the VI0 input clock.&lt;br&gt;0: forward&lt;br&gt;1: reverse" range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16:10" property="RW"/>
				<Member name="vi0_cken" description="VI0 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="vi_hcken" description="VI bus clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" property="RW"/>
				<Member name="x2x_viu_srst_req" description="VIU BRG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="vi_srst_req" description="VI soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG4" description="PERI_CRG4 is a VI1 clock and soft reset control register." value="0x00000100" startoffset="0x0050">
				<Member name="reserved" description="Reserved." range="31:18" property="RW"/>
				<Member name="vi1_pctrl" description="Polarity of the VI1 input clock.&lt;br&gt;0: forward&lt;br&gt;1: reverse" range="17" property="RW"/>
				<Member name="vi1_sel" description="VI1 clock select.&lt;br&gt;0: vi1_clk_in&lt;br&gt;1: vi0_clk_in" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RW"/>
				<Member name="vi1_cken" description="VI1 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG5" description="PERI_CRG5 is a TDE clock and soft reset control register." value="0x00000100" startoffset="0x0054">
				<Member name="reserved" description="Reserved." range="31:18" property="RW"/>
				<Member name="tde_clk_sel" description="TDE clock select.&lt;br&gt;00: 420 MHz&lt;br&gt;01: AXI clock&lt;br&gt;1x: reserved" range="17:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RW"/>
				<Member name="tde_cken" description="TDE clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="tde_srst_req" description="TDE soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG6" description="PERI_CRG6 is a GPU clock and soft reset control register." value="0x00000101" startoffset="0x0058">
				<Member name="reserved" description="Reserved." range="31:17" property="RW"/>
				<Member name="gpu_clk_sc_sel" description="GPU clock source select.&lt;br&gt;0: GPLL (700 MHz)&lt;br&gt;1: EPLL (750 MHz), for debugging" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RW"/>
				<Member name="gpu_cken" description="GPU clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="gpu_srst_req" description="GPU soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG7" description="PERI_CRG7 is an SCD clock and soft reset control register." value="0x00000200" startoffset="0x005C">
				<Member name="reserved" description="Reserved." range="31:10" property="RW"/>
				<Member name="scd_cken" description="SCD clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="reserved" description="Reserved." range="8:2" property="RW"/>
				<Member name="scd_srst_req" description="SCD soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG8" description="PERI_CRG8 is a VDH clock and soft reset control register." value="0x00000100" startoffset="0x0060">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="vdh0_cken" description="VDH0 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" property="RW"/>
				<Member name="x2x_vdh0_srst_req" description="VDH0 BRG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="vdh0_srst_req" description="VDH0 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG9" description="PERI_CRG9 is a DNR clock and soft reset control register." value="0x00000100" startoffset="0x0064">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="dnr_cken" description="DNR clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" property="RW"/>
				<Member name="x2x_dnr_srst_req" description="DNR BRG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="dnr_srst_req" description="DNR soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG10" description="PERI_CRG10 is a JPEG clock and soft reset control register." value="0x00000100" startoffset="0x0068">
				<Member name="reserved" description="Reserved." range="31:19" property="RW"/>
				<Member name="jpeg_clk_sel" description="JPEG clock source select.&lt;br&gt;1'b0: 125 MHz&lt;br&gt;1'b1: 250 MHz" range="18" property="RW"/>
				<Member name="jpeg_clk_scale" description="JPEG clock divider select.&lt;br&gt;00: no division&lt;br&gt;01: 148.5 x 15/16&lt;br&gt;10: 148.5 x 7/8&lt;br&gt;11: 148.5 x 3/4" range="17:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RW"/>
				<Member name="jpeg_cken" description="JPEG clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" property="RW"/>
				<Member name="x2x_jpeg_srst_req" description="JPEG BRG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="jpeg_srst_reg" description="JPEG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG11" description="PERI_CRG11 is a VEDU clock and soft reset control register." value="0x00000100" startoffset="0x006C">
				<Member name="reserved" description="Reserved." range="31:18" property="RW"/>
				<Member name="vedu_clk_scale" description="VEDU clock divider select.&lt;br&gt;2'b00: no division&lt;br&gt;2'b01: 100 x 7/8&lt;br&gt;2'b10: 100 x 3/4&lt;br&gt;2'b11: 100 x 1/2" range="17:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RW"/>
				<Member name="vedu_cken" description="VEDU clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" property="RW"/>
				<Member name="vedu_mdu_srst_req" description="VEDU MDU soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="vedu_jpge_srst_req" description="VEDU JPGE soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="3" property="RW"/>
				<Member name="vedu_vabt_srst_req" description="VEDU VARBITER soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" property="RW"/>
				<Member name="x2x_vedu_srst_req" description="VEDU BRG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="vedu_core_srst_req" description="VEDU core soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG12" description="PERI_CRG12 is an AO0 clock divider configuration register." value="0x00000000" startoffset="0x0070">
				<Member name="reserved" description="Reserved." range="31:24" property="RW"/>
				<Member name="ao_ckcfg0" description="Clock divider of AO MCLK0. The configured value is calculated as follows: (MCLK0/frequency of the SIO clock source) x 2^27." range="23:0" property="RW"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG13" description="PERI_CRG13 is an AO0 clock select configuration register." value="0x00000100" startoffset="0x0074">
				<Member name="reserved" description="Reserved." range="31:23" property="RW"/>
				<Member name="fsclk_div0" description="Division relationship between the bit clock BCLK and the sampling clock FS.&lt;br&gt;000: The FS is generated by dividing the BCLK by 16.&lt;br&gt;001: The FS is generated by dividing the BCLK by 32.&lt;br&gt;010: The FS is generated by dividing the BCLK by 48.&lt;br&gt;011: The FS is generated by dividing the BCLK by 64.&lt;br&gt;100: The FS is generated by dividing the BCLK by 128.&lt;br&gt;101: The FS is generated by dividing the BCLK by 256.&lt;br&gt;Other values: The FS is generated by dividing the BCLK by 8." range="22:20" property="RW"/>
				<Member name="bclk_div0" description="Division relationship between the main clock MCLK and the bit clock BCLK.&lt;br&gt;0000: The BCLK is generated by dividing the MCLK by 1.&lt;br&gt;0001: The BCLK is generated by dividing the MCLK by 3.&lt;br&gt;0010: The BCLK is generated by dividing the MCLK by 2.&lt;br&gt;0011: The BCLK is generated by dividing the MCLK by 4.&lt;br&gt;0100: The BCLK is generated by dividing the MCLK by 6.&lt;br&gt;0101: The BCLK is generated by dividing the MCLK by 8.&lt;br&gt;0110: The BCLK is generated by dividing the MCLK by 12.&lt;br&gt;0111: The BCLK is generated by dividing the MCLK by 16.&lt;br&gt;1000: The BCLK is generated by dividing the MCLK by 24.&lt;br&gt;1001: The BCLK is generated by dividing the MCLK by 32.&lt;br&gt;1010: The BCLK is generated by dividing the MCLK by 48.&lt;br&gt;1011: The BCLK is generated by dividing the MCLK by 64.&lt;br&gt;Other values: The BCLK is generated by dividing the MCLK by 8." range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RW"/>
				<Member name="ao0_cken" description="AO0 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:0" property="RW"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG15" description="PERI_CRG15 is an ADAC reset configuration register." value="0x00000000" startoffset="0x007C">
				<Member name="reserved" description="Reserved." range="31:2" property="RW"/>
				<Member name="adac_srst_req" description="ADAC soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="adac_dp_srst_req" description="ADAC DP soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG17" description="PERI_CRG17 is an AO configuration register." value="0x00000200" startoffset="0x0084">
				<Member name="reserved" description="Reserved." range="31:18" property="RW"/>
				<Member name="ao_clk_scale" description="AO clock divider select.&lt;br&gt;2'b00: no division&lt;br&gt;2'b01: 148.5 x 3/4&lt;br&gt;2'b10: 148.5/2&lt;br&gt;2'b11: 148.5 x 1/4" range="17:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RW"/>
				<Member name="ao_cken" description="HIAO working clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="reserved" description="Reserved." range="8:1" property="RW"/>
				<Member name="ao_srst_req" description="HIAO soft reset request.&lt;br&gt;0: deassert clear&lt;br&gt;1: clear" range="0" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG18" description="PERI_CRG18 is an SIO0 clock divider configuration register." value="0x00000000" startoffset="0x0088">
				<Member name="reserved" description="Reserved." range="31:24" property="RW"/>
				<Member name="ao_ckcfg3" description="Clock divider of SIO0 MCLK. The configured value is calculated as follows: (MCLK3/frequency of the SIO clock source) x 2^27." range="23:0" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG19" description="PERI_CRG19 is an SIO0 clock control register." value="0x00000100" startoffset="0x008C">
				<Member name="reserved" description="Reserved." range="31:27" property="RW"/>
				<Member name="sio0_bclkout_pctrl" description="SIO0 BCLKOUT polarity.&lt;br&gt;0: forward&lt;br&gt;1: reverse" range="26" property="RW"/>
				<Member name="sio0_bclk_pctrl" description="SIO0 BCLK polarity.&lt;br&gt;0: forward&lt;br&gt;1: reverse" range="25" property="RW"/>
				<Member name="sio0_oen" description="SIO0 BCLK IO OEN control.&lt;br&gt;0: BCLK IO is output.&lt;br&gt;1: BCLK IO is input." range="24" property="RW"/>
				<Member name="sio0_bclk_sel" description="SIO0 BCLK select.&lt;br&gt;0: Clocks are generated internally.&lt;br&gt;1: Clocks are input from the external ADAC chip." range="23" property="RW"/>
				<Member name="fsclk_div3" description="Division relationship between the bit clock BCLK and the sampling clock FS.&lt;br&gt;000: The FS is generated by dividing the BCLK by 16.&lt;br&gt;001: The FS is generated by dividing the BCLK by 32.&lt;br&gt;010: The FS is generated by dividing the BCLK by 48.&lt;br&gt;011: The FS is generated by dividing the BCLK by 64.&lt;br&gt;100: The FS is generated by dividing the BCLK by 128.&lt;br&gt;101: The FS is generated by dividing the BCLK by 256.&lt;br&gt;Other values: The FS is generated by dividing the BCLK by 8." range="22:20" property="RW"/>
				<Member name="bclk_div3" description="Division relationship between the main clock MCLK and the bit clock BCLK.&lt;br&gt;0000: The BCLK is generated by dividing the MCLK by 1.&lt;br&gt;0001: The BCLK is generated by dividing the MCLK by 3.&lt;br&gt;0010: The BCLK is generated by dividing the MCLK by 2.&lt;br&gt;0011: The BCLK is generated by dividing the MCLK by 4.&lt;br&gt;0100: The BCLK is generated by dividing the MCLK by 6.&lt;br&gt;0101: The BCLK is generated by dividing the MCLK by 8.&lt;br&gt;0110: The BCLK is generated by dividing the MCLK by 12.&lt;br&gt;0111: The BCLK is generated by dividing the MCLK by 16.&lt;br&gt;1000: The BCLK is generated by dividing the MCLK by 24.&lt;br&gt;1001: The BCLK is generated by dividing the MCLK by 32.&lt;br&gt;1010: The BCLK is generated by dividing the MCLK by 48.&lt;br&gt;1011: The BCLK is generated by dividing the MCLK by 64.&lt;br&gt;Other values: The BCLK is generated by dividing the MCLK by 8." range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RW"/>
				<Member name="sio0_cken" description="SIO0 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="sio0_srst_req" description="SIO0 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG24" description="PERI_CRG24 is a QAM/ADC/I2C clock and soft reset control register." value="0x00000700" startoffset="0x00A0">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="qam_clk_div" description="Clock divider of the QAM working clock.&lt;br&gt;clk_div = clk_source/[2 x (qam_clk_div + 1)]&lt;br&gt;Note: This field is valid only for Hi3716M V2XX chips, and is reserved for other chips." range="23:20" property="RW"/>
				<Member name="qam_clk_sel" description="QAM working clock select.&lt;br&gt;0: 74.25 MHz clock&lt;br&gt;1: 62.5 MHz clock" range="19" property="RW"/>
				<Member name="qam_tsclk_sel" description="QAM TSCLK clock select.&lt;br&gt;2'b00: 13.5 MHz (parallel mode)&lt;br&gt;2'b01: 27 MHz (serial mode)&lt;br&gt;2'b10: 50 MHz (serial mode)&lt;br&gt;2'b11: 74.25 MHz (serial mode)" range="18:17" property="RW"/>
				<Member name="qam_adsclk_pctrl" description="QAM ADSCLK polarity.&lt;br&gt;0: forward&lt;br&gt;1: reverse" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" property="RW"/>
				<Member name="i2c_qam_cken" description="I2C QAM clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="qamadc_cken" description="QAMADC clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="qam_cken" description="QAM clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" property="RW"/>
				<Member name="i2c_qam_srst_req" description="I2C QAM soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="qam_sc_rst_req" description="QAM soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00A0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG25" description="PERI_CRG25 is a PVR clock and soft reset control register." value="0x00007F00" startoffset="0x00A4">
				<Member name="reserved" description="Reserved." range="31:21" property="RW"/>
				<Member name="dmx_clk_scale" description="DMX clock divider select.&lt;br&gt;2'b00: no division&lt;br&gt;2'b01: 198 x 3/4&lt;br&gt;2'b10: 198 x 1/2&lt;br&gt;2'b11: 198 x 1/4" range="20:19" property="RW"/>
				<Member name="tsi_clkout_pctrl" description="TSI0 output clock polarity.&lt;br&gt;0: forward&lt;br&gt;1: reverse" range="18" property="RW"/>
				<Member name="tsi1_inclk_pctrl" description="TSI1 input clock polarity.&lt;br&gt;0: forward&lt;br&gt;1: reverse" range="17" property="RW"/>
				<Member name="tsi0_inclk_pctrl" description="TSI0 input clock polarity.&lt;br&gt;0: forward&lt;br&gt;1: reverse" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="RW"/>
				<Member name="tsi_clkout_cken" description="Status of the TSI0 output clock.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="tsi2_cken" description="TSI2 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="tsi1_cken" description="TSI1 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="tsi0_cken" description="TSI0 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" property="RW"/>
				<Member name="dmx_clk_sel" description="PVR DEMUX clock select.&lt;br&gt;0: 148.5 MHz clock&lt;br&gt;1: 198 MHz clock" range="10" property="RW"/>
				<Member name="dmx_cken" description="DMX clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="pvr_hcken" description="PVR bus clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="pvr_srst_req" description="PVR soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00A4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG26" description="PERI_CRG26 is an SF clock and soft reset control register." value="0x00000100" startoffset="0x00A8">
				<Member name="reserved" description="Reserved." range="31:21" property="RW"/>
				<Member name="sf_sysck_sel" description="SF working clock select.&lt;br&gt;0: 99 MHz&lt;br&gt;1: 250 MHz&lt;br&gt;Note: This bit must be set to 0 for the Hi3716M series." range="20" property="RW"/>
				<Member name="sf_rmiick1_sel" description="SF RMII down clock select.&lt;br&gt;0: Clocks are output to the PHY chip.&lt;br&gt;1: Clocks are input from the PHY chip." range="19" property="RW"/>
				<Member name="sf_rmiick0_sel" description="SF RMII up clock select.&lt;br&gt;0: Clocks are output to the PHY chip.&lt;br&gt;1: Clocks are input from the PHY chip." range="18" property="RW"/>
				<Member name="sf_rmiick1_oen" description="IO OEN control for the SF RMII down clock.&lt;br&gt;0: The RMII clock IO serves as output.&lt;br&gt;1: The RMII clock IO serves as input." range="17" property="RW"/>
				<Member name="sf_rmiick0_oen" description="IO OEN control for the SF RMII up clock.&lt;br&gt;0: The RMII clock IO serves as output.&lt;br&gt;1: The RMII clock IO serves as input." range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RW"/>
				<Member name="sf_cken" description="SF clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="sf_srst_req" description="SF soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00A8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG27" description="PERI_CRG27 is a GMAC clock and soft reset control register." value="0x00000F00" startoffset="0x00AC">
				<Member name="reserved" description="Reserved." range="31:19" property="RW"/>
				<Member name="gmac_rmii_refclk_oen" description="GMAC REFCLK PAD OEN control.&lt;br&gt;0: output&lt;br&gt;1: input" range="18" property="RW"/>
				<Member name="clk_gamc_txck_pctrl" description="Polarity of the GMAC transmit clock.&lt;br&gt;0: forward&lt;br&gt;1: reverse" range="17" property="RW"/>
				<Member name="gmac_refclk_sel" description="GMAC RMII reference clock select.&lt;br&gt;0: internal CRG&lt;br&gt;1: off-chip PHY" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RW"/>
				<Member name="gmac_txclk_en" description="GMAC transmit clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" property="RW"/>
				<Member name="gmac_rxclk_en" description="GMAC receive clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="gmac_refclk_en" description="GMAC RMII reference clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="gmac_cken" description="GMAC working clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" property="RW"/>
				<Member name="x2x_gmac_rst_req" description="GAMC BRG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="gmac_rst_req" description="GMAC soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00AC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG28" description="PERI_CRG28 is a PGD clock select control register." value="0x00000100" startoffset="0x00B0">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="pgd_cken" description="PGD clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" property="RW"/>
				<Member name="x2x_pgd_srst_req" description="PGD BRG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="pgd_srst_req" description="PGD soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00B0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG29" description="PERI_CRG29 is a CA clock and soft reset control register." value="0x00000100" startoffset="0x00B4">
				<Member name="reserved" description="Reserved." range="31:18" property="RW"/>
				<Member name="ca_clk_scale" description="CA clock divider select.&lt;br&gt;2'b00: 198 x 1/2&lt;br&gt;2'b01: 198 x 1/4&lt;br&gt;2'b10: no division&lt;br&gt;2'b11: 198 x 3/4" range="17:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RW"/>
				<Member name="ca_cken" description="CA clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" property="RW"/>
				<Member name="ca_ci_srst_req" description="CA CI soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="ca_kl_srst_req" description="CA KL soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00B4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG30" description="PERI_CRG30 is an NFC clock and soft reset control register." value="0x00000100" startoffset="0x00B8">
				<Member name="reserved" description="Reserved." range="31:17" property="RW"/>
				<Member name="nfc_clk_sel" description="NFC clock source select.&lt;br&gt;0: 24 MHz crystal oscillator clock&lt;br&gt;1: 99 MHz clock" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RW"/>
				<Member name="nfc_cken" description="NFC clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="nfc_srst_req" description="NFC soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG31" description="PERI_CRG31 is an SFC clock and soft reset control register." value="0x00000100" startoffset="0x00BC">
				<Member name="reserved" description="Reserved." range="31:19" property="RW"/>
				<Member name="sfc_clk_sel" description="SFC2X clock source select.&lt;br&gt;0XX: 24 MHz crystal oscillator clock&lt;br&gt;100: 99 MHz clock&lt;br&gt;101: 49.5 MHz clock&lt;br&gt;110: 198 MHz clock, for debugging&lt;br&gt;111: 148.5 MHz clock&lt;br&gt;Other values: reserved" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RW"/>
				<Member name="sfc_cken" description="SFC clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="sfc_srst_req" description="SFC soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG32" description="PERI_CRG32 is an SSMC clock and soft reset control register." value="0x00000100" startoffset="0x00C0">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="ssmc_cken" description="SSMC clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="ssmc_srst_req" description="SSMC soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00C0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG33" description="PERI_CRG33 is a DMA clock and soft reset control register." value="0x00000100" startoffset="0x00C4">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="dma_cken" description="DMA clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="dma_srst_req" description="DMA soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00C4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG34" description="PERI_CRG34 is an SSP clock and soft reset control register." value="0x00000100" startoffset="0x00C8">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="ssp_cken" description="SSP clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="ssp_srst_req" description="SSP soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00C8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG35" description="PERI_CRG35 is a SATA clock and soft reset control register." value="0x000003AF" startoffset="0x00CC">
				<Member name="reserved" description="Reserved." range="31:17" property="RW"/>
				<Member name="sata_clk_sel" description="SATA PHY reference clock select.&lt;br&gt;0: 25 MHz clock&lt;br&gt;1: 125 MHz clock" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RW"/>
				<Member name="sata0_cken" description="Status of the SATA controller port0 clock.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="sata_cken" description="Statuses of the SATA controller bus clock and PHY reference clock.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="rst_alive_s" description="Soft reset control for the alive clock domain of the SATA controller.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6" property="RW"/>
				<Member name="rst_rx0_s" description="Soft reset control for the clock domain of SATA controller rx0.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="reserved" description="Reserved." range="4" property="RW"/>
				<Member name="rst_tx0_s" description="Soft reset control for the clock domain of SATA controller tx0.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="3" property="RW"/>
				<Member name="rst_sata_s" description="Soft reset control for the SATA controller interface.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" property="RW"/>
				<Member name="rst_sataphy_s" description="Soft reset control for the SATA PHY.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="hrst_sata_s" description="Soft reset control for the SATA controller bus.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00CC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG36" description="PERI_CRG36 is a USB clock and soft reset control register." value="0x0000017F" startoffset="0x00D0">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="usb_cken" description="Statuses of the USB PHY reference clock and controller bus.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RW"/>
				<Member name="usb_ctrl_utmi1_req" description="Soft reset request of USB controller port1.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="6" property="RW"/>
				<Member name="usb_ctrl_utmi0_req" description="Soft reset request of USB controller port0.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="usb_ctrl_hub_req" description="Soft reset request of the USB controller hub.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="usbphy_port1_treq" description="Soft reset request of USB PHY port1.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="3" property="RW"/>
				<Member name="usbphy_port0_treq" description="Soft reset request of USB PHY port0.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" property="RW"/>
				<Member name="usbphy_req" description="Soft reset request of the USB PHY.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="usb_ahb_srst_req" description="Soft reset request of the USB controller bus.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00D0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG37" description="PERI_CRG37 is a PCI clock and soft reset control register." value="0x05000D00" startoffset="0x00D4">
				<Member name="reserved" description="Reserved." range="31:27" property="RW"/>
				<Member name="pcie_slot_cken" description="PCIe slot clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="26" property="RW"/>
				<Member name="reserved" description="Reserved." range="25" property="RW"/>
				<Member name="pcie_slot0_srst_req" description="Soft reset request of PCIe slot1.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:17" property="RW"/>
				<Member name="pcie_clk_sel" description="PCIe PHY reference clock select.&lt;br&gt;0: 100 MHz clock&lt;br&gt;1: 125 MHz clock" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RW"/>
				<Member name="x2x_pcies_cken" description="PCIeS BRG clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" property="RW"/>
				<Member name="pcie_phy_cken" description="PCIe PHY clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="reserved" description="Reserved." range="9" property="RW"/>
				<Member name="pcie0_cken" description="PCIe0 controller clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RW"/>
				<Member name="x2x_pcies_srst_req" description="Soft reset request of the PCIe slave bridge.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:3" property="RW"/>
				<Member name="x2x_pcie0_srst_req" description="Soft reset request of PCIe0 master bridge.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" property="RW"/>
				<Member name="pcie0_rst_req" description="Soft reset request of PCIe0 controller.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="pcie0_srst_req" description="Soft reset request of PCIe0 controller bus.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00D4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG38" description="PERI_CRG38 is an I2C0 clock and soft reset control register." value="0x00000100" startoffset="0x00D8">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="i2c0_cken" description="I2C0 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="i2c0_srst_req" description="I2C0 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00D8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG39" description="PERI_CRG39 is an I2C1 clock and soft reset control register." value="0x00000100" startoffset="0x00DC">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="i2c1_cken" description="I2C1 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="i2c1_srst_req" description="I2C1 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00DC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG40" description="PERI_CRG40 is an I2C2 clock and soft reset control register." value="0x00000100" startoffset="0x00E0">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="i2c2_cken" description="I2C2 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="i2c2_srst_req" description="I2C2 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00E0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG41" description="PERI_CRG41 is an I2C3 clock and soft reset control register." value="0x00000100" startoffset="0x00E4">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="i2c3_cken" description="I2C3 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="i2c3_srst_req" description="I2C3 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00E4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG42" description="PERI_CRG42 is an SCI0 clock and soft reset control register." value="0x00000100" startoffset="0x00E8">
				<Member name="reserved" description="Reserved." range="31:20" property="-"/>
				<Member name="sci_clk_div" description="Clock divider of the SCI working clock.&lt;br&gt;clk_div = clk_source/[2 x (sci_clk_div + 1)]&lt;br&gt;Note: This field is valid only for the Hi3716M V2XX chips, and is reserved for other chips." range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="-"/>
				<Member name="sci0_cken" description="SCI0 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="sci0_srst_req" description="SCI0 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG43" description="PERI_CRG43 is an SCI1 clock and soft reset control register." value="0x00000100" startoffset="0x00EC">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="sci1_cken" description="SCI1 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="sci1_srst_req" description="SCI1 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00EC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG44" description="PERI_CRG44 is a UART0 soft reset control register." value="0x00000000" startoffset="0x00F0">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="uart0_srst_req" description="UART0 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00F0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG45" description="PERI_CRG45 is a UART1 soft reset control register." value="0x00000000" startoffset="0x00F4">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="uart1_srst_req" description="UART1 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00F4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG46" description="PERI_CRG46 is an SDIO soft reset control register." value="0x00000300" startoffset="0x00F8">
				<Member name="reserved" description="Reserved." range="31:18" property="RW"/>
				<Member name="sdioclk_pctrl" description="Polarity of the SDIO SAP clock.&lt;br&gt;0: forward&lt;br&gt;1: reverse" range="17" property="RW"/>
				<Member name="sdioclk_sel" description="SDIO working clock select.&lt;br&gt;0: 24 MHz&lt;br&gt;1: 50 MHz" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="sdio_hclken" description="SDIO bus clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="sdio_cken" description="SDIO clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="sdio_srst_req" description="SDIO soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00F8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG47" description="PERI_CRG47 is a UART3 soft reset control register." value="0x00000000" startoffset="0x00FC">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="uart3_srst_req" description="UART3 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x00FC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG48" description="PERI_CRG48 is a DDRC clock gating control register." value="0x00000100" startoffset="0x0100">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="ddrc_cken" description="MDDRC clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG49" description="PERI_CRG49 is a PWM soft reset control register." value="0x00000000" startoffset="0x0104">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="pwm_srst_req" description="PWM soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0104"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG50" description="PERI_CRG50 is an MNT/OSC control register." value="0x00000030" startoffset="0x0108">
				<Member name="reserved" description="Reserved." range="31:6" property="RW"/>
				<Member name="test_clk_en" description="PLL test clock control.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="ring_osc_en" description="OSC clock output control.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="ring_enable_3" description="OSC ring3 enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="3" property="RW"/>
				<Member name="ring_enable_2" description="OSC ring2 enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="2" property="RW"/>
				<Member name="ring_enable_1" description="OSC ring1 enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="1" property="RW"/>
				<Member name="ring_enable_0" description="OSC ring0 enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="0" property="RW"/>
				<Register offset="0x0108"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG51" description="PERI_CRG51 is a bus bridge soft reset control register." value="0x00000000" startoffset="0x010C">
				<Member name="reserved" description="Reserved." range="31:10" property="RW"/>
				<Member name="x2x_s4_stst_req" description="X2X S4 BRG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="9" property="RW"/>
				<Member name="x2x_m1_stst_req" description="X2X M1 BRG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="8" property="RW"/>
				<Member name="x2h_lp_srst_req" description="X2H LP BRG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="7" property="RW"/>
				<Member name="x2h_hp_srst_req" description="X2H HP BRG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="6" property="RW"/>
				<Member name="maxi_srst_req" description="AXI BRG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="meaxi_srst_req" description="AXI_E BRG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="x2p_srst_req" description="X2P BRG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2" property="RW"/>
				<Member name="h2x_lp_srst_req" description="H2X LP BRG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="h2x_hp_srst_req" description="H2X HP BRG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x010C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="DMA" i2cSupport="false">
			<Module baseAddress="0x60030000"/>
			<RegisterGroup name="DMAC_INT_STAT" description="DMAC_INT_STAT is an interrupt status register. It shows the status of the masked interrupts.If certain bits of DMAC_INT_TC_STAT and DMAC_INT_ERR_STAT are masked at thesame time, the corresponding bit of DMAC_INT_STAT1 is also masked. Each bit ofDMAC_INT_STAT maps to one DMAC channel. When a bit is 1, it indicates that an interruptrequest is generated in the corresponding channel and the interrupt request may be an errorinterrupt or a terminal count interrupt." value="0x00000000" startoffset="0x000">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="int_stat" description="Status of the masked interrupts of each DMA channel. Bit[7:0] map to channels 7–0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated. The interrupt request may be an error interrupt or a terminal count interrupt." range="7:0" property="RO"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_INT_TC_STAT" description="DMAC_INT_TC_STAT is a terminal count interrupt status register. It shows the status of themasked terminal count interrupts. The corresponding mask bit is DMAC_CX_CONFIG[itc],where X is the channel number ranging from 0 to 7. The register must work withOffset Address" value="0x00000000" startoffset="0x004">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="nt_tc_stat" description="Status of the masked terminal count interrupts. Bit[7:0] map to channels 7–0.&lt;br&gt;0: No terminal count interrupt is generated.&lt;br&gt;1: A terminal count interrupt is generated." range="7:0" property="RO"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_INT_TC_CLR" description="DMAC_INT_TC_CLR is a terminal count interrupt clear register. It is used to clear terminalcount interrupts." value="0x00000000" startoffset="0x008">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="int_tc_clr" description="Terminal count interrupt clear. Bit[7:0] map to channels 7–0.&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="7:0" property="WO"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_INT_ERR_STAT" description="DMAC_INT_ERR_STAT is an error interrupt status register. It shows the statuses of themasked error interrupts. The corresponding mask bit is DMAC_CX_CONFIG[ie]. Theregister must work with DMAC_INT_STAT." value="0x00000000" startoffset="0x00C">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="int_err_stat" description="Status of masked error interrupts. Bit[7:0] map to channels 7–0.&lt;br&gt;0: No error interrupt is generated.&lt;br&gt;1: An error interrupt is generated." range="7:0" property="RO"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_INT_ERR_CLR" description="DMAC_INT_ERR_CLR is an error interrupt clear register. It is used to clear error interrupts." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="int_err_clr" description="Error interrupt clear. Bit[7:0] map to channels 7–0.&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="7:0" property="WO"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_RAW_INT_TC_STATUS" description="DMAC_RAW_INT_TC_STATUS is a raw terminal count interrupt status register. It showsthe status of the raw terminal count interrupt of each channel." value="0x00000000" startoffset="0x014">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="raw_int_tc_stat" description="Status of the raw terminal count interrupt of each channel. Bit[7:0] map to channels 7–0.&lt;br&gt;0: No terminal count interrupt is generated.&lt;br&gt;1: A terminal count interrupt is generated." range="7:0" property="RO"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_RAW_INT_ERR_STATUS" description="DMAC_RAW_INT_ERR_STATUS is a raw error interrupt status register. It shows the statusof the raw error interrupt of each channel." value="0x00000000" startoffset="0x018">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="raw_int_err_stat" description="Status of the raw error interrupt of each channel. Bit[7:0] map to channels 7–0.&lt;br&gt;0: No error interrupt is generated.&lt;br&gt;1: An error interrupt is generated." range="7:0" property="RO"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_ENBLD_CHNS" description="DMAC_ENBLD_CHNS is a DMAC channel enable status register. It shows the enabledchannels.For example, if a bit of DMAC_ENBLD_CHNS is 1, it indicates that the correspondingchannel is enabled. The enable bit of DMAC_CX_CONFIG determines whether thecorresponding channel is enabled. When the DMA transfer of a channel is complete, the bit ofOffset Address" value="0x00000000" startoffset="0x01C">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="enabled_channels" description="Channel enable. Bit[7:0] map to channels 7–0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7:0" property="RO"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SOFT_BREQ" description="DMAC_SOFT_BREQ is a DMA burst request register for software. It is used to controlwhether to generate a DMA burst request using software.When this register is read, the device that is requesting the DMA burst transfer can be queried.This register and any peripheral each can generate a DAM request.Note:Do not use a software DMA request and a hardware DMA request at the same time." value="0x00000000" startoffset="0x020">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="soft_breq" description="Controls whether to generate a DMA burst transfer request using software. For the details about the request signal corresponding to each bit, see Table 3-45.&lt;br&gt;When this register is written:&lt;br&gt;0: No effect.&lt;br&gt;1: A DMA burst transfer request is generated. When the transfer is complete, the corresponding bit is cleared.&lt;br&gt;When this register is read:&lt;br&gt;0: The peripheral corresponding to the request signal DMACBREQ[15:0] does not send a DMA burst request.&lt;br&gt;1: The peripheral corresponding to the request signal DMACBREQ[15:0] is requesting a DMA burst transfer." range="15:0" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SOFT_SREQ" description="DMAC_SOFT_SREQ is a DMA single request register for software. It is used to controlwhether to generate a DMA single transfer request using software.When this register is read, the device that is requesting the DMA single transfer can bequeried. This register and any of the 16 DMA request input signals of the DMAC each cangenerate a DMA request.Note:Do not use a software DMA request and a hardware DMA request at the same time." value="0x00000000" startoffset="0x024">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="soft_sreq" description="Controls whether to generate a DMA single transfer request using software. For details about the request signal corresponding to each bit, see Table 3-45.&lt;br&gt;When this register is written:&lt;br&gt;0: No effect.&lt;br&gt;1: A DMA single transfer request is generated. When the transfer is complete, the corresponding bit is cleared.&lt;br&gt;When this register is read:&lt;br&gt;0: The peripheral corresponding to the request signal DMACBREQ[15:0] does not send a DMA single request.&lt;br&gt;1: The peripheral corresponding to the request signal DMACBREQ[15:0] is requesting a DMA single transfer." range="15:0" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SOFT_LBREQ" description="DMAC_SOFT_LBREQ is a DMA last burst request register for software. It is used to controlwhether to generate a DMA last burst transfer request using software." value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="soft_lbreq" description="Controls whether to generate a last burst request using software. For details about the request signal corresponding to each bit, see ?Table 3-45.&lt;br&gt;0: No effect.&lt;br&gt;1: A DMA last burst transfer request is generated. When the transfer is complete, the corresponding bit is cleared." range="15:0" property="WO"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SOFT_LSREQ" description="DMAC_SOFT_LSREQ is a DMA last single request register for software. It is used to controlwhether to generate a DMA last single transfer request." value="0x00000000" startoffset="0x02C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="soft_lsreq" description="Controls whether to generate a last single request using software. For details about the request signal corresponding to each bit, see ?Table 3-45.&lt;br&gt;0: No effect.&lt;br&gt;1: A DMA last single transfer request is generated. When the transfer is complete, the corresponding bit is cleared." range="15:0" property="WO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CONFIG" description="DMAC_CONFIG is a configuration register. It is used to configure DMAC operations. Youcan change the endian modes of the two master interfaces of the DMAC by writing to m1(bit[1]) and m2 (bit[2]) of this register. After reset, the modes of the two master interfaces areset to little endian.Note:Both two Masters work in little endian mode." value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved." range="31:3" property="-"/>
				<Member name="m2" description="Endian mode of Master 2.&lt;br&gt;0: little endian mode&lt;br&gt;1: big endian mode" range="2" property="RW"/>
				<Member name="m1" description="Endian mode of Master 1.&lt;br&gt;0: little endian mode&lt;br&gt;1: big endian mode" range="1" property="RW"/>
				<Member name="e" description="DMAC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SYNC" description="DMAC_SYNC is a synchronization register. It is used to enable or disable thesynchronization logic provided for DMA request signals." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="dmac_sync" description="Controls whether to synchronize the request signals. For the request signal corresponding to each bit, see Table 3-45.&lt;br&gt;0: enable the synchronization logic provided for the DMA request signals of the corresponding peripheral.&lt;br&gt;1: disable the synchronization logic provided for the DMA request signals of the corresponding peripheral." range="15:0" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CX_SRC_ADDR" value="0x00000000" startoffset="0x100+X*0x20">
				<Member name="src_addr" description="DMA source address." range="31:0" property="RW"/>
				<Register offset="0x100"/>
				<Register offset="0x120"/>
				<Register offset="0x140"/>
				<Register offset="0x160"/>
				<Register offset="0x180"/>
				<Register offset="0x1a0"/>
				<Register offset="0x1c0"/>
				<Register offset="0x1e0"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CX_DEST_ADDR" value="0x00000000" startoffset="0x104+X*0x20">
				<Member name="dest_addr" description="DMA destination address." range="31:0" property="RW"/>
				<Register offset="0x104"/>
				<Register offset="0x124"/>
				<Register offset="0x144"/>
				<Register offset="0x164"/>
				<Register offset="0x184"/>
				<Register offset="0x1a4"/>
				<Register offset="0x1c4"/>
				<Register offset="0x1e4"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CXLLI" value="0x00000000" startoffset="0x108+X*0x20">
				<Member name="lli" description="LLI. The bit[31:2]of the next LLI node address and the address bit[1:0] are both set to 0. A linked list address must be 4-byte aligned." range="31:2" property="RW"/>
				<Member name="r" description="Reserved. This bit must be 0 during writes and must be masked during reads." range="1" property="RW"/>
				<Member name="lm" description="Master for loading the next LLI node.&lt;br&gt;0: Master1&lt;br&gt;1: Master2" range="0" property="RW"/>
				<Register offset="0x108"/>
				<Register offset="0x128"/>
				<Register offset="0x148"/>
				<Register offset="0x168"/>
				<Register offset="0x188"/>
				<Register offset="0x1a8"/>
				<Register offset="0x1c8"/>
				<Register offset="0x1e8"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CX_CONTROL" value="0x00000000" startoffset="0x10C+X*0x20">
				<Member name="i" description="Terminal count interrupt enable. This bit determines whether the current LLI node triggers a terminal count interrupt.&lt;br&gt;0: not trigger&lt;br&gt;1: trigger" range="31" property="RW"/>
				<Member name="prot" description="HPROT[2:0] access protection signal transmitted by the Master." range="30:28" property="RW"/>
				<Member name="di" description="Destination address increment.&lt;br&gt;0: The destination address is not incremented&lt;br&gt;1: The destination address is incremented once after a data segment is transferred&lt;br&gt;If the destination device is a peripheral, the destination address is not incremented. If the destination device is a memory, the destination address is incremented." range="27" property="RW"/>
				<Member name="si" description="Source address increment.&lt;br&gt;0: The source address is not incremented&lt;br&gt;1: The source address is incremented once after a data segment is transferred&lt;br&gt;If the source device is a peripheral, the source address is not incremented. If the source device is a memory, the source address is incremented." range="26" property="RW"/>
				<Member name="d" description="Master for accessing the destination device.&lt;br&gt;0: The SPDIF, SIO0, SIO1, UART0, UART1, and SCI access the destination device using Master1.&lt;br&gt;1: The SPI flash, NAND flash, NOR flash, and DDRC access the destination device using Master 2." range="25" property="RW"/>
				<Member name="s" description="Master for accessing the source device.&lt;br&gt;0: The SPDIF, SIO0, SIO1, UART0, UART1, and SCI access the source device using Master1.&lt;br&gt;1: The SPI flash, NAND flash, NOR flash, and DDRC access the source device using Master2." range="24" property="RW"/>
				<Member name="dwidth" description="Transfer bit width of the destination device.&lt;br&gt;The transfer bit width is invalid if it is greater than the bit width of the Master.&lt;br&gt;The data widths of the destination and source devices can be different. The hardware automatically packs and unpacks the data.&lt;br&gt;For the mapping between the value of DWidth and the bit width, see Table 3-48." range="23:21" property="RW"/>
				<Member name="swidth" description="Transfer bit width of the source device.&lt;br&gt;The transfer bit width is invalid if it is greater than the bit width of the Master.&lt;br&gt;The data widths of the destination and source devices can be different. The hardware automatically packs and unpacks the data.&lt;br&gt;For the mapping between the value of SWidth and the bit width, see Table 3-48." range="20:18" property="RW"/>
				<Member name="dbsize" description="Burst size of the destination device.&lt;br&gt;Indicates the number of data segments to be transferred by the destination device in a burst transfer, that is, the number of transferred data segments when DMACCxBREQ is valid.&lt;br&gt;This value must be set to a burst size supported by the destination device. If the destination device is a memory, the value is set to the storage area size beyond the storage address boundary.&lt;br&gt;For the mapping between the value of DBSize and the transfer length, see Table 3-47." range="17:15" property="RW"/>
				<Member name="sbsize" description="Burst size of the source device.&lt;br&gt;Indicates the number of data segments to be transferred by the source device in a burst transfer, that is, the number of transferred data segments when DMACCxBREQ is valid.&lt;br&gt;The value must be set to a burst size supported by the source device. If the source device is a memory, the value is set to the storage area size beyond the storage address boundary.&lt;br&gt;For the mapping between the value of SBSize and the transfer length, see Table 3-47." range="14:12" property="RW"/>
				<Member name="transfersize" description="The DMA transfer size can be configured by writing to DMAC_CX_CONTROL only when the DMAC is a flow controller. The transfer size indicates the number of the data segments to be transferred by the source device.&lt;br&gt;When DMAC_CX_CONTROL is read, the number of data segments transferred through the bus connected to the destination device is obtained.&lt;br&gt;When a channel is active, no valid information is obtained when this register is read. This is because that after software obtains the register value, the value is changed during data transfer. Therefore, the register is read after the channel is enabled and data transfer is stopped." range="11:0" property="RW"/>
				<Register offset="0x10c"/>
				<Register offset="0x12c"/>
				<Register offset="0x14c"/>
				<Register offset="0x16c"/>
				<Register offset="0x18c"/>
				<Register offset="0x1ac"/>
				<Register offset="0x1cc"/>
				<Register offset="0x1ec"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CX_CONFIG" value="0x00000000" startoffset="0x110+X*0x20">
				<Member name="reserved" description="Reserved.&lt;br&gt;This bit must be 0 during writes and must be masked during reads." range="31:19" property="-"/>
				<Member name="h" description="Halt bit.&lt;br&gt;0: The DMA request is allowed.&lt;br&gt;1: The subsequent DMA requests are ignored and the contents in the channel FIFO are completely transferred.&lt;br&gt;This bit can disable a DMA channel without data loss by working with the Active bit and the Channel Enable bit." range="18" property="RW"/>
				<Member name="a" description="Active bit.&lt;br&gt;0: There is no data in the channel FIFO.&lt;br&gt;1: There is data in the channel FIFO.&lt;br&gt;This bit can disable a DMA channel without data loss by working with the Halt bit and Channel Enable bit." range="17" property="RO"/>
				<Member name="l" description="Lock bit.&lt;br&gt;0: Disable lock transfer on the bus.&lt;br&gt;1: Enable lock transfer on the bus." range="16" property="RW"/>
				<Member name="itc" description="Terminal count interrupt mask bit.&lt;br&gt;0: Mask the terminal count interrupts of the channel.&lt;br&gt;1: Do not mask the terminal count interrupts of the channel." range="15" property="RW"/>
				<Member name="ie" description="Error interrupt mask bit.&lt;br&gt;0: Mask the error interrupts of the channel.&lt;br&gt;1: Do not mask the error interrupts of the channel." range="14" property="RW"/>
				<Member name="flow_cntrl" description="Flow control and transfer type field.&lt;br&gt;This field is used to specify the flow controller and the transfer type. The flow controller can be the DMAC, source device, or destination device.&lt;br&gt;The transfer type can be memory to peripheral, peripheral to memory, peripheral to peripheral, or memory to memory. For details, see Table 3-50." range="13:11" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;This bit must be 0 during writes and must be masked during reads." range="10" property="-"/>
				<Member name="dest_peripheral" description="Destination device. This field is used to select a peripheral request signal as the request signal of the DMA destination device of the channel.&lt;br&gt;If the destination device for DMA transfer is a memory, this field is ignored." range="9:6" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;This bit must be 0 during writes and must be masked during reads." range="5" property="-"/>
				<Member name="src_peripheral" description="Source device. This field is used to select a peripheral request signal as the request signal of the DMA source device of the channel.&lt;br&gt;If the source device for DMA transfer is a memory, this field is ignored." range="4:1" property="RW"/>
				<Member name="e" description="Channel enable bit. The current status of a channel can be queried by reading this register or DMACEnbldChns.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Clearing this bit can disable a channel. When this bit is cleared, the current bus continues to transfer data until all data is transferred. Then, the channel is disabled and the remaining data in the FIFO is lost. When the last LLI is transferred or an error occurs during transfer, the channel is also disabled and this bit is cleared. If you want to disable a channel without data loss, the Halt bit must be set to 1 so the subsequent DMA requests are ignored by the channel. After this, the Active bit must be polled until its value becomes 0. This indicates that there is no data in the channel FIFO. At this time, the Enable bit can be cleared.&lt;br&gt;To enable a channel by setting this bit to 1, you must reinitialize the channel. If a channel is enabled by setting this bit to 1 only, unexpected results may occur." range="0" property="RW"/>
				<Register offset="0x110"/>
				<Register offset="0x130"/>
				<Register offset="0x150"/>
				<Register offset="0x170"/>
				<Register offset="0x190"/>
				<Register offset="0x1b0"/>
				<Register offset="0x1d0"/>
				<Register offset="0x1f0"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="PERI_CTRL" i2cSupport="false">
			<Module baseAddress="0x10200000"/>
			<RegisterGroup name="START_MODE" description="START_MODE is a system startup status query register." value="0x00000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:23" property="RO"/>
				<Member name="por_sel" description="Power-on reset select.&lt;br&gt;0: The power-on reset signal is input from pins.&lt;br&gt;1: The power-on signal is input from the internal POR module.&lt;br&gt;Note: This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips." range="22" property="RO"/>
				<Member name="reserved" description="Reserved." range="21:20" property="RO"/>
				<Member name="mven" description="Macrovision enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" property="RO"/>
				<Member name="chipid" description="Chip version identification.&lt;br&gt;00000: Hi3716L&lt;br&gt;01000: Hi3716M&lt;br&gt;01101: Hi3716H&lt;br&gt;11110: Hi3716C&lt;br&gt;Other values: reserved" range="18:14" property="RO"/>
				<Member name="self_boot" description="Self-boot enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RO"/>
				<Member name="nf_bootbw" description="Bit width select of the NOR flash, NAND flash, or eMMC for booting the system. This bit is valid only during power-on.&lt;br&gt;0: 16 bits (NOR flash)/8 bits (NAND flash)/4 bits (eMMC)&lt;br&gt;1: 8 bits (NOR flash)/16 bits (NAND flash)/8 bits (eMMC)" range="12" property="RO"/>
				<Member name="jtag_sel" description="JTAG interface select after startup.&lt;br&gt;0: SoC JTAG interface&lt;br&gt;1: ARM JTAG interface" range="11" property="RO"/>
				<Member name="boot_sel" description="Boot memory type select.&lt;br&gt;00: SPI flash&lt;br&gt;01: NAND flash&lt;br&gt;10: NOR flash&lt;br&gt;11: eMMC" range="10:9" property="RO"/>
				<Member name="reserved" description="Reserved." range="8:7" property="RO"/>
				<Member name="nf_blksize" description="Block size of the NAND flash during booting.&lt;br&gt;0: 64 pages for the single level cell (SLC) component&lt;br&gt;1: 128 pages for the multi-level cell (MLC) component" range="6" property="RO"/>
				<Member name="nf_adnum" description="Number of addresses sent to the NAND flash.&lt;br&gt;0: four addresses&lt;br&gt;1: five addresses" range="5" property="RO"/>
				<Member name="nf_page" description="Page size of the NAND flash during booting.&lt;br&gt;00: 512 bytes&lt;br&gt;01: 2 KB&lt;br&gt;10: 4 KB&lt;br&gt;11: 8 KB" range="4:3" property="RO"/>
				<Member name="nf_ecc_type" description="ECC mode during booting.&lt;br&gt;000: non-ECC mode&lt;br&gt;001: 1-bit mode&lt;br&gt;010: 4-bit mode&lt;br&gt;011: 8-bit mode&lt;br&gt;100: 24-bit mode for 1 KB&lt;br&gt;101: 24-bit mode for 512 bytes&lt;br&gt;Other values: reserved" range="2:0" property="RO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_STAT" description="PERI_STAT is a peripheral status indicator register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="qam_orf" description="Synchronous overflow indicator of the rising edge of DCK0.&lt;br&gt;0: No overflow occurs.&lt;br&gt;1: An overflow occurs." range="0" property="RO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CTRL" description="PERI_CTRL is a peripheral control register." value="0x00000000" startoffset="0x0008">
				<Member name="jtag_sel" description="JTAG interface select.&lt;br&gt;00: A9 JTAG interface&lt;br&gt;01: PCIe JTAG interface&lt;br&gt;10: SATA JTAG interface&lt;br&gt;11: SoC JTAG interface" range="31:30" property="RW"/>
				<Member name="sdio_card_detect_n" description="Polarity of the SDIO card detection signal.&lt;br&gt;0: active low&lt;br&gt;1: active high" range="29" property="RW"/>
				<Member name="pcie_refclk_alfoen" description="Reserved." range="28" property="RW"/>
				<Member name="sata_phy0_ref_clk_sel" description="Output clock offset (in ppm). The default value is 0 and other values indicate reserved." range="27:20" property="RW"/>
				<Member name="ddrb_ck_skew_en" description="DDRB CK skew enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" property="RW"/>
				<Member name="ddra_ck_skew_en" description="DDRA CK skew enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="ddrb_odis_data" description="DQ[31:16], DM[3:2], and DQS[3:2] IO output enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="17" property="RW"/>
				<Member name="ddra_odis_data" description="DQ[15:0], DM[1:0], and DQS[1:0] IO output enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="16" property="RW"/>
				<Member name="gmac_intfmode_sel" description="Operating mode of the GMAC port.&lt;br&gt;000: GMII/MII&lt;br&gt;001: RGMII&lt;br&gt;100: RMII&lt;br&gt;Other values: reserved" range="15:13" property="RW"/>
				<Member name="gmac_endian" description="GMAC endian mode.&lt;br&gt;0: little endian&lt;br&gt;1: big endian" range="12" property="RW"/>
				<Member name="uart0_uart1_dma_sel" description="Multiplexing select of the DMACs of UART0 and UART1.&lt;br&gt;0: DMAC of UART0&lt;br&gt;1: DMAC of UART1" range="11" property="RW"/>
				<Member name="ebi_cs1_mode" description="Polarity of SMI CS1.&lt;br&gt;0: active low&lt;br&gt;1: active high" range="10" property="RW"/>
				<Member name="ebi_cs0_mode" description="Polarity of SMI CS0.&lt;br&gt;0: active low&lt;br&gt;1: active high" range="9" property="RW"/>
				<Member name="mdio_sel" description="MDIO select.&lt;br&gt;0: SF&lt;br&gt;1: GMAC" range="8" property="RW"/>
				<Member name="ssp_cs_sel" description="SSP CS multiplexing control.&lt;br&gt;0: SSP CS0&lt;br&gt;1: SSP CS1" range="7" property="RW"/>
				<Member name="ddrb_ck_skew" description="DDRB CK skew level. This field is valid when ddrb_ck_skew_en is enabled.&lt;br&gt;00: level-1 skew&lt;br&gt;01: level-2 skew&lt;br&gt;10: level-3 skew&lt;br&gt;11: level-4 skew" range="6:5" property="RW"/>
				<Member name="ddra_ck_skew" description="DDRA CK skew level. This field is valid when ddra_ck_skew_en is enabled.&lt;br&gt;00: level-1 skew&lt;br&gt;01: level-2 skew&lt;br&gt;10: level-3 skew&lt;br&gt;11: level-4 skew" range="4:3" property="RW"/>
				<Member name="sata_phy_mpll_ss_sel" description="Output clock offset.&lt;br&gt;00: 5,000 ppm&lt;br&gt;01: 4,500 ppm&lt;br&gt;10: 4,000 ppm&lt;br&gt;11: 3,000 ppm" range="2:1" property="RW"/>
				<Member name="cbar_en" description="VO cbar enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="CPU_STAT" description="CPU_STAT is an A9 status query register." value="0x01000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:25" property="RO"/>
				<Member name="l2_idle_stat" description="Status of the L2 cache controller.&lt;br&gt;0: non-idle&lt;br&gt;1: idle" range="24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:15" property="RO"/>
				<Member name="deflags0" description="Status of the internal data engine of core0.&lt;br&gt;Bit[6]: 0&lt;br&gt;Bit[5]: the same as the internal register FPSCR[7] of core0&lt;br&gt;Bit[4:0]: the same as the internal register FPSCR[4;0] of core0" range="14:8" property="RO"/>
				<Member name="core1_standbywfe" description="Reserved." range="7" property="RO"/>
				<Member name="core0_standbywfe" description="Whether core0 enters the wait for event (WFE) mode.&lt;br&gt;0: do not enter the WFE mode&lt;br&gt;1: enter the WFE mode" range="6" property="RO"/>
				<Member name="core1_standbywfi" description="Reserved." range="5" property="RO"/>
				<Member name="core0_standbywfi" description="Whether core0 enters the wait for interrupt (WFI) mode.&lt;br&gt;0: do not enter the WFI mode&lt;br&gt;1: enter the WFI mode" range="4" property="RO"/>
				<Member name="core1_pmupriv" description="Reserved." range="3" property="RO"/>
				<Member name="core0_pmupriv" description="Core0 status.&lt;br&gt;0: user mode&lt;br&gt;1: privileged mode" range="2" property="RO"/>
				<Member name="core1_pmusecure" description="Reserved." range="1" property="RO"/>
				<Member name="core0_pmusecure" description="Core0 secure status.&lt;br&gt;0: non-secure mode&lt;br&gt;1: secure mode" range="0" property="RO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="CPU_SET" description="CPU_SET is an A9 configuration register." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:3" property="RW"/>
				<Member name="core0_cfgnmfi" description="Whether core0 masks the fast interrupt request (FIQ).&lt;br&gt;0: clear the NMFI bit of the CP15 c1 control register&lt;br&gt;1: set the NMFI bit of the CP15 c1 control register to 1&lt;br&gt;Note: This bit can be configured only before the CPU core is reset." range="2" property="RW"/>
				<Member name="cfgsdisable" description="Access control for a specific internal register of the CPU core.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="core0_cp15sdisable" description="Access control for certain internal control registers of CPU core0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="EBICTRL" description="EBICTRL is an EBI control register." value="0x02008020" startoffset="0x001C">
				<Member name="ebi_arbt_dly" description="EBI arbitration delay control.&lt;br&gt;00: no interval between two arbitrations (default)&lt;br&gt;01: one clock cycle between two arbitrations&lt;br&gt;10: two clock cycles between two arbitrations&lt;br&gt;11: three clock cycles between two arbitrations" range="31:30" property="RW"/>
				<Member name="ebi_timeout2" description="Arbitration timeout cycle of EBI channel 2, ranging from 0x001 to 0x3FE.&lt;br&gt;The corresponding clock frequency is the frequency of the low-frequency bus clock." range="29:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:10" property="RW"/>
				<Member name="ebi_timeout1" description="Arbitration timeout cycle of EBI channel 1, ranging from 0x001 to 0x3FE.&lt;br&gt;The corresponding clock frequency is the frequency of the low-frequency bus clock." range="9:0" property="RW"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="SMICTRL0" description="SMICTRL0 is SMI control register 0. This register works with SMICTRL1 to configure theexternal async wait function of the SMI." value="0x00000004" startoffset="0x0020">
				<Member name="reserved" description="Reserved. Writing this bit returns 0 and reading this bit has no effect." range="31:2" property="RW"/>
				<Member name="wait_pol" description="Polarity of the SMI external async wait signal.&lt;br&gt;0: active low&lt;br&gt;1: active high" range="1" property="RW"/>
				<Member name="cntl_en" description="Enable signal of the SMI external async wait function.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="SMICTRL1" description="SMICTRL1 is SMI control register 1. This register works with SMICTRL0 to configure theexternal async wait function of the SMI." value="0x00FFFFFF" startoffset="0x0024">
				<Member name="reserved" description="Reserved. Reading this field returns 0, and writing to this field has no effect." range="31:24" property="RW"/>
				<Member name="cancl_wait_load" description="Valid width of the SMI external async wait signal, in the unit of T (clock cycle of the system bus)." range="23:0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB0" description="PERI_USB0 is a usb_config register." value="0x000333A8" startoffset="0x0028">
				<Member name="reserved" description="Reserved." range="31:21" property="RW"/>
				<Member name="preamble_sel" description="Idle cycle after the full-speed preamble packet.&lt;br&gt;0: five full-speed idle cycles after the full-speed preamble packet&lt;br&gt;1: four full-speed idle cycles after the full-speed preamble packet" range="20" property="RW"/>
				<Member name="ovr_merge_en" description="Overcurrent signal shared by two ports. That is, the port overcurrent signal when phy1_ovrcur_en or phy0_ovrcur_en is 1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" property="RW"/>
				<Member name="pwr_merge_en" description="Both phy1_pwr_en and phy0_pwr_en are enabled only when a port is powered on.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="usbovr_p_ctrl" description="Polarity for overcurrent protection.&lt;br&gt;0: active low&lt;br&gt;1: active high" range="17" property="RW"/>
				<Member name="usbpwr_p_ctrl" description="Polarity for power enable.&lt;br&gt;0: active low&lt;br&gt;1: active high" range="16" property="RW"/>
				<Member name="phy1_ovrcur_en" description="Overcurrent protection enable of PHY1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="phy0_ovrcur_en" description="Overcurrent protection enable of PHY0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="phy1_pwr_en" description="Power-off control for the PHY1 power supply.&lt;br&gt;0: power off&lt;br&gt;1: enable the power output of the controller" range="13" property="RW"/>
				<Member name="phy0_pwr_en" description="Power-off control for the PHY0 power supply.&lt;br&gt;0: power off&lt;br&gt;1: enable the power output of the controller" range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" property="RW"/>
				<Member name="ss_ena_incr16_i" description="AHB burst16 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="9" property="RW"/>
				<Member name="ss_ena_incr8_i" description="AHB burst8 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="8" property="RW"/>
				<Member name="ss_ena_incr4_i" description="AHB burst4 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="7" property="RW"/>
				<Member name="ss_ena_incrx_align_i" description="Burst alignment enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="6" property="RW"/>
				<Member name="ss_autoppd_on_overcur_en_i" description="Automatic port power-off enable during overcurrent.&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="5" property="RW"/>
				<Member name="rsv0" description="Reserved (ulpi mode16_en)." range="4" property="RW"/>
				<Member name="ulpi_bypass_en" description="ULPI bypass control. This bit must be set to 1.&lt;br&gt;0: ULPI mode&lt;br&gt;1: UTMI mode" range="3" property="RW"/>
				<Member name="app_start_clk_i" description="Open host controller interface (OHCI) clock control.&lt;br&gt;0: The OHCI works properly (default).&lt;br&gt;1: The OHCI clock is enabled in suspend mode." range="2" property="RW"/>
				<Member name="ohci_susp_lgcy_i" description="Strap input signal when the OHCI is suspended. The default value is 0." range="1" property="RW"/>
				<Member name="wordinterface" description="Data bit width select of the UTMI interface.&lt;br&gt;0: 8 bits (default)&lt;br&gt;1: 16 bits" range="0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB1" description="PERI_USB1 is the usb_phy0_config register." value="0x001D2188" startoffset="0x002C">
				<Member name="reserved" description="Reserved." range="31:23" property="RW"/>
				<Member name="siddq" description="Analog power power-off test enable of PHY0.&lt;br&gt;0: do not power off the analog power&lt;br&gt;1: power off the analog power&lt;br&gt;The default value is 0. The bit must be set to 0 before the built-in self test (BIST)." range="22" property="RW"/>
				<Member name="commononn" description="Whether XO BIAS BANDGAP PLL works when PHY0 is suspended.&lt;br&gt;0: clk48m_ohci output is always valid even when PHY0 is suspended. The default value is 0.&lt;br&gt;1: clk48m_ohci output is valid except when PHY0 is suspended." range="21" property="RW"/>
				<Member name="phy0_txhsxvtune" description="Crossover voltage tune signal of DP/DM.&lt;br&gt;11: default&lt;br&gt;10: +15 mV&lt;br&gt;01: –15 mV&lt;br&gt;00: reserved" range="20:19" property="RW"/>
				<Member name="phy0_sleepm" description="Sleep mode of port 0.&lt;br&gt;1: normal mode&lt;br&gt;0: sleep mode" range="18" property="RW"/>
				<Member name="phy0_loopbackenb" description="Loopback (from D+ to D-) test enable of PHY0. The default value is 0, and this bit must be set to 0." range="17" property="RW"/>
				<Member name="phy0_compdistune" description="HOSDISCONNECT threshold level tune signal of PHY0.&lt;br&gt;111: +4.5%&lt;br&gt;110: +3.0%&lt;br&gt;101: +1.5%&lt;br&gt;100: default&lt;br&gt;010: –3%&lt;br&gt;001: –4.5%&lt;br&gt;000: –6%&lt;br&gt;Other values: reserved" range="16:14" property="RW"/>
				<Member name="phy0_sqrxtune" description="Squelch circuit tune signal of PHY0.&lt;br&gt;111: –15%&lt;br&gt;110: –10%&lt;br&gt;101: –5%&lt;br&gt;100: default&lt;br&gt;011: +5%&lt;br&gt;010: +10%&lt;br&gt;001: +15%&lt;br&gt;000: +20%" range="13:11" property="RW"/>
				<Member name="phy0_txfslstune" description="FS LS impedance tune signal of PHY0.&lt;br&gt;1111: –5%&lt;br&gt;0111: –2.5%&lt;br&gt;0011: default&lt;br&gt;0001: +2.5%&lt;br&gt;0000: +5%&lt;br&gt;Others: reserved" range="10:7" property="RW"/>
				<Member name="phy0_txpreemphasistune" description="Pre-emphasis transmit enable in HS mode of PHY0.&lt;br&gt;1: enabled&lt;br&gt;0: disabled (default)" range="6" property="RW"/>
				<Member name="rev0" description="Reserved." range="5" property="RW"/>
				<Member name="phy0_txrisetune" description="High-speed signal up/down time tune of PHY0.&lt;br&gt;1: –8%&lt;br&gt;0: default" range="4" property="RW"/>
				<Member name="phy0_txverftune" description="DC level tune signal in HS mode of PHY1.&lt;br&gt;1111: +8.75%&lt;br&gt;1110: +7.5%&lt;br&gt;1101: +6.25%&lt;br&gt;1100: +5%&lt;br&gt;1011: +3.7%&lt;br&gt;1010: +2.5% &lt;br&gt;1001: +1.25% &lt;br&gt;1000: default&lt;br&gt;0111: –1.25%&lt;br&gt;0110: –2.5% &lt;br&gt;0101: –3.75% &lt;br&gt;0100: –5%&lt;br&gt;0011: –6.25%&lt;br&gt;0010: –7.5%&lt;br&gt;0001: –8.75%&lt;br&gt;0000: –10%" range="3:0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB2" description="PERI_USB2 is the usb_phy1_config register." value="0x001D2188" startoffset="0x0030">
				<Member name="reserved" description="Reserved." range="31:21" property="RW"/>
				<Member name="phy1_txhsxvtune" description="Crossover voltage tune signal of DP/DM.&lt;br&gt;11: default&lt;br&gt;10: +15 mV&lt;br&gt;01: –15 mV&lt;br&gt;00: reserved" range="20:19" property="RW"/>
				<Member name="phy1_sleepm" description="Sleep mode of port 1.&lt;br&gt;1: normal mode&lt;br&gt;0: sleep mode" range="18" property="RW"/>
				<Member name="phy1_loopbackenb" description="Loopback (from D+ to D-) test enable signal of PHY1.The default value is 0, and the bit must be set to 0." range="17" property="RW"/>
				<Member name="phy1_compdistune" description="HOSDISCONNECT threshold level tune signal of PHY1.&lt;br&gt;111: +4.5%&lt;br&gt;110: +3.0%&lt;br&gt;101: +1.5%&lt;br&gt;100: default&lt;br&gt;010: –3%&lt;br&gt;001: –4.5%&lt;br&gt;000: –6%&lt;br&gt;Other values: reserved" range="16:14" property="RW"/>
				<Member name="phy1_sqrxtune" description="Squelch circuit tune signal of PHY1.&lt;br&gt;111: –15%&lt;br&gt;110: –10%&lt;br&gt;101: –5%&lt;br&gt;100: default&lt;br&gt;011: +5%&lt;br&gt;010: +10%&lt;br&gt;001: +15%&lt;br&gt;000: +20%" range="13:11" property="RW"/>
				<Member name="phy1_txfslstune" description="FS LS impedance tune signal of PHY1.&lt;br&gt;1111: –5%&lt;br&gt;0111: –2.5%&lt;br&gt;0011: default&lt;br&gt;0001: +2.5%&lt;br&gt;0000: +5%&lt;br&gt;Others: reserved" range="10:7" property="RW"/>
				<Member name="phy1_txpreemphasistune" description="Pre-emphasis transmit enable signal in HS mode of PHY1.&lt;br&gt;1: enabled&lt;br&gt;0: disabled (default)" range="6" property="RW"/>
				<Member name="rsv" description="Reserved." range="5" property="RW"/>
				<Member name="phy1_txrisetune" description="High-speed signal up/down time tune of PHY1.&lt;br&gt;1: –8%&lt;br&gt;0: default" range="4" property="RW"/>
				<Member name="phy1_txvreftune" description="DC level tune signal in HS mode of PHY1.&lt;br&gt;1111: +8.75%&lt;br&gt;1110: +7.5%&lt;br&gt;1101: +6.25%&lt;br&gt;1100: +5%&lt;br&gt;1011: +3.7%&lt;br&gt;1010: +2.5%&lt;br&gt;1001: +1.25%&lt;br&gt;1000: default&lt;br&gt;0111: –1.25%&lt;br&gt;0110: –2.5%&lt;br&gt;0101: –3.75%&lt;br&gt;0100: –5%&lt;br&gt;0011: –6.25%&lt;br&gt;0010: –7.5%&lt;br&gt;0001: –8.75%&lt;br&gt;0000: –10%" range="3:0" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QAM" description="PERI_QAM is a QAM control register." value="0x00017800" startoffset="0x0034">
				<Member name="reserved" description="Reserved." range="31:17" property="RW"/>
				<Member name="pdclamp" description="ADC input coupling control.&lt;br&gt;0: DC coupling&lt;br&gt;1: AC coupling" range="16" property="RW"/>
				<Member name="adccs" description="Bias current control.&lt;br&gt;00: The bias current is decreased by 50%. &lt;br&gt;01: The bias current is decreased by 25%.&lt;br&gt;10: Normal bias current is used.&lt;br&gt;11: The bias current is increased by 25%." range="15:14" property="RW"/>
				<Member name="ddiv2" description="ADC output data control.&lt;br&gt;0: The output data synchronizes with the sampling clock.&lt;br&gt;1: The frequency of the output data is equal to the frequency obtained by dividing the sampling clock by 2." range="13" property="RW"/>
				<Member name="cdiv2" description="ADC output clock control.&lt;br&gt;0: The frequencies of the ADC output clock and input clock are the same.&lt;br&gt;1: The frequency of the ADC output clock is equal to the frequency obtained by dividing the input clock by 2." range="12" property="RW"/>
				<Member name="odf" description="Output format control.&lt;br&gt;0: binary&lt;br&gt;1: complementary code" range="11" property="RW"/>
				<Member name="bid" description="Drive capability control for the reference buffer during internal decoupling.&lt;br&gt;00: 80 MS/s&lt;br&gt;01: 120 MS/s&lt;br&gt;10: 160 MS/s&lt;br&gt;11: 180 MS/s" range="10:9" property="RW"/>
				<Member name="om" description="QAM ADC operating mode.&lt;br&gt;00: all enable&lt;br&gt;01: disable the ADC only&lt;br&gt;10: disable the ADC and reference buffers&lt;br&gt;11: all disable" range="8:7" property="RW"/>
				<Member name="i2c_qam_devaddr" description="Address of the I2C QAM device." range="6:0" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_ADAC0" description="PERI_ADAC0 is an AUDIO_DAC control register." value="0x00000082" startoffset="0x0038">
				<Member name="reserved" description="Reserved." range="31:21" property="RW"/>
				<Member name="lmmute_r" description="Mute control for the audio-right channel.&lt;br&gt;0: unmute&lt;br&gt;1: mute" range="20" property="RW"/>
				<Member name="lmmute_l" description="Mute control for the audio-left channel.&lt;br&gt;0: unmute&lt;br&gt;1: mute" range="19" property="RW"/>
				<Member name="latch" description="Synchronous triggering control, active on the rising edge.&lt;br&gt;Note: After the latch level is triggered on the rising edge, the latch registers take effect." range="18" property="RW"/>
				<Member name="ctr" description="Test mode select.&lt;br&gt;00: normal operating mode&lt;br&gt;10: transparent transmission mode through the digital filter&lt;br&gt;Other values: reserved" range="17:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="RO"/>
				<Member name="pdz" description="Power off control for the DAC analog power.&lt;br&gt;0: power off the analog power&lt;br&gt;1: normal mode" range="14" property="RW"/>
				<Member name="pdauxdrvrz" description="Output drive power-off control for the DAC audio-right channel.&lt;br&gt;0: power off the analog power&lt;br&gt;1: normal mode" range="13" property="RW"/>
				<Member name="pdauxdrvlz" description="Output drive power-off control for the DAC audio-left channel.&lt;br&gt;0: power off the analog power&lt;br&gt;1: normal mode" range="12" property="RW"/>
				<Member name="pdhsdrvrz" description="Reserved." range="11" property="RW"/>
				<Member name="pdhsdrvlz" description="Reserved." range="10" property="RW"/>
				<Member name="pddacrz" description="Power-ff control for the DAC audio-right channel.&lt;br&gt;0: power off the analog power&lt;br&gt;1: normal mode" range="9" property="RW"/>
				<Member name="pddaclz" description="Power-off control for the DAC audio-left channel.&lt;br&gt;0: power off the analog power&lt;br&gt;1: normal mode" range="8" property="RW"/>
				<Member name="i2sfs" description="Sampling rate select.&lt;br&gt;0000: 8 kHz&lt;br&gt;0001: 11.025 kHz&lt;br&gt;0010: 12 kHz&lt;br&gt;0011: 16 kHz&lt;br&gt;0100: 22.05 kHz&lt;br&gt;0101: 24 kHz&lt;br&gt;0110: 32 kHz&lt;br&gt;0111: 44.1 kHz&lt;br&gt;1000: 48 kHz&lt;br&gt;1001: 88.2 kHz&lt;br&gt;1010: 96 kHz&lt;br&gt;1011: 192 kHz&lt;br&gt;Other values: reserved" range="7:4" property="RW"/>
				<Member name="i2smode" description="I2S interface mode select.&lt;br&gt;001: I2S justified&lt;br&gt;010: left justified&lt;br&gt;011: burst 1 format&lt;br&gt;100: burst 2 format&lt;br&gt;101: mono burst 1 format&lt;br&gt;110: mono burst 2 format&lt;br&gt;111: reserved" range="3:1" property="RW"/>
				<Member name="mclksel" description="DAC working clock select.&lt;br&gt;0: 256 x FS&lt;br&gt;1: 384 x FS" range="0" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_ADAC1" description="PERI_ADAC1 is an AUDIO_DAC control register." value="0x00005454" startoffset="0x003C">
				<Member name="pbmix" description="Reserved." range="31:16" property="RW"/>
				<Member name="lmvol" description="Volume control.&lt;br&gt;Volume control [7:0] for the audio-left channel.&lt;br&gt;00000000: –126 dB&lt;br&gt;00000001: –124.5 dB&lt;br&gt;...&lt;br&gt;01010011: –1.5 dB&lt;br&gt;01010100: 0 dB&lt;br&gt;01010101: reserved&lt;br&gt;Volume control [7:0] for the audio-right channel.&lt;br&gt;00000000: –126 dB&lt;br&gt;00000001: –124.5 dB&lt;br&gt;...&lt;br&gt;01010011: –1.5 dB&lt;br&gt;01010100: 0 dB&lt;br&gt;01010101: reserved" range="15:0" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TXCK_DRV" description="PERI_TXCK_DRV is the MII1_TXCK drive capability control register." value="0x00000003" startoffset="0x0040">
				<Member name="reserved" description="Reserved." range="31:6" property="RW"/>
				<Member name="peri_txck_drv" description="Drive capability adjustment of MII1_TXCK." range="5:0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TXD_DRV" description="PERI_TXD_DRV is the MII1_TXD0/MII1_TXD1/MII1_TXD2/MII1_TXD3 drive capabilitycontrol register." value="0x00000007" startoffset="0x0044">
				<Member name="reserved" description="Reserved." range="31:6" property="RW"/>
				<Member name="peri_txd_drv" description="Drive capability adjustment of MII1_TXD." range="5:0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TXEN_DRV" description="PERI_TXEN_DRV is the MII1_TXEN/MII1_CRS/MII1_COL drive capability controlregister." value="0x00000003" startoffset="0x0048">
				<Member name="reserved" description="Reserved." range="31:6" property="RW"/>
				<Member name="peri_txen_drv" description="Drive capability adjustment of MII1_TXEN/MII1_CRS/MII1_COL." range="5:0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_LCDCK_DRV" description="PERI_LCDCK_DRV is the SIM0_PWREN drive capability control register." value="0x00000001" startoffset="0x004C">
				<Member name="reserved" description="Reserved." range="31:6" property="RW"/>
				<Member name="peri_lcdck_drv" description="Drive capability adjustment of SIM0_PWREN." range="5:0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PCIE0" description="PERI_PCIE0 is PCIe system control register 0." value="0x05605001" startoffset="0x0140">
				<Member name="reserved" description="Reserved. Reading this field returns 0, and writing to this field has no effect." range="31:29" property="RO"/>
				<Member name="mpll_ncy" description="Operating parameter of the internal MPLL of the PHY. This field needs to be used with mpll_ncy5 and indicates the used multiplier." range="28:24" property="RW"/>
				<Member name="mpll_ncys" description="Operating parameter of the internal MPLL of the PHY. This field needs to be used with mpll_ncy and indicates the used multiplier." range="23:22" property="RW"/>
				<Member name="mpll_prescale" description="When the reference clock is changed, this value also needs to be changed.&lt;br&gt;00: ref_clk is used as it is.&lt;br&gt;01: ref_clk is multiplied by 2.&lt;br&gt;10: ref_clk is divided by 2.&lt;br&gt;11: reserved" range="21:20" property="RW"/>
				<Member name="mpll_ss_en" description="Spread spectrum enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If refclk is processed through the spread spectrum technology, this bit must be set to 0. This bit is generally valid for SATA_PHY only." range="19" property="RW"/>
				<Member name="mpll_ss_sel" description="Spread spectrum select.&lt;br&gt;Reserved. This bit must be set to 0." range="18:17" property="RW"/>
				<Member name="cko_alive_con" description="cko_alive output signal select.&lt;br&gt;00: invalid.&lt;br&gt;01: remain the output frequency of the prescaler.&lt;br&gt;10: low-frequency output, that is, 1/16 of the prescaler.&lt;br&gt;11: reserved" range="16:15" property="RW"/>
				<Member name="los_lvl" description="LOS detection level control signal. You are recommended to set this field to 10100." range="14:10" property="RW"/>
				<Member name="ref_clk_sel" description="Reference clock frequency select. You can set a fixed offset value (in ppm) for the MPLL output clock.&lt;br&gt;0x00: on offset (default)&lt;br&gt;0x01–0xFF: reserved" range="9:2" property="RW"/>
				<Member name="rtune_do_tune" description="Resistor tune enable signal.&lt;br&gt;0: do not tune.&lt;br&gt;1: retune the resistor." range="1" property="RW"/>
				<Member name="use_refclk_alt" description="PHY reference clock select.&lt;br&gt;0: refclk differential signals&lt;br&gt;1: refclk_alt differential signals" range="0" property="RW"/>
				<Register offset="0x0140"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PCIE1" description="PERI_PCIE1 is PCIe system control register 1." value="0x20050006" startoffset="0x0144">
				<Member name="reserved" description="Reserved. Reading this field returns 0, and writing to this field has no effect." range="31" property="RO"/>
				<Member name="rx_eq_val_0" description="Receive equalization control. The internal equalization value is ~ (rx_eq_val + 1) x 0.5 dB." range="30:28" property="RW"/>
				<Member name="rx_eq_val_1" description="Reserved." range="27:25" property="RW"/>
				<Member name="tx_atten_0" description="Transmit attenuation control.&lt;br&gt;000: 16/16&lt;br&gt;001: 14/16&lt;br&gt;010: 12/16&lt;br&gt;011: 10/16&lt;br&gt;100: 9/16&lt;br&gt;101: 8/16&lt;br&gt;11X: reserved" range="24:22" property="RW"/>
				<Member name="tx_atten_1" description="Reserved." range="21:19" property="RW"/>
				<Member name="tx_boost_0" description="Transmit boost control. The value is –20log [1 - (tx_boost[3:0] + 0.5)/32] dB." range="18:15" property="RW"/>
				<Member name="tx_boost_1" description="Reserved." range="14:11" property="RW"/>
				<Member name="tx_clk_align" description="Transmit clock alignment.&lt;br&gt;0: not aligned&lt;br&gt;1: aligned" range="10:9" property="RW"/>
				<Member name="tx_edgerate_0" description="Clock delay control for the lane0 transmit signal.&lt;br&gt;00: normal&lt;br&gt;Other values: reserved" range="8:7" property="RW"/>
				<Member name="tx_edgerate_1" description="Reserved." range="6:5" property="RW"/>
				<Member name="tx_lvl" description="Transmit level. You are recommended to set this field to 00110." range="4:0" property="RW"/>
				<Register offset="0x0144"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PCIE2" description="PERI_PCIE2 is PCIe system control register 2." value="0x40000000" startoffset="0x0148">
				<Member name="pcie0_slv_device_type" description="Type of the PCIe0 (X1) controller.&lt;br&gt;0000: PCIe endpoint device&lt;br&gt;0001: legacy PCIe endpoint device&lt;br&gt;0100: root port of PCIe root complex&lt;br&gt;Other values: reserved" range="31:28" property="RW"/>
				<Member name="pcie0_slv_resp_err_map" description="PCIe0 (X1) controller. The slave device provides responses when any of the following errors occurs:&lt;br&gt;bit[22]: CPL UR&lt;br&gt;bit[23]: not used&lt;br&gt;bit[24]: CPL CRS&lt;br&gt;bit[25]: CPL poisoned&lt;br&gt;bit[26]: CPL ECRC&lt;br&gt;bit[27]: CPL abort (MLF or UC)&lt;br&gt;CPL = completion&lt;br&gt;UR = unsupported request&lt;br&gt;CRS = completion retry request&lt;br&gt;UC = unexpected completion&lt;br&gt;MLF = malformed&lt;br&gt;ECRC = end-to-end 32-bit CRC" range="27:22" property="RW"/>
				<Member name="pcie0_slv_awmisc_info" description="PCIe0 (X1) controller.&lt;br&gt;bit[4:0]: type of an AXI transaction&lt;br&gt;bit[5]: BCM of an AXI transaction&lt;br&gt;bit[6]: EP of an AXI transaction&lt;br&gt;bit[7]: TD of an AXI transaction&lt;br&gt;bit[9:8]: ATTR of an AXI transaction&lt;br&gt;bit[12:10]: TC of an AXI transaction&lt;br&gt;bit[20:13]: MSG code of an AXI transaction&lt;br&gt;BCM = byte counter modified&lt;br&gt;EP = end-to-end TLP&lt;br&gt;TD = TLP digest&lt;br&gt;ATTR = attribute&lt;br&gt;TC = traffic class&lt;br&gt;MSG = message&lt;br&gt;bit[21]: whether to select the configured transmission type&lt;br&gt;0: select the type that is calculated by using the address mapping&lt;br&gt;1: select the type configured by the register, that is, bit[4:0]" range="21:0" property="RW"/>
				<Register offset="0x0148"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PCIE3" description="PERI_PCIE3 is PCIe system control register 3." value="0x00000000" startoffset="0x014C">
				<Member name="pcie0_ven_msg_code" description="PCIe0 (X1) controller.&lt;br&gt;Message core of the message TLP defined by the vendor." range="31:24" property="RW"/>
				<Member name="pcie0_app_clk_req_n" description="PCIe0 (X1) controller. &lt;br&gt;The clock applied on the application layer is valid.&lt;br&gt;0: apply&lt;br&gt;1: do not apply" range="23" property="RW"/>
				<Member name="pcie0_common_clocks" description="PCIe0 (X1) controller.&lt;br&gt;Indicates whether the component and the peer component of the link are operating with a common clock source.&lt;br&gt;0: no&lt;br&gt;1: yes" range="22" property="RW"/>
				<Member name="pcie0_slv_armisc_info" description="PCIe0 (X1) controller.&lt;br&gt;bit[4:0]: type of an AXI transaction&lt;br&gt;bit[5]: BCM of an AXI transaction&lt;br&gt;bit[6]: EP of an AXI transaction&lt;br&gt;bit[7]: TD of an AXI transaction&lt;br&gt;bit[9:8]: ATTR of an AXI transaction&lt;br&gt;bit[12:10]: TC of an AXI transaction&lt;br&gt;bit[20:13]: MSG code of an AXI transaction&lt;br&gt;bit[21]: whether to select the configured transmission type&lt;br&gt;0: select the type that is calculated by using the address mapping&lt;br&gt;1: select the type configured by the register, that is, bit[4:0]" range="21:0" property="RW"/>
				<Register offset="0x014C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PCIE4" description="PERI_PCIE4 is PCIe system control register 4." value="0x00000000" startoffset="0x0150">
				<Member name="pcie0_ven_msi_vector" description="PCIe0 (X1) controller.&lt;br&gt;When the multi-message mode is enabled, this register is used to adjust the lower five bits of the MSI data register." range="31:27" property="RW"/>
				<Member name="pcie0_ven_msi_req" description="PCIe0 (X1) controller.&lt;br&gt;Indicates whether the application layer requests to transmit MSI.&lt;br&gt;0: no request&lt;br&gt;1: request" range="26" property="RW"/>
				<Member name="pcie0_mstr_rmisc_info" description="PCIE0 (X1) controller.&lt;br&gt;The AXI master reads the responded MISC information.&lt;br&gt;bit[15:14]: attributes of an AXI response&lt;br&gt;bit[16]: bad EOT of an AXI response. It is assigned to the signal native PCIE core to drop this response.&lt;br&gt;bit[19:17]: TC of an AXI response&lt;br&gt;bit[20]: BCM of an AXI response&lt;br&gt;bit[21]: EP of an AXI response&lt;br&gt;bit[22]: TD of an AXI response&lt;br&gt;bit[25:23]: function number of an AXI response" range="25:14" property="RW"/>
				<Member name="pcie0_mstr_bmisc_info" description="PCIe0 (X1) controller.&lt;br&gt;The AXI master writes the responded MISC information.&lt;br&gt;bit[1:0]: attributes of an AXI response&lt;br&gt;bit[2]: bad EOT of an AXI response. It is assigned to the signal native PCIE core to drop this response.&lt;br&gt;bit[5:3]: TC of an AXI response&lt;br&gt;bit[6]: BCM of an AXI response&lt;br&gt;bit[7]: EP of an AXI response&lt;br&gt;bit[8]: TD of an AXI response&lt;br&gt;bit[11:9]: function number of an AXI response&lt;br&gt;bit[13:12]: master response error map" range="13:0" property="RW"/>
				<Register offset="0x0150"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PCIE5" description="PERI_PCIE5 is PCIe system control register 5." value="0x00000000" startoffset="0x0154">
				<Member name="reserved" description="Reserved. Reading this field returns 0, and writing to this field has no effect." range="31:30" property="RO"/>
				<Member name="pcie0_ven_msg_tag" description="PCIe0 (X1) controller.&lt;br&gt;Tag of the message TLP defined by the vendor." range="29:22" property="RW"/>
				<Member name="pcie0_ven_msg_len" description="PCIe0 (X1) controller.&lt;br&gt;Length field of the message TLP defined by the vendor." range="21:12" property="RW"/>
				<Member name="pcie0_ven_msg_attr" description="PCIe0 (X1) controller.&lt;br&gt;Attributes field of the message TLP defined by the vendor." range="11:10" property="RW"/>
				<Member name="pcie0_ven_msg_ep" description="PCIe0 (X1) controller.&lt;br&gt;EP of the message TLP defined by the vendor." range="9" property="RW"/>
				<Member name="pcie0_ven_msg_td" description="PCIe0 (X1) controller.&lt;br&gt;Digest bit field of the message TLP defined by the vendor." range="8" property="RW"/>
				<Member name="pcie0_ven_msg_type" description="PCIe0 (X1) controller.&lt;br&gt;Type bit field of the message TLP defined by the vendor." range="7:3" property="RW"/>
				<Member name="pcie0_ven_msg_fmt" description="PCIe0 (X1) controller.&lt;br&gt;Format bit field of the message TLP defined by the vendor." range="2:1" property="RW"/>
				<Member name="pcie0_ven_msg_req" description="PCIe0 (X1) controller.&lt;br&gt;The application layer requests to transmit a message defined by the vendor. After ven_msg_req becomes valid, it must keep valid until ven_msg_grant is valid.&lt;br&gt;0: no request&lt;br&gt;1: request" range="0" property="RW"/>
				<Register offset="0x0154"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PCIE6" description="PERI_PCIE6 is PCIe system control register 6." value="0x00000000" startoffset="0x0158">
				<Member name="pice0_ven_msg_data_low" description="PCIe0 (X1) controller.&lt;br&gt;Lower 32 bits of the message data in the message TLP defined by the vendor." range="31:0" property="RW"/>
				<Register offset="0x0158"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PCIE7" description="PERI_PCIE7 is PCIe system control register 7." value="0x00000000" startoffset="0x015C">
				<Member name="pice0_ven_msg_data_high" description="PCIe0 (X1) controller.&lt;br&gt;Upper 32 bits of the message data in the message TLP defined by the vendor." range="31:0" property="RW"/>
				<Register offset="0x015C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PCIE8" description="PERI_PCIE8 is PCIe system control register 8." value="0x08000000" startoffset="0x0160">
				<Member name="slot_led_blink_period" description="Blink period control for the slot state indicator LED.&lt;br&gt;LED blink period = register value x period_of_pcie_clk (8 ns)." range="31:0" property="RW"/>
				<Register offset="0x0160"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PCIE9" description="PERI_PCIE9 is PCIe system control register 9." value="0x00000000" startoffset="0x0164">
				<Member name="reserved" description="Reserved. Reading this field returns 0, and writing to this field has no effect." range="31:21" property="RO"/>
				<Member name="pcie0_cfg_l1_clk_removal_en" description="PCIe0 (X1) controller.&lt;br&gt;Indicates whether to remove the reference clock in the L1 state.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="pcie0_sys_eml_interlock_engaged" description="Reserved." range="19" property="RW"/>
				<Member name="pcie0_sys_cmd_cpled_int" description="PCIe0 (X1) controller.&lt;br&gt;Command complete interrupt, indicating that the hot-plug controller completes a command.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid." range="18" property="RW"/>
				<Member name="pcie0_sys_pre_det_chged" description="PCIe0 (X1) controller.&lt;br&gt;Indicates whether the card state is changed.&lt;br&gt;0: not changed&lt;br&gt;1: changed" range="17" property="RW"/>
				<Member name="pcie0_sys_mrl_sensor_chged" description="PCIe0 (X1) controller.&lt;br&gt;Indicates whether the state of the MRL sensor is changed.&lt;br&gt;0: not changed&lt;br&gt;1: changed" range="16" property="RW"/>
				<Member name="pcie0_sys_pwr_fault_det" description="PCIe0 (X1) controller.&lt;br&gt;Indicates whether the power controller detects a power fault in the slot.&lt;br&gt;0: not detected&lt;br&gt;1: detected" range="15" property="RW"/>
				<Member name="pcie0_sys_mrl_sensor_state" description="PCIe0 (X1) controller.&lt;br&gt;Indicates the state of the MRL sensor (if any).&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="14" property="RW"/>
				<Member name="pcie0_sys_pre_det_state" description="PCIe0 (X1) controller.&lt;br&gt;The slot state is detected. If this bit is 1, a card is installed in the slot.&lt;br&gt;0: The slot is empty.&lt;br&gt;1: A card is installed in the slot." range="13" property="RW"/>
				<Member name="pcie0_cfg_pwr_ctrler_ctrl_pol" description="PCIe0 (X1) controller.&lt;br&gt;Indicates the polarity of the socket power.&lt;br&gt;0: active low&lt;br&gt;1: active high" range="12" property="RW"/>
				<Member name="pcie0_app_ltssm_enable" description="PCIe0 (X1) controller.&lt;br&gt;The application layer needs to keep LTSSM in the detection state after reset and drive the signal to 0 until the application layer is ready." range="11" property="RW"/>
				<Member name="pcie0_sys_aux_pwr_det" description="PCIe0 (X1) controller.&lt;br&gt;Auxiliary power detection, indicating whether an auxiliary power is present.&lt;br&gt;0: not present&lt;br&gt;1: present" range="10" property="RW"/>
				<Member name="pcie0_apps_pm_xmt_pme" description="PCIe0 (X1) controller.&lt;br&gt;Indicates that the application logic wakes the core from the low-power state.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="9" property="RW"/>
				<Member name="pcie0_apps_pm_xmt_turnoff" description="PCIe0 (X1) controller.&lt;br&gt;The application layer requests to generate a PM_Turm_off message. The request is valid within one cycle, and the core does not provide acknowledgment information.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="8" property="RW"/>
				<Member name="pcie0_app_unlock_msg" description="PCIe0 (X1) controller.&lt;br&gt;The application layer requests to generate an unlock message. The request is valid within one cycle, and the core does not provide acknowledgment information.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="7" property="RW"/>
				<Member name="pcie0_outband_pwrup_cmd" description="PCIe0 (X1) controller.&lt;br&gt;The application layer wakes the PMC state machine from the low-power state. This signal needs to be valid within a cycle.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="6" property="RW"/>
				<Member name="pcie0_sys_int" description="PCIe0 (X1) controller.&lt;br&gt;When sys_int changes from low to high, the core generates an Assert_INTx message. When sys_int changes from high to low, the core generates a Deassert_INTx message." range="5" property="RW"/>
				<Member name="pcie0_app_req_retry_en" description="PCIe0 (X1) controller.&lt;br&gt;When the signal is valid, the core handles the input configuration request.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="4" property="RW"/>
				<Member name="pcie0_app_req_exit_l1" description="PCIe0 (X1) controller.&lt;br&gt;The application layer requests to exit the L1 state.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="3" property="RW"/>
				<Member name="pcie0_app_ready_entr_l23" description="PCIe0 (X1) controller.&lt;br&gt;The application layer is ready to enter the L23 state.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="2" property="RW"/>
				<Member name="pcie0_app_req_entr_l1" description="PCIe0 (X1) controller.&lt;br&gt;The application layer requests to enter the L1 state.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="1" property="RW"/>
				<Member name="pcie0_app_init_rst" description="PCIe0 (X1) controller.&lt;br&gt;The application layer requests to transmit a hot reset signal to the device connected to the downstream port.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="0" property="RW"/>
				<Register offset="0x0164"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PCIE_STAT0" description="PERI_PCIE_STAT0 is PCIe status register 0." value="0x00000000" startoffset="0x01A0">
				<Member name="reserved" description="Reserved." range="31:30" property="RO"/>
				<Member name="pcie0_ref_clk_req_n" description="PCIE1 (X2) controller.&lt;br&gt;Reference clock remove request&lt;br&gt;0: valid&lt;br&gt;1: invalid" range="29" property="RO"/>
				<Member name="pcie0_pm_status" description="PCIE1 (X2) controller.&lt;br&gt;PME state bit of PMCSR.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="28" property="RO"/>
				<Member name="pcie0_hp_msi" description="PCIe0 (X1) controller.&lt;br&gt;When the following conditions are met, the core can make the signal take effect (pulses in a cycle):&lt;br&gt;MSI or MSI-X is enabled.&lt;br&gt;Hot-plug interrupts are enabled in the slot control register.&lt;br&gt;Any bit in the slot status register changes from 0 to 1 and the associated event notification is enabled in the slot control register." range="27" property="RO"/>
				<Member name="pcie0_hp_int" description="PCIe0 (X1) controller.&lt;br&gt;When the following conditions are met, the core can make the signal take effect:&lt;br&gt;The INTx Assertion Disable bit in the command register is 0.&lt;br&gt;Hot-plug interrupts are enabled in the slot control register.&lt;br&gt;Any bit in the Slot Status register is equal to 1, and the associated event notification is enabled in the slot control register." range="26" property="RO"/>
				<Member name="pcie0_hp_pme" description="PCIe0 (X1) controller.&lt;br&gt;When the following conditions are met, the core can make hp_pme take effect:&lt;br&gt;The PME Enable bit in the power management control and status register is set to 1.&lt;br&gt;Any bit in the slot status register transitions from 0 to 1 and the associated event notification is enabled in the slot control register." range="25" property="RO"/>
				<Member name="pcie0_cfg_eml_control" description="PCIe0 (X1) controller.&lt;br&gt;Electromechanical interlock control. The state of the Electromechanical Interlock Control bit in the slot control register." range="24" property="RO"/>
				<Member name="pcie0_wake" description="PCIe0 (X1) controller.&lt;br&gt;Wake Up. Wake up from power management unit. The core generates wake to request the system to restore power and clock when a beacon has been detected. Wake is an active high signal and its rising edge should be detected to drive the WAKE# on the connector. Assertion of wake could be a clock or multiple clock cycles." range="23" property="RO"/>
				<Member name="pcie0_xmlh_link_up" description="PCIe0 (X1) controller.&lt;br&gt;PHY link up/down indicator.&lt;br&gt;0: link down&lt;br&gt;1: link up" range="22" property="RO"/>
				<Member name="pcie0_cfg_sys_err_rc" description="PCIe0 (X1) controller.&lt;br&gt;Indicates that a system error is detected (pulses within a clock cycle).&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="21" property="RO"/>
				<Member name="pcie0_cfg_aer_int_msg_num" description="PCIe0 (X1) controller.&lt;br&gt;This signal derives from bit[31:27] of the root error status register and is valid only when MSI or MSI-X is enabled." range="20:16" property="RO"/>
				<Member name="pcie0_cfg_aer_rc_err_msi" description="PCIe0 (X1) controller.&lt;br&gt;When the following conditions are met, the core can make the signal take effect within a clock cycle:&lt;br&gt;MSI or MSI-X is enabled.&lt;br&gt;A reported error condition causes a bit to be set in the root error status register.&lt;br&gt;The associated error message reporting enable bit is set in the root error command register." range="15" property="RO"/>
				<Member name="pcie0_cfg_aer_rc_err_int" description="PCIe0 (X1) controller.&lt;br&gt;When a bit of the root error status register is set to 1 due to an error and the Enable bit of the root error command register is valid, this signal takes effect.&lt;br&gt;0: valid&lt;br&gt;1: invalid" range="14" property="RO"/>
				<Member name="pcie0_pm_curnt_state" description="PCIe0 (X1) controller.&lt;br&gt;Current power status." range="13:11" property="RO"/>
				<Member name="pcie0_rdlh_link_up" description="PCIe0 (X1) controller.&lt;br&gt;Up/down indicator of the data link layer.&lt;br&gt;0: link down&lt;br&gt;1: link up" range="10" property="RO"/>
				<Member name="pcie0_cfg_rcb" description="PCIe0 (X1) controller.&lt;br&gt;RCB bit of the link control register.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="9" property="RO"/>
				<Member name="pcie0_cfg_mem_space_en" description="PCIe0 (X1) controller.&lt;br&gt;Status of the Memory Space Enable bit of the PCI-compatible command register.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="8" property="RO"/>
				<Member name="pcie0_pm_xtlh_block_tlp" description="PCIe0 (X1) controller.&lt;br&gt;The application layer is instructed to stop generating TLP requests due to the lower power state. The application layer, however, can continue to generate completion TLPs.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="7" property="RO"/>
				<Member name="pcie0_cfg_pwr_ctrler_ctrl" description="PCIe0 (X1) controller.&lt;br&gt;System power controller (bit[10] of the slot control register).&lt;br&gt;0: power on&lt;br&gt;1: power off" range="6" property="RO"/>
				<Member name="pcie0_cfg_atten_ind" description="PCIe0 (X1) controller.&lt;br&gt;System attention indicator (bit[7:6] of the slot control register).&lt;br&gt;00: reserved&lt;br&gt;01: on&lt;br&gt;10: blink&lt;br&gt;11: off" range="5:4" property="RO"/>
				<Member name="pcie0_cfg_pwr_ind" description="PCIe0 (X1) controller.&lt;br&gt;System power indicator (bit[9:8] of the slot control register).&lt;br&gt;00: reserved&lt;br&gt;01: on&lt;br&gt;10: blink&lt;br&gt;11: off" range="3:2" property="RO"/>
				<Member name="pcie0_radmx_cmposer_lookup_err" description="PCIe0 (X1) controller.&lt;br&gt;Slave response composer lookup error. Indicates that an overflow that occurred in a lookup table of the inbound responses. This indicates that there was a violation for the number of outstanding non-posted requests issued for the outbound direction.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="1" property="RO"/>
				<Member name="pcie0_gm_cmposer_lookup_err" description="PCIe0 (X1) controller.&lt;br&gt;Master response composer lookup error. Indicates that an overflow that occurred in a lookup table of the outbound responses. This indicates that there was a violation for the number of outstanding non-posted requests issued for the inbound direction.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="0" property="RO"/>
				<Register offset="0x01A0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_LOWP_CTRL" description="PERI_LOWP_CTRL is a low-power control register for functional modules." value="0x00000000" startoffset="0x01A8">
				<Member name="reserved" description="Reserved." range="31:6" property="RW"/>
				<Member name="gpu_iso" description="Isolation area control for the GPU.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="gpu_poweroff" description="Power-off control for the GPU.&lt;br&gt;0: power on&lt;br&gt;1: power off" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:0" property="RW"/>
				<Register offset="0x01A8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_LOWP_STAT" description="PERI_LOWP_STAT is a low-power status register for functional modules." value="0x00000001" startoffset="0x01AC">
				<Member name="reserved" description="Reserved. Reading this field returns 0, and writing to this field has no effect." range="31:1" property="RO"/>
				<Member name="gpu_poweroff_stat" description="Power-off status of the GPU.&lt;br&gt;0: power off&lt;br&gt;1: power on" range="0" property="RO"/>
				<Register offset="0x01AC"/>
			</RegisterGroup>
			<RegisterGroup name="A9TOMCU_INT" description="A9TOMCU_INT is an A9-to-MCU interrupt register" value="0x00000000" startoffset="0x01B0">
				<Member name="reserved" description="Reserved. Reading this field returns 0, and writing to this field has no effect." range="31:1" property="RW"/>
				<Member name="a9tomcu_int" description="A9 interrupts the MCU by writing this register.&lt;br&gt;0: not interrupted.&lt;br&gt;1: interrupted. The MCU writes 0 to clear the interrupt after receiving an interrupt." range="0" property="RW"/>
				<Register offset="0x01B0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIANLA_ADAC0" description="PERI_TIANLA_ADAC0 is AUDIO_DAC control register 0.Note:This register is valid only for the Hi3716M V2XX chips." value="0xC8400606" startoffset="0x01B8">
				<Member name="pd_dacl" description="Power down control for the DAC audio-left channel.&lt;br&gt;0: The digital and analog circuits work properly.&lt;br&gt;1: The digital circuit works properly, whereas the analog circuit is powered down." range="31" property="RW"/>
				<Member name="pd_dacr" description="Power down control for the DAC audio-right channel.&lt;br&gt;0: The digital and analog circuits work properly.&lt;br&gt;1: The digital circuit works properly, whereas the analog circuit is powered down." range="30" property="RW"/>
				<Member name="mute_dacl" description="Mute control for the DAC audio-left channel.&lt;br&gt;0: The digital and analog audio-left channels work properly.&lt;br&gt;1: The digital and analog audio-left channels are muted." range="29" property="RW"/>
				<Member name="mute_dacr" description="Mute control for the DAC audio-right channel.&lt;br&gt;0: The digital and analog audio-right channels work properly.&lt;br&gt;1: The digital and analog audio-right channels are muted." range="28" property="RW"/>
				<Member name="pd_vref" description="Power down control for the reference voltage.&lt;br&gt;0: power up&lt;br&gt;1: power down" range="27" property="RW"/>
				<Member name="fs" description="Reference voltage fast startup enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="26" property="RW"/>
				<Member name="popfreel" description="Pop-free control for the DAC audio-left channel.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" property="RW"/>
				<Member name="popfreer" description="Pop-free control for the DAC audio-right channel.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="dacl_path" description="Data source of the DAC audio-left channel.&lt;br&gt;0: RX data1 of the I2S interface (audio-left channel)&lt;br&gt;1: RX data2 of the I2S interface (audio-right channel)" range="23" property="RW"/>
				<Member name="dacr_path" description="Data source of the DAC audio-right channel.&lt;br&gt;0: RX data1 of the I2S interface (audio-left channel)&lt;br&gt;1: RX data2 of the I2S interface (audio-right channel)" range="22" property="RW"/>
				<Member name="dacl_deemph" description="De-emphasis filter enable for the DAC audio-left channel.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="21" property="RW"/>
				<Member name="dacr_deemph" description="De-emphasis filter enable for the DAC audio-right channel.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="20" property="RW"/>
				<Member name="deemphasis_fs" description="De-emphasis sampling rate control.&lt;br&gt;00: de-emphasis for the 48 kHz sampling rate&lt;br&gt;01: de-emphasis for the 44.1 kHz sampling rate&lt;br&gt;10: de-emphasis for the 32 kHz sampling rate&lt;br&gt;11: reserved" range="19:18" property="RW"/>
				<Member name="reserved" description="Reserved." range="17:15" property="RW"/>
				<Member name="dacl_vol" description="Output volume control for the audio-left channel.&lt;br&gt;0x00: 6 dB&lt;br&gt;0x01: 5 dB&lt;br&gt;…&lt;br&gt;0x06: 0 dB&lt;br&gt;…&lt;br&gt;0x7F: –121 dB&lt;br&gt;Note: The step is 1 dB." range="14:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RW"/>
				<Member name="dacr_vol" description="Output volume control for the audio-right channel.&lt;br&gt;0x00: 6 dB&lt;br&gt;0x01: 5 dB&lt;br&gt;…&lt;br&gt;0x06: 0 dB&lt;br&gt;…&lt;br&gt;0x7F: –121 dB&lt;br&gt;Note: The step is 1 dB." range="6:0" property="RW"/>
				<Register offset="0x01B8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIANLA_ADAC1" description="PERI_TIANLA_ADAC1 is AUDIO_DAC control register 1.Note:This register is valid only for the Hi3716M V2XX chips." value="0x00D04055" startoffset="0x01BC">
				<Member name="smutel" description="Soft mute control for the audio-left channel.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="smuter" description="Soft mute control for the audio-right channel.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="sunmutel" description="Soft un-mute control for the audio-left channel of the digital circuit.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="sunmuter" description="Soft un-mute control for the audio-right channel of the digital circuit.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="dacvu" description="Volume sync update of the digital audio-left and audio-right channels.&lt;br&gt;0: The gains of the audio-left and audio-right channels are retained.&lt;br&gt;1: The volumes of audio-left and audio-right channels are updated synchronously." range="27" property="RW"/>
				<Member name="mute_rate" description="Volume gain step when the audio-left and audio-right channels are soft muted or soft un-muted.&lt;br&gt;00: fs/2&lt;br&gt;01: fs/8&lt;br&gt;10: fs/32&lt;br&gt;11: fs/64" range="26:25" property="RW"/>
				<Member name="reserved" description="Reserved." range="24" property="RW"/>
				<Member name="data_bits" description="Number of data bits of the interface.&lt;br&gt;00: 16 bits&lt;br&gt;01: 18 bits&lt;br&gt;10: 20 bits&lt;br&gt;11: 24 bits" range="23:22" property="RW"/>
				<Member name="clksel" description="Sampling rate select.&lt;br&gt;000: 1/4 of the reference sampling rate&lt;br&gt;001: 1/2 of the reference sampling rate&lt;br&gt;010: reference sampling rate&lt;br&gt;011: 2 times of the reference sampling rate&lt;br&gt;100: 4 times of the reference sampling rate&lt;br&gt;Other values: reference sampling rate" range="21:19" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:16" property="RW"/>
				<Member name="adj_dac" description="Bias current control for the DAC.&lt;br&gt;00: 0.6 times of the current&lt;br&gt;01: normal current (recommended)&lt;br&gt;10: 1.4 times of the current&lt;br&gt;11: 2 times of the current" range="15:14" property="RW"/>
				<Member name="adj_ctcm" description="Bias current control for the ctcm.&lt;br&gt;00: 0.6 times of the current&lt;br&gt;01: normal current (recommended)&lt;br&gt;10: 1.4 times of the current&lt;br&gt;11: 2 times of the current" range="13:12" property="RW"/>
				<Member name="adj_refbf" description="Bias current control for the reference buffer.&lt;br&gt;00: 0.6 times of the current&lt;br&gt;01: normal current (recommended)&lt;br&gt;10: 1.4 times of the current&lt;br&gt;11: 2 times of the current" range="11:10" property="RW"/>
				<Member name="clksel" description="2-divider clock select.&lt;br&gt;0: 2-divider clock&lt;br&gt;1: input clock" range="9" property="RW"/>
				<Member name="clkdgesel" description="Clock edge select.&lt;br&gt;0: The rising edge is selected as the sampling clock of the analog part.&lt;br&gt;1: The falling edge is selected as the sampling clock of the analog part." range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:0" property="RW"/>
				<Register offset="0x01BC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_VEDU_LP_CTRL" description="PERI_VEDU_LP_CTRL is a VEDU low-power control register.Note:This register is valid only for the Hi3716M V2XX chips." value="0x00000000" startoffset="0x01C0">
				<Member name="reserved" description="Reserved." range="31:2" property="RW"/>
				<Member name="vedu_iso" description="Isolation area control for the VEDU.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="vedu_poweroff" description="Power-off control for the VEDU.&lt;br&gt;0: do not power off&lt;br&gt;1: power off" range="0" property="RW"/>
				<Register offset="0x01C0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_VEDU_LP_STAT" description="PERI_VEDU_LP_STAT is a VEDU low-power status register.Notes:This register is valid only for the Hi3716M V2XX chips." value="0x00000000" startoffset="0x01C4">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="vedu_poweroff_stat" description="Power-off status of the VEDU.&lt;br&gt;0: powered off&lt;br&gt;1: not powered off" range="0" property="RW"/>
				<Register offset="0x01C4"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SYSCTEL" i2cSupport="false">
			<Module baseAddress="0x101E0000"/>
			<RegisterGroup name="SC_CTRL" description="SC_CTRL is a system control register. It is used to specify the operations that are performedby the system." value="0x00000212" startoffset="0x000">
				<Member name="reserved" description="Reserved. Reading this field returns 0, and writing to this field has no effect." range="31:24" property="RO"/>
				<Member name="wdogenov" description="Watchdog count clock select.&lt;br&gt;0: crystal oscillator clock&lt;br&gt;1: bus clock" range="23" property="RW"/>
				<Member name="timeren3ov" description="Count clock select of timer3.&lt;br&gt;0: specified by the timeren3sel bit&lt;br&gt;1: bus clock" range="22" property="RW"/>
				<Member name="timeren3sel" description="Timer3 count clock frequency select. It must be set to 0.&lt;br&gt;0: crystal oscillator clock" range="21" property="RW"/>
				<Member name="timeren2ov" description="Count clock select of timer2.&lt;br&gt;0: specified by the timeren2sel bit&lt;br&gt;1: bus clock" range="20" property="RW"/>
				<Member name="timeren2sel" description="Timer2 count clock frequency select. It must be set to 0.&lt;br&gt;0: crystal oscillator clock" range="19" property="RW"/>
				<Member name="timeren1ov" description="Count clock select of timer1.&lt;br&gt;0: specified by the timeren1sel bit&lt;br&gt;1: bus clock" range="18" property="RW"/>
				<Member name="timeren1sel" description="Timer1 count clock frequency select. It must be set to 0.&lt;br&gt;0: crystal oscillator clock" range="17" property="RW"/>
				<Member name="timeren0ov" description="Count clock select of timer0.&lt;br&gt;0: specified by the timeren0sel bit&lt;br&gt;1: bus clock" range="16" property="RW"/>
				<Member name="timeren0sel" description="Timer0 count clock frequency select. It must be set to 0.&lt;br&gt;0: crystal oscillator clock" range="15" property="RW"/>
				<Member name="hclkdivsel" description="Ratio relationship between the CPU clock, L2 cache clock, and AXI bus clock. Before switching the clock ratio, you need to switch the system mode to slow mode.&lt;br&gt;X00: A9:L2 cache =1:1&lt;br&gt;     L2 cache:AXI = 2:1&lt;br&gt;X01: reserved. The system cannot work if this value is set.&lt;br&gt;X10: reserved. The system cannot work if this value is set.&lt;br&gt;X11: A9:L2 cache =3:2&lt;br&gt;     L2 cache:AXI =1:1&lt;br&gt;Note: If you want to switch the system mode from the normal to the slow mode, you must set this field to X00." range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved. Reading this field returns 0, and writing to this field has no effect." range="11:10" property="RW"/>
				<Member name="remapstat" description="Status of address remap.&lt;br&gt;0: remap clear&lt;br&gt;1: remap" range="9" property="RO"/>
				<Member name="remapclear" description="Address remap clear.&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="8" property="RW"/>
				<Member name="reserved" description="Reserved. Reading this field returns 0, and writing to this field has no effect." range="7" property="RW"/>
				<Member name="modestatus" description="Mode status. Reading this field returns the current operating mode of the system.&lt;br&gt;0000: reserved&lt;br&gt;0001: doze&lt;br&gt;0011: XTAL CTL&lt;br&gt;1011: SWtoXTAL&lt;br&gt;1001: SWfromXTAL&lt;br&gt;0010: slow&lt;br&gt;0110: PLL CTL&lt;br&gt;1110: SWtoPLL&lt;br&gt;1010: SWfromPLL&lt;br&gt;0100: normal&lt;br&gt;Other values: reserved" range="6:3" property="RO"/>
				<Member name="modectrl" description="Mode control. These three bits define the operating mode to which the system controller is switched.&lt;br&gt;000: reserved&lt;br&gt;001: doze&lt;br&gt;010: slow&lt;br&gt;100: normal&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSRES" description="SC_SYSRES is a system status register. When any value is written to this register, the systemcontroller sends a system soft reset request to the reset module. Then the reset module resetsthe system." value="0x00000002" startoffset="0x0004">
				<Member name="softresreq" description="The system is reset when any value is written to this register." range="31:0" property="WO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="SC_XTALCTRL" description="SC_XTALCTRL is a crystal oscillator control register. This register is used to control thestable time after the clock module is initialized, that is, the wait time spent switching themode from XTAL CTL to SWtoXTAL." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:19" property="RW"/>
				<Member name="xtaltime" description="Wait time spent switching the crystal oscillator clock.&lt;br&gt;The value of this field specifies the wait time when the system is switched from the XTAL CTL mode to the SWtoXTAL mode.&lt;br&gt;The wait cycle is calculated as follows: (65,536 – xtaltime) x T30K. T30K indicates the 30 kHz low-frequency clock cycle.&lt;br&gt;Note: To speed up the switching from the doze mode to the slow mode, set the value of xtaltime to 0xFFFF. That is, the system is stable after the crystal oscillator is powered on." range="18:3" property="RW"/>
				<Member name="reserved" description="Reserved. Reading this field returns the written value." range="2:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="SC_APLLCTRL" description="SC_APLLCTRL is an APLL control register. It is used to set the APLL stable wait time. Theclock frequency of the APLL is controlled by the corresponding bits of SC_APLLCFGSTAT1and SC_APLLCFGSTAT0." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved. Reading this field returns 0, and writing to this field has no effect." range="31:28" property="RW"/>
				<Member name="plltime" description="Stable wait time of the APLL.&lt;br&gt;The wait time refers to the period during which the PLL output becomes stable after the PLL is started. In other words, the wait time is the period during which the system is switch from the PLLCTL mode to the SWtoPLL mode.&lt;br&gt;The timeout time is calculated as follows: (33,554,432 - plltime) x TXIN. TXIN indicates the clock cycle of the external crystal oscillator." range="27:3" property="RW"/>
				<Member name="reserved" description="Reserved. Reading this field returns 0, and writing to this field has no effect." range="2:0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="SC_APLLFREQCTRL0" description="SC_APLLFREQCTRL0 is APLL frequency control register 0." value="0x91000000" startoffset="0x0018">
				<Member name="reserved" description="Reserved." range="31" property="RW"/>
				<Member name="apll_bypass" description="APLL clock divider bypass control.&lt;br&gt;0: no bypass&lt;br&gt;1: bypass" range="30" property="RW"/>
				<Member name="apll_postdiv2" description="Level-2 output divider of the APLL." range="29:27" property="RW"/>
				<Member name="apll_postdiv1" description="Level-1 output divider of the APLL." range="26:24" property="RW"/>
				<Member name="apll_frac" description="Decimal divider of the APLL." range="23:0" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="SC_APLLFREQCTRL1" description="SC_APLLFREQCTRL1 is APLL frequency control register 1." value="0x006C2064" startoffset="0x001C">
				<Member name="reserved" description="Reserved." range="31:30" property="RW"/>
				<Member name="apll_deskew" description="APLL mode control.&lt;br&gt;0: normal mode&lt;br&gt;1: deskew mode" range="29" property="RW"/>
				<Member name="reserved" description="Reserved." range="28:23" property="RW"/>
				<Member name="apll_reset" description="APLL reset control.&lt;br&gt;0: reset&lt;br&gt;1: not reset" range="22" property="RW"/>
				<Member name="apll_pd" description="APLL power down control.&lt;br&gt;0: power down&lt;br&gt;1: normal" range="21" property="RW"/>
				<Member name="apll_foutvcopd" description="Power down control for the APLL VCO output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="20" property="RW"/>
				<Member name="apll_postdivpd" description="Power down control for the APLL POSTDIV output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="19" property="RW"/>
				<Member name="apll_fout4phasepd" description="Power down control for the APLL FOUT output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="18" property="RW"/>
				<Member name="apll_refdiv" description="Clock divider of the APLL reference clock." range="17:12" property="RW"/>
				<Member name="apll_fbdiv" description="Integral multiplier of the APLL." range="11:0" property="RW"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_VPLL0FREQCTRL0" description="SC_VPLL0FREQCTRL0 is VPLL0 frequency control register 0." value="0x91000000" startoffset="0x0020">
				<Member name="reserved" description="Reserved." range="31" property="RW"/>
				<Member name="vpll0_bypass" description="VPLL0 clock divider bypass control.&lt;br&gt;0: no bypass&lt;br&gt;1: bypass" range="30" property="RW"/>
				<Member name="vpll0_postdiv2" description="Level-2 output divider of VPLL0." range="29:27" property="RW"/>
				<Member name="vpll0_postdiv1" description="Level-1 output divider of VPLL0." range="26:24" property="RW"/>
				<Member name="vpll0_frac" description="Decimal divider of VPLL0." range="23:0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="SC_VPLL0FREQCTRL1" description="SC_VPLL0FREQCTRL1 is VPLL0 frequency control register 1." value="0x006C2063" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="31:30" property="RW"/>
				<Member name="vpll0_deskew" description="VPLL0 mode control.&lt;br&gt;0: normal mode&lt;br&gt;1: deskew mode" range="29" property="RW"/>
				<Member name="reserved" description="Reserved." range="28:23" property="RW"/>
				<Member name="vpll0_reset" description="VPLL0 reset control.&lt;br&gt;0: reset&lt;br&gt;1: not reset" range="22" property="RW"/>
				<Member name="vpll0_pd" description="VPLL0 power down control.&lt;br&gt;0: power down&lt;br&gt;1: normal" range="21" property="RW"/>
				<Member name="vpll0_foutvcopd" description="Power down control for the VPLL0 VCO output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="20" property="RW"/>
				<Member name="vpll0_postdivpd" description="Power down control for the VPLL0 POSTDIV output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="19" property="RW"/>
				<Member name="vpll0_fout4phasepd" description="Power down control for the VPLL0 FOUT output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="18" property="RW"/>
				<Member name="vpll0_refdiv" description="Clock divider of the VPLL0 reference clock." range="17:12" property="RW"/>
				<Member name="vpll0_fbdiv" description="Integral multiplier of VPLL0." range="11:0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="SC_VPLL1FREQCTRL0" description="SC_VPLL1FREQCTRL0 is VPLL1 frequency control register 0." value="0x91000000" startoffset="0x0028">
				<Member name="reserved" description="Reserved." range="31" property="RW"/>
				<Member name="vpll1_bypass" description="VPLL1 clock divider bypass control.&lt;br&gt;0: no bypass&lt;br&gt;1: bypass" range="30" property="RW"/>
				<Member name="vpll1_postdiv2" description="Level-2 output divider of VPLL1." range="29:27" property="RW"/>
				<Member name="vpll1_postdiv1" description="Level-1 output divider of VPLL1." range="26:24" property="RW"/>
				<Member name="vpll1_frac" description="Decimal divider of VPLL1." range="23:0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="SC_VPLL1FREQCTRL1" description="SC_VPLL1FREQCTRL1 is VPLL1 frequency control register 1." value="0x006C2063" startoffset="0x002C">
				<Member name="reserved" description="Reserved." range="31:30" property="RW"/>
				<Member name="vpll1_deskew" description="VPLL1 mode control.&lt;br&gt;0: normal mode&lt;br&gt;1: deskew mode" range="29" property="RW"/>
				<Member name="reserved" description="Reserved." range="28:23" property="RW"/>
				<Member name="vpll1_reset" description="VPLL1 reset control.&lt;br&gt;0: reset&lt;br&gt;1: not reset" range="22" property="RW"/>
				<Member name="vpll1_pd" description="VPLL1 power down control.&lt;br&gt;0: power down&lt;br&gt;1: normal" range="21" property="RW"/>
				<Member name="vpll1_foutvcopd" description="Power down control for the VPLL1 VCO output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="20" property="RW"/>
				<Member name="vpll1_postdivpd" description="Power down control for the VPLL1 POSTDIV output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="19" property="RW"/>
				<Member name="vpll1_fout4phasepd" description="Power down control for the VPLL1 FOUT output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="18" property="RW"/>
				<Member name="vpll1_refdiv" description="Clock divider of the VPLL1 reference clock." range="17:12" property="RW"/>
				<Member name="vpll1_fbdiv" description="Integral multiplier of VPLL1." range="11:0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_EPLLFREQCTRL0" description="SC_EPLLFREQCTRL0 is EPLL1 frequency control register 0." value="0x8B000000" startoffset="0x0030">
				<Member name="reserved" description="Reserved." range="31" property="RW"/>
				<Member name="epll_bypass" description="EPLL clock divider bypass control.&lt;br&gt;0: no bypass&lt;br&gt;1: bypass" range="30" property="RW"/>
				<Member name="epll_postdiv2" description="Level-2 output divider of EPLL." range="29:27" property="RW"/>
				<Member name="epll_postdiv1" description="Level-1 output divider of the EPLL." range="26:24" property="RW"/>
				<Member name="epll_frac" description="Decimal divider of the EPLL." range="23:0" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="SC_EPLLFREQCTRL1" description="SC_EPLLFREQCTRL1 is EPLL1 frequency control register 1." value="0x007C207D" startoffset="0x0034">
				<Member name="reserved" description="Reserved." range="31:30" property="RW"/>
				<Member name="epll_deskew" description="EPLL mode control.&lt;br&gt;0: normal mode&lt;br&gt;1: deskew mode" range="29" property="RW"/>
				<Member name="reserved" description="Reserved." range="28:23" property="RW"/>
				<Member name="epll_reset" description="EPLL reset control.&lt;br&gt;0: reset&lt;br&gt;1: not reset" range="22" property="RW"/>
				<Member name="epll_pd" description="EPLL power down control.&lt;br&gt;0: power down&lt;br&gt;1: normal" range="21" property="RW"/>
				<Member name="epll_foutvcopd" description="Power down control for the EPLL VCO output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="20" property="RW"/>
				<Member name="epll_postdivpd" description="Power down control for the EPLL POSTDIV output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="19" property="RW"/>
				<Member name="epll_fout4phasepd" description="Power down control for the EPLL FOUT output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="18" property="RW"/>
				<Member name="epll_refdiv" description="Clock divider of the EPLL reference clock." range="17:12" property="RW"/>
				<Member name="epll_fbdiv" description="Integral multiplier of the EPLL." range="11:0" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="SC_QPLLFREQCTRL0" description="SC_QPLLFREQCTRL0 is QPLL1 frequency control register 0." value="0xAA000000" startoffset="0x0038">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="qpll_bypass" description="QPLL clock divider bypass control.&lt;br&gt;0: no bypass&lt;br&gt;1: bypass" range="30" property="RW"/>
				<Member name="qpll_postdiv2" description="Level-2 output divider of the QPLL" range="29:27" property="RW"/>
				<Member name="qpll_postdiv1" description="Level-1 output divider of the QPLL" range="26:24" property="RW"/>
				<Member name="qpll_frac" description="Decimal divider of the QPLL." range="23:0" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="SC_QPLLFREQCTRL1" description="SC_QPLLFREQCTRL1 is QPLL1 frequency control register 1." value="0x006C1030" startoffset="0x003C">
				<Member name="reserved" description="Reserved." range="31:30" property="RW"/>
				<Member name="qpll_deskew" description="QPLL mode control.&lt;br&gt;0: normal mode&lt;br&gt;1: deskew mode" range="29" property="RW"/>
				<Member name="reserved" description="Reserved." range="28:23" property="RW"/>
				<Member name="qpll_reset" description="QPLL reset control.&lt;br&gt;0: reset&lt;br&gt;1: not reset" range="22" property="RW"/>
				<Member name="qpll_pd" description="QPLL power down control&lt;br&gt;0: power down&lt;br&gt;1: normal" range="21" property="RW"/>
				<Member name="qpll_foutvcopd" description="Power down control for the QPLL VCO output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="20" property="RW"/>
				<Member name="qpll_postdivpd" description="Power down control for the QPLL POSTDIV output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="19" property="RW"/>
				<Member name="qpll_fout4phasepd" description="Power down control for the QPLL FOUT output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="18" property="RW"/>
				<Member name="qpll_refdiv" description="Clock divider of the QPLL reference clock." range="17:12" property="RW"/>
				<Member name="qpll_fbdiv" description="Integral multiplier of the QPLL." range="11:0" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_LOW_POWER_CTRL" description="SC_LOW_POWER_CTRL is a low-power control register." value="0x00000000" startoffset="0x0040">
				<Member name="reserved" description="Reserved." range="31:10" property="RW"/>
				<Member name="qamadc_clken" description="QAM_ADC clock gating.&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;Note: This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips." range="9" property="RW"/>
				<Member name="mcu_hclk_en" description="HCLK clock gating of the MCU.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="stb_pwroff_oen_ctrl" description="Direction of the STANDBY_PWROFF pin when this pin is controlled by the power-on area (stb_pwroff_dom_ctrl = 0).&lt;br&gt;0: input pin&lt;br&gt;1: output pin&lt;br&gt;Invalid bit when the STANDBY_PWROFF pin is controlled by the power-off area (stb_pwroff_dom_ctrl = 1)." range="5" property="RW"/>
				<Member name="stb_pwroff_dom_ctrl" description="Control area of the STANDBY_PWROFF pin.&lt;br&gt;0: power-on area&lt;br&gt;1: power-off area" range="4" property="RW"/>
				<Member name="mcu_lp_subsys_iso" description="Isolation area control.&lt;br&gt;0: disabled. That is, signals are not isolated.&lt;br&gt;1: enabled. That is, signals are isolated." range="3" property="RW"/>
				<Member name="mcu_master_mux" description="MUX select when peripherals are accessed through the master port of the MCU.&lt;br&gt;0: X2P channel, that is, power-off area channel. This channel needs to be selected to enter the normal mode.&lt;br&gt;1: H2P channel, that is, power-on channel. This channel needs to be selected to enter the low-power mode." range="2" property="RW"/>
				<Member name="stb_poweroff" description="Polarity of the STANDBY_PWROFF pin.&lt;br&gt;0: low level as output&lt;br&gt;1: high level as output" range="1" property="RW"/>
				<Member name="sys_poweroff" description="Multiplexing select of the pins in the MCU area (excluding the STAND_PWROFF pin). This bit needs to be set to 0 to enter the normal mode and set to 1 to enter the low-power mode.&lt;br&gt;0: pins in the power-off area&lt;br&gt;1: pins in the power-on area" range="0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="SC_IO_REUSE_SEL" description="SC_IO_REUSE_SEL is a pin multiplexing control register of the MCU subsystem." value="0x00000000" startoffset="0x0044">
				<Member name="reserved" description="Reserved." range="31:15" property="RW"/>
				<Member name="ir_gpio_sel" description="Multiplexing between IR and GPIO5[4] pins.&lt;br&gt;0: IR&lt;br&gt;1: GPIO5[4]" range="14" property="RW"/>
				<Member name="data_gpio_sel" description="Multiplexing between LED data and GPIO5[0] pins.&lt;br&gt;0: GPIO5[0]&lt;br&gt;1: LED DATA" range="13" property="RW"/>
				<Member name="clk_gpio_sel" description="Multiplexing between LED CLK and GPIO5[1] pins.&lt;br&gt;0: GPIO5[1]&lt;br&gt;1: LED CLK" range="12" property="RW"/>
				<Member name="csn3_gpio_sel" description="Multiplexing between LED CSN3, IR_IN, and GPIO5[4] pins.&lt;br&gt;00: GPIO5[4]&lt;br&gt;01: LED CSN3&lt;br&gt;10: IR_IN&lt;br&gt;11: GPIO5[4]" range="11:10" property="RW"/>
				<Member name="csn2_gpio_sel" description="Multiplexing between LED CSN2, HCKEN_ERROR, and GPIO5[2] pins.&lt;br&gt;00: GPIO5[2]&lt;br&gt;01: LED CSN2&lt;br&gt;10: HCKEN_ERROR&lt;br&gt;11: GPIO5[2]" range="9:8" property="RW"/>
				<Member name="csn1_gpio_sel" description="Multiplexing between LED CSN1, PCKEN_ERROR, and GPIO5[3] pins.&lt;br&gt;00: GPIO5[3]&lt;br&gt;01: LED CSN1&lt;br&gt;10: PCKEN_ERROR&lt;br&gt;11: GPIO5[3]" range="7:6" property="RW"/>
				<Member name="csn0_gpio_sel" description="Multiplexing between LED CSN0, ARMEN_ERROR, and GPIO5[5] pins.&lt;br&gt;00: GPIO5[5]&lt;br&gt;01: LED CSN0&lt;br&gt;10: ARMEN_ERROR&lt;br&gt;11: GPIO5[5]" range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RW"/>
				<Member name="key1_gpio_sel" description="Multiplexing between LED KEY1 and GPIO pins.&lt;br&gt;0: GPIO5[6]&lt;br&gt;1: LED KEY1" range="2" property="RW"/>
				<Member name="key0_gpio_sel" description="Multiplexing between LED KEY0, PCIE0_WAKUPN_IN, and GPIO5[7] pins.&lt;br&gt;00: GPIO5[7]&lt;br&gt;01: LED KEY0&lt;br&gt;10: PCIE0_WAKUPN_IN&lt;br&gt;11: GPIO5[7]" range="1:0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SRST_REQ_CTRL" description="SC_SRST_REQ_CTRL is a soft reset request control register of the MCU subsystem." value="0x00000000" startoffset="0x0048">
				<Member name="reserved" description="Reserved." range="31:5" property="RW"/>
				<Member name="ddr_comp_srst_req" description="POR soft reset request of the DDRPHY.&lt;br&gt;0: normal mode&lt;br&gt;1: soft reset" range="4" property="RW"/>
				<Member name="so_rst_req" description="Soft reset request (excluding the MCU subsystem).&lt;br&gt;0: normal mode&lt;br&gt;1: soft reset. When the bit is set to 1, all the circuits excluding the circuit of the MCU subsystem are reset." range="3" property="RW"/>
				<Member name="ir_srst_req" description="Soft reset request of the IR module.&lt;br&gt;0: normal mode&lt;br&gt;1: soft reset" range="2" property="RW"/>
				<Member name="led_srst_req" description="Soft reset request of the LEDCTRL module.&lt;br&gt;0: normal mode&lt;br&gt;1: soft reset" range="1" property="RW"/>
				<Member name="mcu_srst_req" description="MCU soft reset request.&lt;br&gt;0: normal mode&lt;br&gt;1: soft reset" range="0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="SC_CA_RST_CTRL" description="SC_CA_RST_CTRL is a reset control register upon a CA authentication failure." value="0x00000000" startoffset="0x004C">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="ca_rst_ctrl" description="Reset control when CA authentication fails.&lt;br&gt;0: not reset&lt;br&gt;1: When CA authentication fails, the software writes 1 to the register to reset the entire chip." range="0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_WDG_RST_CTRL" description="SC_WDG_RST_CTRL is a software control WDG reset register." value="0x00000000" startoffset="0x0050">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="wdg_rst_ctrl" description="WDG_RST reset signal controlled by the software.&lt;br&gt;0: not reset&lt;br&gt;1: enable WDG_RST software control function. When TIMER01 generates an interrupt, a reset signal is sent through the WDG_RST pin." range="0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="SC_DDRC_DFI_RST_CTRL" description="SC_DDRC_DFI_RST_CTRL is a DDR3 SDRAM reset control register." value="0x00000000" startoffset="0x0054">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="ddr_dfi_rst_n" description="Reset control for the DDR3 SDRAM.&lt;br&gt;0: reset&lt;br&gt;1: clear multiplexing" range="0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GPLLFREQCTRL0" description="SC_GPLLFREQCTRL0 is GPLL frequency control register 0." value="0x8B000000" startoffset="0x0058">
				<Member name="reserved" description="Reserved." range="31" property="RW"/>
				<Member name="gpll_bypass" description="GPLL clock divider bypass control.&lt;br&gt;0: no bypass&lt;br&gt;1: bypass" range="30" property="RW"/>
				<Member name="gpll_postdiv2" description="Level-2 output divider of the GPLL." range="29:27" property="RW"/>
				<Member name="gpll_postdiv1" description="Level-1 output divider of the GPLL." range="26:24" property="RW"/>
				<Member name="gpll_frac" description="Decimal divider of the GPLL." range="23:0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GPLLFREQCTRL1" description="SC_GPLLFREQCTRL1 is GPLL frequency control register 1." value="0x007C20AF" startoffset="0x005C">
				<Member name="reserved" description="Reserved." range="31:30" property="RW"/>
				<Member name="gpll_deskew" description="GPLL mode control.&lt;br&gt;0: normal mode&lt;br&gt;1: deskew mode" range="29" property="RW"/>
				<Member name="reserved" description="Reserved." range="28:23" property="RW"/>
				<Member name="gpll_reset" description="GPLL reset control.&lt;br&gt;0: reset&lt;br&gt;1: not reset" range="22" property="RW"/>
				<Member name="gpll_pd" description="GPLL power down control.&lt;br&gt;0: power down mode&lt;br&gt;1: normal mode" range="21" property="RW"/>
				<Member name="gpll_foutvcopd" description="Power down control for the GPLL VCO output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="20" property="RW"/>
				<Member name="gpll_postdivpd" description="Power down control for the GPLL POSTDIV output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="19" property="RW"/>
				<Member name="gpll_fout4phasepd" description="Power down control for the GPLL FOUT output.&lt;br&gt;0: no output clock&lt;br&gt;1: normal output clock" range="18" property="RW"/>
				<Member name="gpll_refdiv" description="Clock divider of the GPLL reference clock." range="17:12" property="RW"/>
				<Member name="gpll_fbdiv" description="Integral multiplier of the GPLL." range="11:0" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_PLLLOCK_STAT" description="SC_PLLLOCK_STAT is a PLL lock status indicator register." value="0x00000000" startoffset="0x0070">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="sw_disable" description="Internal observation signal of the CRG." range="7:6" property="RW"/>
				<Member name="gpll_lock" description="GPLL lock status indicator.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="5" property="RW"/>
				<Member name="qpll_lock" description="QPLL lock status indicator.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="4" property="RW"/>
				<Member name="epll_lock" description="EPLL lock status indicator.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="3" property="RW"/>
				<Member name="vpll1_lock" description="VPLL1 lock status indicator.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="2" property="RW"/>
				<Member name="vpll0_lock" description="VPLL0 lock status indicator.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="1" property="RW"/>
				<Member name="apll_lock" description="APLL lock status indicator.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="0" property="RW"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="SC_DDRPHY_LP_ISO" description="SC_DDRPHY_LP_ISO is a low-power mode control register for DDR passive standby. Inlow-power passive standby mode, you need to set this register to enable the function ofisolating signals during power-off.Note:This register is valid only for the Hi3716M V2XX chips." value="0x00000000" startoffset="0x0074">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ddrphy_lp_iso" description="Signal isolation control during power-off.&lt;br&gt;0: disabled. That is, signals are not isolated.&lt;br&gt;1: enabled. That is, signals are isolated." range="0" property="RW"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN0" description="SC_GEN0 is system general-purpose register 0." value="0x00000000" startoffset="0x0080">
				<Member name="sc_gen0" description="System general-purpose register. In each solution, the register is used to save the system status according to actual conditions." range="31:0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN1" description="SC_GEN1 is system general-purpose register 1." value="0x00000000" startoffset="0x0084">
				<Member name="sc_gen1" description="System general-purpose register. In each solution, the register is used to save the system status according to actual conditions." range="31:0" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN2" description="SC_GEN2 is system general-purpose register 2." value="0x00000000" startoffset="0x0088">
				<Member name="sc_gen2" description="System general-purpose register. In each solution, the register is used to save the system status according to actual conditions." range="31:0" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN3" description="SC_GEN3 is system general-purpose register 3." value="0x00000000" startoffset="0x008C">
				<Member name="sc_gen3" description="System general-purpose register. In each solution, the register is used to save the system status according to actual conditions." range="31:0" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN4" description="SC_GEN4 is system general-purpose register 4." value="0x00000000" startoffset="0x0090">
				<Member name="sc_gen4" description="System general-purpose register. In each solution, the register is used to save the system status according to actual conditions." range="31:0" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN5" description="SC_GEN5 is system general-purpose register 5." value="0x00000000" startoffset="0x0094">
				<Member name="sc_gen5" description="System general-purpose register. In each solution, the register is used to save the system status according to actual conditions." range="31:0" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN6" description="SC_GEN6 is system general-purpose register 6." value="0x00000000" startoffset="0x0098">
				<Member name="sc_gen6" description="System general-purpose register. In each solution, the register is used to save the system status according to actual conditions." range="31:0" property="RW"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN7" description="SC_GEN7 is system general-purpose register 7." value="0x00000000" startoffset="0x009C">
				<Member name="sc_gen7" description="System general-purpose register. In each solution, the register is used to save the system status according to actual conditions." range="31:0" property="RW"/>
				<Register offset="0x009C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN8" description="SC_GEN8 is system general-purpose register 8." value="0x00000000" startoffset="0x00A0">
				<Member name="sc_gen8" description="System general-purpose register. In each solution, the register is used to save the system status according to actual conditions." range="31:0" property="RW"/>
				<Register offset="0x00A0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN9" description="SC_GEN9 is system general-purpose register 9." value="0x00000000" startoffset="0x00A4">
				<Member name="sc_gen9" description="System general-purpose register. In each solution, the register is used to save the system status according to actual conditions." range="31:0" property="RW"/>
				<Register offset="0x00A4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN10" description="SC_GEN10 is system general-purpose register 10." value="0x00000000" startoffset="0x00A8">
				<Member name="sc_gen10" description="System general-purpose register. In each solution, the register is used to save the system status according to actual conditions." range="31:0" property="RW"/>
				<Register offset="0x00A8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN11" description="SC_GEN11 is system general-purpose register 11." value="0x00000000" startoffset="0x00AC">
				<Member name="sc_gen11" description="System general-purpose register. In each solution, the register is used to save the system status according to actual conditions." range="31:0" property="RW"/>
				<Register offset="0x00AC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN12" description="SC_GEN12 is system general-purpose register 12." value="0x00000000" startoffset="0x00B0">
				<Member name="sc_gen12" description="System general-purpose register. In each solution, the register is used to save the system status according to actual conditions." range="31:0" property="RW"/>
				<Register offset="0x00B0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN13" description="SC_GEN13 is system general-purpose register 13." value="0x00000000" startoffset="0x00B4">
				<Member name="sc_gen13" description="System general-purpose register. In each solution, the register is used to save the system status according to actual conditions." range="31:0" property="RW"/>
				<Register offset="0x00B4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN14" description="SC_GEN14 is system general-purpose register 14." value="0x00000000" startoffset="0x00B8">
				<Member name="sc_gen14" description="System general-purpose register. In each solution, the register is used to save the system status according to actual conditions." range="31:0" property="RW"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN15" description="SC_GEN15 is system general-purpose register 15." value="0x00000000" startoffset="0x00BC">
				<Member name="sc_gen15" description="System general-purpose register. In each solution, the register is used to save the system status according to actual conditions." range="31:0" property="RW"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_LOCKEN" value="0x756E4C4F" startoffset="0x020C">
				<Member name="sc_locken" description="Write protection indicator of key system registers. For details, see the function description of SC_LOCKEN." range="31:0" property="RW"/>
				<Register offset="0x020C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSID0" description="SC_SYSID0 is chip ID register 0." value="0x00000000" startoffset="0x0EE0">
				<Member name="reserved" description="Reserved" range="31:8" property="RW"/>
				<Member name="sysid0" description="Reading this register returns 0x00." range="7:0" property="RW"/>
				<Register offset="0x0EE0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSID1" description="SC_SYSID1 is chip ID register 1." value="0x00000002" startoffset="0x0EE4">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="sysid1" description="Reading this register returns 0x02." range="7:0" property="RW"/>
				<Register offset="0x0EE4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSID2" description="SC_SYSID2 is chip ID register 2." value="0x00000020" startoffset="0x0EE8">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="ysid2" description="Reading this register returns 0x20 for the Hi3716C V1XX, Hi3716H V1XX. Hi3716M V1XX, and Hi3716L V1XX chips, and returns 0x16 for the Hi3716M V2XX chips." range="7:0" property="RW"/>
				<Register offset="0x0EE8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSID3" description="SC_SYSID3 is chip ID register 3." value="0x00000037" startoffset="0x0EEC">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="sysid3" description="Reading this register returns 0x37." range="7:0" property="RW"/>
				<Register offset="0x0EEC"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="timer" i2cSupport="false">
			<Module baseAddress="0x101E2000"/>
			<Module baseAddress="0x10202000"/>
			<Module baseAddress="0x101EB000"/>
			<Module baseAddress="0x101E5000"/>
			<RegisterGroup name="TIMER0_LOAD" description="TIMERx_LOAD is an initial count value register. It is used to set the initial count value of each timer. Each timer (timer0–timer7) has one such register.&lt;br&gt;When a timer is in periodic mode and the count value reaches 0, the value of TIMERx_LOAD is reloaded to the counter. When a value is written to TIMERx_LOAD, the value of the current counter is changed to the input value on the next rising edge of the TIMCLK enabled by TIMCLKENx.&lt;br&gt;Note:&lt;br&gt;? The minimum valid value written to TIMERx_LOAD is 1.&lt;br&gt;? When 0 is written to TIMERx_LOAD, the dual-timer module generates an interrupt immediately.&lt;br&gt;When a value is written to TIMERx_BGLOAD, the value of TIMERx_LOAD is overwritten, but the current value of the timer remains.&lt;br&gt;If values are written to TIMERx_BGLOAD and TIMERx_LOAD before the rising edge of TIMCLK enabled by TIMCLKENx is reached, the value of the counter on the next rising edge is changed to the written value of TIMERx_LOAD. From then on, when the counter reaches 0, the last value written to TIMERx_BGLOAD or TIMERx_LOAD is reloaded.&lt;br&gt;After TIMERx_BGLOAD and TIMERx_LOAD are written twice respectively, the written value of TIMERx_BGLOAD is returned when TIMERx_LOAD is read." value="0x00000000" startoffset="0x000">
				<Member name="timer0_load" description="Initial count value of timer0." range="31:0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_LOAD" description="TIMERx_LOAD is an initial count value register. It is used to set the initial count value of each timer. Each timer (timer0–timer7) has one such register.&lt;br&gt;When a timer is in periodic mode and the count value reaches 0, the value of TIMERx_LOAD is reloaded to the counter. When a value is written to TIMERx_LOAD, the value of the current counter is changed to the input value on the next rising edge of the TIMCLK enabled by TIMCLKENx.&lt;br&gt;Note:&lt;br&gt;? The minimum valid value written to TIMERx_LOAD is 1.&lt;br&gt;? When 0 is written to TIMERx_LOAD, the dual-timer module generates an interrupt immediately.&lt;br&gt;When a value is written to TIMERx_BGLOAD, the value of TIMERx_LOAD is overwritten, but the current value of the timer remains.&lt;br&gt;If values are written to TIMERx_BGLOAD and TIMERx_LOAD before the rising edge of TIMCLK enabled by TIMCLKENx is reached, the value of the counter on the next rising edge is changed to the written value of TIMERx_LOAD. From then on, when the counter reaches 0, the last value written to TIMERx_BGLOAD or TIMERx_LOAD is reloaded.&lt;br&gt;After TIMERx_BGLOAD and TIMERx_LOAD are written twice respectively, the written value of TIMERx_BGLOAD is returned when TIMERx_LOAD is read." value="0x00000000" startoffset="0x020">
				<Member name="timer1_load" description="Initial count value of timer1." range="31:0" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_VALUE" description="TIMERx_VALUE is a current count value register. It shows the current value of the counter that is being decremented. Each timer (timer0–timer7) has one such register.&lt;br&gt;After a value is written to TIMERx_LOAD, TIMERx_VALUE immediately shows the newly loaded value of the counter in the PCLK domain without waiting for the next TIMCLK clock edge enabled by TIMCLKENx.&lt;br&gt;Note:&lt;br&gt;When a timer is in 16-bit mode, the upper 16 bits of the 32-bit TIMERx_VALUE are not set to 0 automatically. If the timer is switched from 32-bit mode to 16-bit mode and no data is written to TIMERx_LOAD in 16-bit mode, the upper 16 bits of TIMERx_VALUE may not be 0." value="0xFFFFFFFF" startoffset="0x004">
				<Member name="timer0_value" description="Current count value of timer0 that is being decremented." range="31:0" property="RO"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_VALUE" description="TIMERx_VALUE is a current count value register. It shows the current value of the counter that is being decremented. Each timer (timer0–timer7) has one such register.&lt;br&gt;After a value is written to TIMERx_LOAD, TIMERx_VALUE immediately shows the newly loaded value of the counter in the PCLK domain without waiting for the next TIMCLK clock edge enabled by TIMCLKENx.&lt;br&gt;Note:&lt;br&gt;When a timer is in 16-bit mode, the upper 16 bits of the 32-bit TIMERx_VALUE are not set to 0 automatically. If the timer is switched from 32-bit mode to 16-bit mode and no data is written to TIMERx_LOAD in 16-bit mode, the upper 16 bits of TIMERx_VALUE may not be 0." value="0xFFFFFFFF" startoffset="0x024">
				<Member name="timer0_value" description="Current count value of timer1 that is being decremented" range="31:0" property="RO"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_CONTROL" description="TIMERx_CONTROL is a timer control register. Each timer (timer0–timer7) has one suchregister.Note:When the periodic mode is selected, TIMERx_CONTROL[timermode] must be set to 1 andTIMERx_CONTROL[oneshot] must be set to 0.TIMER0_CONTROL" value="0x00000020" startoffset="0x008">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="timeren" description="Timer enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="timermode" description="Timer count mode.&lt;br&gt;0: free-running mode&lt;br&gt;1: periodic mode" range="6" property="RW"/>
				<Member name="intenable" description="TIMERx_RIS interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" property="RW"/>
				<Member name="reserved" description="Reserved." range="4" property="-"/>
				<Member name="timerpre" description="Timer prescaling divider set bit.&lt;br&gt;00: no prescaling. That is, the clock frequency of the timer is divided by 1.&lt;br&gt;01: 4-level prescaling. That is, the clock frequency of the timer is divided by 16.&lt;br&gt;10: 8-level prescaling, namely, dividing the clock frequency of the timer by 256.&lt;br&gt;11: undefined. If the bits are set to 11, 8-level prescaling is considered. That is, the clock frequency of the timer is divided by 256." range="3:2" property="RW"/>
				<Member name="timersize" description="16-bit or 32-bit counter select.&lt;br&gt;0: 16-bit counter&lt;br&gt;1: 32-bit counter" range="1" property="RW"/>
				<Member name="oneshot" description="Count mode select.&lt;br&gt;0: periodic mode or free-running mode&lt;br&gt;1: one-shot mode" range="0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_CONTROL" description="TIMERx_CONTROL is a timer control register. Each timer (timer0–timer7) has one suchregister.Note:When the periodic mode is selected, TIMERx_CONTROL[timermode] must be set to 1 andTIMERx_CONTROL[oneshot] must be set to 0.TIMER0_CONTROL" value="0x00000020" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="timeren" description="Timer enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="timermode" description="Timer count mode.&lt;br&gt;0: free-running mode&lt;br&gt;1: periodic mode" range="6" property="RW"/>
				<Member name="intenable" description="TIMERx_RIS interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" property="RW"/>
				<Member name="reserved" description="Reserved." range="4" property="-"/>
				<Member name="timerpre" description="Timer prescaling divider set bit.&lt;br&gt;00: no prescaling. That is, the clock frequency of the timer is divided by 1.&lt;br&gt;01: 4-level prescaling. That is, the clock frequency of the timer is divided by 16.&lt;br&gt;10: 8-level prescaling, namely, dividing the clock frequency of the timer by 256.&lt;br&gt;11: undefined. If the bits are set to 11, 8-level prescaling is considered." range="3:2" property="RW"/>
				<Member name="timersize" description="16-bit or 32-bit counter select.&lt;br&gt;0: 16-bit counter&lt;br&gt;1: 32-bit counter" range="1" property="RW"/>
				<Member name="oneshot" description="Count mode select.&lt;br&gt;0: periodic mode&lt;br&gt;1: one-shot mode" range="0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_INTCLR" description="TIMERx_INTCLR is an interrupt clear register. The interrupt status of the corresponding counter is cleared after a value is written to this register. Each timer (timer0–timer7) has one such register.&lt;br&gt;Caution:&lt;br&gt;This register is write-only. When any value is written to this register, the timer interrupts are cleared. In addition, no written value is recorded in this register and no default reset value is defined." value="-" startoffset="0x00C">
				<Member name="timer0_intclr" description="Writing this register clears the output interrupts of timer0." range="31:0" property="WO"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_INTCLR" description="TIMERx_INTCLR is an interrupt clear register. The interrupt status of the corresponding counter is cleared after a value is written to this register. Each timer (timer0–timer7) has one such register.&lt;br&gt;Caution:&lt;br&gt;This register is write-only. When any value is written to this register, the timer interrupts are cleared. In addition, no written value is recorded in this register and no default reset value is defined." value="-" startoffset="0x02C">
				<Member name="timer1_intclr" description="Writing this register clears the output interrupts of timer1." range="31:0" property="WO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_RIS" description="TIMERx_RIS is a raw interrupt status register. Each timer (timer0–timer7) has one suchregister.TIMER0_RIS" value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved. Writing this field has no effect and reading this field returns 0." range="31:1" property="-"/>
				<Member name="timer0ris" description="Raw interrupt status of timer0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_RIS" description="TIMERx_RIS is a raw interrupt status register. Each timer (timer0–timer7) has one suchregister.TIMER0_RIS" value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved. Writing this field has no effect and reading this field returns 0." range="31:1" property="-"/>
				<Member name="timer1ris" description="Raw interrupt status of timer1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_MIS" description="TIMERx_MIS is a masked interrupt register. Each timer (timer0–timer7) has one such register.TIMER0_MIS" value="0x00000000" startoffset="0x014">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="timer0mis" description="Masked interrupt status of timer0.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid." range="0" property="RO"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_MIS" description="TIMERx_MIS is a masked interrupt register. Each timer (timer0–timer7) has one such register.TIMER0_MIS" value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="timer1mis" description="Masked interrupt status of timer1.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid." range="0" property="RO"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_BGLOAD" description="TIMERx_BGLOAD is an initial count value register in periodic mode. Each timer (timer0–timer7) has one such register.This register contains the initial count value of the timer. In periodic mode, this register isused to reload an initial count value when the count value of the timer reaches 0.The register also provides another method of accessing TIMERx_LOAD. After a value iswritten to TIMERx_BGLOAD, the timer, however, does not count starting from the new inputvalue immediately.TIMER0_BGLOAD" value="0x00000000" startoffset="0x018">
				<Member name="timer0bgload" description="Initial count value of timer0.&lt;br&gt;Note: This register differs from TIMERX_LOAD. For details, see the description of TIMERx_LOAD." range="31:0" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_BGLOAD" description="TIMERx_BGLOAD is an initial count value register in periodic mode. Each timer (timer0–timer7) has one such register.This register contains the initial count value of the timer. In periodic mode, this register isused to reload an initial count value when the count value of the timer reaches 0.The register also provides another method of accessing TIMERx_LOAD. After a value iswritten to TIMERx_BGLOAD, the timer, however, does not count starting from the new inputvalue immediately.TIMER0_BGLOAD" value="0x00000000" startoffset="0x038">
				<Member name="timer1bgload" description="Initial count value of timer1.&lt;br&gt;Note: This register differs from TIMERX_LOAD. For details, see the description of TIMERX_LOAD." range="31:0" property="RW"/>
				<Register offset="0x038"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="WDG" i2cSupport="false">
			<Module baseAddress="0x10201000"/>
			<RegisterGroup name="WDG_LOAD" description="WDG_LOAD is an initial count value register. It is used to configure the initial count value ofthe internal counter of the watchdog." value="0xFFFFFFFF" startoffset="0x0000">
				<Member name="wdg_load" description="Initial count value of the watchdog counter." range="31:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_VALUE" description="WDG_VALUE is a current count value register It is used to read the current count value ofthe internal counter of the watchdog." value="0xFFFFFFFF" startoffset="0x0004">
				<Member name="wdogvalue" description="Current count value of the watchdog counter." range="31:0" property="RO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_CONTROL" description="WDG_CONTROL is a control register. It is used to enable or disable the watchdog andcontrol the interrupt and reset functions of the watchdog." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="resen" description="Output enable of the watchdog reset signal.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="inten" description="Output enable of the watchdog interrupt signal.&lt;br&gt;0: The counter stops counting, the current count value keeps unchanged, and the watchdog is disabled.&lt;br&gt;1: The counter, interrupt and watchdog are enabled." range="0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_INTCLR" description="WDG_INTCLR is an interrupt clear register. It is used to clear watchdog interrupts so thewatchdog can reload an initial value for counting. This register is write-only. When any valueis written to this register, the watchdog interrupts are cleared. No written value is recorded inthis register and no default reset value is defined." value="-" startoffset="0x000C">
				<Member name="wdg_intclr" description="Writing any value to this register clears the watchdog interrupts and enables the watchdog to reload an initial count value from WDG_LOAD to restart counting." range="31:0" property="WO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_RIS" description="WDG_RIS is a raw interrupt status register. It shows the raw interrupt status of the watchdog." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="wdogris" description="Status of the raw interrupts of the watchdog. When the count value reaches 0, this bit is set to 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_MIS" description="WDG_MIS is a masked interrupt status register. It shows the masked interrupt status of thewatchdog." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="wdogmis" description="Status of the masked interrupts of the watchdog.&lt;br&gt;0: No interrupt is generated or an interrupt is masked.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_LOCK" description="WDG_LOCK is a lock register. It is used to control the write and read permissions to thewatchdog registers." value="0x00000000" startoffset="0x0C00">
				<Member name="wdg_lock" description="Writing 0x1ACC_E551 to this register enables the write permissions to all the registers.&lt;br&gt;Writing other values disables the write permissions to all the registers.&lt;br&gt;When this register is read, the lock status rather than the written value of this register is returned.&lt;br&gt;0x0000_0000: The write permission is available (unlocked).&lt;br&gt;0x0000_0001: The write permission is unavailable (locked)." range="31:0" property="RW"/>
				<Register offset="0x0C00"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="DDR" i2cSupport="false">
			<Module baseAddress="0x10100000"/>
			<RegisterGroup name="DDRC_STATUS" description="DDRC_STATUS is a DDRC status register." value="0x00000005" startoffset="0x000">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="in_init" description="Initialization status of a controller.&lt;br&gt;0: normal&lt;br&gt;1: initializing" range="3" property="RO"/>
				<Member name="in_sr" description="Self-refresh status of a controller.&lt;br&gt;0: normal&lt;br&gt;1: self refreshing" range="2" property="RO"/>
				<Member name="reserved" description="Reserved." range="1" property="RO"/>
				<Member name="busy" description="Busy status of a controller.&lt;br&gt;0: idle&lt;br&gt;1: A command is being processed." range="0" property="RO"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_SREFCTRL" description="DDRC_SREFCTRL is a DDRC self-refresh control register." value="0x00000001" startoffset="0x004">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="sr_req" description="SDRAM self-refresh request.&lt;br&gt;0: exit the self-refresh status&lt;br&gt;1: enter the self-refresh status" range="0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_INITCTRL" description="DDRC_INITCTRL is a DDRC initialization control register." value="0x00000000" startoffset="0x008">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="init_req" description="Initialization enable.&lt;br&gt;0: Initialization is complete or initialization is performed properly.&lt;br&gt;1: The DDRn SDRAM starts to be initialized." range="0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_INTCTRL" description="DDRC_INTCTRL is a DDRC interrupt control register." value="0x0000000F" startoffset="0x00C">
				<Member name="reserved" description="Reserved." range="31:0" property="RO"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CTRL" description="DDRC_CTRL is a DDRC control register." value="0x0000000C" startoffset="0x010">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="cmdlane_ctrl" description="Configuration enable of the DDRC command/address copy function.&lt;br&gt;00: Both the command/address lines A and B are disabled. This mode is generally disabled.&lt;br&gt;01: The command/address line A is valid, but the command/address line B is disabled.&lt;br&gt;10: The command/address line A is disabled, but the command/address line B is valid.&lt;br&gt;11: Both the command/address lines A and B are valid." range="3:2" property="RW"/>
				<Member name="eccnt_clr" description="Reserved." range="1" property="RW"/>
				<Member name="ddr_rst_n" description="DDR3 SDRAM reset.&lt;br&gt;0: valid&lt;br&gt;1: invalid&lt;br&gt;Note: This bit is valid for the DDR3 SDRAM only and is set to 1 by default." range="0" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_EMRS01" description="DDRC_EMRS01 is a DDRn SDRAM mode configuration register." value="0x00000000" startoffset="0x014">
				<Member name="emrs1" description="DDRn SDRAM extended mode register 1." range="31:16" property="RW"/>
				<Member name="mrs" description="DDRn SDRAM mode register." range="15:0" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_EMRS23" description="DDRC_EMRS23 is a DDR extended mode configuration register." value="0x00000000" startoffset="0x018">
				<Member name="emrs3" description="DDRn SDRAM extended mode register 3." range="31:16" property="RW"/>
				<Member name="emrs2" description="DDRn SDRAM extended mode register 2." range="15:0" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CONFIG0" description="DDRC_CONFIG0 is DDRC function configuration register 0." value="0x20000510" startoffset="0x01C">
				<Member name="init_arefnum" description="Number of auto-refresh operations when the DDRn SDRAM is being initialized.&lt;br&gt;0x0–0x2: two&lt;br&gt;0x3–0xF: n (n = 3, 4, …, 15)" range="31:28" property="RW"/>
				<Member name="pd_prd" description="Power down cycle configuration of the DDRn SDRAM. When the DDRC does not receive any command in continuous pd_prd cycles, it forces the DDRn SDRAM to enter the low-power mode; when a command is received, the DDRC forces the DDRn SDRAM to exit the low-power mode.&lt;br&gt;0x00: one clock cycle&lt;br&gt;0x01–0xFF: n clock cycles (n = 1, 2, 3, …, 255)&lt;br&gt;Note: This parameter is valid only when pd_en is 1." range="27:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19" property="RW"/>
				<Member name="sr_cc" description="DDRn SDRAM clock control in self-refresh mode.&lt;br&gt;0: The DDRn SDRAM clock is enabled.&lt;br&gt;1: The DDRn SDRAM clock is disabled." range="18" property="RW"/>
				<Member name="pd_cc" description="DDRn SDRAM clock control in power down mode.&lt;br&gt;0: The DDRn SDRAM clock is enabled.&lt;br&gt;1: The DDRn SDRAM clock is disabled.&lt;br&gt;Note: This parameter is valid only when the connected external DDR is a mobile DDRn SDRAM." range="17" property="RW"/>
				<Member name="pd_en" description="Automatic low-power enable of the DDRn SDRAM.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RW"/>
				<Member name="rank" description="Rank configuration of the DDRC.&lt;br&gt;00: 1 rank&lt;br&gt;01: 2 ranks&lt;br&gt;Other values: reserved" range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RW"/>
				<Member name="dram_type" description="External memory type.&lt;br&gt;101: DDR2&lt;br&gt;110: DDR3&lt;br&gt;Other values: reserved" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="mem_width" description="Bit width of the storage data bus.&lt;br&gt;00: 16 bits&lt;br&gt;01: 32 bits&lt;br&gt;Other values: reserved" range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RW"/>
				<Member name="brst_a12" description="DDR3 SDRAM A12 command enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: The recommended value is 0." range="1" property="RW"/>
				<Member name="brstlen" description="Burst length of the DDRC.&lt;br&gt;0: burst 4&lt;br&gt;1: burst 8&lt;br&gt;The burst length of the DDR2 SDRAM can be set to burst 4 or burst 8.&lt;br&gt;The burst length of the DDR3 SDRAM can be set to burst 8." range="0" property="RW"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CONFIG1" description="DDRC_CONFIG1 is DDRC function configuration register 1." value="0x0000A380" startoffset="0x020">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="wr_rcv_mode" description="Mode of receiving the write command over the DDRC AXI port.&lt;br&gt;0: The write command is received directly.&lt;br&gt;1: The write command is received only after the expected write data arrives." range="9" property="RW"/>
				<Member name="exclu_en" description="Exclusive command enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="lock_en" description="WRA command lock enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="aref_mode" description="Auto-refresh mode select.&lt;br&gt;0: An auto-refresh operation is performed every one tREFI period.&lt;br&gt;1: Eight auto-refresh operations are performed every nine tREFI periods." range="6" property="RW"/>
				<Member name="wrlvl_en" description="Auto-control enable of the DDR3 write level hardware.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="dual_ch" description="Reserved." range="4" property="RW"/>
				<Member name="read_mode" description="Read mode select of the DDRC.&lt;br&gt;0: associated read mode&lt;br&gt;1: delay read mode&lt;br&gt;The associated read mode is a mode in which the DDRC samples data based on the data valid signal from the DDRn SDRAM.&lt;br&gt;The delay read mode is a mode in which the DDRC samples the data from the DDRn SDRAM after the internal delay of the DDRC.&lt;br&gt;Note: This bit must be set to 0 when DDRC_DTRCTRL[train_mode] is set to 0." range="3" property="RW"/>
				<Member name="clkratio" description="Operating mode of the DDRC.&lt;br&gt;0: The ratio of the frequency of the DDRC to the frequency of the DDRn SDRAM is 1:1.&lt;br&gt;0: The ratio of the frequency of the DDRC to the frequency of the DDRn SDRAM is 1:2.&lt;br&gt;Note: The ratio can be set to 1:1 only in this version." range="2" property="RW"/>
				<Member name="ecc_en" description="Reserved. This bit is not supported in this version." range="1" property="RW"/>
				<Member name="zqc_en" description="DDR3 SDRAM ZQ enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This bit is valid for the DDR3 SDRAM only and is set to 1 by default." range="0" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CMDCFG" description="DDRC_CMDCFG is a DDRn SDRAM command configuration register." value="0x00000000" startoffset="0x024">
				<Member name="cmd_mrs" description="Configured value of the DDRC when the load mode register (LMR) command is configured." range="31:16" property="RW"/>
				<Member name="cmd_ba" description="Configured value of the DDRC when the LMR command is configured." range="15:13" property="RW"/>
				<Member name="reserved" description="Reserved." range="12:8" property="RW"/>
				<Member name="cmd_rank" description="Rank of running commands.&lt;br&gt;0: The configuration command is executed.&lt;br&gt;1: The configuration command is not executed.&lt;br&gt;Each bit controls rank." range="7:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RW"/>
				<Member name="cmd_type" description="DDR command configuration.&lt;br&gt;00: enter the deep power down mode&lt;br&gt;01: exit the deep power down mode&lt;br&gt;10: LMR command&lt;br&gt;11: ZQCL" range="1:0" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CMDEXE" description="DDRC_CMDEXE is a DDRC software configuration command start register." value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="cmd_req" description="Request of executing the configuration command of the DDRC.&lt;br&gt;0: The command is not executed or the parameter is cleared automatically after the command is executed.&lt;br&gt;1: The command is requested to be executed." range="0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_RNKCFG" description="DDRC_RNKCFG is a DDRn SDRAM feature configuration register." value="0x00000000" startoffset="0x02C+0x4*rnks">
				<Member name="reserved" description="Reserved." range="31:14" property="RO"/>
				<Member name="mem_map" description="Address translation mode of the DDRn SDRAM.&lt;br&gt;00: {Rank,Row,Ba,Col,DW} = AXI_Address&lt;br&gt;01: {Rank,Ba,Row,Col,DW} = AXI_Address&lt;br&gt;Other values: reserved" range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:9" property="RW"/>
				<Member name="mem_bank" description="Number of banks of a single DDRn SDRAM.&lt;br&gt;0: 4 banks&lt;br&gt;1: 8 banks" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RW"/>
				<Member name="mem_row" description="Bit width of the row address of a single DDRn SDRAM.&lt;br&gt;000: 11 bits&lt;br&gt;001: 12 bits&lt;br&gt;010: 13 bits&lt;br&gt;011: 14 bits&lt;br&gt;100: 15 bits&lt;br&gt;101: 16 bits&lt;br&gt;Other values: reserved" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RW"/>
				<Member name="mem_col" description="Bit width of the column address of a single DDRn SDRAM.&lt;br&gt;000: 8 bits&lt;br&gt;001: 9 bits&lt;br&gt;010: 10 bits&lt;br&gt;011: 11 bits&lt;br&gt;100: 12 bits&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x2c"/>
				<Register offset="0x30"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TIMING0" description="DDRC_TIMING0 is DDR timing parameter register 0." value="0xFFFF3F1F" startoffset="0x050">
				<Member name="tmrd" description="Count of wait cycles of LSM command.&lt;br&gt;0x0–0x1: one clock cycle.&lt;br&gt;0x2–0xF: n clock cycles (n = 2, 3, …, 15)" range="31:28" property="RW"/>
				<Member name="trrd" description="Count of wait cycles from ACT bank A to ACT bank B.&lt;br&gt;0x0–0x1: one clock cycle&lt;br&gt;0x2–0xF: n clock cycles (n = 2, 3, ..., 15)" range="27:24" property="RW"/>
				<Member name="trp" description="Count of wait cycles of the disable command (PRE period).&lt;br&gt;0x0–0x1: one clock cycle&lt;br&gt;0x2–0xF: n clock cycles (n = 2, 3, ..., 15)" range="23:20" property="RW"/>
				<Member name="trcd" description="Count of wait cycles from the ACT bank command to the read or write bank command.&lt;br&gt;0x0–0x3: three clock cycles&lt;br&gt;0x4–0xF: n clock cycles (n = 4, 5, …, 15)" range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RW"/>
				<Member name="trc" description="Count of wait cycles from an ACT bank command to the next ACT bank command.&lt;br&gt;0x00–0x01: one clock cycle&lt;br&gt;0x02-0x3F: n clock cycles (n = 2, 3, …, 63)" range="13:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" property="RW"/>
				<Member name="tras" description="Count of wait cycles from the ACT bank command to the PRE disable command.&lt;br&gt;0x00–0x01: one clock cycle&lt;br&gt;0x02-0x0F: n clock cycles (n = 2, 3, ..., 15)" range="4:0" property="RW"/>
				<Register offset="0x050"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TIMING1" description="DDRC_TIMING1 is DDR timing parameter register 1." value="0xFF0145FF" startoffset="0x054">
				<Member name="tsre" description="Count of wait cycles from the self-refresh exit command to the read command.&lt;br&gt;0x0: one clock cycle&lt;br&gt;0x01–0xFF: n x 2 clock cycles (n = 2, 3, …, 255)&lt;br&gt;When the DDR3 SDRAM is used, the value is set to tXSDLL." range="31:24" property="RW"/>
				<Member name="trdlat" description="Inherent delay of the DDRPHY.&lt;br&gt;0x0–0xF: n + 1 clock cycles (n = 2, 3, ..., 15)&lt;br&gt;When the Dophin DDRPHY is used, the value is set to 0x5." range="23:20" property="RW"/>
				<Member name="trtw" description="Delay from the last read data segment to the first written data segment.&lt;br&gt;0x0–0x1: one clock cycle&lt;br&gt;0x2-0xF: n + 1 clock cycles (n = 2, 3, ..., 15)" range="19:16" property="RW"/>
				<Member name="twl" description="Count of wait cycles from the write command to the write data.&lt;br&gt;0x0–0x1: one clock cycle&lt;br&gt;0x2–0xF: n clock cycles (n = 2, 3, ..., 15)&lt;br&gt;For example, 0x3 indicates three clock cycles.&lt;br&gt;Note: In DDR2 mode, tw1 is set to tcl – 1 and the condition of twl – taond ≥ 1 must be true." range="15:12" property="RW"/>
				<Member name="tcl" description="DDR CL from the read command to the read data.&lt;br&gt;0x0–0x1: one clock cycle&lt;br&gt;0x2-0xF: n clock cycles (n = 2, 3, ..., 15)" range="11:8" property="RW"/>
				<Member name="trfc" description="Count of wait cycles of the AREF period or AREF to the ACT command. The register can be set to the maximum value max{trfc,tzqcs}.&lt;br&gt;0x00–0x01: one clock cycle&lt;br&gt;0x02–0xFF: n clock cycles (n = 2, 3, …, 255)" range="7:0" property="RW"/>
				<Register offset="0x054"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TIMING2" description="DDRC_TIMING2 is DDR timing parameter register 2." value="0xF3F3F000" startoffset="0x058">
				<Member name="tcke" description="Minimum period of maintaining the low-power mode.&lt;br&gt;0x0–0x1: one clock cycle&lt;br&gt;0x2–0xF: n clock cycles (n = 2, 3, ..., 15)&lt;br&gt;The value needs to be set to the maximum value among tCKESR, tCKSRE, tCKSRX, and tCKE.&lt;br&gt;When the Dophin DDRPHY is used, the value of this register needs to be set to max{tCKSRx,tCKE} + 3." range="31:28" property="RW"/>
				<Member name="twtr" description="Count of wait cycles of the last write-to-read command.&lt;br&gt;0x0–0x1: one clock cycle&lt;br&gt;0x2–0xF: n clock cycles (n = 2, 3, ..., 15)&lt;br&gt;For example, 0x3 indicates three clock cycles." range="27:24" property="RW"/>
				<Member name="twr" description="Count of wait cycles of write recovery.&lt;br&gt;0x0–0x1: one clock cycle&lt;br&gt;0x2–0xF: n clock cycles (n = 2, 3, ..., 15)&lt;br&gt;For example, 0x3 indicates three clock cycles." range="23:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:18" property="RW"/>
				<Member name="tfaw" description="Count of clock cycles of four continuous activation commands.&lt;br&gt;0x00-0x3F: n clock cycles (n = 0, 1, …, 63)&lt;br&gt;For example, 0x14 indicates 20 clock cycles." range="17:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RW"/>
				<Member name="taref" description="Count of auto-refresh cycle.&lt;br&gt;0x000: forbidden&lt;br&gt;0x001–0x7FF: The auto-refresh cycle of the DDRn SDRAM is 16 x n clock cycles (n = 1, 2, …, 2048).&lt;br&gt;For example, 0x008 indicates 128 clock cycles (16 x 8).&lt;br&gt;The value depends on the operating frequency of the DDRn SDRAM." range="10:0" property="RW"/>
				<Register offset="0x058"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TIMING3" description="DDRC_TIMING3 is DDR timing parameter register 3." value="0xFFDFF0F2" startoffset="0x05C">
				<Member name="tzq_prd" description="Count of ZQCS command cycles.&lt;br&gt;0x000: The ZQCS command is forbidden.&lt;br&gt;0x00-0x3F: n AREF cycles (n = 1, 2, …, 1023)&lt;br&gt;The count of ZQCS command cycle is equal to n x taref clock cycles." range="31:22" property="RW"/>
				<Member name="tzqinit" description="Count of delay cycles during ZQ initialization.&lt;br&gt;0x0–0x1FF: n + 1 clock cycle (n = 0, 1, 2, …, 511)&lt;br&gt;The value needs to be set to the maximum value between tZQINIT and tDLLK." range="21:12" property="RW"/>
				<Member name="taond" description="Count of ODT enable/disable cycles.&lt;br&gt;In DDR2 mode (taond/taofd):&lt;br&gt;0x0: 2/2.5&lt;br&gt;0x1: 3/3.5&lt;br&gt;0x2: 4/4.5&lt;br&gt;0x3: 5/5.5&lt;br&gt;Other values: reserved&lt;br&gt;In DDR3 mode, the value is set to tWL – 1." range="11:8" property="RW"/>
				<Member name="txard" description="Count of wait cycles of exiting the DDR low-power mode.&lt;br&gt;0x0–0xF: n clock cycles. The letter n indicates the corresponding decimal value (n = 0, 1, …, 15).&lt;br&gt;For example, 0x7 indicates seven clock cycles.&lt;br&gt;The value is set to the maximum value among tXP, tXARD, tXARDS, and tXS.&lt;br&gt;In DDR3 mode, when the register is set to tXS, txard only needs to be set to an equivalent clock cycle of 10 ns." range="7:4" property="RW"/>
				<Member name="trtp" description="Wait delay from the read command to the disable command.&lt;br&gt;000–010: two clock cycles&lt;br&gt;011–111: n clock cycles (n = 3, 4, …, 7)" range="3:0" property="RW"/>
				<Register offset="0x05C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TIMING4" description="DDRC_TIMING4 is DDR timing parameter register 4." value="0x000F2028" startoffset="0x060">
				<Member name="reserved" description="Reserved." range="31:20" property="RW"/>
				<Member name="twlo" description="DDR3 write level status delay parameter (configured in DDR3 mode only).&lt;br&gt;0x0–0x1: one clock cycle&lt;br&gt;0x2–0xF: n clock cycles (n = 2, 3, ..., 15)&lt;br&gt;The parameter is equal to twlo + twloe." range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RW"/>
				<Member name="twldqsen" description="DDR3 write level start delay parameter.&lt;br&gt;0x0–0x1: one clock cycle&lt;br&gt;0x02-0x3F: n clock cycles (n = 2, 3, …, 63)" range="13:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="twlmrd" description="Valid delay parameter of the initial DDR3 write level DQS.&lt;br&gt;0x0–0x1: one clock cycle&lt;br&gt;0x02-0x3F: n clock cycles (n = 2, 3, …, 63)" range="5:0" property="RW"/>
				<Register offset="0x060"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_DTRADDR" description="DDRC_DTRADDR is a DDRC gating training address configuration register." value="0x00000000" startoffset="0x0A0">
				<Member name="train_row" description="Row address of the DDRn SDRAM used in the gating position training. When the row address is less than 16 bits, the upper bits are stuffed with 0s." range="31:16" property="RW"/>
				<Member name="train_bank" description="Bank address of the DDRn SDRAM used in the gating position training. When the bank address is less than three bits, the upper bits are stuffed with 0s." range="15:13" property="RW"/>
				<Member name="train_col" description="Column address of the DDRn SDRAM used in the gating position training. When the column address is less than 13 bits, the upper bits are stuffed with 0s." range="12:0" property="RW"/>
				<Register offset="0x0A0"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_DTRDATA0" description="DDRC_DTRDATA0 is DDRC gating training data configuration register 0." value="0xE11ED22D" startoffset="0x0A4">
				<Member name="dtr_byte3" description="Gating training data configuration 0 of the DDRC.&lt;br&gt;When the DDRC performs training, data must be transferred in DDR BL8 mode in each read or write operation.&lt;br&gt;Note: The data configured for the upper four bits and lower four bits of each byte must be different." range="31:24" property="RW"/>
				<Member name="dtr_byte2" description="Gating training data configuration of the DDRC." range="23:16" property="RW"/>
				<Member name="dtr_byte1" description="Gating training data configuration of the DDRC." range="15:8" property="RW"/>
				<Member name="dtr_byte0" description="Gating training data configuration of the DDRC." range="7:0" property="RW"/>
				<Register offset="0x0A4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_DTRDATA1" description="DDRC_DTRDATA1 is DDRC gating training data configuration register 1." value="0xC33CB44B" startoffset="0x0A8">
				<Member name="dtr_byte7" description="Gating training data configuration 1 of the DDRC.&lt;br&gt;When the DDRC performs training, data must be transferred in DDR BL8 mode in each read or write operation.&lt;br&gt;Note: The data configured for the upper four bits and lower four bits of each byte must be different." range="31:24" property="RW"/>
				<Member name="dtr_byte6" description="Gating training data configuration of the DDRC." range="23:16" property="RW"/>
				<Member name="dtr_byte5" description="Gating training data configuration of the DDRC." range="15:8" property="RW"/>
				<Member name="dtr_byte4" description="Gating training data configuration of the DDRC." range="7:0" property="RW"/>
				<Register offset="0x0A8"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_DTRCTRL" description="DDRC_DTRCTRL is a DDRC gating training control register." value="0x00000001" startoffset="0x0AC">
				<Member name="dt_byte" description="Byte training enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;bit[31:24]: training enable of DDRC byte7 to DDRC byte0" range="31:24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:22" property="RW"/>
				<Member name="ecc_byte" description="Reserved." range="21:20" property="RW"/>
				<Member name="train_start_pos" description="Start position of the gating training.&lt;br&gt;0x0-0x5: n clock cycles (n = 0, 1, …, 5)&lt;br&gt;Other values: reserved" range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RW"/>
				<Member name="train_rank" description="Number of ranks in the gating training.&lt;br&gt;0x0–0x1: n + 1 ranks (n = 0, 1)&lt;br&gt;Note: Other configurations are not supported in this version." range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:9" property="RW"/>
				<Member name="train_mode" description="Gating training mode.&lt;br&gt;0: dophin training mode&lt;br&gt;1: common training mode" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="dt_limit" description="DQS gating shift control.&lt;br&gt;00: shift 0°&lt;br&gt;01: shift 90°&lt;br&gt;10: shift 180°&lt;br&gt;11: 270°" range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RW"/>
				<Member name="track_en" description="Auto-refresh enable for the gating position.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: A read operation is required between two training operations and the continuous length of the accessed data must be greater than DDR burst 8." range="2" property="RW"/>
				<Member name="train_en" description="Gating position training enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="itm_rst" description="ITM reset signal of the DDRn SDRAM.&lt;br&gt;0: valid&lt;br&gt;1: invalid" range="0" property="RW"/>
				<Register offset="0x0AC"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_DTRPRD" description="DDRC_DTRPRD is a DDRC gating track period configuration register." value="0x00000000" startoffset="0x0B0">
				<Member name="reserved" description="Reserved." range="31:20" property="RO"/>
				<Member name="track_prd" description="Auto-update period configuration of the DQS gating. The DDRC tracks the gating position in the configured period.&lt;br&gt;0x0: one AREF period&lt;br&gt;0x1–0x7FF: n + 1 AREF periods (n = 1, 2, …, 2047)" range="19:0" property="RW"/>
				<Register offset="0x0B0"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_DTRGATE" description="DDRC_DTRGATE is a DDRC gating phase position register." value="0x00000000" startoffset="0x0B4+0x4*rnks">
				<Member name="reserved" description="Reserved.&lt;br&gt;Note: This register cannot be read or written continuously." range="31:16" property="RO"/>
				<Member name="gate_sel" description="Gating phase position of the DDRC.&lt;br&gt;00: 0°&lt;br&gt;01: 90°&lt;br&gt;10: 180°&lt;br&gt;11: 270°&lt;br&gt;bit[2 x (N + 1) – 1:2 x N]: gating phase of DDRC byte N (N = 0, 1, …, 7)" range="15:0" property="RW"/>
				<Register offset="0xb4"/>
				<Register offset="0xb8"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_DTRLAT" description="DDRC_DTRLAT is a DDRC gating period position register." value="0x00000000" startoffset="0x0C4+0x4*rnks">
				<Member name="sys_lat" description="Count of gating delay cycles of the DDRC.&lt;br&gt;0x0-0x5: n clock cycles (n = 0, 1, …, 5)&lt;br&gt;Other values: reserved&lt;br&gt;bit[4 x (N + 1) – 1:4 x N]: gating phase of DDRC byteN (N = 0, 1, …, 7)&lt;br&gt;Note: This register cannot be read or written continuously." range="31:0" property="RW"/>
				<Register offset="0xc4"/>
				<Register offset="0xc8"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_DTRSTATUS" description="DDRC_DTRSTATUS is a DDRC gating status register." value="0x00000000" startoffset="0x0D4+0x4*rnks">
				<Member name="dtr_st" description="Phase shift status of the byte gating position.&lt;br&gt;00: shift 0°&lt;br&gt;01: shift 90°&lt;br&gt;10: shift 180°&lt;br&gt;11: 270°" range="31:16" property="RO"/>
				<Member name="dtr_ok" description="Gating training status.&lt;br&gt;0: An error occurs during training.&lt;br&gt;1: No error occurs during training.&lt;br&gt;bit[15:8]: The training of DDRC byte7 to DDRC byte0 is successful." range="15:8" property="RO"/>
				<Member name="dtr_err" description="Auto tracking error status of the gating position.&lt;br&gt;0: No error occurs during tracking.&lt;br&gt;1: An error occurs during tracking.&lt;br&gt;bit[7:0]: The training of DDRC byte7 to DDRC byte0 is incorrect." range="7:0" property="RO"/>
				<Register offset="0xd4"/>
				<Register offset="0xd8"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_AXISTATUS" description="DDRC_AXISTATUS is a DDRC interface status register." value="0x00000000" startoffset="0x0F0">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="axi_st3" description="Status of DDRC bus interface 3.&lt;br&gt;0: Idle.&lt;br&gt;1: A command is being executed." range="3" property="RO"/>
				<Member name="axi_st2" description="Status of DDRC bus interface 2.&lt;br&gt;0: Idle.&lt;br&gt;1: A command is being executed." range="2" property="RO"/>
				<Member name="axi_st1" description="Status of DDRC bus interface 1.&lt;br&gt;0: Idle.&lt;br&gt;1: A command is being executed." range="1" property="RO"/>
				<Member name="axi_st0" description="Status of DDRC bus interface 0.&lt;br&gt;0: Idle.&lt;br&gt;1: A command is being executed." range="0" property="RO"/>
				<Register offset="0x0F0"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_ODTCFG" description="DDRC_ODTCFG is a DDR ODT feature configuration register." value="0x00000000" startoffset="0x0F4">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="rodt1" description="Read ODT configuration of rank1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;bit[21]: rank1 ODT&lt;br&gt;bit[20]: rank0 ODT&lt;br&gt;This parameter is used to determine whether to enable the read ODT pins of other ranks when rank1 is read." range="21:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:18" property="RW"/>
				<Member name="rodt0" description="Read ODT configuration of rank0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;bit[17]: rank1 ODT&lt;br&gt;bit[16]: rank0 ODT&lt;br&gt;This parameter is used to determine whether to enable the read ODT pins of other ranks when rank0 is read." range="17:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:6" property="RW"/>
				<Member name="wodt1" description="Write ODT configuration of rank1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;bit[5]: rank1 ODT&lt;br&gt;bit[4]: rank0 ODT&lt;br&gt;This parameter is used to determine whether to enable the write ODT pins of other ranks when rank1 is written." range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RW"/>
				<Member name="wodt0" description="Write ODT configuration of rank1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;bit[1]: rank1 ODT&lt;br&gt;bit[0]: rank0 ODT&lt;br&gt;This parameter is used to determine whether to enable the write ODT pins of other ranks when rank0 is written.&lt;br&gt;Note: This parameter can be configured in channel mode only, that is, the ODT is configured for a single channel in rank mode." range="1:0" property="RW"/>
				<Register offset="0x0F4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_QOSCFG0" description="DDRC_QOSCFG0 is DDRC QoS algorithm configuration register 0." value="0x00077777" startoffset="0x100">
				<Member name="reserved" description="Reserved." range="31:29" property="RW"/>
				<Member name="order_en" description="Execution order enable for the commands with the same priority.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="pri_apt" description="Command priority adaptation configuration.&lt;br&gt;0x0: disabled&lt;br&gt;0x1–0xF: n x 16 clock cycles (n = 1, 2, …, 15)" range="27:24" property="RW"/>
				<Member name="age_prd" description="Command aging cycle configuration.&lt;br&gt;0x0: disabled&lt;br&gt;0x1–0xF: n x 16 clock cycles (n = 1, 2, …, 15)" range="23:20" property="RW"/>
				<Member name="dmc_fifo_lvl" description="Depth of the command register FIFO in the DMC.&lt;br&gt;0x0–0x7: n + 1 command depths (n = 0, 1, …, 7)&lt;br&gt;Other values: reserved" range="19:16" property="RW"/>
				<Member name="axi3_fifo_lvl" description="Command full threshold for AXI interface 3, used for controlling the traffic of interface commands.&lt;br&gt;0x0–0x7: n + 1 command depths (n = 0, 1, …, 7)&lt;br&gt;Other values: reserved" range="15:12" property="RW"/>
				<Member name="axi2_fifo_lvl" description="Command full threshold for AXI interface 2, used for controlling the traffic of interface commands.&lt;br&gt;0x0–0x7: n + 1 command depths (n = 0, 1, …, 7)&lt;br&gt;Other values: reserved" range="11:8" property="RW"/>
				<Member name="axi1_fifo_lvl" description="Command full threshold for AXI interface 1, used for controlling the traffic of interface commands.&lt;br&gt;0x0–0x7: n + 1 command depths (n = 0, 1, …, 7)&lt;br&gt;Other values: reserved" range="7:4" property="RW"/>
				<Member name="axi0_fifo_lvl" description="Command full threshold for AXI interface 0, used for controlling the traffic of interface commands.&lt;br&gt;0x0–0x7: n + 1 command depths (n = 0, 1, …, 7)&lt;br&gt;Other values: reserved" range="3:0" property="RW"/>
				<Register offset="0x100"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_QOSCFG1" description="DDRC_QOSCFG1 is DDRC QoS algorithm configuration register 1." value="0x00003210" startoffset="0x104">
				<Member name="reserved" description="Reserved." range="31:17" property="RW"/>
				<Member name="idmap_mode" description="ID mapping mode.&lt;br&gt;0: The id_map mapping mode configured by the register is used by default.&lt;br&gt;1: The QoS mapping mode is used. The AXI interface configures this mode in associated mode by running read/write command. This mapping mode is valid only when its macro definition is enabled in the RTL code." range="16" property="RW"/>
				<Member name="id_map" description="Four bits that are selected based on the bus ID for configuring the QoS.&lt;br&gt;bit[15:12]: configure bit[3] mapping to the ID&lt;br&gt;bit[11:8]: configure bit[2] mapping to the ID&lt;br&gt;bit[7:4]: configure bit[1] mapping to the ID&lt;br&gt;bit[3:0]: configure bit[0] mapping to the ID&lt;br&gt;For example, if ID_MAP is set to 0x5320, it indicates that ID[5], ID[3], ID[2], and ID[0] of the bus ID are used for ID mapping and priority configuration.&lt;br&gt;The DDRC inserts two bits between the eighth bit and ninth bit of the existing 13-bit ID. These two bits indicate the AXI port number. Therefore, the bit width of the ID mapped by the DDRC is 15 bits.&lt;br&gt;00: AXI port 1&lt;br&gt;01: AXI port 2&lt;br&gt;10: AXI port 3&lt;br&gt;11: AXI port 4" range="15:0" property="RW"/>
				<Register offset="0x104"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_QOS" description="DDRC_QOS is a DDRC command priority configuration register." value="0x00000004" startoffset="0x110+0x4*ids">
				<Member name="reserved" description="Reserved." range="31:17" property="RO"/>
				<Member name="qos_en" description="QoS enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RW"/>
				<Member name="qos" description="Command QoS.&lt;br&gt;0x1-0x3FF: n clock cycles (n = 0, 1, …, 1,023)&lt;br&gt;Other values: reserved" range="13:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RW"/>
				<Member name="pri" description="Channel priority.&lt;br&gt;000: highest priority&lt;br&gt;001: higher priority&lt;br&gt;…&lt;br&gt;111: lowest priority" range="2:0" property="RW"/>
				<Register offset="0x110"/>
				<Register offset="0x114"/>
				<Register offset="0x118"/>
				<Register offset="0x11c"/>
				<Register offset="0x120"/>
				<Register offset="0x124"/>
				<Register offset="0x128"/>
				<Register offset="0x12c"/>
				<Register offset="0x130"/>
				<Register offset="0x134"/>
				<Register offset="0x138"/>
				<Register offset="0x13c"/>
				<Register offset="0x140"/>
				<Register offset="0x144"/>
				<Register offset="0x148"/>
				<Register offset="0x14c"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHYCFG" description="DDRC_PHYCFG is a DDRCPHY configuration register." value="0x00000000" startoffset="0x200+0x4*chnls">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="ref_e" description="DDRCPHY IO configuration enable.&lt;br&gt;0: controlled by external inputs&lt;br&gt;1: controlled by internal resistors" range="7" property="RW"/>
				<Member name="rensel" description="Read enable delay cycle.&lt;br&gt;000–011: n + 1 clock cycles (n = 0, 1, 2, 3)&lt;br&gt;Other values: reserved" range="6:4" property="RW"/>
				<Member name="comp" description="DDRPHY gating select.&lt;br&gt;0: The DDRC outputs the gating value.&lt;br&gt;1: The gating value of the DDRPHY is used." range="3" property="RW"/>
				<Member name="comp_en" description="DDRPHY gating training enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="bl" description="DDRPHY burst configuration.&lt;br&gt;0: BL4&lt;br&gt;1: BL8" range="1" property="RW"/>
				<Member name="bl_en" description="DDRPHY burst configuration enable.&lt;br&gt;0: disabled. Variable burst length is used.&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x200"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHYNEG" description="DDRC_PHYNEG is a DDRPHY gating phase position register." value="0x00000000" startoffset="0x208+0x4*rnks">
				<Member name="reserved" description="Reserved.&lt;br&gt;Note: This register cannot be read or written continuously." range="31:18" property="RO"/>
				<Member name="ecc_negmod" description="Reserved." range="17:16" property="RW"/>
				<Member name="neg_mod" description="DDRPHY gating phase select (Dophin mode).&lt;br&gt;00: 0° phase shift&lt;br&gt;01: 90° phase shift&lt;br&gt;10: 180° phase shift&lt;br&gt;11: 270° phase shift&lt;br&gt;bit[2 x ( N + 1) – 1:2 x N]: phase position of data channel N (N = 0, 1, …, 9)&lt;br&gt;The digits 8 and 9 indicate the ECC data channel." range="15:0" property="RW"/>
				<Register offset="0x208"/>
				<Register offset="0x20c"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHYSEL" description="DDRC_PHYSEL is a DDRPHY gating period position register." value="0x00000000" startoffset="0x218+0x4*rnks">
				<Member name="reserved" description="Reserved.&lt;br&gt;Note: This register cannot be read or written continuously." range="31:18" property="RO"/>
				<Member name="ecc_selmod" description="Reserved." range="17:16" property="RW"/>
				<Member name="sel_mod" description="DDRPHY gating delay select (Dophin mode).&lt;br&gt;00–11: n clock cycles&lt;br&gt;bit[2 x ( N + 1) – 1:2 x N]: phase position of data channel N (N = 0, 1, …, 9).&lt;br&gt;The digits 8 and 9 indicate the ECC data channel." range="15:0" property="RW"/>
				<Register offset="0x218"/>
				<Register offset="0x21c"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CDLLCFG" description="DDRC_CDLLCFG is a DDRPHY command channel DLL configuration register." value="0x20000057" startoffset="0x228+0x4*cmdls">
				<Member name="reserved" description="Reserved." range="31:30" property="RO"/>
				<Member name="unfl" description="DLL underflow status.&lt;br&gt;0: No underflow occurs.&lt;br&gt;1: An underflow occurs." range="29" property="RO"/>
				<Member name="ovfl" description="DLL overflow status.&lt;br&gt;0: No overflow occurs.&lt;br&gt;1: An overflow occurs." range="28" property="RO"/>
				<Member name="reserved" description="Reserved." range="27:25" property="RO"/>
				<Member name="bypctl" description="ctlout value of the DLL when it is bypassed." range="24:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19" property="RO"/>
				<Member name="bypfc" description="fcout value of the DLL when it is bypassed." range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" property="RO"/>
				<Member name="limit" description="Locked bandwidth of the DLL." range="10:4" property="RW"/>
				<Member name="byp" description="DLL bypass enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="dll_updt_en" description="DLL update enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="dll_en" description="DLL enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="dll_reset" description="DLL reset.&lt;br&gt;0: valid&lt;br&gt;1: invalid" range="0" property="RW"/>
				<Register offset="0x228"/>
				<Register offset="0x22c"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_QDLLCFG" description="DDRC_QDLLCFG is a DDRPHY data channel DLL configuration register." value="0x00000057" startoffset="0x230+0x4*blanes">
				<Member name="reserved" description="Reserved." range="31:30" property="RO"/>
				<Member name="unfl_mod" description="DLL underflow status.&lt;br&gt;0: No underflow occurs.&lt;br&gt;1: An underflow occurs." range="29" property="RO"/>
				<Member name="ovfl_mod" description="DLL overflow status.&lt;br&gt;0: No overflow occurs.&lt;br&gt;1: An overflow occurs." range="28" property="RO"/>
				<Member name="reserved" description="Reserved." range="27:25" property="RW"/>
				<Member name="bypctl_mod" description="ctlout value of the DLL when it is bypassed." range="24:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19" property="RW"/>
				<Member name="bypfc_mod" description="fcout value of the DLL when it is bypassed." range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" property="RW"/>
				<Member name="limit_mod" description="Locked bandwidth of the DLL." range="10:4" property="RW"/>
				<Member name="byp_mod" description="DLL bypass enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="dll_updt_en_mod" description="DLL update enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="dll_en_mod" description="DLL enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="dll_reset_mod" description="DLL reset.&lt;br&gt;0: valid&lt;br&gt;1: invalid" range="0" property="RW"/>
				<Register offset="0x230"/>
				<Register offset="0x234"/>
				<Register offset="0x238"/>
				<Register offset="0x23c"/>
				<Register offset="0x240"/>
				<Register offset="0x244"/>
				<Register offset="0x248"/>
				<Register offset="0x24c"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_LVLSKEW" description="DDRC_LVLSKEW is a DDRPHY data line phase tune control register." value="0x00000000" startoffset="0x260">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="dm_skew" description="Mask signal delay tune enable by writing data.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Bit[N] indicates the Nth byte lane (N = 16, 17, 18, …, 23)" range="23:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:8" property="RW"/>
				<Member name="dqs_skew" description="Data line tune enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Bit[N] indicates the Nth byte lane (N = 0, 1, 2, …, 7)" range="7:0" property="RW"/>
				<Register offset="0x260"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_LVLCTRL" description="DDRC_LVLCTRL is a DDRPHY write level control register." value="0x00000000" startoffset="0x264">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="wrlvl_allow" description="Write level operation enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;[16 + (N – 16)]: byte N enable (N = 0, 1, 2, …, 9)" range="7:0" property="RW"/>
				<Register offset="0x264"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_LVLSTR" description="DDRC_LVLSTR is a DDRPHY write level DQS control register." value="0x00000000" startoffset="0x268">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="wrlvl_strobe" description="Write level single-cycle enable.&lt;br&gt;0: idle&lt;br&gt;1: enabled by writing 1&lt;br&gt;[16 + (N – 16)]: byte N enable (N = 0, 1, 2, …, 9)" range="7:0" property="RW"/>
				<Register offset="0x268"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_LVLODT" description="DDRC_LVLODT is a DDRPHY write level ODT control register." value="0x00000000" startoffset="0x26C">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="wrlvl_odt" description="ODT control in write-level mode.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;bit[0] indicates the ODT control of rank0 in write-level mode.&lt;br&gt;bit[1] indicates the ODT control of rank1 in write-level mode." range="1:0" property="RW"/>
				<Register offset="0x26C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_LVLCTL" description="DDRC_LVLCTL is DDRPHY write level configuration register 0." value="0x00000000" startoffset="0x270+0x4*blanes">
				<Member name="clkinv" description="Leveling phase select.&lt;br&gt;0: 0° phase&lt;br&gt;1: 180° phase" range="31" property="RW"/>
				<Member name="lvlctl_mod" description="Coarse adjustment value of DQS in write-level mode.&lt;br&gt;0x0000_0000: no delay&lt;br&gt;0x0000_0001: one delay unit&lt;br&gt;0x0000_0003: two delay units&lt;br&gt;0x0000_000F: three delay units&lt;br&gt;...&lt;br&gt;0x1111_1111: 31 delay units&lt;br&gt;Note: DDRC_CONFIG1[wrlvl_en] determines whether the register is accessible. That is, this register is accessible only when DDRC_CONFIG1[wrlvl_en] is disabled." range="30:0" property="RW"/>
				<Register offset="0x270"/>
				<Register offset="0x274"/>
				<Register offset="0x278"/>
				<Register offset="0x27c"/>
				<Register offset="0x280"/>
				<Register offset="0x284"/>
				<Register offset="0x288"/>
				<Register offset="0x28c"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_LVLFC" description="DDRC_LVLFC is DDRPHY write level configuration register 1." value="0x00000000" startoffset="0x2A0+0x4*blanes">
				<Member name="reserved" description="Reserved." range="31:7" property="RO"/>
				<Member name="lvlfc_mod" description="Fine adjustment value of DQS in write-level mode.&lt;br&gt;Note: Do not configure this register." range="6:0" property="RW"/>
				<Register offset="0x2a0"/>
				<Register offset="0x2a4"/>
				<Register offset="0x2a8"/>
				<Register offset="0x2ac"/>
				<Register offset="0x2b0"/>
				<Register offset="0x2b4"/>
				<Register offset="0x2b8"/>
				<Register offset="0x2bc"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_LVLRSP" description="DDRC_LVLRSP is a DDRPHY write level response register." value="0x00000000" startoffset="0x2D0">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="lvlrsp_mod" description="Response is returned in write-level mode.&lt;br&gt;0: error&lt;br&gt;1: OK" range="9:0" property="RO"/>
				<Register offset="0x2D0"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_LVLST" description="DDRC_LVLST is a DDRPHY write level status register." value="0x00000000" startoffset="0x2D4">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="lvl_ok" description="Write level status.&lt;br&gt;0: indicates failure after initialization is complete&lt;br&gt;1: indicates success" range="9:0" property="RO"/>
				<Register offset="0x2D4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_WRDQS_SKEW" description="DDRC_WRDQS_SKEW is a DDRPHY write DQS tune register." value="0x00000000" startoffset="0x2F0">
				<Member name="dqs_skew_wrsel_mod" description="Write data DQS delay tune.&lt;br&gt;0x0–0x7: number of delay units&lt;br&gt;[4 x (N + 1) – 2:4 x N]: DQN write data delay configuration (N = 0, 1, …, 7)" range="31:0" property="RO"/>
				<Register offset="0x2F0"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_RDDQS_SKEW" description="DDRC_RDDQS_SKEW is a DDRPHY read DQS tune register." value="0x00000000" startoffset="0x2F4">
				<Member name="dqs_skew_rdsel_mod" description="Read data DQS delay tune.&lt;br&gt;0x0–0x7: number of delay units&lt;br&gt;[4 x (N + 1) – 2:4 x N]: DQN read data delay configuration (N = 0, 1, …, 7)" range="31:0" property="RO"/>
				<Register offset="0x2F4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_WRDQSKEW" description="DDRC_WRDQSKEW is a DDRPHY write data delay tune register." value="0x00000000" startoffset="0x300+0x4*blanes">
				<Member name="dq_skew_wr_mod" description="DDR write data delay tune enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;bit[31:24]: write data delay tune control for DQ0–DQ7" range="31:24" property="RW"/>
				<Member name="dq_skew_wrsel_mod" description="Write data delay tune.&lt;br&gt;0x0–0x7: number of delay units&lt;br&gt;bit[3 x (N + 1) – 1:3 x N]: DQN write data delay configuration (N = 0, 1, …, 7)" range="23:0" property="RW"/>
				<Register offset="0x300"/>
				<Register offset="0x304"/>
				<Register offset="0x308"/>
				<Register offset="0x30c"/>
				<Register offset="0x310"/>
				<Register offset="0x314"/>
				<Register offset="0x318"/>
				<Register offset="0x31c"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_RDDQSKEW" description="DDRC_RDDQSKEW is a DDRPHY read data delay tune register." value="0x00000000" startoffset="0x330+0x4*blanes">
				<Member name="dq_skew_rd_mod" description="DDR read data delay tune enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;bit[31:24]: read data delay tune control for DQ0–DQ7" range="31:24" property="RW"/>
				<Member name="dq_skew_rdsel_mod" description="Read data delay tune.&lt;br&gt;0x0–0x7: number of delay units&lt;br&gt;bit[3 x (N + 1) – 1:3 x N]: DQN read data delay configuration (N = 0, 1, …, 7)" range="23:0" property="RW"/>
				<Register offset="0x330"/>
				<Register offset="0x334"/>
				<Register offset="0x338"/>
				<Register offset="0x33c"/>
				<Register offset="0x340"/>
				<Register offset="0x344"/>
				<Register offset="0x348"/>
				<Register offset="0x34c"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_WRDMSKEW" description="DDRC_WRDMSKEW is a write mask tune configuration register." value="0x00000000" startoffset="0x358">
				<Member name="reserved" description="Reserved." range="31:30" property="RO"/>
				<Member name="dm_wr_skew" description="Delay tune for the write data mask signal." range="29:0" property="RW"/>
				<Register offset="0x358"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_IOCFG" description="DDRC_IOCFG is a DDRPHY IO configuration register." value="0x00000007" startoffset="0x360+0x4*cmdls">
				<Member name="reserved" description="Reserved." range="31:11" property="RO"/>
				<Member name="odis_clk" description="Output clock enable.&lt;br&gt;odis_clk[n]: DDR_CLKP/N[n] (n = 0–2)&lt;br&gt;0: output clock enable of DDR_CLKP/N&lt;br&gt;1: output clock disable of DDR_CLKP/N&lt;br&gt;DDR_CLKP2 and DDR_CLKN2 are not used in this version and you need to set odis_clk[2] to 1." range="10:8" property="RW"/>
				<Member name="fena_rcv" description="Forcible receive enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="ddr3" description="Mode select.&lt;br&gt;0: DDR2 mode&lt;br&gt;1: DDR3 mode" range="6" property="RW"/>
				<Member name="rtt" description="Impedance of the matched resistor (ren75, ren150).&lt;br&gt;01: impedance of the external resistor/2&lt;br&gt;1x: impedance of the external resistor/4" range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="sl" description="Signal slew rate control.&lt;br&gt;111–000: fastest–slowest" range="2:0" property="RW"/>
				<Register offset="0x360"/>
				<Register offset="0x364"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_IOCMP" description="DDRC_IOCMP is a DDRPHY IO compensation configuration register." value="0x00000005" startoffset="0x370+0x4*cmps">
				<Member name="reserved" description="Reserved." range="31:17" property="RO"/>
				<Member name="rtt_byp_en" description="Configured impedance in bypass mode." range="16" property="RW"/>
				<Member name="rtt_byp" description="Bypass enable of the compensation circuit with the matched resistor.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15:12" property="RW"/>
				<Member name="drv_byp_n" description="Configured impedance of the pull-down resistor in bypass mode." range="11:8" property="RW"/>
				<Member name="drv_byp_p" description="Configured impedance of the pull-up resistor in bypass mode." range="7:4" property="RW"/>
				<Member name="drv_byp_en" description="Bypass enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="update_en" description="Compensation update enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="mvg_en" description="Averaging enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="comp_e" description="Drive and receive enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x370"/>
				<Register offset="0x374"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CMPSTATUS0" description="DDRC_CMPSTATUS0 is DDRPHY IO compensation status register 0." value="0x00010001" startoffset="0x380+0x4*cmps">
				<Member name="pctl_core" description="Status of the pull-up compensation resistor." range="31:16" property="RO"/>
				<Member name="nctl_core" description="Status of the pull-down compensation resistor." range="15:0" property="RO"/>
				<Register offset="0x380"/>
				<Register offset="0x384"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CMPSTATUS1" description="DDRC_CMPSTATUS1 is DDRPHY IO compensation status register 1." value="0x00000000" startoffset="0x388">
				<Member name="reserved" description="Reserved." range="31:14" property="RO"/>
				<Member name="ctl_core" description="Status of the RTT compensation resistor." range="13:0" property="RO"/>
				<Register offset="0x388"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="EMMC" i2cSupport="false">
			<Module baseAddress="0x601C0000"/>
			<RegisterGroup name="MMC_CTRL" description="MMC_CTRL is an MMC control register." value="0x01000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="use_internal_dmac" description="Whether to transfer data by using the IDMAC.&lt;br&gt;0: The CPU transfers data by using the slave interface.&lt;br&gt;1: The CPU transfers data by using the IDMAC." range="25" property="RW"/>
				<Member name="enable_od_pullup" description="External open-drain pull-up.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;This value is inverted internally, and then transmitted to the SDIO_CCMD_ODPULLUP_EN_N pin." range="24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:9" property="-"/>
				<Member name="abort_read_data" description="Whether to abort the data transfer during data read.&lt;br&gt;0: invalid&lt;br&gt;1: After transmitting a suspend command during data read, the software polls the card to check when suspend occurs.&lt;br&gt;After the suspend occurs, the software sets the bit to 1. This enables the data transfer state machine to be restored to idle state for the next block transfer.&lt;br&gt;After the state machine restores to the idle status, this bit is cleared automatically." range="8" property="RW"/>
				<Member name="send_irq_response" description="Transmit interrupt response control.&lt;br&gt;0: invalid&lt;br&gt;1: An interrupt request (IRQ) response is transmitted automatically.&lt;br&gt;After the response is transmitted, this bit is cleared automatically.&lt;br&gt;To wait for the interrupt generated by the MMC controller, the host transmits the CMD40 command and waits for the interrupt response from the MMC controller. If you do not want the host to keep in the interrupt wait state, set this bit to 1, and transmit the CMD40 command to restore to the idle state." range="7" property="RW"/>
				<Member name="read_wait" description="Read wait control.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;This bit is valid only for the SDIO card that supports the read wait function." range="6" property="RW"/>
				<Member name="dma_enable" description="Reserved. The system uses the IDMAC." range="5" property="RW"/>
				<Member name="int_enable" description="Global interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;The interrupt output is valid only when this bit is valid and the interrupt source is enabled." range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="dma_reset" description="Soft reset control for the IDMAC.&lt;br&gt;0: invalid&lt;br&gt;1: reset the internal DMA interface&lt;br&gt;This bit is automatically reset after two AHB clock cycles." range="2" property="RW"/>
				<Member name="fifo_reset" description="Soft reset control for the internal FIFO.&lt;br&gt;0: invalid&lt;br&gt;1: reset the FIFO pointer&lt;br&gt;This bit is reset automatically after the reset operation is complete." range="1" property="RW"/>
				<Member name="controller_reset" description="Soft reset control for the controller.&lt;br&gt;0: invalid&lt;br&gt;1: reset the MMC/SD/SDIO host module" range="0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_PWREN" description="MMC_PWREN is a Power_en control register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="power_enable" description="Power control.&lt;br&gt;0: power off&lt;br&gt;1: power on&lt;br&gt;This value is used to drive the SDIO_CARD_POWER_EN pin." range="0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CLKDIV" description="MMC_CLKDIV is a clock divider register that shows the ratio of the frequency of the moduleoutput clock to the frequency of the input clock. For example, if the module input clock is 40MHz and the register value is set to 1, the output clock is 20 MHz.The clock divider is 2 x N. If the value of N is 0x0, it indicates no frequency division (2 x 0 =0); if the value of N is 0x1, the frequency is divided by 2; if the value of N is 0xFF, thefrequency is divided by 510." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="clk_divider0" description="Clock divider 0.&lt;br&gt;The clock divider is 2 x N. If the value of N is 0, it indicates no frequency division; if the value of N is 0x1, the frequency is divided by 2; if the value of N is 0xFF, the frequency is divided by 510." range="7:0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CLKSRC" description="MMC_CLKSRC is a clock source select register of the SD card." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="clk_source" description="This bit must be set to 0." range="0" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CLKENA" description="MMC_CLKENA is a clock enable register." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="cclk_low_power" description="Card low-power control for disabling the card clock.&lt;br&gt;0: non lower-power mode&lt;br&gt;1: low-power mode&lt;br&gt;When the card is idle, the card clock is disabled. This function is used only for the MMC and SD card, because the card clock of the SDIO card must be retained for detecting interrupts." range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:1" property="RW"/>
				<Member name="cclk_enable" description="Card clock enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_TMOUT" description="MMC_TMOUT is a timeout register." value="0xFFFFFF40" startoffset="0x0014">
				<Member name="data_timeout" description="Timeout during the data transfer of the card, in unit of the mmc_clk cycle of the card. The timeout is also the data starvation timeout of the CPU." range="31:8" property="RW"/>
				<Member name="response_timeout" description="Response timeout, in unit of the mmc_clk cycle of the card." range="7:0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CTYPE" description="MMC_CTYPE is a card type register." value="0x00000000" startoffset="0x0018">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="card_width_0" description="Bus width of the card.&lt;br&gt;0: non-8-bit mode&lt;br&gt;1: 8-bit mode&lt;br&gt;The details are as follows:&lt;br&gt;If bit[16] is 1, the bus width of the card is set to 8-bit mode, and the value of bit[0] is ignored.&lt;br&gt;If bit[16] is 0, the bus width of the card is set to 1-bit mode or 4-bit mode. In this case, the bus width depends on the value of bit[0]." range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:1" property="RW"/>
				<Member name="card_width_1" description="Bus width of the card.&lt;br&gt;0: 1-bit mode&lt;br&gt;1: 4-bit mode" range="0" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_BLKSIZ" description="MMC_BLKSIZ is a block size configuration register." value="0x00000200" startoffset="0x001C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="block_size" description="Block size. The initial size of each block is 512 bytes." range="15:0" property="RW"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_BYTCNT" description="MMC_BYTCNT is a block transfer count register." value="0x00000200" startoffset="0x0020">
				<Member name="byte_count" description="Number of transferred bytes. The number must be an integral multiple of the block size.&lt;br&gt;If the data transfer is not block transfer, this register must be set to 0. In this case, the software needs to transmit a stop or an abort command to control the data transfer." range="31:0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_INTMASK" description="MMC_INTMASK is an interrupt mask register." value="0x00000000" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="sdio_int_mask" description="SDIO interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="16" property="RW"/>
				<Member name="int_mask" description="Interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;The definitions of bit[15:0] are as follows:&lt;br&gt;Bit[15]: end-bit error (read)/write no CRC (EBE)&lt;br&gt;Bit[14]: auto command done (ACD)&lt;br&gt;Bit[13]: start-bit error (SBE)&lt;br&gt;Bit[12]: hardware locked write error (HLE)&lt;br&gt;Bit[11]: FIFO underrun/overrun error (FRUN)&lt;br&gt;Bit[10]: data starvation-by-host timeout (HTO)&lt;br&gt;Bit[9]: data read timeout (DTO)&lt;br&gt;Bit[8]: response timeout (RTO)&lt;br&gt;Bit[7]: data CRC error (DCRC)&lt;br&gt;Bit[6]: response CRC error (RCRC)&lt;br&gt;Bit[5]: receive FIFO data request (RXDR)&lt;br&gt;Bit[4]: transmit FIFO data request (TXDR)&lt;br&gt;Bit[3]: data transfer over (DTO)&lt;br&gt;Bit[2]: command done (CD)&lt;br&gt;Bit[1]: response error (RE)&lt;br&gt;Bit[0]: card detect (CD)" range="15:0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CMDARG" description="MMC_CMDARG is a command parameter register." value="0x00000000" startoffset="0x0028">
				<Member name="cmd_arg" description="Command parameter that is transferred to the card. The command parameter is related to the protocol, and each command corresponds to a command parameter." range="31:0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CMD" description="MMC_CMD is a command register." value="0x00000000" startoffset="0x002C">
				<Member name="start_cmd" description="Start control.&lt;br&gt;0: do not start&lt;br&gt;1: start a command. After the command is transferred to the card interface unit (CIU), this bit is cleared.&lt;br&gt;The CPU does not allow you to modify this register. Otherwise, an HLE interrupt is generated.&lt;br&gt;After transmitting a command, the CPU queries this bit, and transmits the next command when the value of this bit changes to 0." range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:28" property="-"/>
				<Member name="boot_mode" description="Boot mode.&lt;br&gt;0: boot mode&lt;br&gt;1: alternative boot mode" range="27" property="RW"/>
				<Member name="disable_boot" description="Boot disable.&lt;br&gt;If the software enables this bit and the Start_cmd bit at the same time, the controller aborts the boot operation.&lt;br&gt;The Enable_boot and Disable_boot bits cannot be enabled at the same time." range="26" property="RW"/>
				<Member name="expect_boot_ack" description="Boot response enable.&lt;br&gt;If the software enables this bit and the Enable_boot bit at the same time, the controller detects the boot response signal, that is, &quot;0-1-0&quot; sequence." range="25" property="RW"/>
				<Member name="enable_boot" description="Boot enable.&lt;br&gt;This bit is available when the boot mode is mandatory. If the software enables this bit and the Start_cmd bit, the controller pulls down the CMD signal to start the boot process.&lt;br&gt;The Enable_boot and Disable_boot bits cannot be enabled at the same time." range="24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:22" property="-"/>
				<Member name="update_clock_registes_only" description="Automatic update.&lt;br&gt;0: The normal command sequence is used. That is, the values of MMC_CMD, MMC_CMDARG, MMC_TMOUT, MMC_CTYPE, MMC_BLKSIZ, and MMC_BYTCNT are transferred from the BIU to the CIU. The CIU uses the new values of registers when running new commands.&lt;br&gt;1: No command is transmitted, and only the clock register values in the card clock domain are updated. The values of MMC_CLKDIV, MMC_CLKSRC, and MMC_CLKENA are transferred to the card clock domain.&lt;br&gt;The card clock can be changed (frequency change and clock enable) even no command is transmitted.&lt;br&gt;Each time the card clock is changed, this bit needs to be set to 1. In this case, no command is transmitted to the card, and no CD interrupt is generated." range="21" property="RW"/>
				<Member name="card_number" description="Sequence number of the card that is being used." range="20:16" property="RW"/>
				<Member name="send_initialization" description="Whether to transmit the initialization sequence.&lt;br&gt;0: do not transmit the initialization sequence before transmitting the Send_initialization command (high level in 80 clock cycles)&lt;br&gt;1: transmit the initialization sequence before transmitting the Send_initialization command&lt;br&gt;When a card is powered on, the initialization sequence must be transmitted first for initialization. That is, this bit needs to be set to 1." range="15" property="RW"/>
				<Member name="stop_abort_cmd" description="Whether to transmit the stop/abort command when data is being transferred in open-ended mode or in fixed length mode.&lt;br&gt;0: do not transmit the stop/abort command&lt;br&gt;1: transmit the stop/abort command for stopping the current data transfer" range="14" property="RW"/>
				<Member name="wait_prvdata_complete" description="Whether to transmit a command immediately.&lt;br&gt;0: transmit a command immediately even though the previous data transfer is not complete&lt;br&gt;1: transmit a command only when the previous data transfer is complete&lt;br&gt;The typical value is 0. If this bit is set to 0, the transfer status can be read during data transfer, and the interrupt transfer is supported." range="13" property="RW"/>
				<Member name="send_auto_stop" description="Whether to transmit the stop command.&lt;br&gt;0: do not transmit the stop command after data transfer&lt;br&gt;1: transmit the stop command after data transfer&lt;br&gt;In non-data transfer mode, this bit is ignored." range="12" property="RW"/>
				<Member name="transfer_mode" description="Transfer mode.&lt;br&gt;0: block transfer mode&lt;br&gt;1: stream transfer mode&lt;br&gt;In non-data transfer mode, this bit is ignored." range="11" property="RW"/>
				<Member name="read_write" description="Read/write control.&lt;br&gt;0: read data from the card&lt;br&gt;1: write data to the card&lt;br&gt;In non-data transfer mode, this bit is ignored." range="10" property="RW"/>
				<Member name="data_transfer_expected" description="Data transfer indicator.&lt;br&gt;0: No data is output from the card.&lt;br&gt;1: Data is output from the card." range="9" property="RW"/>
				<Member name="check_repsonse_crc_" description="Whether to perform the CRC check.&lt;br&gt;0: do not check the CRC response&lt;br&gt;1: check the CRC response&lt;br&gt;No valid CRC is returned when some commands are responded. To prevent the host from performing CRC, the software needs to disable this function based on related commands." range="8" property="RW"/>
				<Member name="response_length" description="Response length.&lt;br&gt;0: Short responses are output from the card&lt;br&gt;1: Long responses are output from the card&lt;br&gt;The length of a long response is 128 bits, whereas the length of a short response is 32 bits." range="7" property="RW"/>
				<Member name="response_expect" description="Whether to output response.&lt;br&gt;0: No response is output from the card.&lt;br&gt;1: Responses are output from the card." range="6" property="RW"/>
				<Member name="cmd_index" description="Command index." range="5:0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_RESP0" description="MMC_RESP0 is response register 0." value="0x00000000" startoffset="0x0030">
				<Member name="response0" description="Bit[31:0] of a response." range="31:0" property="RO"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_RESP1" description="MMC_RESP1 is response register 1." value="0x00000000" startoffset="0x0034">
				<Member name="response1" description="Bit[63:32] of a long response.&lt;br&gt;After the CIU transmits an auto-stop command, the corresponding response is stored in this register, and the response to the previous command is still stored in MMC_RESP0.&lt;br&gt;The auto-stop command is available only during data transfer, and the corresponding response is always a short response." range="31:0" property="RO"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_RESP2" description="MMC_RESP2 is response register 2." value="0x00000000" startoffset="0x0038">
				<Member name="response2" description="Bit[95:64] of a long response." range="31:0" property="RO"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_RESP3" description="MMC_RESP3 is response register 3." value="0x00000000" startoffset="0x003C">
				<Member name="response3" description="Bit[127:96] of a long response." range="31:0" property="RO"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_MINTSTS" description="MMC_MINTSTS is a masked interrupt status register." value="0x00000000" startoffset="0x0040">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="sdio_interrupt" description="SDIO interrupt mask status.&lt;br&gt;The SDIO interrupt is valid only when MMC_INTMASK [sdio_int_mask] is enabled.&lt;br&gt;0: No SDIO interrupt is output from the card.&lt;br&gt;1: An SDIO interrupt is output from the card." range="16" property="RO"/>
				<Member name="int_status" description="Status of each interrupt.&lt;br&gt;Bit[15]: end-bit error (read)/write no CRC (EBE)&lt;br&gt;Bit[14]: auto command done (ACD)&lt;br&gt;Bit[13]: start-bit error (SBE)&lt;br&gt;Bit[12]: hardware locked write error (HLE)&lt;br&gt;Bit[11]: FIFO underrun/overrun error (FRUN)&lt;br&gt;Bit[10]: data starvation by the host timeout (HTO)&lt;br&gt;Bit[9]: data read timeout (DTO)&lt;br&gt;Bit[8]: response timeout (RTO)&lt;br&gt;Bit[7]: data CRC error (DCRC)&lt;br&gt;Bit[6]: response CRC error (RCRC)&lt;br&gt;Bit[5]: receive FIFO data request (RXDR)&lt;br&gt;Bit[4]: transmit FIFO data request (TXDR)&lt;br&gt;Bit[3]: data transfer over (DTO)&lt;br&gt;Bit[2]: command done (CD)&lt;br&gt;Bit[1]: response error (RE)&lt;br&gt;Bit[0]: card detect (CD)" range="15:0" property="RO"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_RINTSTS" description="MMC_RINTSTS is a raw interrupt status register." value="0x00000000" startoffset="0x0044">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="sdio_interrupt" description="Raw SDIO interrupt status.&lt;br&gt;0: No SDIO interrupt is output from the card.&lt;br&gt;1: An SDIO interrupt is output from the card.&lt;br&gt;The value of the interrupt status bit is independent of the interrupt mask status." range="16" property="RW"/>
				<Member name="int_status" description="Raw status of each interrupt. Writing 1 clears the bits, and writing 0 has no effect. The value of the interrupt status bit is independent of the interrupt mask status.&lt;br&gt;Bit[15]: end-bit error (read)/write no CRC (EBE)&lt;br&gt;Bit[14]: auto command done (ACD)&lt;br&gt;Bit[13]: start-bit error (SBE)&lt;br&gt;Bit[12]: hardware locked write error (HLE)&lt;br&gt;Bit[11]: FIFO underrun/overrun error (FRUN)&lt;br&gt;Bit[10]: data starvation by the host timeout (HTO)&lt;br&gt;Bit[9]: data read timeout (DRTO)/boot data start (BDS)&lt;br&gt;Bit[8]: response timeout (RTO)/boot ACK received (BAR)&lt;br&gt;Bit[7]: data CRC error (DCRC)&lt;br&gt;Bit[6]: response CRC error (RCRC)&lt;br&gt;Bit[5]: receive FIFO data request (RXDR)&lt;br&gt;Bit[4]: transmit FIFO data request (TXDR)&lt;br&gt;Bit[3]: data transfer over (DTO)&lt;br&gt;Bit[2]: command done (CD)&lt;br&gt;Bit[1]: response error (RE)&lt;br&gt;Bit[0]: card detect (CD)" range="15:0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_STATUS" description="MMC_STATUS is a status register." value="0x00000006" startoffset="0x0048">
				<Member name="reserved" description="Reserved." range="31:30" property="-"/>
				<Member name="fifo_count" description="FIFO count." range="29:17" property="RO"/>
				<Member name="response_index" description="Sequence number of the previous response, including the response to the auto-stop command." range="16:11" property="RO"/>
				<Member name="data_state_mc_busy" description="0:The data transmit/receive state machine is idle.&lt;br&gt;1:The data transmit/receive state machine is busy." range="10" property="RO"/>
				<Member name="data_busy" description="0: idle&lt;br&gt;1: busy" range="9" property="RO"/>
				<Member name="data_3_status" description="0: There is no card.&lt;br&gt;1: There is a card." range="8" property="RO"/>
				<Member name="commandfsm_states" description="Status of the command state machine.&lt;br&gt;0x0: idle&lt;br&gt;0x1: send initialization sequence&lt;br&gt;0x2: Tx CMD start bit&lt;br&gt;0x3: Tx CMD tx bit&lt;br&gt;0x4: Tx CMD index+arg&lt;br&gt;0x5: Tx CMD crc7&lt;br&gt;0x6: Tx CMD end bit&lt;br&gt;0x7: Rx resp start bit&lt;br&gt;0x8: Rx resp IRQ response&lt;br&gt;0x9: Rx resp tx bit&lt;br&gt;0xA: Rx resp CMD idx&lt;br&gt;0xB: Rx resp data&lt;br&gt;0xC: Rx resp crc7&lt;br&gt;0xD: Rx resp end bit&lt;br&gt;0xE: CMD path wait NCC&lt;br&gt;0xF: wait, CMD-to-response turnaround" range="7:4" property="RO"/>
				<Member name="fifo_full" description="FIFO full flag.&lt;br&gt;0: empty&lt;br&gt;1: full" range="3" property="RO"/>
				<Member name="fifo_empty" description="FIFO empty flag.&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="2" property="RO"/>
				<Member name="fifo_tx_watermark" description="Whether the FIFO reaches the transmit watermark level.&lt;br&gt;0: no&lt;br&gt;1: yes" range="1" property="RO"/>
				<Member name="fifo_rx_watermark" description="Whether the FIFO reaches the receive watermark level.&lt;br&gt;0: no&lt;br&gt;1: yes" range="0" property="RO"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_FIFOTH" description="MMC_FIFOTH is a FIFO threshold register." value="0x00FF0000" startoffset="0x004C">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="rx_wmark" description="FIFO threshold watermark level during data read. If the data amount in the FIFO is above the threshold, a DMA request is enabled. After a data transfer, a DMA request is raised for transferring the remaining data no matter whether the threshold is reached.&lt;br&gt;In non-DMA mode, the RXDR interrupt is enabled. If the data amount in the FIFO is not above the threshold after a data transfer, no interrupt is generated. In this case, the software needs to read the remaining data by querying the DTD interrupt.&lt;br&gt;If a data transfer is complete in DMA mode, the DMA raises a single transfer request to read data until the DTD interrupt is generated even though the remaining data amount is below the threshold.&lt;br&gt;Restriction: RX_WMark ( FIFO_DEPTH – 2&lt;br&gt;Recommendation: A request is raised when the threshold is (FIFO_DEPTH/2) – 1." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RW"/>
				<Member name="tx_wmark" description="FIFO threshold watermark level during data transmittal. If the data amount in the FIFO is below the threshold, a DMA request is enabled. After a data transfer, a DMA request is raised for transferring the remaining data no matter whether the threshold is reached.&lt;br&gt;In non-DMA mode, the RXDR interrupt is enabled. If the data amount in the FIFO is not above the threshold after a data transfer, no interrupt is generated. In this case, the software needs to read the remaining data by querying the DTD interrupt.&lt;br&gt;If a data transfer is complete in DMA mode, the DMA raises a single transfer request to read data until the DTD interrupt is generated even though the remaining data amount is below the threshold.&lt;br&gt;Restriction: TX_WMark ( FIFO_DEPTH – 2&lt;br&gt;Recommendation: A request is raised when the value of [(FIFO_DEPTH/2) – 1] is above the threshold." range="11:0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CDETECT" description="MMC_CDETECT is a card detection register." value="0x00000001" startoffset="0x0050">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="card_detect_n" description="Card detection signal.&lt;br&gt;The value depends on the SDIO_CARD_DETECT pin." range="0" property="RO"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_WRTPRT" description="MMC_WRTPRT is a card write protection register." value="0x00000000" startoffset="0x0054">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="write_protect" description="Card write protection signal.&lt;br&gt;The value depends on the SDIO_CWPR pin." range="0" property="RO"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_TCBCNT" description="MMC_TCBCNT is a count of bytes transmitted to the card register." value="0x00000000" startoffset="0x005C">
				<Member name="trans_card_byte_count" description="Count of bytes transmitted from the CIU to the card.&lt;br&gt;When this register is accessed through a 32-bit AHB, the 32-bit data needs to be read at a time. This avoids the read-coherency error." range="31:0" property="RO"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_TBBCNT" description="MMC_TBBCNT is a count of bytes transmitted from the BIU FIFO register." value="0x00000000" startoffset="0x0060">
				<Member name="trans_fifo_byte_count" description="Count of bytes transferred between the CPU/DMA and BIU FIFO.&lt;br&gt;When this register is accessed through a 32-bit AHB, the 32-bit data needs to be read at a time. This avoids the read-coherency error." range="31:0" property="RO"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_BMOD" description="MMC_BMOD is a bus mode register." value="0x00000000" startoffset="0x0080">
				<Member name="reserved" description="Reserved." range="31:11" property="-"/>
				<Member name="pbl" description="Length of the IDMAC burst transfer.&lt;br&gt;000: 1 transfer&lt;br&gt;001: 4 transfers&lt;br&gt;010: 8 transfers&lt;br&gt;011: 16 transfers&lt;br&gt;1xx: reserved." range="10:8" property="RW"/>
				<Member name="de" description="IDMAC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="dsl" description="Span between two descriptors, that is, number of words between two non-linked descriptors. This field is valid only for the dual-buffer descriptors." range="6:2" property="RW"/>
				<Member name="fb" description="Fixed burst length type.&lt;br&gt;0: single and INCR burst types&lt;br&gt;1: single, INCR4, INCR8, and INCR16 burst types" range="1" property="RW"/>
				<Member name="swr" description="Soft reset control for the internal register of the IDMAC.&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;After reset, this bit is automatically cleared one clock cycle later." range="0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_PLDMND" description="MMC_PLDMND is poll demand register." value="0x00000000" startoffset="0x0084">
				<Member name="pd" description="If DES0[OWN] is 0, the IDMAC enters the suspend state. The CPU can write any value to this register to enable the IDMAC to obtain descriptors again." range="31:0" property="WO"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_DBADDR" description="MMC_DBADDR is a base address register of the descriptor linked list." value="0x00000000" startoffset="0x0088">
				<Member name="sdl" description="Start address of the descriptor linked list, that is, the base address of the first descriptor." range="31:0" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_IDSTS" description="MMC_IDSTS is an IDMAC status register." value="0x00000000" startoffset="0x008C">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="fsm" description="Current state of the IDMAC state machine.&lt;br&gt;0: DMA_IDLE&lt;br&gt;1: DMA_SUSPEND&lt;br&gt;2: DESC_RD&lt;br&gt;3: DESC_CHK&lt;br&gt;4: DMA_RD_REQ_WAIT&lt;br&gt;5: DMA_WR_REQ_WAIT&lt;br&gt;6: DMA_RD&lt;br&gt;7: DMA_WR&lt;br&gt;8: DESC_CLOSE" range="16:13" property="RO"/>
				<Member name="eb" description="Bus error type.&lt;br&gt;001: The transmit operation is aborted.&lt;br&gt;010: The receive operation is aborted.&lt;br&gt;Other values: reserved" range="12:10" property="RW"/>
				<Member name="ais" description="Abnormal total interrupt. The value of this bit is obtained after the values of FBE, DE, and CES bits are ORed. Writing 1 clears this bit." range="9" property="RW"/>
				<Member name="nis" description="Normal total interrupt. The value of this bit is obtained after the values of the TI and RI bits are ORed. Writing 1 clears this bit." range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="ces" description="Card error indicator. This bit indicates the card status when data is being received." range="5" property="RW"/>
				<Member name="du" description="Descriptor invalid interrupt. When DES0[OWN] is 0, this bit is set to 1. Writing 1 clears this bit." range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="fbe" description="Fatal bus error interrupt. If this bit is set to 1, the IDMAC stops all accesses through the bus. Writing 1 clears this bit." range="2" property="RW"/>
				<Member name="ri" description="Receive done interrupt. This bit indicates that the data for a descriptor is received. Writing 1 clears this bit." range="1" property="RW"/>
				<Member name="ti" description="Transmit done interrupt. This bit indicates that a descriptor finishes transmitting data. Writing 1 clears this bit." range="0" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_IDINTEN" description="MMC_IDINTEN is an IDMAC interrupt enable register." value="0x00000000" startoffset="0x0090">
				<Member name="reserved" description="Reserved." range="31:10" property="-"/>
				<Member name="ai" description="Abnormal interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: The FBE/DU/CES interrupts are enabled." range="9" property="RW"/>
				<Member name="ni" description="Normal interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: The TI/RI interrupts are enabled." range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="ces" description="Card error interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="du" description="Descriptor invalid interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="fbe" description="Fatal bus error interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="ri" description="Receive interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="ti" description="Transmit interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_DSCADDR" description="MMC_DSCADDR is an address register of the current descriptor." value="0x00000000" startoffset="0x0094">
				<Member name="had" description="Descriptor pointer. The value is automatically refreshed during data transfer. The register points to the start address of the descriptor that will be used by the IDMAC." range="31:0" property="RO"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_BUFADDR" description="MMC_BUFADDR is an address register of the current data buffer." value="0x00000000" startoffset="0x0098">
				<Member name="hba" description="Data buffer pointer. The value is automatically refreshed during data transfer. The register points to the start address of the data buffer that is being used by the IDMAC." range="31:0" property="RO"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_DATA" description="MMC_DATA is a data register for storing the FIFO entrance address. Before the FIFO is reador written, MMC_STATUS[fifo_count] must be read to query the remaining space of theFIFO. This confirms the data bytes to be read or written based on the remaining space. In thisway, FIFO overflow is avoided." value="0x00000000" startoffset="0x0100">
				<Member name="data" description="Address for reading/writing to the FIFO. If the address ranges from 0x100 to 0x100+FIFO_DEPTH, the FIFO is selected." range="31:0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="NANDC" i2cSupport="false">
			<Module baseAddress="0x60010000"/>
			<RegisterGroup name="NFC_CON" description="NFC_CON is an NANDC configuration register." value="-" startoffset="0x00">
				<Member name="reserved" description="Reserved." range="31:12" property="-"/>
				<Member name="edo_en" description="NAND flash data read enable in EDO mode.&lt;br&gt;0: normal mode&lt;br&gt;1: EDO mode&lt;br&gt;This function must be used according to the requirements of specific memories." range="11" property="RW"/>
				<Member name="ecc_type" description="ECC mode select.&lt;br&gt;000: non-ECC mode&lt;br&gt;001: 1-bit mode&lt;br&gt;010: 4-bit mode&lt;br&gt;011: reserved&lt;br&gt;100: 24-bit mode for 1 KB&lt;br&gt;101–111: reserved&lt;br&gt;The reset value depends on the pin NFC_ECC_TYPE." range="10:8" property="RW"/>
				<Member name="rb_sel" description="This field is valid when multiple external NAND flash memories (multiple CSs) are connected.&lt;br&gt;0: The NAND flash memories share a ready/busy signal.&lt;br&gt;1: The NAND flash memories use their own ready/busy signals.&lt;br&gt;When only one NAND flash is connected, only cs0 and ready/busy 0 are used." range="7" property="RW"/>
				<Member name="cs_ctrl" description="CS control.&lt;br&gt;0: When the NAND flash is busy, the CS signal is fixed at 0.&lt;br&gt;1: When the NAND flash is busy, the CS signal to is set to 1.&lt;br&gt;This mode maps to the &quot;cs do not care&quot; mode of the NAND flash." range="6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:4" property="-"/>
				<Member name="bus_width" description="Data line width of the NAND flash.&lt;br&gt;0: 8 bits&lt;br&gt;1: 16 bits&lt;br&gt;The reset value depends on the pin NFC_BUS_WIDE." range="3" property="RW"/>
				<Member name="pagesize" description="Page size of the NAND flash.&lt;br&gt;01: 2 KB&lt;br&gt;10: 4 KB&lt;br&gt;11: 8 KB&lt;br&gt;Other values: reserved&lt;br&gt;The reset value depends on the pin NFC_PAGE_SIZE." range="2:1" property="RW"/>
				<Member name="op_mode" description="Operating mode of the NANDC.&lt;br&gt;0: boot mode&lt;br&gt;1: normal mode" range="0" property="RW"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_PWIDTH" description="NFC_PWIDTH is a read/write pulse width configuration register." value="-" startoffset="0x04">
				<Member name="reserved" description="Reserved." range="31:12" property="-"/>
				<Member name="rw_hcnt" description="High-level width of the read/write signal of the NAND flash.&lt;br&gt;0x0–0xF: 1–16 clock cycles." range="11:8" property="RW"/>
				<Member name="r_lcnt" description="Low-level width of the read signal of the NAND flash.&lt;br&gt;0x0–0xF: 1–16 clock cycles." range="7:4" property="RW"/>
				<Member name="w_lcnt" description="Low-level width of the write signal of the NAND flash.&lt;br&gt;0x0–0xF: 1–16 clock cycles." range="3:0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_OPIDLE" description="NFC_OPIDLE is an operation interval configuration register." value="-" startoffset="0x08">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="frb_wait" description="When a number of cycles are delayed after a read/write command is sent, the ready signal is detected to check whether it becomes high. The number of delay cycles is frb_wait x 8." range="23:20" property="RW"/>
				<Member name="cmd1_wait" description="Number of wait cycles after command 1 is sent.&lt;br&gt;0x0–0xF: 1–16 clock cycles." range="19:16" property="RW"/>
				<Member name="addr_wait" description="Number of wait cycles after the address is sent.&lt;br&gt;0x0–0xF: 1–16 clock cycles." range="15:12" property="RW"/>
				<Member name="write_data_wait" description="Number of wait cycles after data is written.&lt;br&gt;0x0–0xF: 1–16 clock cycles." range="11:8" property="RW"/>
				<Member name="cmd2_wait" description="Number of wait cycles after command 2 is sent.&lt;br&gt;0x0–0xF: 1–16 clock cycles." range="7:4" property="RW"/>
				<Member name="frb_idle" description="A read signal can be sent only when a number of cycles are delayed after the ready signal of the NAND flash becomes high.&lt;br&gt;The number of delay cycles is frb_idle x 8." range="3:0" property="RW"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_CMD" description="NFC_CMD is a command word configuration register." value="-" startoffset="0x0C">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="read_status_cmd" description="Read status command word." range="23:16" property="RW"/>
				<Member name="cmd2" description="Command 2 that is sent to the NAND flash by the NANDC." range="15:8" property="RW"/>
				<Member name="cmd1" description="Command 1 that is sent to the NAND flash by the NANDC." range="7:0" property="RW"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ADDRL" description="NFC_ADDRL is a lower-bit address configuration register." value="0x00000000" startoffset="0x10">
				<Member name="addr_l" description="Lower 32-bit address of the NAND flash." range="31:0" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ADDRH" description="NFC_ADDRH is a upper-bit address configuration register." value="-" startoffset="0x14">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="addr_h" description="Upper 16-bit address of the NAND flash." range="15:0" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_DATA_NUM" description="NFC_DATA_NUM is a read/written data count configuration register." value="-" startoffset="0x18">
				<Member name="reserved" description="Reserved." range="31:12" property="-"/>
				<Member name="nfc_data_num" description="Number of data segments that are read and written randomly by the NANDC. The maximum value is 2368 bytes.&lt;br&gt;Note: This field is valid only when ecc_type is 00." range="11:0" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_OP" description="NFC_OP is an operation register." value="-" startoffset="0x1C">
				<Member name="reserved" description="Reserved." range="31:12" property="-"/>
				<Member name="address_cycles" description="Number of address cycles sent to the NAND flash." range="11:9" property="RW"/>
				<Member name="nf_cs" description="NAND flash CS signal select.&lt;br&gt;00: cs0&lt;br&gt;01: cs1&lt;br&gt;Other values: reserved" range="8:7" property="RW"/>
				<Member name="cmd1_en" description="Command 1 transmit enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="addr_en" description="NAND flash address write enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="write_data_en" description="NAND flash data write enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: read_data_en and write_data_en cannot be 1 at the same time." range="4" property="RW"/>
				<Member name="cmd2_en" description="Command 2 transmit enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="wait_ready_en" description="Wait ready/busy high enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="read_data_en" description="NAND flash data read enable by enabling the read status machine.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: read_data_en and write_data_en cannot be 1 at the same time." range="1" property="RW"/>
				<Member name="read_status_en" description="When this bit is 1, the command 0x70 for reading the status is sent to the NAND flash and the status data is read from the NAND flash. After that, the returned data is written to the NFC_STATUS field of the NANDC status register instead of the internal buffer.&lt;br&gt;After the NAND flash is erased and programmed, the results need to be read to check whether the operations are successful. If this bit is enabled, the operations such as erasing and programming can be performed at a time, and the data indicating whether the operation is successful can be returned from the NAND flash. In this way, the CPU intervention is reduced.&lt;br&gt;Note: When read_data_en is 1, this bit is invalid." range="0" property="RW"/>
				<Register offset="0x1C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_STATUS" description="NFC_STATUS is a status register." value="-" startoffset="0x20">
				<Member name="reserved" description="Reserved." range="31:13" property="-"/>
				<Member name="nf_status" description="Status data read from the NAND flash.&lt;br&gt;This field is valid only when both NFC_OP[read_status] and NFC_STATUS[nfc_ready] are 1." range="12:5" property="RO"/>
				<Member name="reserved" description="Reserved." range="4:3" property="-"/>
				<Member name="nf1_ready" description="Status of the ready/busy signal of the NAND flash corresponding to CS1.&lt;br&gt;This bit is valid when multiple flash memories are connected and they use their own ready_busy signals.&lt;br&gt;This is because multiple NAND flash memories share a ready/busy signal by default. The reset value of the bit is 0." range="2" property="RO"/>
				<Member name="nf0_ready" description="Status of the ready/busy signal of the NAND flash corresponding to CS0.&lt;br&gt;This bit is valid when multiple flash memories are connected and they use their own ready_busy signals.&lt;br&gt;This is because multiple NAND flash memories share a ready/busy signal by default. The reset value of the bit is 0." range="1" property="RO"/>
				<Member name="nfc_ready" description="Status of the ready/busy signal of the NANDC.&lt;br&gt;0: The NANDC is working.&lt;br&gt;1: The operation is complete and the next command can be received.&lt;br&gt;When the NANDC is enabled by writing to NFC_OP, this bit is cleared automatically." range="0" property="RO"/>
				<Register offset="0x20"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_INTEN" description="NFC_INTEN is an interrupt enable register." value="-" startoffset="0x24">
				<Member name="reserved" description="Reserved." range="31:9" property="-"/>
				<Member name="wr_lock_en" description="Lock address write error interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="ahb_op_en" description="CPU read/write NANDC buffer error interrupt enable when the NANDC is reading/writing data from/to the NAND flash.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="err_invalid" description="Uncorrectable error interrupt." range="6" property="RW"/>
				<Member name="err_valid" description="Correctable error interrupt." range="5" property="RW"/>
				<Member name="reserved" description="Reserved." range="4:3" property="-"/>
				<Member name="cs1_done_en" description="CS 1 ready/busy signal going high interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="cs0_done_en" description="CS 0 ready/busy signal going high interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="op_done_en" description="Current operation terminal interrupt enable of the NANDC.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x24"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_INTS" description="NFC_INTS is an interrupt status register." value="-" startoffset="0x28">
				<Member name="reserved" description="Reserved." range="31:9" property="-"/>
				<Member name="wr_lock_en" description="Interrupt generated when the lock address is written.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="ahb_op_en" description="Interrupt generated when the CPU reads and writes the NANDC buffer in the process of reading/writing data from/to the NAND flash by the NANDC.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="err_invalid" description="Uncorrectable error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;In 1-bit ECC mode, if errors occur in two or more bits of the checked 512-byte data, an interrupt is generated.&lt;br&gt;In 4-bit ECC mode, if errors occur in five or more bits of the checked 512-byte data, an interrupt is generated.&lt;br&gt;In 8-bit ECC mode, if errors occur in eight or more bits of the checked 512-byte data, an interrupt is generated." range="6" property="RO"/>
				<Member name="err_vavid" description="Correctable error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;In 1-bit ECC mode, if an error occurs in one bit of the checked 512-byte data, an interrupt is generated.&lt;br&gt;In 4-bit ECC mode, if errors occur in one to four bits of the checked 512-byte data, an interrupt is generated.&lt;br&gt;In 8-bit ECC mode, if errors occur in one to eight bits of the checked 512-byte data, an interrupt is generated." range="5" property="RO"/>
				<Member name="reserved" description="Reserved." range="4:3" property="-"/>
				<Member name="cs1_done" description="CS 1 ready/busy signal going high interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;This bit is valid when two flash memories are connected and the two flash memories use their own ready/busy signals. Otherwise, the bit is fixed at 0." range="2" property="RO"/>
				<Member name="cs0_done" description="CS 0 ready/busy signal going high interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;This bit is valid when two flash memories are connected and the two flash memories use their own ready/busy signals. Otherwise, the bit is fixed at 0." range="1" property="RO"/>
				<Member name="op_done" description="Current operation terminal interrupt of the NANDC.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;After NFC_OP is written, this bit is automatically cleared." range="0" property="RO"/>
				<Register offset="0x28"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_INTCLR" description="NFC_INTCLR is an interrupt clear register." value="-" startoffset="0x2C">
				<Member name="reserved" description="Reserved." range="31:9" property="-"/>
				<Member name="wr_lock_en" description="wr_lock_en interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="8" property="WO"/>
				<Member name="ahb_op_en" description="ahb_op_en interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="7" property="WO"/>
				<Member name="r_5bit_err_clr" description="r_5bit_err interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="6" property="WO"/>
				<Member name="r_4bit_err_clr" description="r_4bit_err interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="5" property="WO"/>
				<Member name="reserved" description="Reserved." range="4:3" property="-"/>
				<Member name="cs1_done_clr" description="cs1_done interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" property="WO"/>
				<Member name="cs0_done_clr" description="cs0_done interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" property="WO"/>
				<Member name="op_done_clr" description="op_done interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="0" property="WO"/>
				<Register offset="0x2C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK" description="NFC_LOCK is a lock address configuration register." value="-" startoffset="0x30">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="lock_excmd_en" description="Protection address write-protection enable according to the extended write command (new commands may be added to new memories).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="lock_en" description="Flash lock enable. When this control bit is 1, if the erased or programmed address is between the start lock address and the end lock address, the erasing and programming operations are invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="global_lock_en" description="Flash global lock enable. When this bit is 1, the NAND flash cannot be erased or programmed.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="lock_down" description="NAND flash lock mode.&lt;br&gt;0: lock mode&lt;br&gt;1: lock-down mode. After the value 1 is written, this bit cannot be written any more. In addition, this bit can be cleared only when hardware is reset." range="0" property="RW"/>
				<Register offset="0x30"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_SA0" description="NFC_LOCK_SA0 is lock start address 0 configuration register." value="-" startoffset="0x34">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="flash_lock_cs" description="NAND flash lock CS select.&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Other values: reserved" range="20:19" property="RW"/>
				<Member name="flash_lock_addr0" description="Lock start address 0. The least significant bit (LSB) maps to the fifth row address of the NAND flash." range="18:0" property="RW"/>
				<Register offset="0x34"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_SA1" description="NFC_LOCK_SA1 is lock start address 1 configuration register." value="-" startoffset="0x38">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="flash_lock_cs" description="NAND flash lock CS select.&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Other values: reserved" range="20:19" property="RW"/>
				<Member name="flash_lock_addr1" description="Lock start address 1. The LSB maps to the fifth row address of the NAND flash." range="18:0" property="RW"/>
				<Register offset="0x38"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_SA2" description="NFC_LOCK_SA2 is lock start address 2 configuration register." value="-" startoffset="0x3C">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="flash_lock_cs" description="NAND flash lock CS select.&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Other values: reserved" range="20:19" property="RW"/>
				<Member name="flash_lock_addr2" description="Lock start address 2. The LSB maps to the fifth row address of the NAND flash." range="18:0" property="RW"/>
				<Register offset="0x3C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_SA3" description="NFC_LOCK_SA3 is lock start address 3 configuration register." value="-" startoffset="0x40">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="flash_lock_cs" description="NAND flash lock CS select.&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Other values: reserved" range="20:19" property="RW"/>
				<Member name="flash_lock_addr3" description="Lock start address 3. The LSB maps to the fifth row address of the NAND flash." range="18:0" property="RW"/>
				<Register offset="0x40"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_EA0" description="NFC_LOCK_EA0 is lock end address 0 configuration register." value="-" startoffset="0x44">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="flash_lock_cs" description="NAND flash lock CS select.&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Other values: reserved" range="20:19" property="RW"/>
				<Member name="flash_lock_eaddr0" description="Lock end address 0. The LSB maps to the fifth row address of the NAND flash." range="18:0" property="RW"/>
				<Register offset="0x44"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_EA1" description="NFC_LOCK_EA1 is lock end address 1 configuration register." value="-" startoffset="0x48">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="flash_lock_cs" description="NAND flash lock CS select.&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Other values: reserved" range="20:19" property="RW"/>
				<Member name="flash_lock_eaddr1" description="Lock end address 1. The LSB maps to the fifth row address of the NAND flash." range="18:0" property="RW"/>
				<Register offset="0x48"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_EA2" description="NFC_LOCK_EA2 is lock end address 2 configuration register." value="-" startoffset="0x4C">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="flash_lock_cs" description="NAND flash lock CS select.&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Other values: reserved" range="20:19" property="RW"/>
				<Member name="flash_lock_eaddr2" description="Lock end address 2. The LSB maps to the fifth row address of the NAND flash." range="18:0" property="RW"/>
				<Register offset="0x4C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_EA3" description="NFC_LOCK_EA3 is lock end address 3 configuration register." value="-" startoffset="0x50">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="flash_lock_cs" description="NAND flash lock CS.&lt;br&gt;00: CS0.&lt;br&gt;01: CS1.&lt;br&gt;Other values: reserved" range="20:19" property="RW"/>
				<Member name="flash_lock_eaddr3" description="Lock end address 3. The LSB maps to the fifth row address of the NAND flash." range="18:0" property="RW"/>
				<Register offset="0x50"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_EXPCMD" description="NFC_EXPCMD is an extended page command register." value="0x00000000" startoffset="0x54">
				<Member name="ex_pcmd3" description="Extended page write command 3 of the NAND flash." range="31:24" property="RW"/>
				<Member name="ex_pcmd2" description="Extended page write command 2 of the NAND flash." range="23:16" property="RW"/>
				<Member name="ex_pcmd1" description="Extended page write command 1 of the NAND flash." range="15:8" property="RW"/>
				<Member name="ex_pcmd0" description="Extended page write command 0 of the NAND flash." range="7:0" property="RW"/>
				<Register offset="0x54"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_EXBCMD" description="NFC_EXPCMD is an extended block command register." value="-" startoffset="0x58">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="ex_bcmd1" description="Extended block write command 1 of the NAND flash." range="15:8" property="RW"/>
				<Member name="ex_bcmd0" description="Extended block write command 0 of the NAND flash." range="7:0" property="RW"/>
				<Register offset="0x58"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ECC_TEST" description="NFC_ECC_TEST is an ECC test register." value="0x0020F001" startoffset="0x5C">
				<Member name="reserved" description="Reserved." range="31:3" property="-"/>
				<Member name="ecc_mask" description="ECC function mask.&lt;br&gt;0: Whether the ECC check and correction are performed depends on the value of ecc_type.&lt;br&gt;1: The ECC check and correction are forbidden. The structure of the data read from or written to the NAND flash is still converted based on the format of ecc_type." range="2" property="RW"/>
				<Member name="dec_only" description="Decoding only enable.&lt;br&gt;When 1 is written to this bit, ECC encoding is enabled, but the NAND flash is not read or written.&lt;br&gt;When the bit is read, the value 0 is returned." range="1" property="RW"/>
				<Member name="enc_only" description="Encoding only enable.&lt;br&gt;When 1 is written to this bit, ECC encoding is enabled, but the NAND flash is not read or written.&lt;br&gt;When this bit is read, the return value 1 indicates that ECC encoding and decoding are complete and the value 0 indicates that ECC encoding and decoding are being performed." range="0" property="RW"/>
				<Register offset="0x5C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_DMA_CTRL" description="NFC_DMA_CTRL is a DMA control register." value="0x00000070" startoffset="0x60">
				<Member name="reserved" description="Reserved." range="31:12" property="-"/>
				<Member name="wr_cmd_disable" description="0: The NANDC initiates a complete timing for reading/writing to the NAND flash.&lt;br&gt;1: The NANDC initiates a timing for reading/writing data rather than command.&lt;br&gt;That is, the NANDC initiates CS signals and read/write pulse signals for reading/writing data rather than the CLE and ALE signals." range="11" property="RW"/>
				<Member name="rw_nf_disable" description="0: The DMA operation and the read/write operation on the NAND flash are performed at the same time.&lt;br&gt;1 Data is transferred between the buffer and DDR, but the NAND flash is not read or written." range="10" property="RW"/>
				<Member name="dma_nf_cs" description="NAND flash CS select for operating the DMA.&lt;br&gt;00: CS0&lt;br&gt;01: CS1&lt;br&gt;Other values: reserved" range="9:8" property="RW"/>
				<Member name="dma_addr_num" description="Number of addresses.&lt;br&gt;0: five addresses&lt;br&gt;1: four addresses" range="7" property="RW"/>
				<Member name="burst16_en" description="Burst 16 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="burst8_en" description="Burst 8 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="burst4_en" description="Burst 4 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="oob_area_en" description="OOB area write enable. This bit is valid only in 1-bit ECC mode." range="3" property="RW"/>
				<Member name="data_area_en" description="Data area write enable. This bit is valid only in 1-bit ECC mode." range="2" property="RW"/>
				<Member name="dma_wr_en" description="DMA read/write enable.&lt;br&gt;0: read&lt;br&gt;1: write" range="1" property="RW"/>
				<Member name="dma_start" description="DMA operation start.&lt;br&gt;When the value 1 is written to this bit, the DMA operations are started. The bit remains 1 until the DMA operations are complete. Writing 0 to this bit has no effect.&lt;br&gt;If the value 0 is returned after this bit is read, the DMA operations are complete." range="0" property="RW"/>
				<Register offset="0x60"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BADDR_D" description="NFC_BADDR_D is a base address register of the data transfer area in DMA mode." value="0x00000000" startoffset="0x64">
				<Member name="base_addr_d" description="Base address of the DDR data area that stores the data to be read or written." range="31:0" property="RW"/>
				<Register offset="0x64"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BADDR_OOB" description="NFC_BADDR_OOB is a base address register of the OOB area in DMA mode." value="0x00000000" startoffset="0x68">
				<Member name="base_addr_oob" description="Base address of OOB area that stores the data to be read.&lt;br&gt;This register is valid only when the NAND flash is written in DMA mode." range="31:0" property="RW"/>
				<Register offset="0x68"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_DMA_LEN" description="NFC_DMA_LEN is a transfer length register in DMA mode." value="0x00000000" startoffset="0x6C">
				<Member name="reserved" description="Reserved." range="31:29" property="RW"/>
				<Member name="len_oob" description="Length of the OOB area when the NAND flash is written in DMA mode. The long words must be 4-byte aligned. This field is valid only in ECC0 mode. In other modes, the OOB length is fixed." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RW"/>
				<Member name="len_data" description="Length of the data to be read or written in DMA mode.&lt;br&gt;This field is valid only when rw_nf_disable is 1." range="11:0" property="RW"/>
				<Register offset="0x6C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_OP_PARA" description="NF_OP_PARA is an operation parameter register." value="0x0000007F" startoffset="0x70">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="ext_len" description="Length of the extended data area to be corrected.&lt;br&gt;In 24-bit ECC mode, this field indicates the length of the extended data area in each ECC data block. In boot mode, when the page size is 4 KB, the default length is 8 bytes; when the page size is 8 KB, the default length is 4 bytes.&lt;br&gt;01: 4 bytes&lt;br&gt;11: 8 bytes&lt;br&gt;Other values: reserved" range="7:6" property="RW"/>
				<Member name="oob_ecc_en" description="ECC correction enable in OOB area.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;This field is valid only when data is read." range="5" property="RW"/>
				<Member name="data_ecc_en" description="ECC correction enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;This field is valid only when data is read." range="4" property="RW"/>
				<Member name="oob_edc_en" description="OOB area check enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;In programming mode, the function of generating the ECC code of the OOB area is enabled.&lt;br&gt;In data read mode, the check on the OOB area is enabled." range="3" property="RW"/>
				<Member name="data_edc_en" description="Check enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;In programming mode, ECC code is generated.&lt;br&gt;In data read mode, the check is enabled." range="2" property="RW"/>
				<Member name="oob_rw_en" description="Read/write redundancy enable for the data area of the NAND flash.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="data_rw_en" description="Read/write enable for the data area of the NAND flash.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x70"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_VERSION" description="NFC_VERSION is a version register." value="0x00000301" startoffset="0x74">
				<Member name="version_id" description="Version number." range="31:0" property="RW"/>
				<Register offset="0x74"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BUF_BADDR" description="NFC_BUF_BADDR is a NANDC buffer base address register." value="0x00000000" startoffset="0x78">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="buf_baddr_rd" description="Indicates the base address from which the buffer is read in DMA mode when rw_nf_disable is 1.&lt;br&gt;Indicates undefined when rw_nf_disable is 0." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RW"/>
				<Member name="buf_baddr_wr" description="Indicates the base address from which the buffer is written in DMA mode when rw_nf_disable is 1.&lt;br&gt;Indicates undefined when rw_nf_disable is 0." range="11:0" property="RW"/>
				<Register offset="0x78"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_RD_LOGIC_ADDR" description="NFC_RD_LOGIC_ADDR is a logic address register for reading the NAND flash in DMAmode" value="0x00000000" startoffset="0x007C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="rd_logic_addr" description="Start address (including the ECC code) for reading data. For example, if you want to read data from the bad block flag, you can set the field value to 2,048 for the 2 KB page size or 4,096 for the 4 KB page size. After data is read in DMA mode, the field value is automatically accumulated based on the value of the len_data field of NFC_DMA_LEN.&lt;br&gt;The rd_logic_addr field is valid only when data is read in DMA mode and the rw_nf_disable field of NFC_DMA_CTRL is 0." range="15:0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_RD_LOGIC_LEN" description="NFC_RD_LOGIC_LEN is a logic length register for reading the NAND flash in DMA mode." value="0x00000000" startoffset="0x0080">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="rd_logic_len" description="Length (excluding the length of the ECC code) of the data read from the NAND flash in DMA mode. After data is read in DMA mode, the field value is returned to 0 automatically.&lt;br&gt;The rd_logic_len field is valid only when data is read in DMA mode and the rw_nf_disable field of NFC_DMA_CTRL is 0." range="15:0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_FIFO_EMPTY" description="NFC_FIFO_EMPTY is an internal FIFO status register." value="0x0000FFFF" startoffset="0x0090">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="empty_dbg" description="Empty status of the internal FIFO, for debugging only." range="15:0" property="RO"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BOOT_SET" description="NFC_BOOT_SET is a boot parameter configuration register." value="0x00000000" startoffset="0x0094">
				<Member name="rsv" description="Reserved." range="31:2" property="-"/>
				<Member name="addr_num" description="Number of addresses sent to the NAND flash by the NANDC during booting.&lt;br&gt;0: four address cycles&lt;br&gt;1: five address cycles&lt;br&gt;The reset value depends on the nfc_addr_num pin." range="1" property="RW"/>
				<Member name="block_size" description="Bus width of the NAND flash during booting.&lt;br&gt;0: 64 pages&lt;br&gt;1: 128 pages&lt;br&gt;The reset value depends on the nfc_block_size pin." range="0" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="NF_STATUS" description="NF_STATUS is a NAND flash status register." value="0x00000000" startoffset="0x0098">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="status" description="Status data read from the NAND flash.&lt;br&gt;This field is valid when NFC_OP is written and the read_status_en field of NFC_OP is 1." range="7:0" property="RO"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SFC" i2cSupport="false">
			<Module baseAddress="0x60020000"/>
			<RegisterGroup name="CONFIG" description="CONFIG is an SFC configuration register." value="0x02030000" startoffset="0x00">
				<Member name="wr_ins" description="Operator for writing data." range="31:24" property="RW"/>
				<Member name="rd_ins" description="Operator for reading data." range="23:16" property="RW"/>
				<Member name="prefetch_cnt" description="Clock cycle for prefetching data when the flash memory is accessed at a variable data length through the bus.&lt;br&gt;00: not prefetched (default)&lt;br&gt;01: prefetch the data in one clock cycle&lt;br&gt;10: prefetch the data in two clock cycles&lt;br&gt;11: prefetch the data in three clock cycles" range="15:14" property="RW"/>
				<Member name="rd_delay" description="Number of delayed clock cycles for reading data from the SPI.&lt;br&gt;00: no delay (default)&lt;br&gt;01: one clock cycle&lt;br&gt;10: two clock cycles&lt;br&gt;11: three clock cycles" range="13:12" property="RW"/>
				<Member name="flash_addr_mode" description="SPI address mode.&lt;br&gt;0: 3-byte address mode (default)&lt;br&gt;1: 4-byte address mode&lt;br&gt;Writing to this bit has no effect when the start bit of the CMD register is 1." range="11" property="RW"/>
				<Member name="wip_locate" description="Position of the write in progress (WIP) bit in the flash status register.&lt;br&gt;000: bit 0 of the flash status register (default)&lt;br&gt;001: bit 1 of the flash status register&lt;br&gt;010: bit 2 of the flash status register&lt;br&gt;011: bit 3 of the flash status register&lt;br&gt;100: bit 4 of the flash status register&lt;br&gt;101: bit 5 of the flash status register&lt;br&gt;110: bit 6 of the flash status register&lt;br&gt;111: bit 7 of the flash status register" range="10:8" property="RW"/>
				<Member name="dummy_byte" description="Number of dummy bytes when the flash memory is accessed through the bus.&lt;br&gt;0: no dummy byte&lt;br&gt;1: one dummy byte" range="7" property="RW"/>
				<Member name="mem_if_type" description="Type of the connected SPI flash interface.&lt;br&gt;000–011: standard SPI. This interface type corresponds to the standard SPI mode.&lt;br&gt;100: dual-input SPI. When the flash memory is read through the bus, the dual SPI mode0 interface mode is used; when the flash memory is accessed through registers or the flash memory is written through the bus, the standard SPI mode is used.&lt;br&gt;101: dual I/O SPI. When the flash memory is accessed through the bus, the dual SPI mode0 interface mode is used; when the flash memory is accessed through registers, the standard SPI mode is used.&lt;br&gt;110: quad I/O SPI. When the flash memory is accessed through the bus, the quad SPI mode0 interface mode is used; when the flash memory is accessed through registers, the standard SPI mode is used.&lt;br&gt;111: serial quad I/O interface. This interface type corresponds to the quad SPI mode2 interface mode.&lt;br&gt;Note: In non-standard SPI mode, the rd_ins and wr_ins fields must be configured. The interface types of the flash memories connected to the two CSs must be the same. Otherwise, you must reconfigure the SFC configuration register and command register before using another flash memory." range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:" property="-"/>
				<Member name="mode" description="SPI mode.&lt;br&gt;0: mode0&lt;br&gt;1: mode3" range="0" property="RW"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="CMD" description="CMD is a command register." value="0x001F0002" startoffset="0x04">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="data_cnt" description="Number of bytes to be read or written.&lt;br&gt;When wrdata_en is 1, this field indicates the number of bytes to be written.&lt;br&gt;When rddata_en is 1, this field indicates the number of bytes to be read.&lt;br&gt;0x00: One byte is read or written.&lt;br&gt;0x01–0x1E: (n+1) bytes are read or written.&lt;br&gt;0x1F: 32 bytes are read or written.&lt;br&gt;Note: n can be set to 0, 1, 2, …, or 31." range="20:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="dummy_byte_cnt" description="Number of dummy bytes when the flash memory is accessed through registers.&lt;br&gt;000: 0 bytes (default)&lt;br&gt;001: 1 byte&lt;br&gt;010: 2 bytes&lt;br&gt;011: 3 bytes&lt;br&gt;100: 4 bytes&lt;br&gt;101: 5 bytes&lt;br&gt;110: 6 bytes&lt;br&gt;111: 7 bytes" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:9" property="-"/>
				<Member name="addr_en" description="Address enable for the current operation.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="wp_en" description="Hardware write-protection enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="rddata_en" description="Data return enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: When rddata_en is 1, wrdata_en cannot be 1." range="3" property="RW"/>
				<Member name="wrdata_en" description="Write data enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: When wrdata_en is 1, rddata_en cannot be 1." range="2" property="RW"/>
				<Member name="sel_cs" description="CS select.&lt;br&gt;0: CS0&lt;br&gt;1: CS1" range="1" property="RW"/>
				<Member name="start" description="Instruction operation start.&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation starts.&lt;br&gt;After the operation is complete, the bit returns to 0 automatically." range="0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="INS" description="INS is an instruction register." value="0x00000000" startoffset="0x08">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="ins" description="Instruction register" range="7:0" property="RW"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR" description="ADDR is an address register." value="0x00000000" startoffset="0x0C">
				<Member name="reserved" description="Reserved." range="31:30" property="-"/>
				<Member name="addr" description="Address of the SPI flash to be accessed.&lt;br&gt;In 3-byte address mode, bits[23:0] are accessed; in 4-byte address mode, the upper two bits are padded with 0." range="29:0" property="RW"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="DATABUFFER1" description="DATABUFFER1 is data buffer 1 register." value="0x00000000" startoffset="0x10">
				<Member name="byte4" description="Byte 4 is read/written." range="31:24" property="RW"/>
				<Member name="byte3" description="Byte 3 is read/written." range="23:16" property="RW"/>
				<Member name="byte2" description="Byte 2 is read/written." range="15:8" property="RW"/>
				<Member name="byte1" description="Byte 1 is read/written." range="7:0" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="DATABUFFER2" description="DATABUFFER2 is data buffer 2 register." value="0x00000000" startoffset="0x14">
				<Member name="byte8" description="Byte 8 is read/written." range="31:24" property="RW"/>
				<Member name="byte7" description="Byte 7 is read/written." range="23:16" property="RW"/>
				<Member name="byte6" description="Byte 6 is read/written." range="15:8" property="RW"/>
				<Member name="byte5" description="Byte 5 is read/written." range="7:0" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="DATABUFFER3" description="DATABUFFER3 is data buffer 3 register." value="0x00000000" startoffset="0x18">
				<Member name="byte12" description="Byte 12 is read/written." range="31:24" property="RW"/>
				<Member name="byte11" description="Byte 11 is read/written." range="23:16" property="RW"/>
				<Member name="byte10" description="Byte 10 is read/written." range="15:8" property="RW"/>
				<Member name="byte9" description="Byte 9 is read/written." range="7:0" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="DATABUFFER4" description="DATABUFFER4 is data buffer 4 register." value="0x00000000" startoffset="0x1C">
				<Member name="byte16" description="Byte 16 is read/written." range="31:24" property="RW"/>
				<Member name="byte15" description="Byte 15 is read/written." range="23:16" property="RW"/>
				<Member name="byte14" description="Byte 14 is read/written." range="15:8" property="RW"/>
				<Member name="byte13" description="Byte 13 is read/written." range="7:0" property="RW"/>
				<Register offset="0x1C"/>
			</RegisterGroup>
			<RegisterGroup name="DATABUFFER5" description="DATABUFFER5 is data buffer 5 register." value="0x00000000" startoffset="0x20">
				<Member name="byte20" description="Byte 20 is read/written." range="31:24" property="RW"/>
				<Member name="byte19" description="Byte 19 is read/written." range="23:16" property="RW"/>
				<Member name="byte18" description="Byte 18 is read/written." range="15:8" property="RW"/>
				<Member name="byte17" description="Byte 17 is read/written." range="7:0" property="RW"/>
				<Register offset="0x20"/>
			</RegisterGroup>
			<RegisterGroup name="DATABUFFER6" description="DATABUFFER6 is data buffer 6 register." value="0x00000000" startoffset="0x24">
				<Member name="byte24" description="Byte 24 is read/written." range="31:24" property="RW"/>
				<Member name="byte23" description="Byte 23 is read/written." range="23:16" property="RW"/>
				<Member name="byte22" description="Byte 22 is read/written." range="15:8" property="RW"/>
				<Member name="byte21" description="Byte 21 is read/written." range="7:0" property="RW"/>
				<Register offset="0x24"/>
			</RegisterGroup>
			<RegisterGroup name="DATABUFFER7" description="DATABUFFER7 is data buffer 7 register." value="0x00000000" startoffset="0x28">
				<Member name="byte28" description="Byte 28 is read/written." range="31:24" property="RW"/>
				<Member name="byte27" description="Byte 27 is read/written." range="23:16" property="RW"/>
				<Member name="byte26" description="Byte 26 is read/written." range="15:8" property="RW"/>
				<Member name="byte25" description="Byte 25 is read/written." range="7:0" property="RW"/>
				<Register offset="0x28"/>
			</RegisterGroup>
			<RegisterGroup name="DATABUFFER8" description="DATABUFFER8 is data buffer 8 register." value="0x00000000" startoffset="0x2C">
				<Member name="byte32" description="Byte 32 is read/written." range="31:24" property="RW"/>
				<Member name="byte31" description="Byte 31 is read/written." range="23:16" property="RW"/>
				<Member name="byte30" description="Byte 30 is read/written." range="15:8" property="RW"/>
				<Member name="byte29" description="Byte 29 is read/written." range="7:0" property="RW"/>
				<Register offset="0x2C"/>
			</RegisterGroup>
			<RegisterGroup name="CS0CONFIG" description="CS0CONFIG is CS0 configuration register." value="0x00000009" startoffset="0x30">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="mem_size" description="Capacity of the SPI flash connected to CS0.&lt;br&gt;0000: No SPI flash is connected.&lt;br&gt;0001: 512 kbits&lt;br&gt;0010: 1 Mbit&lt;br&gt;0011: 2 Mbits&lt;br&gt;0100: 4 Mbits&lt;br&gt;0101: 8 Mbits&lt;br&gt;0110: 16 Mbits&lt;br&gt;0111: 32 Mbits&lt;br&gt;1000: 64 Mbits&lt;br&gt;1001: 128 Mbits (default)&lt;br&gt;1010: 256 Mbits&lt;br&gt;1011: 512 Mbits&lt;br&gt;1100: 1 Gbit&lt;br&gt;1101: 2 Gbits&lt;br&gt;1110: 4 Gbits&lt;br&gt;1111: 8 Gbits" range="3:0" property="RW"/>
				<Register offset="0x30"/>
			</RegisterGroup>
			<RegisterGroup name="CS1CONFIG" description="CS1CONFIG is CS1 configuration register." value="0x00000009" startoffset="0x34">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="mem_size" description="Capacity of the SPI flash connected to CS1.&lt;br&gt;0000: No SPI flash is connected.&lt;br&gt;0001: 512 kbits&lt;br&gt;0010: 1 Mbit&lt;br&gt;0011: 2 Mbits&lt;br&gt;0100: 4 Mbits&lt;br&gt;0101: 8 Mbits&lt;br&gt;0110: 16 Mbits&lt;br&gt;0111: 32 Mbits&lt;br&gt;1000: 64 Mbits&lt;br&gt;1001: 128 Mbits (default)&lt;br&gt;1010: 256 Mbits&lt;br&gt;1011: 512 Mbits&lt;br&gt;1100: 1 Gbit&lt;br&gt;1101: 2 Gbits&lt;br&gt;1110: 4 Gbits&lt;br&gt;1111: 8 Gbits" range="3:0" property="RW"/>
				<Register offset="0x34"/>
			</RegisterGroup>
			<RegisterGroup name="CS0BASEADDR" description="CS0BASEADDR is CS0 base address register." value="0x28000000" startoffset="0x38">
				<Member name="hi_base_addr" description="Upper bits of the base address of CS0.&lt;br&gt;Note: The mapped system address space of CS0 must be within the address space allocated to SPI_MEM." range="31:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:0" property="-"/>
				<Register offset="0x38"/>
			</RegisterGroup>
			<RegisterGroup name="CS1BASEADDR" description="CS1BASEADDR is CS1 base address register." value="0x26000000" startoffset="0x3C">
				<Member name="hi_base_addr" description="Upper bits of the base address of CS1.&lt;br&gt;Note: The mapped system address space of CS1 must be within the address space allocated to SPI_MEM." range="31:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:0" property="-"/>
				<Register offset="0x3C"/>
			</RegisterGroup>
			<RegisterGroup name="CS1ALISADDR" description="CS1ALIASADDR is CS1 alias base address register." value="0x00000000" startoffset="0x40">
				<Member name="alias_addr" description="Upper bits of the alias address of CS1 (CS1 is mapped to the second area in the system address space).&lt;br&gt;Note: The mapped system address space of CS1 must be within the address space allocated to SPI_MEM." range="31:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:0" property="-"/>
				<Register offset="0x40"/>
			</RegisterGroup>
			<RegisterGroup name="TIMING" description="TIMING is a timing parameter register." value="0x0100660F" startoffset="0x44">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="trpd" description="Delay for the first access to the flash after reset, in clock cycle." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="tcsh" description="CS hold time.&lt;br&gt;000–111: n + 1 clock cycles (n = 0, 1, 2, …, or 7)" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="-"/>
				<Member name="tcss" description="CS setup time.&lt;br&gt;000–111: n + 1 clock cycles (n = 0, 1, 2, …, or 7)" range="10:8" property="RW"/>
				<Member name="tshwl" description="Write protect hold time.&lt;br&gt;0000–1111: n clock cycles (n = 0, 1, 2, …, or 15)" range="7:4" property="RW"/>
				<Member name="tshsl" description="Indicates the deselect time of the CS. It is equal to the interval between two flash operations.&lt;br&gt;0000–1111: n + 2 clock cycles (n = 0, 1, 2, …, or 15)" range="3:0" property="RW"/>
				<Register offset="0x44"/>
			</RegisterGroup>
			<RegisterGroup name="INTRAWSTATUS" description="INTRAWSTATUS is a raw interrupt status register." value="0x00000000" startoffset="0x50">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="op_end_raw_status" description="Raw instruction operation terminal interrupt status (not masked).&lt;br&gt;0: The operation is not complete.&lt;br&gt;1: The operation is complete." range="0" property="RO"/>
				<Register offset="0x50"/>
			</RegisterGroup>
			<RegisterGroup name="INTSTATUS" description="INTSTATUS is a masked interrupt status register." value="0x00000000" startoffset="0x54">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="op_end_status" description="Masked instruction operation terminal interrupt status.&lt;br&gt;0: The operation is not complete.&lt;br&gt;1: The operation is complete." range="0" property="RO"/>
				<Register offset="0x54"/>
			</RegisterGroup>
			<RegisterGroup name="INTMASK" description="INTMASK is an interrupt mask register." value="0x00000000" startoffset="0x58">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="op_end_mask" description="Instruction operation terminal interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" property="RW"/>
				<Register offset="0x58"/>
			</RegisterGroup>
			<RegisterGroup name="INTCLEAR" description="INTCLEAR is an interrupt clear register." value="0x00000000" startoffset="0x5C">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="clear_op_end" description="Instruction operation terminal interrupt clear. Writing 1 to this bit clears INTRAWSTATUS bit[0] and INTSTATUS bit[0].&lt;br&gt;0: not cleared&lt;br&gt;1: cleared&lt;br&gt;After a clear operation is complete, this bit returns 0 automatically." range="0" property="RW"/>
				<Register offset="0x5C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SMI" i2cSupport="false">
			<Module baseAddress="0x60000000"/>
			<RegisterGroup name="SMI_BIDCYR0" description="SMI_BIDCYR0 is SMI bank 0 idle cycle register. It controls the wait cycle between read andwrite operations." value="0x0000000F" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="idcy" description="TWSTIDLY indicates the idle cycle between read and write operations. The cycle is calculated as follows:&lt;br&gt;TWSTIDLY=idcy*（1/fSMICLK）&lt;br&gt;Where, idcy is the number of working clock cycles of the SMI controller configured by the system; fSMICLK is the frequency of the working clock of the SMI controller." range="3:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="SMI_BWSTRDR0" description="SMI_BWSTRDR0 is SMI bank 0 write wait cycle register. It controls the read wait cycle." value="0x0000001F" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:5" property="-"/>
				<Member name="wstrd" description="TWSTRD indicates the read wait cycle.&lt;br&gt;In the non-burst read, it indicates the read wait cycle.&lt;br&gt;In the burst read, it indicates the initial burst read wait cycle. The subsequent read wait cycles are configured using SMI_BWSTBRDR0. The wait cycle is calculated as follows:&lt;br&gt;TWSTRD=wstrd*（1/fSMICLK）&lt;br&gt;Where, wstrd is the number of working clock cycles of the SMI controller configured by the system; fSMICLK is the frequency of the working clock of the SMI controller." range="4:0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="SMI_BWSTWRR0" description="SMI_BWSTWRR0 is SMI bank 0 read enable cycle register. It controls the write wait cycle." value="0x00007F1F" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="wrdlyen" description="Write wait enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled." range="15" property="RW"/>
				<Member name="wrdly" description="Wait cycle of the write signal. The cycle is calculated as follows:&lt;br&gt;Twrdly=wrdly*(1/fSMICLK)&lt;br&gt;Where, wrdly is the number of working clock cycles of the SMI controller configured by the system; fSMICLK is the frequency of the working clock of the SMI controller." range="14:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="wstwr" description="TWSTWR indicates the write wait cycle. The cycle is calculated as follows:&lt;br&gt;TWSTWR =wstoen*(1/fSMICLK)&lt;br&gt;Where, wstwr is the number of working clock cycles of the SMI controller configured by the system; fSMICLK is the frequency of the working clock of the SMI controller.&lt;br&gt;Note: The number of configured working clock cycles must be greater than 2." range="4:0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="SMI_BWSTOENR0" description="SMI_BWSTOENR is SMI bank0 read enable wait cycle register. It controls the wait cyclefrom the output of a valid CS signal to the output of a valid read enable signal." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="wstoen" description="TWSTOEN indicates the wait cycle from the output of a valid CS signal to the output of a valid read enable signal. The cycle is calculated as follows:&lt;br&gt;TWSTOEN=wstoen*(1/fSMICLK)&lt;br&gt;Where, wstoen is the number of working clock cycles of the SMI controller configured by the system; fSMICLK is the frequency of the working clock of the SMI controller." range="3:0" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="SMI_BWSTWENR0" description="SMI_BWSTWENR0 is SMI bank 0 write enable wait cycle register. It controls the wait cyclefrom the output of a valid CS signal to the output of a valid write enable signal." value="0x00000001" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="wstwen" description="TWSTWEN indicates the wait cycle from the output of a valid CS to the output of a valid write enable signal. The cycle is calculated as follows:&lt;br&gt;TWSTWEN=wstwen*(1/fSMICLK)&lt;br&gt;Where, wstwen is the number of working clock cycles of the SMI controller configured by the system; fSMICLK is the frequency of the working clock of the SMI controller." range="3:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="SMI_BCR0" description="SMI_BCR0 is SMI bank 0 control register. It is used to configure the transfer parametersrelevant to bank 0." value="0x00303020" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="reserved" description="Reserved. This bit must be set to 1." range="21" property="-"/>
				<Member name="reserved" description="Reserved. This bit must be set to 1." range="20" property="-"/>
				<Member name="burstlenwrite" description="Burst length, that is, the amount of data to be transferred in the next burst write operation in burst mode.&lt;br&gt;00: burst 4&lt;br&gt;01: burst 8&lt;br&gt;10 and 11: reserved" range="19:18" property="RW"/>
				<Member name="reserved" description="Reserved. This bit must be set to 0." range="17" property="-"/>
				<Member name="bmwrite" description="Write mode.&lt;br&gt;0: write to an external component in non-burst mode&lt;br&gt;1: write to an external component in burst mode" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="wrapread" description="Wrap read enable. The burst transfer with 16 data segments can be implemented only using a 16-bit external component.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="reserved" description="Reserved. This bit must be set to 1." range="13" property="-"/>
				<Member name="reserved" description="Reserved. This bit must be set to 1." range="12" property="-"/>
				<Member name="burstlenread" description="Burst length, that is, the amount of data to be transferred in the next burst read in burst mode.&lt;br&gt;00: burst 4&lt;br&gt;01: burst 8&lt;br&gt;10: burst 16&lt;br&gt;11: reserved" range="11:10" property="RW"/>
				<Member name="reserved" description="Reserved. This bit must be set to 0." range="9" property="RW"/>
				<Member name="bmread" description="Read mode configuration bit.&lt;br&gt;0: non-burst read&lt;br&gt;1: burst read" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="reserved" description="Reserved. This bit must be set to 0." range="6" property="-"/>
				<Member name="mw" description="Data width of the external device of SMI bank 0.&lt;br&gt;00: 8 bits&lt;br&gt;01: 16 bits&lt;br&gt;10 and 11: reserved" range="5:4" property="RW"/>
				<Member name="wp" description="Write protection for the connected external component. This bit controls whether to write-protect the external component.&lt;br&gt;0: not write-protected, for example, the writable SRAM.&lt;br&gt;1: write-protected, for example, the ROM." range="3" property="RW"/>
				<Member name="waiten" description="Wait signal enable of SMI bank 0.&lt;br&gt;0: disabled. The SMI bank 0 is not controlled by the externally input wait signal. Data is transferred based on the configuration parameters of the internal timing register.&lt;br&gt;1: enabled The SMI bank 0 transfers data according to the externally input wait signal." range="2" property="RW"/>
				<Member name="waitpol" description="Valid polarity select of the externally input wait signal.&lt;br&gt;0: active low&lt;br&gt;1: active high" range="1" property="RW"/>
				<Member name="reserved" description="Reserved. This bit must be set to 0." range="0" property="-"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="SMI_BSR0" description="SMI_BSR0 is SMI bank 0 status register. It shows the current status of bank 0." value="0x00000000" startoffset="0x0018">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="waittouterr" description="External wait timeout error flag.&lt;br&gt;In read operation:&lt;br&gt;0: No external wait timeout error occurs.&lt;br&gt;1: An external wait timeout error occurs.&lt;br&gt;In write operation:&lt;br&gt;0: Invalid.&lt;br&gt;1: The external wait timeout error flag is cleared." range="0" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="SMI_BWSTBRDR0" description="SMI_BWSTBRDR0 is SMI bank 0 burst read wait cycle register. It controls the wait cycle ofany subsequent burst read operation rather than the initial read operation." value="0x0000001F" startoffset="0x001C">
				<Member name="reserved" description="Reserved." range="31:5" property="-"/>
				<Member name="wstbrd" description="TWSTBURSTRD indicates the burst read wait cycle. In the non-burst read, the timing parameter is not used.&lt;br&gt;In the burst read, this timing parameter controls the wait cycle of any subsequent burst read operation rather than the initial read operation.&lt;br&gt;The wait cycle of the initial burst read operation is configured using SMI_BWSTRDR0. The cycle is calculated as follows:&lt;br&gt;TWSTBURSTRD=wstbrd*(1/fSMICLK)&lt;br&gt;Where, wstbrd is the number of working clock cycles of the SMI controller configured by the system; fSMICLK is the frequency of the working clock of the SMI controller." range="4:0" property="RW"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="SMI_BIDCYR1" description="SMI_BIDCYR1 is SMI bank 1 idle cycle register. It controls the wait cycle between read andwrite operations." value="0x0000000F" startoffset="0x00E0">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="idcy" description="TWSTIDLY indicates the bus turnaround (idle) cycle, which controls the wait cycle between the read and write operations. The cycle is calculated as follows:&lt;br&gt;TWSTIDLY=idcy*(1/fSMICLK)&lt;br&gt;Where, idcy indicates the number of working clock cycles of the SMI controller configured by the system; fSMICLK indicates the frequency of the working clock of the SMI controller." range="3:0" property="RW"/>
				<Register offset="0x00E0"/>
			</RegisterGroup>
			<RegisterGroup name="SMI_BWSTRDR1" description="SMI_BWSTRDR1 is SMI bank 1 read wait cycle register. It controls the read wait cycle." value="0x0000001F" startoffset="0x00E4">
				<Member name="reserved" description="Reserved." range="31:5" property="-"/>
				<Member name="wstrd" description="TWSTRD indicates the read wait cycle.&lt;br&gt;In the non-burst read, it controls the subsequent read wait cycle.&lt;br&gt;In the burst read, it controls the initial burst read wait cycle. The subsequent read wait cycles are configured using SMI_BWSTRDR0. The cycle is calculated as follows:&lt;br&gt;TWSTRD=wstrd*(1/fSMICLK)&lt;br&gt;Where, wstrd indicates the number of working clock cycles of the SMI controller configured by the system; fSMICLK indicates the frequency of the working clock of the SMI controller." range="4:0" property="RW"/>
				<Register offset="0x00E4"/>
			</RegisterGroup>
			<RegisterGroup name="SMI_BWSTWRR1" description="SMI_BWSTWRR1 is SMI bank 1 write wait cycle register. It controls the write wait cycle." value="0x00007F1F" startoffset="0x00E8">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="wrdlyen" description="Write wait enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="wrdly" description="Wait cycle of the write signal. The cycle is calculated as follows:&lt;br&gt;Twrdly=wrdly*(1/fSMICLK)&lt;br&gt;Where, wrdly indicates the number of working clock cycles of the SMI controller configured by the system; fSMICLK indicates the frequency of the working clock of the SMI controller." range="14:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="wstwr" description="TWSTWR indicates the write wait cycle. The cycle is calculated as follows:&lt;br&gt;Twrdly= wstwr *(1/fSMICLK)&lt;br&gt;Where, wstwr indicates the number of working clock cycles of the SMI controller configured by the system; fSMICLK indicates the frequency of the working clock of the SMI controller.&lt;br&gt;Note: The number of configured working clock cycles must be greater than 2." range="4:0" property="RW"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="SMI_BWSTOENR1" description="SMI_BWSTOENR1 is SMI bank 1 read enable cycle register. It controls the wait cycle fromthe output of a valid CS signal to the output of a valid read enable signal." value="0x00000000" startoffset="0x00EC">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="wstoen" description="TWSTOEN indicates the wait cycle from the output of a valid CS signal to the output of a valid read enable signal. The cycle is calculated as follows:&lt;br&gt;TWSTOEN=wstoen*(1/fSMICLK)&lt;br&gt;Where, wstoen indicates the number of working clock cycles of the SMI controller configured by the system; fSMICLK indicates the frequency of the working clock of the SMI controller." range="3:0" property="RW"/>
				<Register offset="0x00EC"/>
			</RegisterGroup>
			<RegisterGroup name="SMI_BWSTWENR1" description="SMI_BWSTWENR1 is SMI bank 1 write enable cycle register. It controls the wait cycle fromthe output of a valid CS signal to the output of a valid write enable signal." value="0x00000001" startoffset="0x00F0">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="wstwen" description="TWSTWEN indicates the wait cycle from the output of a valid CS signal to the output of a valid write enable signal. The cycle is calculated as follows:&lt;br&gt;TWSTWEN=wstwen*(1/fSMICLK)&lt;br&gt;Where, wstwen indicates the number of working clock cycles of the SMI controller configured by the system; fSMICLK indicates the frequency of the working clock of the SMI controller." range="3:0" property="RW"/>
				<Register offset="0x00F0"/>
			</RegisterGroup>
			<RegisterGroup name="SMI_BCR1" description="SMI_BCR1 is SMI bank 1 control register. It is used to configure the transfer parametersrelevant to bank 1." value="0x00303000" startoffset="0x00F4">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="reserved" description="Reserved. This bit must be set to 1." range="21" property="-"/>
				<Member name="reserved" description="Reserved. This bit must be set to 1." range="20" property="-"/>
				<Member name="burstlenwrite" description="Burst length, that is, the amount of data to be transferred in a burst write operation in burst mode.&lt;br&gt;00: burst 4&lt;br&gt;01: burst 8&lt;br&gt;10 and 11: reserved" range="19:18" property="RW"/>
				<Member name="reserved" description="Reserved. This bit must be set to 0." range="17" property="-"/>
				<Member name="bmwrite" description="Write mode.&lt;br&gt;0: write to an external component in non-burst mode&lt;br&gt;1: write to an external component in burst mode" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="wrapread" description="Wrap read enable. The burst transfer with 16 data segments can be implemented only using a 16-bit external component.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="reserved" description="Reserved. This bit must be set to 1." range="13" property="-"/>
				<Member name="reserved" description="Reserved. This bit must be set to 1." range="12" property="-"/>
				<Member name="burstlenread" description="Burst length, that is, the amount of data to be transferred in the next burst read in burst mode.&lt;br&gt;00: burst 4&lt;br&gt;01: burst 8&lt;br&gt;10: burst 16&lt;br&gt;11: reserved" range="11:10" property="RW"/>
				<Member name="reserved" description="Reserved. This bit must be set to 0." range="9" property="RW"/>
				<Member name="bmread" description="Read mode.&lt;br&gt;0: read an external component in non-burst mode&lt;br&gt;1: read an external component in burst mode" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="reserved" description="Reserved. This bit must be set to 0." range="6" property="-"/>
				<Member name="mw" description="Data width of the external component of SMI bank 1.&lt;br&gt;00: 8 bits&lt;br&gt;01: 16 bits&lt;br&gt;10 and 11: reserved&lt;br&gt;In the case of booting from the external memory connected to SMI bank 1, the reset value of this field is determined by the external input pin BOOTSEL of the SMI controller." range="5:4" property="RW"/>
				<Member name="wp" description="Write protection for the connected external component. This bit controls whether to write-protect the external component.&lt;br&gt;0: not write-protected, for example, the writable SRAM.&lt;br&gt;1: write-protected, for example, the ROM." range="3" property="RW"/>
				<Member name="waiten" description="Wait signal enable of SMI bank 1.&lt;br&gt;0: disabled. The SMI bank 1 is not controlled by the externally input wait signal. Data is transferred based on the configuration parameters of the internal timing register.&lt;br&gt;1: enabled. The SMI bank 1 transfers data according to the externally input wait signal." range="2" property="RW"/>
				<Member name="waitpol" description="Valid polarity select of the externally input wait signal.&lt;br&gt;0: active low&lt;br&gt;1: active high" range="1" property="RW"/>
				<Member name="reserved" description="Reserved. This bit must be set to 0." range="0" property="-"/>
				<Register offset="0x00F4"/>
			</RegisterGroup>
			<RegisterGroup name="SMI_BSR1" description="SMI_BSR1 is SMI bank 1 status register. It shows the current status of bank 1." value="0x00000000" startoffset="0x00F8">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="waittouterr" description="External wait timeout error flag.&lt;br&gt;In read operation:&lt;br&gt;0: No external wait timeout error occurs.&lt;br&gt;1: An external wait timeout error occurs.&lt;br&gt;In write operation:&lt;br&gt;0: Invalid.&lt;br&gt;1: The external wait timeout error flag is cleared." range="0" property="RW"/>
				<Register offset="0x00F8"/>
			</RegisterGroup>
			<RegisterGroup name="SMI_BWSTBRDR1" description="SMI_BWSTBRDR1 is SMI bank 0 burst read wait cycle register. It controls the wait cycle ofany subsequent burst read operation rather than the initial read operation." value="0x0000001F" startoffset="0x0FC">
				<Member name="reserved" description="Reserved." range="31:5" property="-"/>
				<Member name="wstbrd" description="TWSTBURSTRD indicates the burst read wait cycle. In the non-burst read, the timing parameter is not used.&lt;br&gt;In the burst read, this timing parameter controls the wait cycle of any subsequent burst read operation rather than the initial read operation.&lt;br&gt;The initial burst read wait cycle is configured using SMI_BWSTRDR1. The cycle is calculated as follows:&lt;br&gt;TWSTBURSTRD=wstbrd*(1/fSMICLK)&lt;br&gt;Where, wstbrd indicates the number of working clock cycles of the SMI controller configured by the system; fSMICLK indicates the frequency of the working clock of the SMI controller." range="4:0" property="RW"/>
				<Register offset="0x0FC"/>
			</RegisterGroup>
			<RegisterGroup name="SMI_SR" description="SMI_SR is an SMI asynchronous wait status register. It shows the asynchronous wait status inasynchronous wait mode." value="0x00000000" startoffset="0x0200">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="waitstatus" description="Asynchronous wait status of the SMI controller.&lt;br&gt;0: The wait signal is invalid.&lt;br&gt;1: The wait signal is valid." range="0" property="RO"/>
				<Register offset="0x0200"/>
			</RegisterGroup>
			<RegisterGroup name="SMI_CR" description="SMI_CR is an SMI working clock configuration register. It controls the relationship betweenthe working clock of the SMI controller and the system bus clock." value="0x00000003" startoffset="0x0204">
				<Member name="reserved" description="Reserved." range="31:3" property="-"/>
				<Member name="memclkratio" description="Configuration of the working clock of the SMI controller.&lt;br&gt;01: The frequency of the working clock of the SMI controller is half of that of the system bus clock.&lt;br&gt;Other values: reserved" range="2:1" property="RW"/>
				<Member name="reserved" description="Reserved. This bit must be set to 1." range="0" property="-"/>
				<Register offset="0x0204"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="QAM" i2cSupport="true" deviceId="0xa0" i2cPort="0x4">
			<Module baseAddress="0x00000000"/>
			<RegisterGroup name="EQU_CTRL_3" description="equ_ctrl_3 is equalization control register 3." value="0x21" startoffset="0x02">
				<Member name="step_lms" description="Equalizer step in least mean square (LMS) mode. It is set to 0x0–0x7 in normal mode." range="7:4" property="RW"/>
				<Member name="step_blind" description="Equalizer step in blind mode. It is set to 0x0–0x7 in normal mode." range="3:0" property="RW"/>
				<Register offset="0x02"/>
			</RegisterGroup>
			<RegisterGroup name="EQU_CTRL_4" description="equ_ctrl_4 is equalization control register 4." value="0x0F" startoffset="0x03">
				<Member name="tap_center" description="Position of the equalization central tap.&lt;br&gt;0000: The central tap is tap10.&lt;br&gt;0001: The central tap is tap9.&lt;br&gt;0010: The central tap is tap8.&lt;br&gt;0011: The central tap is tap7.&lt;br&gt;0100: The central tap is tap6.&lt;br&gt;0101: The central tap is tap11.&lt;br&gt;0110: The central tap is tap12.&lt;br&gt;0111: The central tap is tap13.&lt;br&gt;1000: The central tap is tap14.&lt;br&gt;1001: The central tap is tap15.&lt;br&gt;1010: The central tap is tap16.&lt;br&gt;1011: The central tap is tap17.&lt;br&gt;1100: The central tap is tap18.&lt;br&gt;1101: The central tap is tap19.&lt;br&gt;Other values: reserved" range="7:4" property="RW"/>
				<Member name="eq_para_up" description="Tap coefficient update of the equalizer.&lt;br&gt;00 and 11: forcible update&lt;br&gt;01: test mode&lt;br&gt;10: not update&lt;br&gt;This field is set to 00 or 11 in normal mode." range="3:2" property="RW"/>
				<Member name="eq_fsm_en" description="Test register. It is set to the reset value in normal mode." range="1:0" property="RW"/>
				<Register offset="0x03"/>
			</RegisterGroup>
			<RegisterGroup name="EQU_CTRL_6" description="equ_ctrl_6 is equalization control register 6." value="0x00" startoffset="0x04">
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="tap_wr" description="Read/write control for the equalizer tap coefficients.&lt;br&gt;0: read (default)&lt;br&gt;1: write&lt;br&gt;Before equalizer tap coefficients are written, equ_ctrl_4[eq_para_up] must be set to 0x10." range="6" property="RW"/>
				<Member name="tap_pos" description="Position of the equalizer tap coefficient.&lt;br&gt;After this field is configured, you can set tap_wr to 0, and read tap_rd_real and tap_rd_imag to obtain the real part and imaginary part of the corresponding tap coefficient.&lt;br&gt;For example, after tap_pos is set to 0x0A, you can read tap_rd_real and tap_rd_imag to obtain the real part and imaginary part of equalizer tap coefficient 10." range="5:0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="EQU_CTRL_7" description="equ_ctrl_7 is equalization control register 7." value="0x00" startoffset="0x05">
				<Member name="tap_wr_real" description="Indicates the operation of writing the upper eight bits of the real part of the tap_posth equalizer tap coefficient&lt;br&gt;." range="7:0" property="RW"/>
				<Register offset="0x05"/>
			</RegisterGroup>
			<RegisterGroup name="EQU_CTRL_8" description="equ_ctrl_8 is equalization control register 8." value="0x00" startoffset="0x06">
				<Member name="tap_wr_real" description="Indicates the operation of writing the lower eight bits of the real part of the tap_posth equalizer tap coefficient." range="7:0" property="RW"/>
				<Register offset="0x06"/>
			</RegisterGroup>
			<RegisterGroup name="EQU_CTRL_9" description="equ_ctrl_9 is equalization control register 9." value="0x00" startoffset="0x07">
				<Member name="tap_wr_imag" description="Indicates the operation of writing the upper eight bits of the imaginary part of the tap_posth equalizer tap coefficient." range="7:0" property="RW"/>
				<Register offset="0x07"/>
			</RegisterGroup>
			<RegisterGroup name="EQU_CTRL_10" description="equ_ctrl_10 is equalization control register 10." value="0x00" startoffset="0x08">
				<Member name="tap_wr_imag" description="Indicates the operation of writing the lower eight bits of the imaginary part of the tap_posth equalizer tap coefficient." range="7:0" property="RW"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="EQU_STAT_2" description="equ_stat_2 is equalization status register 2." value="0x00" startoffset="0x0A">
				<Member name="noise_cal" description="Upper eight bits of the internal noise estimation accumulator.&lt;br&gt;The value of the accumulator is related to the dispersion degree of the constellation diagram. The value reflects the average distance between the calculated constellation point and the mapped constellation point. In addition, a lookup table is used to calculate equivalent noise level (equivalent C/N estimation).&lt;br&gt;For details on how to use the lookup table, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x0A"/>
			</RegisterGroup>
			<RegisterGroup name="EQU_STAT_3" description="equ_stat_3 is equalization status register 3." value="0x00" startoffset="0x0B">
				<Member name="noise_cal" description="Lower eight bits of the internal noise estimation accumulator.&lt;br&gt;The value of the accumulator is related to the dispersion degree of the constellation diagram. The value reflects the average distance between the calculated constellation point and the mapped constellation point. In addition, a lookup table is used to calculate equivalent noise level (equivalent C/N estimation).&lt;br&gt;For details, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x0B"/>
			</RegisterGroup>
			<RegisterGroup name="EQU_STAT_4" description="equ_stat_4 is equalization status register 4." value="0x00" startoffset="0x0C">
				<Member name="tap_rd_real" description="Upper eight bits of the real part of the tap_posth equalizer tap coefficient read through the two-wire bus. For details, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="EQU_STAT_5" description="equ_stat_5 is equalization status register 5." value="0x00" startoffset="0x0D">
				<Member name="tap_rd_real" description="Lower eight bits of the real part of the tap_posth equalizer tap coefficient.&lt;br&gt;For details, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x0D"/>
			</RegisterGroup>
			<RegisterGroup name="EQU_STAT_6" description="equ_stat_6 is equalization status register 6." value="0x00" startoffset="0x0E">
				<Member name="tap_rd_imag" description="Upper eight bits of the imaginary part of the tap_posth equalizer tap coefficient.&lt;br&gt;For details, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x0E"/>
			</RegisterGroup>
			<RegisterGroup name="EQU_STAT_7" description="equ_stat_7 is equalization status register 7." value="0x00" startoffset="0x0F">
				<Member name="tap_rd_imag" description="Lower eight bits of the imaginary part of the tap_posth equalizer tap coefficient.&lt;br&gt;For details, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x0F"/>
			</RegisterGroup>
			<RegisterGroup name="TR_CTRL_2" description="tr_ctrl_2 is clock recovery control register 2." value="0xA0" startoffset="0x10">
				<Member name="t_gain_int" description="Lower eight bits of the gain integration tributary in timing recovery capture mode.&lt;br&gt;The greater the value, the higher the loop bandwidth and the smaller the damping coefficient." range="7:0" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="TR_CTRL_4" description="tr_ctrl_4 is clock recovery control register 4." value="0x7C" startoffset="0x11">
				<Member name="t_gain_dir" description="Lower eight bits of the gain direct tributary in timing recovery capture mode.&lt;br&gt;The greater the value, the greater the damping coefficient of the loop." range="7:0" property="RW"/>
				<Register offset="0x11"/>
			</RegisterGroup>
			<RegisterGroup name="TR_CTRL_5" description="tr_ctrl_5 is clock recovery control register 5." value="0x00" startoffset="0x12">
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="t_gain_int" description="Upper bits of the gain integration tributary in timing recovery capture mode." range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" property="-"/>
				<Member name="t_gain_dir" description="Upper bits of the gain direct tributary in timing recovery capture mode." range="0" property="RW"/>
				<Register offset="0x12"/>
			</RegisterGroup>
			<RegisterGroup name="TR_CTRL_6" description="tr_ctrl_6 is clock recovery control register 6." value="0x76" startoffset="0x13">
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="t_gain_int2" description="Gain attenuation coefficient of the integration tributary in timing recovery trace mode." range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="t_gain_dir2" description="Gain attenuation coefficient of the direct tributary in timing recovery trace mode." range="2:0" property="RW"/>
				<Register offset="0x13"/>
			</RegisterGroup>
			<RegisterGroup name="TR_CTRL_8" description="tr_ctrl_8 is clock recovery control register 8." value="0x00" startoffset="0x14">
				<Member name="reserved" description="Reserved." range="7:3" property="-"/>
				<Member name="itpl_ratio" description="Upper three bits of the ratio of the sampling clock to the symbol rate.&lt;br&gt;The ratio is calculated as follows:&lt;br&gt;[Fsample/(2*Fsymbol)]*2^14&lt;br&gt;Where, Fsample is the sampling frequency of the ADC." range="2:0" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="TR_CTRL_9" description="tr_ctrl_9 is clock recovery control register 9." value="0x86" startoffset="0x15">
				<Member name="itpl_ratio" description="Medium eight bits of the ratio of the sampling clock to the symbol rate.&lt;br&gt;The ratio is calculated as follows:&lt;br&gt;[Fsample/(2*Fsymbol)]*2^14&lt;br&gt;Where, Fsample is the sampling frequency of the ADC." range="7:0" property="RW"/>
				<Register offset="0x15"/>
			</RegisterGroup>
			<RegisterGroup name="TR_CTRL_10" description="tr_ctrl_10 is clock recovery control register 10." value="0x0D" startoffset="0x16">
				<Member name="itpl_ratio" description="Lower eight bits of the ratio of the sampling clock to the symbol rate.&lt;br&gt;The ratio is calculated as follows:&lt;br&gt;[Fsample/(2*Fsymbol)]*2^14&lt;br&gt;Where, Fsample is the sampling frequency of the ADC." range="7:0" property="RW"/>
				<Register offset="0x16"/>
			</RegisterGroup>
			<RegisterGroup name="TR_STAT_1" description="tr_stat_1 is clock recovery status register 1." value="0x00" startoffset="0x1A">
				<Member name="t_offset_est" description="Upper eight bits of the frequency offset of the symbol clock.&lt;br&gt;For details, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x1A"/>
			</RegisterGroup>
			<RegisterGroup name="TR_STAT_2" description="tr_stat_2 is clock recovery status register 2." value="0x00" startoffset="0x1B">
				<Member name="t_offset_est" description="Lower eight bits of the frequency offset of the symbol clock.&lt;br&gt;For details, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x1B"/>
			</RegisterGroup>
			<RegisterGroup name="SFREQ_TR_GAIN" description="sfreq_tr_gain is a clock recovery control register." value="0x55" startoffset="0xA5">
				<Member name="tr_gain_dir3" description="Coefficient of the direct tributary when the time recovery (TR) module works in phase 3." range="7:4" property="RW"/>
				<Member name="tr_gain_int3" description="Coefficient of the integration tributary when the TR module works in phase 3." range="3:0" property="RW"/>
				<Register offset="0xA5"/>
			</RegisterGroup>
			<RegisterGroup name="BS_PARA_1" description="bs_para_1 is clock recovery coefficient control register 1." value="0xC8" startoffset="0xDA">
				<Member name="tr_gain_dir_bs_0_lo" description="Lower eight bits of the coefficient of the TR direct tributary." range="7:0" property="RW"/>
				<Register offset="0xDA"/>
			</RegisterGroup>
			<RegisterGroup name="BS_PARA_2" description="bs_para_2 is clock recovery coefficient control register 2." value="0xCD" startoffset="0xDB">
				<Member name="tr_gain_int_bs_0_lo" description="Lower eight bits of the coefficient of the TR integration tributary." range="7:0" property="RW"/>
				<Register offset="0xDB"/>
			</RegisterGroup>
			<RegisterGroup name="BS_PARA_3" description="bs_para_3 is clock recovery coefficient control register 3." value="0x00" startoffset="0xDC">
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="tr_gain_int_bs_0_hi" description="Upper bit of the coefficient of the TR integration tributary." range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" property="-"/>
				<Member name="tr_gain_dir_bs_0_hi" description="Upper bit of the coefficient of the TR direct tributary." range="0" property="RW"/>
				<Register offset="0xDC"/>
			</RegisterGroup>
			<RegisterGroup name="BS_PARA_4" description="bs_para_4 is clock recovery coefficient control register 4." value="0x64" startoffset="0xDD">
				<Member name="tr_sweep_step" description="Step coefficient of the TR integration tributary." range="7:0" property="RW"/>
				<Register offset="0xDD"/>
			</RegisterGroup>
			<RegisterGroup name="CR_CTRL_16" description="cr_ctrl_16 is carrier recovery control register 16." value="0x05" startoffset="0x22">
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="redu_thres" description="Upper four bits of the threshold in reduced mode.&lt;br&gt;Indicates the threshold of the carrier recovery module in reduced mode. In reduced mode, the constellation point whose amplitude is above the threshold is taken into the phase discrimination" range="3:0" property="RW"/>
				<Register offset="0x22"/>
			</RegisterGroup>
			<RegisterGroup name="CR_CTRL_17" description="cr_ctrl_17 is carrier recovery control register 17." value="0x63" startoffset="0x23">
				<Member name="redu_thres" description="Lower eight bits of the threshold in reduced mode.&lt;br&gt;Indicates the threshold of the carrier recovery module in reduced mode. In reduced mode, the constellation point whose amplitude is above the threshold is taken into the phase discrimination" range="7:0" property="RW"/>
				<Register offset="0x23"/>
			</RegisterGroup>
			<RegisterGroup name="CR_CTRL_21" description="cr_ctrl_21 is carrier recovery control register 21." value="0x00" startoffset="0x25">
				<Member name="crl_snapshot" description="Before reading an RO register with more than eight bits (such as t_offset_est), you need to write any value to cr_ctrl_21. Otherwise, the value read from a register is uncertain." range="7:0" property="RW"/>
				<Register offset="0x25"/>
			</RegisterGroup>
			<RegisterGroup name="CR_CTRL_22" description="cr_ctrl_22 is carrier recovery control register 22." value="0x17" startoffset="0x26">
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="f_gain_dir" description="Upper five bits of the gain direct tributary in carrier recovery reduced capture mode." range="4:0" property="RW"/>
				<Register offset="0x26"/>
			</RegisterGroup>
			<RegisterGroup name="CR_CTRL_23" description="cr_ctrl_23 is carrier recovery control register 23." value="0x7D" startoffset="0x27">
				<Member name="f_gain_dir" description="Lower eight bits of the gain direct tributary in carrier recovery reduced capture mode." range="7:0" property="RW"/>
				<Register offset="0x27"/>
			</RegisterGroup>
			<RegisterGroup name="CR_CTRL_24" description="cr_ctrl_24 is carrier recovery control register 24." value="0x0F" startoffset="0x28">
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="f_gain_int" description="Upper five bits of the gain integration tributary in carrier recovery reduced capture mode." range="4:0" property="RW"/>
				<Register offset="0x28"/>
			</RegisterGroup>
			<RegisterGroup name="CR_CTRL_25" description="cr_ctrl_25 is carrier recovery control register 25." value="0x65" startoffset="0x29">
				<Member name="f_gain_int" description="Lower eight bits of the gain integration tributary in carrier recovery reduced capture mode." range="7:0" property="RW"/>
				<Register offset="0x29"/>
			</RegisterGroup>
			<RegisterGroup name="CR_STAT_4" description="cr_stat_4 is carrier recovery status register 4." value="0x00" startoffset="0x32">
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="f_offset_est" description="Most significant four bits of the demodulated offset value.&lt;br&gt;For details, see the description of cr_ctrl_21." range="3:0" property="RO"/>
				<Register offset="0x32"/>
			</RegisterGroup>
			<RegisterGroup name="CR_STAT_5" description="cr_stat_5 is carrier recovery status register 5." value="0x00" startoffset="0x33">
				<Member name="f_offset_est" description="Upper eight bits of the demodulated frequency offset value.&lt;br&gt;For details, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x33"/>
			</RegisterGroup>
			<RegisterGroup name="CR_STAT_6" description="cr_stat_6 is carrier recovery status register 6." value="0x00" startoffset="0x34">
				<Member name="f_offset_est" description="Lower eight bits of the demodulated frequency offset value.&lt;br&gt;For details, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x34"/>
			</RegisterGroup>
			<RegisterGroup name="CR_STAT_7" description="cr_stat_7 is carrier recovery status register 7." value="0x00" startoffset="0x35">
				<Member name="f_offset_est" description="Least significant eight bits of the demodulated frequency offset value.&lt;br&gt;For details, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x35"/>
			</RegisterGroup>
			<RegisterGroup name="CR_STATE1COUNT" description="cr_state1count is a carrier recovery control register." value="0x0C" startoffset="0xEB">
				<Member name="stat1count" description="Count value. When the value is reached, the ec_monit module is switched from status 1 to status 2. The value is a multiple of 32768 symbols." range="7:0" property="RW"/>
				<Register offset="0xEB"/>
			</RegisterGroup>
			<RegisterGroup name="CR_STATE2COUNT" description="cr_state2count is a carrier recovery control register." value="0x07" startoffset="0xEC">
				<Member name="stat2count" description="Count value. When the value is reached, the ec_monit module is switched from status 2 to status 3. The value is a multiple of 32768 symbols." range="7:0" property="RW"/>
				<Register offset="0xEC"/>
			</RegisterGroup>
			<RegisterGroup name="CR_STATE3COUNT" description="cr_state3count is a carrier recovery control register." value="0x07" startoffset="0xED">
				<Member name="stat3count" description="Count value. When the value is reached, the ec_monit module is switched from status 3 to status 4. The value is a multiple of 32768 symbols." range="7:0" property="RW"/>
				<Register offset="0xED"/>
			</RegisterGroup>
			<RegisterGroup name="CR_STATE4COUNT" description="cr_state4count is a carrier recovery control register." value="0x0F" startoffset="0xEE">
				<Member name="stat4count" description="Count value. When the value is reached, the ec_monit module is switched from status 4 to status 5. The value is a multiple of 32768 symbols." range="7:0" property="RW"/>
				<Register offset="0xEE"/>
			</RegisterGroup>
			<RegisterGroup name="CR_STATE5COUNT" description="cr_state5count is a carrier recovery control register." value="0x0F" startoffset="0xEF">
				<Member name="stat5count" description="Count value. When the value is reached, the ec_monit module is switched from status 5 to status 6. The value is a multiple of 32768 symbols." range="7:0" property="RW"/>
				<Register offset="0xEF"/>
			</RegisterGroup>
			<RegisterGroup name="CR_STATE6COUNT" description="cr_state6count is a carrier recovery control register." value="0xFF" startoffset="0xF0">
				<Member name="stat6count" description="Count value. When the value is reached, the ec_monit module is switched from status 6 to status 7. The value is a multiple of 32768 symbols." range="7:0" property="RW"/>
				<Register offset="0xF0"/>
			</RegisterGroup>
			<RegisterGroup name="CR_LOST_UP_THRES_HI" description="cr_lost_up_thres_hi is a carrier recovery control register." value="0x01" startoffset="0xF1">
				<Member name="reserved" description="Reserved." range="7:3" property="-"/>
				<Member name="cr_lost_up_thres" description="Upper three bits of the upper limit of the cr unlock threshold." range="2:0" property="RW"/>
				<Register offset="0xF1"/>
			</RegisterGroup>
			<RegisterGroup name="CR_LOST_UP_THRES_LO" description="cr_lost_up_thres_lo is a carrier recovery control register." value="0x05" startoffset="0xF2">
				<Member name="cr_lost_up_thres" description="Lower eight bits of the upper limit of the cr unlock threshold." range="7:0" property="RW"/>
				<Register offset="0xF2"/>
			</RegisterGroup>
			<RegisterGroup name="CR_LOST_DOWN_THRES_HI" description="cr_lost_down_thres_hi is a carrier recovery control register." value="0x00" startoffset="0xF3">
				<Member name="reserved" description="Reserved." range="7:3" property="-"/>
				<Member name="cr_lost_down_thres" description="Upper three bits of the lower limit of the cr unlock threshold." range="2:0" property="RW"/>
				<Register offset="0xF3"/>
			</RegisterGroup>
			<RegisterGroup name="CR_LOST_DOWN_THRES_LO" description="cr_lost_down_thres_lo is a carrier recovery control register." value="0x32" startoffset="0xF4">
				<Member name="cr_lost_down_thres" description="Lower eight bits of the lower limit of the cr unlock threshold." range="7:0" property="RW"/>
				<Register offset="0xF4"/>
			</RegisterGroup>
			<RegisterGroup name="CR_KPROP_SCALE12" description="cr_kprop_scale12 is a carrier recovery control register." value="0x23" startoffset="0xF5">
				<Member name="cr_kprop_scale12" description="Scaling tributary coefficient value of the carrier recovery module.&lt;br&gt;The upper four bits are the value of scale1 and are valid in equalization state 2.&lt;br&gt;The lower four bits are the value of scale2 and are valid in equalization state 3." range="7:0" property="RW"/>
				<Register offset="0xF5"/>
			</RegisterGroup>
			<RegisterGroup name="CR_KPROP_SCALE34" description="cr_kprop_scale34 is a carrier recovery control register." value="0x32" startoffset="0xF6">
				<Member name="cr_kprop_scale34" description="Scaling tributary coefficient value of the carrier recovery module.&lt;br&gt;The upper four bits are the value of scale3 and are valid in equalization state 4, 5, or 6.&lt;br&gt;The lower four bits are the value of scale4 and are used in equalization state 7 when the frequency is stable." range="7:0" property="RW"/>
				<Register offset="0xF6"/>
			</RegisterGroup>
			<RegisterGroup name="CR_KINT_SCALE12" description="cr_kint_scale12 is carrier recovery control register." value="0x02" startoffset="0xF7">
				<Member name="cr_kint_scale12" description="Integration tributary coefficient value of the carrier recovery module.&lt;br&gt;The upper four bits are the value of scale1 and are valid in equalization state 2.&lt;br&gt;The lower four bits are the value of scale2 and are valid in equalization state 3." range="7:0" property="RW"/>
				<Register offset="0xF7"/>
			</RegisterGroup>
			<RegisterGroup name="CR_KINT_SCALE34" description="cr_kint_scale34 is carrier recovery control register 35." value="0x61" startoffset="0xF8">
				<Member name="cr_kint_scale34" description="Integration tributary coefficient value of the carrier recovery module.&lt;br&gt;The upper four bits are the value of scale3 and are valid in equalization state 4, 5, or 6.&lt;br&gt;The lower four bits are the value of scale4 and are used in equalization state 7 when the frequency is stable." range="7:0" property="RW"/>
				<Register offset="0xF8"/>
			</RegisterGroup>
			<RegisterGroup name="SFREQ_CR_LOST" description="sfreq_cr_lost is a carrier recovery status register." value="0x00" startoffset="0x85">
				<Member name="cr_lost_count" description="Carrier recovery (CR) unlock counter." range="7:0" property="RO"/>
				<Register offset="0x85"/>
			</RegisterGroup>
			<RegisterGroup name="SFREQ_SCALE55" description="sfreq_scale55 is a carrier recovery control register." value="0x21" startoffset="0x89">
				<Member name="cr_scale55" description="Coefficients of the CR integration tributary and direct tributary. The coefficients are valid only when the status is status 7 and the status of the anti frequency jitter module is switched." range="7:0" property="RW"/>
				<Register offset="0x89"/>
			</RegisterGroup>
			<RegisterGroup name="MCTRL_1" description="mctrl_1 is main control register 1." value="0x20" startoffset="0x40">
				<Member name="version" description="QAM version of 001." range="7:5" property="RO"/>
				<Member name="rst_agc" description="Soft reset.&lt;br&gt;0: The QAM module works normally.&lt;br&gt;1: The AGC and ADC are reset.&lt;br&gt;This bit cannot be cleared automatically. During reset, software needs to write 1 and then 0 to the bit." range="4" property="RW"/>
				<Member name="rst_eq" description="Equalizer reset.&lt;br&gt;0: The QAM module works normally.&lt;br&gt;1: The equalizer is reset.&lt;br&gt;This bit cannot be cleared automatically. During reset, software needs to write 1 and then 0 to the bit." range="3" property="RW"/>
				<Member name="rst_rs" description="RS module reset.&lt;br&gt;0: The QAM module works normally.&lt;br&gt;1: The RS module is reset.&lt;br&gt;This bit cannot be cleared automatically. During reset, software needs to write 1 and then 0 to the bit." range="2" property="RW"/>
				<Member name="rst_dec" description="Channel decoding reset.&lt;br&gt;0: The QAM module works normally.&lt;br&gt;1: The deinterleaver, frame sync module, and descrambler are reset.&lt;br&gt;This bit cannot be cleared automatically. During reset, software needs to write 1 and then 0 to the bit." range="1" property="RW"/>
				<Member name="rst_qam" description="Channel demodulation reset.&lt;br&gt;0: The QAM module works normally.&lt;br&gt;1: The channel demodulation is reset.&lt;br&gt;This bit cannot be cleared automatically. During reset, software needs to write 1 and then 0 to the bit." range="0" property="RW"/>
				<Register offset="0x40"/>
			</RegisterGroup>
			<RegisterGroup name="MCTRL_2" description="mctrl_2 is main control register 2." value="0x04" startoffset="0x41">
				<Member name="auto_srst_wait_time" description="Auto-reset threshold." range="7:0" property="RW"/>
				<Register offset="0x41"/>
			</RegisterGroup>
			<RegisterGroup name="MCTRL_3" description="mctrl_3 is main control register 3." value="0xF0" startoffset="0x42">
				<Member name="agc_lock_det" description="Reserved." range="7:4" property="RW"/>
				<Member name="bs_srst_ctrl" description="Blind scanning auto-reset threshold." range="3:0" property="RW"/>
				<Register offset="0x42"/>
			</RegisterGroup>
			<RegisterGroup name="MCTRL_5" description="mctrl_5 is main control register 5." value="0xA8" startoffset="0x44">
				<Member name="agc_output_sel" description="AGC output select.&lt;br&gt;0: The pins agc1 and agc2 are common complementary metal-oxide semiconductor (CMOS) outputs.&lt;br&gt;1: The pins agc1 and agc2 are open drain (OD) outputs." range="7" property="RW"/>
				<Member name="reg2j83b_itu_sel" description="ITU standard select.&lt;br&gt;1: J83B&lt;br&gt;0: J83AC" range="6" property="RW"/>
				<Member name="mf_roll_sel" description="Mode of using the matched filter." range="5" property="RW"/>
				<Member name="swap" description="AD data format conversion.&lt;br&gt;0: normal format&lt;br&gt;1: exchange between upper and lower bits" range="4" property="RW"/>
				<Member name="data_formate" description="AD data format conversion.&lt;br&gt;0: normal format.&lt;br&gt;1: The MSB is inverted." range="3" property="RW"/>
				<Member name="itu_sel" description="ITU-J83 mode select.&lt;br&gt;0: DVB-C and ITU-J83A modes&lt;br&gt;1: ITU-J83C mode" range="2" property="RW"/>
				<Member name="qam_input_ctrl" description="Input control.&lt;br&gt;00: The QAM starts to work only after the AGC is locked.&lt;br&gt;01 and 10: The QAM starts to work even the AGC is not locked.&lt;br&gt;11: The QAM starts to work only after the AGC is locked once and the subsequent unlock operation is ignored." range="1:0" property="RW"/>
				<Register offset="0x44"/>
			</RegisterGroup>
			<RegisterGroup name="MCTRL_6" description="mctrl_6 is main control register 6." value="0xC0" startoffset="0x45">
				<Member name="mctrl_6" description="Test register. It is set to the reset value in normal mode." range="7:0" property="RW"/>
				<Register offset="0x45"/>
			</RegisterGroup>
			<RegisterGroup name="MCTRL_7" description="mctrl_7 is main control register 7." value="0x60" startoffset="0x46">
				<Member name="i2ct_en" description="External two-wire operation enable.&lt;br&gt;When this bit is set to 1, an external two-wire operation is performed. When the operation is complete, this bit is cleared automatically." range="7" property="WC"/>
				<Member name="scl_output_sel" description="scl output select.&lt;br&gt;0: The pins psc1 is CMOS output.&lt;br&gt;1: The pin psc1 is OD output and is 5.5 V pulled up." range="6" property="RW"/>
				<Member name="extad_clken" description="Reserved." range="5" property="RW"/>
				<Member name="itlock_sel" description="Interrupt source select.&lt;br&gt;1: interrupt signal&lt;br&gt;0: locking signal" range="4" property="RW"/>
				<Member name="itpwm_sel" description="int_pwm pin multiplexing select.&lt;br&gt;1: interrupt&lt;br&gt;0: PWM signal" range="3" property="RW"/>
				<Member name="lock_sel" description="Interrupt source select.&lt;br&gt;0: sync lock&lt;br&gt;1: reserved&lt;br&gt;2: balance lock&lt;br&gt;3: AGC lock" range="2:1" property="RW"/>
				<Member name="fir_en" description="Adjacent-channel filter enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x46"/>
			</RegisterGroup>
			<RegisterGroup name="MCTRL_8" description="mctrl_8 is main control register 8." value="0x0E" startoffset="0x47">
				<Member name="mctrl_8" description="Test register. It is set to the reset value in normal mode." range="7:0" property="RW"/>
				<Register offset="0x47"/>
			</RegisterGroup>
			<RegisterGroup name="MCTRL_9" description="mctrl_9 is main control register 9." value="0x08" startoffset="0x48">
				<Member name="mctrl_9" description="Test register. It is set to the reset value in normal mode." range="7:0" property="RW"/>
				<Register offset="0x48"/>
			</RegisterGroup>
			<RegisterGroup name="MCTRL_11" description="mctrl_11 is main control register 11." value="0x00" startoffset="0x4A">
				<Member name="agc_lock" description="AGC lock.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="7" property="RO"/>
				<Member name="st_lock" description="Timing recovery lock.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="6" property="RO"/>
				<Member name="ca_lock" description="Carrier recovery lock.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="5" property="RO"/>
				<Member name="equ_lock" description="Equalization lock.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="4" property="RO"/>
				<Member name="sync_lock" description="Frame sync lock.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="3" property="RO"/>
				<Member name="tcm2reg_sync_lock" description="TCM lock in J83B mode.&lt;br&gt;0: unlocked&lt;br&gt;0: locked" range="2" property="RO"/>
				<Member name="j83b2reg_fec_sync_event" description="FEC frame sync lock in J83B mode.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="1" property="RO"/>
				<Member name="j83b2reg_mpeg_sync_event" description="MPEG frame sync lock in J83B mode.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="0" property="RO"/>
				<Register offset="0x4A"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_CTRL_1" description="agc_ctrl_1 is AGC control register 1." value="0xFE" startoffset="0x50">
				<Member name="agc2_max" description="Maximum gain of AGC2.&lt;br&gt;This value is agc2_max/255 x 100%." range="7:0" property="RW"/>
				<Register offset="0x50"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_CTRL_2" description="agc_ctrl_2 is AGC control register 2." value="0x01" startoffset="0x51">
				<Member name="agc2_min" description="Minimum gain of AGC2.&lt;br&gt;This value is agc2_min/255 x 100%." range="7:0" property="RW"/>
				<Register offset="0x51"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_CTRL_3" description="agc_ctrl_3 is AGC control register 3." value="0xFE" startoffset="0x52">
				<Member name="agc1_max" description="Maximum gain of AGC1.&lt;br&gt;This value is agc1_max/255 x 100%." range="7:0" property="RW"/>
				<Register offset="0x52"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_CTRL_4" description="agc_ctrl_4 is AGC control register 4." value="0x01" startoffset="0x53">
				<Member name="agc1_min" description="Minimum gain of AGC1.&lt;br&gt;This value is agc1_min/255 x 100%." range="7:0" property="RW"/>
				<Register offset="0x53"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_CTRL_6" description="agc_ctrl_6 is AGC control register 6." value="0x4F" startoffset="0x55">
				<Member name="agc2_thres" description="AGC2 threshold.&lt;br&gt;When the gain of AGC2 is below the threshold, the gain of AGC1 is adjusted from the maximum value. The threshold is agc2_thres/255." range="7:0" property="RW"/>
				<Register offset="0x55"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_CTRL_9" description="agc_ctrl_9 is AGC control register 9." value="0x00" startoffset="0x56">
				<Member name="agc1_large_thres" description="Maximum gain of AGC1." range="7:0" property="RW"/>
				<Register offset="0x56"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_CTRL_11" description="agc_ctrl_11 is AGC control register 11." value="0x00" startoffset="0x57">
				<Member name="agc2_large_thres" description="Maximum gain of AGC2." range="7:0" property="RW"/>
				<Register offset="0x57"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_CTRL_13" description="agc_ctrl_13 is AGC control register 13." value="0x0A" startoffset="0x58">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="agc_lock_thres2" description="Power statistical period for checking whether the AGC module is locked." range="5:0" property="RW"/>
				<Register offset="0x58"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_CTRL_15" description="agc_ctrl_15 is AGC control register 15." value="0x80" startoffset="0x59">
				<Member name="del_agc_on" description="AGC1 enable.&lt;br&gt;0: AGC2 works normally and the gain of AGC1 is fixed at agc1_max.&lt;br&gt;1: AGC1 and AGC2 work at the same time and the optimum Tuner gain control is achieved." range="7" property="RW"/>
				<Member name="frz2_ctrl" description="Test register. It is set to the reset value in normal mode." range="6:5" property="RW"/>
				<Member name="frz1_ctrl" description="Test register. It is set to the reset value in normal mode." range="4:3" property="RW"/>
				<Member name="agc_off" description="Output disable of AGC1 and AGC2." range="2" property="RW"/>
				<Member name="adsat_judge_en" description="Test register. It is set to the reset value in normal mode." range="1" property="RW"/>
				<Member name="certain_en" description="AGC fixed gain enable.&lt;br&gt;0: The gains of AGC1 and AGC2 are adjusted in normal mode.&lt;br&gt;1: The gains of AGC1 and AGC2 are fixed." range="0" property="RW"/>
				<Register offset="0x59"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_CTRL_17" description="agc_ctrl_17 is AGC control register 17." value="0x00" startoffset="0x5A">
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="ad_ovf_rate" description="Upper bit of the saturation rate of the ADC.&lt;br&gt;The saturation rate of the ADC is calculated as follows:&lt;br&gt;ad_ovf_rate/2^12&lt;br&gt;For details, see the description of cr_ctrl_21." range="3:0" property="RO"/>
				<Register offset="0x5A"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_CTRL_18" description="agc_ctrl_18 is AGC control register 18." value="0x00" startoffset="0x5B">
				<Member name="ad_ovf_rate" description="Lower bit of the saturation rate of the ADC.&lt;br&gt;The saturation rate of the ADC is calculated as follows:&lt;br&gt;ad_ovf_rate/2^12&lt;br&gt;For details, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x5B"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_CTRL_19" description="agc_ctrl_19 is AGC control register 19." value="0x00" startoffset="0x5C">
				<Member name="agc1_certain" description="Upper eight bits of the fixed gain of AGC1.&lt;br&gt;If the fixed gain of the AGC is enabled (agc_ctrl_15[certain_en] = 1), the upper eight bits of the AGC1 gain are fixed at this value." range="7:0" property="RW"/>
				<Register offset="0x5C"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_CTRL_20" description="agc_ctrl_20 is AGC control register 20." value="0x00" startoffset="0x5D">
				<Member name="agc2_certain" description="Upper eight bits of the fixed gain of AGC2.&lt;br&gt;If the fixed gain of the AGC is enabled (agc_ctrl_15[certain_en] = 1), the upper eight bits of the AGC2 gain are fixed at this value." range="7:0" property="RW"/>
				<Register offset="0x5D"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_CTRL_21" description="agc_ctrl_21 is AGC control register 21." value="0x00" startoffset="0x5E">
				<Member name="adsat_judge_ref" description="Threshold of the saturation rate of the ADC.&lt;br&gt;If the saturation rate of the ADC is used to check whether the AGC is locked, the AGC is unlocked when the saturation rate is greater than adsat_judge_ref." range="7:0" property="RW"/>
				<Register offset="0x5E"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_CTRL_22" description="agc_ctrl_22 is AGC control register 22." value="0x00" startoffset="0x5F">
				<Member name="agc2_certain" description="Lower four bits of the fixed gain of AGC2.&lt;br&gt;If the fixed gain of the AGC is enabled (agc_ctrl_15[certain_en] = 1), the lower four bits of the AGC2 gain are fixed at this value." range="7:4" property="RW"/>
				<Member name="agc1_certain" description="Lower four bits of the fixed gain of AGC1.&lt;br&gt;If the fixed gain of the AGC is enabled (agc_ctrl_15[certain_en] = 1), the lower four bits of the AGC1 gain are fixed at this value." range="3:0" property="RW"/>
				<Register offset="0x5F"/>
			</RegisterGroup>
			<RegisterGroup name="SFREQ_AGC1_INIT" description="sfreq_agc1_init is an AGC control register." value="0x80" startoffset="0x87">
				<Member name="agc_init" description="Initial value of the AGC1 gain." range="7:0" property="RW"/>
				<Register offset="0x87"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_CTRL_1" description="bagc_ctrl_1 is BAGC control register 1." value="0x14" startoffset="0x60">
				<Member name="agc_i_ref" description="Reference average power of the AGC." range="7:0" property="RW"/>
				<Register offset="0x60"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_CTRL_2" description="bagc_ctrl_2 is BAGC control register 2." value="0x02" startoffset="0x61">
				<Member name="reserved" description="Reserved." range="7:2" property="-"/>
				<Member name="agc2_ini" description="Upper two bits of the initial gain of AGC2.&lt;br&gt;After the AGC is reset by using software, AGC2 is adjusted from this value." range="1:0" property="RW"/>
				<Register offset="0x61"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_CTRL_3" description="bagc_ctrl_3 is BAGC control register 3." value="0x00" startoffset="0x62">
				<Member name="agc2_ini" description="Lower eight bits of the initial gain of AGC2.&lt;br&gt;After the AGC is reset by using software, AGC2 is adjusted from this value." range="7:0" property="RW"/>
				<Register offset="0x62"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_CTRL_6" description="bagc_ctrl_6 is BAGC control register 6." value="0x10" startoffset="0x65">
				<Member name="i_thres_unlock" description="Bandwidth consumed at average power for checking whether the AGC is unlocked when the AGC is locked." range="7:0" property="RW"/>
				<Register offset="0x65"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_CTRL_7" description="bagc_ctrl_7 is BAGC control register 7." value="0x0B" startoffset="0x66">
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="roll" description="Coefficient for calculating the average power. It is 2^(–roll)." range="3:0" property="RW"/>
				<Register offset="0x66"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_CTRL_8" description="bagc_ctrl_8 is BAGC control register 8." value="0x03" startoffset="0x67">
				<Member name="i_thres3" description="Bandwidth consumed at average power when the AGC gain is updated." range="7:4" property="RW"/>
				<Member name="i_thres" description="Bandwidth consumed at average power for checking whether the AGC is locked when the AGC is unlocked." range="3:0" property="RW"/>
				<Register offset="0x67"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_CTRL_9" description="bagc_ctrl_9 is BAGC control register 9." value="0x04" startoffset="0x68">
				<Member name="rate_update" description="Upper eight bits of the gain adjustment cycle of the AGC." range="7:0" property="RW"/>
				<Register offset="0x68"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_CTRL_10" description="bagc_ctrl_10 is BAGC control register 10." value="0xB0" startoffset="0x69">
				<Member name="rate_update" description="Lower eight bits of the gain adjustment cycle of the AGC." range="7:0" property="RW"/>
				<Register offset="0x69"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_CTRL_12" description="bagc_ctrl_12 is BAGC control register 12." value="0x00" startoffset="0x6B">
				<Member name="pulse_width" description="Refresh cycle when the AGC outputs PWM waves." range="7:0" property="RW"/>
				<Register offset="0x6B"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_CTRL_13" description="bagc_ctrl_13 is BAGC control register 13." value="0x00" startoffset="0x6E">
				<Member name="pwm_seed" description="Upper eight bits of the general-purpose PWM control register.&lt;br&gt;This field is used to generate PWM signals and output them from int_pwm." range="7:0" property="RW"/>
				<Register offset="0x6E"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_CTRL_14" description="bagc_ctrl_14 is BAGC control register 14." value="0x00" startoffset="0x6F">
				<Member name="pwm_seed" description="Lower eight bits of the general-purpose PWM control register.&lt;br&gt;This field is used to generate PWM signals and output them from int_pwm." range="7:0" property="RW"/>
				<Register offset="0x6F"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_STAT_1" description="bagc_stat_1 is BAGC status register 1." value="0x00" startoffset="0x70">
				<Member name="agc1_gain" description="Upper eight bits of the AGC1 gain.&lt;br&gt;For details, see cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x70"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_STAT_2" description="bagc_stat_2 is BAGC status register 2." value="0x00" startoffset="0x71">
				<Member name="agc1_gain" description="Lower four bits of the AGC1 gain.&lt;br&gt;For details, see cr_ctrl_21." range="7:4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:0" property="RO"/>
				<Register offset="0x71"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_STAT_3" description="bagc_stat_3 is BAGC status register 3." value="0x00" startoffset="0x72">
				<Member name="agc2_gain1" description="Upper eight bits of gain 1 of AGC2.&lt;br&gt;For details, see cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x72"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_STAT_4" description="bagc_stat_4 is BAGC status register 4." value="0x00" startoffset="0x73">
				<Member name="agc2_gain1" description="Lower four bits of gain 1 of AGC2.&lt;br&gt;For details, see cr_ctrl_21." range="7:4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:0" property="RO"/>
				<Register offset="0x73"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_STAT_5" description="bagc_stat_5 is BAGC status register 5." value="0x00" startoffset="0x74">
				<Member name="agc2_gain2" description="Upper eight bits of gain 2 of AGC2.&lt;br&gt;When the gain of AGC2 is less than or equal to the threshold, this field indicates the gain of AGC2; otherwise, the field is 0." range="7:0" property="RO"/>
				<Register offset="0x74"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_STAT_5" description="bagc_stat_6 is BAGC status register 6." value="0x00" startoffset="0x75">
				<Member name="agc2_gain2" description="Lower four bits of gain 2 of AGC2.&lt;br&gt;When the gain of AGC2 is less than or equal to the threshold, this field indicates the gain of AGC2; otherwise, the field is 0.&lt;br&gt;For details, see cr_ctrl_21." range="7:4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:0" property="RO"/>
				<Register offset="0x75"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_CTRL_15" description="bagc_ctrl_15 is BAGC control register 15." value="0x4D" startoffset="0x76">
				<Member name="agc2_step_a" description="Gain adjustment step of AGC2 when the value of AGC2 is above agc2_thres." range="7:0" property="RW"/>
				<Register offset="0x76"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_CTRL_16" description="bagc_ctrl_16 is BAGC control register 16." value="0x08" startoffset="0x77">
				<Member name="agc2_step_b" description="Gain adjustment step of AGC2 when the value of AGC2 is less than or equal to agc2_thres." range="7:0" property="RW"/>
				<Register offset="0x77"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_CTRL_17" description="bagc_ctrl_16 is BAGC control register 17." value="0x39" startoffset="0x78">
				<Member name="agc1_step_c" description="Gain adjustment step of AGC1." range="7:0" property="RW"/>
				<Register offset="0x78"/>
			</RegisterGroup>
			<RegisterGroup name="BAGC_STAT_7" description="bagc_stat_7 is BAGC status register 7." value="0x00" startoffset="0x79">
				<Member name="agc_average_power" description="Average power of the AGC." range="7:0" property="RO"/>
				<Register offset="0x79"/>
			</RegisterGroup>
			<RegisterGroup name="BER_1" description="ber_1 is BER control register 1." value="0x00" startoffset="0x93">
				<Member name="bert_en" description="BER enable.&lt;br&gt;BER statistic enable before RS correction, active high.&lt;br&gt;When ber_ctrl is 0 and an overflow occurs in the internal byte counter (above the BER statistic threshold), ber_en is automatically cleared." range="7" property="WC"/>
				<Member name="err_source" description="BER statistic error source.&lt;br&gt;0: Error bits are counted.&lt;br&gt;1: Error bytes are counted." range="6" property="RW"/>
				<Member name="err_mode" description="BER statistical mode.&lt;br&gt;0: auto-stop statistical mode. When the internal counter reaches the threshold or an overflow occurs in the BER counter, counting stops automatically and ber_en is automatically cleared.&lt;br&gt;1: auto-repeat statistical mode. When the internal counter reaches the threshold, it is reset automatically and restarts to count until ber_en is 0." range="5" property="RW"/>
				<Member name="nbyte" description="BER statistic threshold.&lt;br&gt;The threshold for the overflow of the internal byte counter is 2^(2*2^（2*nbyte+12）） This threshold is valid only when ber_ctrl is 0. The value of the internal byte counter ranges from 4,096 to 2^26." range="4:2" property="RW"/>
				<Member name="reserved" description="Reserved." range="1:0" property="-"/>
				<Register offset="0x93"/>
			</RegisterGroup>
			<RegisterGroup name="BER_2" description="ber_ctrl_2 is BER control register 2." value="0x00" startoffset="0x94">
				<Member name="error_cnt" description="Upper eight bits of the internal error bit/byte counter.&lt;br&gt;This result is the count of raw bit/byte errors, including all errors in the RS check bytes.&lt;br&gt;For details, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x94"/>
			</RegisterGroup>
			<RegisterGroup name="BER_3" description="ber_ctrl_3 is BER control register 3." value="0x00" startoffset="0x95">
				<Member name="error_cnt" description="Medium eight bits of the internal error bit/byte counter.&lt;br&gt;This result is the count of raw bit/byte errors, including all errors in the RS check bytes.&lt;br&gt;For details, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x95"/>
			</RegisterGroup>
			<RegisterGroup name="BER_4" description="ber_ctrl_4 is BER control register 4." value="0x00" startoffset="0x96">
				<Member name="error_cnt" description="Lower eight bits of the internal error bit/byte counter.&lt;br&gt;This result is the count of raw bit/byte errors, including all errors in the RS check bytes.&lt;br&gt;For details, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x96"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CTRL_1" description="ts_ctrl_1 is output control register 1. This register varies according to chips (the Hi3716H,Hi3716M, and Hi3716L)." value="0x8E" startoffset="0x98">
				<Member name="sync_byte_inv" description="Sync byte invert.&lt;br&gt;0: The inverse sync byte is not inverted.&lt;br&gt;1: The inverse sync byte is reverted and the value 0xB8 is restored to 0x47.&lt;br&gt;This bit is set to 1 in normal mode." range="7" property="RW"/>
				<Member name="bend_bypass" description="Decoding module bypass.&lt;br&gt;0: The decoding module is not bypassed.&lt;br&gt;1: All modules related to decoding such as deinterleaver, RS decoding module, and descrambler are bypassed." range="6" property="RW"/>
				<Member name="test2" description="Test register. It is set to the reset value in normal mode." range="5" property="RW"/>
				<Member name="parity_en" description="Output enable of the RS check bit.&lt;br&gt;0: The RS check bit is not output (discarded).&lt;br&gt;1: All MPEG-TS streams are output." range="4" property="RW"/>
				<Member name="sp_sel" description="Mode select of the parallel port.&lt;br&gt;1: serial mode&lt;br&gt;0: parallel mode 2&lt;br&gt;This bit is valid only when ts_ctrl_2[comm_if_en] is 0." range="3" property="RW"/>
				<Member name="tei_enable" description="Transport error indicator (TEI) bit enable.&lt;br&gt;0: The MPEG-2 TEI bit is not enabled even when an uncorrectable frame error is found.&lt;br&gt;1: The MPEG-2 TEI bit is enabled when an uncorrectable frame error is found." range="2" property="RW"/>
				<Member name="ds_enable" description="Descrambling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;This bit is set to 1 in normal mode." range="1" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" property="-"/>
				<Register offset="0x98"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CTRL_2" description="ts_ctrl_2 is output control register 2. This register varies according to chips (the Hi3716H,Hi3716M, and Hi3716L)." value="0x60" startoffset="0x99">
				<Member name="sync_drop" description="Sync byte discard.&lt;br&gt;0: The sync bytes in the MPEG-TS frame header are output.&lt;br&gt;1: The sync bytes in the MPEG-TS frame header are not output (the corresponding ts_val is invalid)." range="7" property="RW"/>
				<Member name="comm_if_en" description="Mode enable of the parallel port.&lt;br&gt;1: mode 1 of the parallel port&lt;br&gt;0: mode 2 of the parallel port or serial port mode. The mode is controlled by ts_ctrl_1[sp_sel]." range="6" property="RW"/>
				<Member name="comm_if_clk_ctrl" description="Output polarity of ts_clk.&lt;br&gt;0: ts_clk is output directly.&lt;br&gt;1: ts_clk is output reversely." range="5" property="RW"/>
				<Member name="comm_if_clk_base" description="Output polarity of ts_clk.&lt;br&gt;0: ts_clk is output directly.&lt;br&gt;1: ts_clk is output reversely." range="4" property="RW"/>
				<Member name="test" description="Test register. It is set to the reset value in normal mode." range="3:0" property="RW"/>
				<Register offset="0x99"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CTRL_3" description="ts_ctrl_3 is output control register 3. This register varies according to chips (the Hi3716H,Hi3716M, and Hi3716L)." value="0x12" startoffset="0x9A">
				<Member name="test" description="Test register. It is set to the reset value in normal mode." range="7:0" property="RW"/>
				<Register offset="0x9A"/>
			</RegisterGroup>
			<RegisterGroup name="RS_CTRL_1" description="rs_ctrl_1 is RS decoding status register 1." value="0x00" startoffset="0x9B">
				<Member name="pkt_cnt" description="Upper eight bits of the TS frame counter.&lt;br&gt;For details about the count of output TS frames, see the description of rs_ctrl_8 bits[5:4].&lt;br&gt;For details about how to use this register, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x9B"/>
			</RegisterGroup>
			<RegisterGroup name="RS_CTRL_2" description="rs_ctrl_2 is RS decoding status register 2." value="0x00" startoffset="0x9C">
				<Member name="pkt_cnt" description="Lower eight bits of the TS frame counter.&lt;br&gt;For details about the count of output TS frames, see the description of rs_ctrl_8 bits[5:4].&lt;br&gt;For details about how to use this register, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x9C"/>
			</RegisterGroup>
			<RegisterGroup name="RS_CTRL_3" description="rs_ctrl_3 is RS decoding status register 3." value="0x00" startoffset="0x9D">
				<Member name="pkt_corr" description="Upper eight bits of the corrected TS frame counter.&lt;br&gt;After being enabled, this register is used to count the TS frames corrected by the RS module. For details, see the description of rs_ctrl_8 bits[5:4].&lt;br&gt;For details about how to use this register, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x9D"/>
			</RegisterGroup>
			<RegisterGroup name="RS_CTRL_4" description="rs_ctrl_4 is RS decoding status register 4." value="0x00" startoffset="0x9E">
				<Member name="pkt_corr" description="Lower eight bits of the corrected TS frame counter.&lt;br&gt;After being enabled, this register is used to count the TS frames corrected by the RS module. For details, see the description of rs_ctrl_8 bits[5:4].&lt;br&gt;For details about how to use this register, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x9E"/>
			</RegisterGroup>
			<RegisterGroup name="RS_CTRL_5" description="rs_ctrl_5 is RS decoding status register 5." value="0x00" startoffset="0x9F">
				<Member name="pkt_uncorr" description="Upper eight bits of the uncorrected TS frame counter.&lt;br&gt;After being enabled, this register is used to count the TS frames that cannot be corrected by the RS module. For details, see the description of rs_ctrl_8 bits[5:4].&lt;br&gt;For details about how to use this register, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0x9F"/>
			</RegisterGroup>
			<RegisterGroup name="RS_CTRL_6" description="rs_ctrl_6 is RS decoding status register 6." value="0x00" startoffset="0xA0">
				<Member name="pkt_uncorr" description="Lower eight bits of the uncorrected TS frame counter.&lt;br&gt;After being enabled, this register is used to count the TS frames that cannot be corrected by the RS module. For details, see the description of rs_ctrl_8 bits[5:4].&lt;br&gt;For details about how to use this register, see the description of cr_ctrl_21." range="7:0" property="RO"/>
				<Register offset="0xA0"/>
			</RegisterGroup>
			<RegisterGroup name="RS_CTRL_8" description="rs_ctrl_8 is RS decoding status register 8." value="0x00" startoffset="0xA1">
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="rs_corr_dis" description="RS correction mask.&lt;br&gt;0: The RS module works normally (default).&lt;br&gt;1: The correction function of the RS module is masked, but other functions are not affected." range="6" property="RW"/>
				<Member name="static_hold" description="Counter hold.&lt;br&gt;0: The preceding counters work normally.&lt;br&gt;1: The TS frame counter (pkt_cnt), corrected TS frame counter (pkt_corr), and uncorrected TS frame counter (pkt_uncorr) retain the corresponding count values." range="5" property="RW"/>
				<Member name="static_clear" description="Counter clear.&lt;br&gt;0: The preceding counters work normally.&lt;br&gt;1: The TS frame counter (pkt_cnt), corrected TS frame counter (pkt_corr), and uncorrected TS frame counter (pkt_uncorr) are cleared." range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:0" property="-"/>
				<Register offset="0xA1"/>
			</RegisterGroup>
			<RegisterGroup name="BS_CTRL_1" description="bs_ctrl_1 is blind scanning control register 1." value="0x04" startoffset="0xA6">
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="spec_inv_en" description="Spectrum invert.&lt;br&gt;0: The demodulator is not allowed to process any spectrum inversion caused by the transfer channel.&lt;br&gt;1: The demodulator is allowed to process any spectrum inversion caused by the transfer channel." range="3" property="RW"/>
				<Member name="spec_search_en" description="Spectrum auto-inversion control.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;For details about the actual spectrum mode, see the description of bs_stat_1." range="2" property="RW"/>
				<Member name="rate_search_en" description="Symbol rate blind scanning control.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;For details about the found QAM mode and symbol rate, see the description of bs_stat_1." range="1" property="RW"/>
				<Member name="qam_search_en" description="Modulation mode blind scanning control.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;For details about the found modulation mode, see the description of bs_stat_1." range="0" property="RW"/>
				<Register offset="0xA6"/>
			</RegisterGroup>
			<RegisterGroup name="BS_CTRL_2" description="bs_ctrl_2 is blind scanning control register 2." value="0x10" startoffset="0xA7">
				<Member name="rate_search" description="Indicates the range of the found symbol rate when the symbol rate blind scanning function is enabled. When the function is disabled, it is meaningless to configure this register.&lt;br&gt;000: invalid&lt;br&gt;001: 1.8–0.9 MBaud&lt;br&gt;010: 3.6–1.8 MBaud&lt;br&gt;011: 3.6–1.8 Mbaud or 1.8–0.9 MBaud&lt;br&gt;100: 7.2–3.6 MBaud&lt;br&gt;101: 7.2–3.6 Mbaud or 1.8–0.9 MBaud&lt;br&gt;110: 7.2–3.6 Mbaud or 3.6–1.8 MBaud&lt;br&gt;111: 7.2–3.6 Mbaud, 3.6–1.8 Mbaud, or 1.8–0.9 MBaud" range="7:5" property="RW"/>
				<Member name="qam_search" description="Modulation mode&lt;br&gt;Indicates the modulation mode configured by users when qam_search_en is 0. The details are as follows:&lt;br&gt;0x01: QAM16&lt;br&gt;0x02: QAM32&lt;br&gt;0x04: QAM128&lt;br&gt;0x08: QAM256&lt;br&gt;0x10: QAM64&lt;br&gt;Other values: reserved&lt;br&gt;When qam_search_en is 1, multiple bits are valid, that is, multiple modulation modes can be searched for. For example:&lt;br&gt;0x18: QAM64 and QAM256" range="4:0" property="RW"/>
				<Register offset="0xA7"/>
			</RegisterGroup>
			<RegisterGroup name="BS_STAT_1" description="bs_stat_1 is blind scanning status register 1." value="0x80" startoffset="0xAC">
				<Member name="qam_mode" description="QAM mode.&lt;br&gt;0x01: QAM16&lt;br&gt;0x02: QAM32&lt;br&gt;0x04: QAM128&lt;br&gt;0x08: QAM256&lt;br&gt;0x10: QAM64&lt;br&gt;Other values: reserved" range="7:3" property="RO"/>
				<Member name="rate_range" description="Range of the symbol rate obtained after blind scanning.&lt;br&gt;00: 7.2–3.6 MBaud&lt;br&gt;01: 3.6–1.8 MBaud&lt;br&gt;10: 1.8–0.9 MBaud&lt;br&gt;11: reserved" range="2:1" property="RO"/>
				<Member name="spec_inv" description="Spectrum invert.&lt;br&gt;0: not inverted&lt;br&gt;1: inverted" range="0" property="RO"/>
				<Register offset="0xAC"/>
			</RegisterGroup>
			<RegisterGroup name="BS_STAT_2" description="bs_stat_2 is blind scanning status register 2." value="0x00" startoffset="0xAD">
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="qam_search_status" description="Result of modulation mode blind scanning. This field is valid only when the modulation mode blink scanning function is enabled.&lt;br&gt;00: Blind scanning is not complete.&lt;br&gt;01: Invalid.&lt;br&gt;10: Blind scanning is complete but failed.&lt;br&gt;11: Blind scanning is complete and successful." range="3:2" property="RO"/>
				<Member name="rate_search_status" description="Result of symbol rate blind scanning.&lt;br&gt;00: Blind scanning is not complete.&lt;br&gt;01: Invalid.&lt;br&gt;10: Blind scanning is complete but failed.&lt;br&gt;11: Blind scanning is complete and successful." range="1:0" property="RO"/>
				<Register offset="0xAD"/>
			</RegisterGroup>
			<RegisterGroup name="BS_STAT_3" description="bs_stat_3 is blind scanning status register 3." value="0x00" startoffset="0xAE">
				<Member name="reserved" description="Reserved." range="7:1" property="-"/>
				<Member name="rate_ratio" description="After symbol rate blind scanning is complete, the symbol rate can be calculated as follows:&lt;br&gt;Fs=Fad/(2^(rate_range+1))*rate_ratio/2^14&lt;br&gt;When rate_range is 0, Fad is 28.8 MHz.&lt;br&gt;When rate_range is 1, Fad is 14.4 MHz.&lt;br&gt;When rate_range is 2, Fad is 7.2 MHz.&lt;br&gt;This bit is the MSB of rate_ratio." range="0" property="RO"/>
				<Register offset="0xAE"/>
			</RegisterGroup>
			<RegisterGroup name="BS_STAT_4" description="bs_stat_4 is blind scanning status register 4." value="0x86" startoffset="0xAF">
				<Member name="rate_ratio" description="After symbol rate blind scanning is complete, the symbol rate can be calculated as follows:&lt;br&gt;Fs=Fad/(2^(rate_range+1))*rate_ratio/2^14&lt;br&gt;When rate_range is 0, Fad is 28.8 MHz.&lt;br&gt;When rate_range is 1, Fad is 14.4 MHz.&lt;br&gt;When rate_range is 2, Fad is 7.2 MHz.&lt;br&gt;These bits are the upper eight bits of rate_ratio." range="7:0" property="RO"/>
				<Register offset="0xAF"/>
			</RegisterGroup>
			<RegisterGroup name="BS_STAT_5" description="bs_stat_5 is blind scanning status register 5." value="0x0D" startoffset="0xB0">
				<Member name="rate_ratio" description="After symbol rate blind scanning is complete, the symbol rate can be calculated as follows:&lt;br&gt;Fs=Fad/(2^(rate_range+1))*rate_ratio/2^14&lt;br&gt;When rate_range is 0, Fad is 28.8 MHz.&lt;br&gt;When rate_range is 1, Fad is 14.4 MHz.&lt;br&gt;When rate_range is 2, Fad is 7.2 MHz.&lt;br&gt;These bits are the lower eight bits of rate_ratio." range="7:0" property="RO"/>
				<Register offset="0xB0"/>
			</RegisterGroup>
			<RegisterGroup name="FS_CTRL_1" description="fs_ctrl_1 is scanning control register 1." value="0x00" startoffset="0xB1">
				<Member name="test" description="Test register. It is set to the reset value in normal mode." range="7:6" property="RW"/>
				<Member name="fre_init" description="Upper six bits of the initial demodulation frequency.&lt;br&gt;The demodulation frequency is calculated as follows:&lt;br&gt;=fre_init*fclk/2*pi*2^11&lt;br&gt;The frequency scanning circuit works under the sampling clock. Where, fclk/2*pi*2^11 is the resolution precision. For example, when fclk is 28.8 MHz, the resolution precision is 2,238 Hz." range="5:0" property="RW"/>
				<Register offset="0xB1"/>
			</RegisterGroup>
			<RegisterGroup name="FS_CTRL_2" description="fs_ctrl_2 is scanning control register 2." value="0x00" startoffset="0xB2">
				<Member name="fre_init" description="Lower eight bits of the initial demodulation frequency.&lt;br&gt;The demodulation frequency is calculated as follows:&lt;br&gt;=fre_init*fclk/2*pi*2^11&lt;br&gt;The frequency scanning circuit works under the sampling clock.&lt;br&gt;Where, fclk/2*pi*2^11 is the resolution precision. For example, when fclk is 28.8 MHz, the resolution precision is 2,238 Hz." range="7:0" property="RW"/>
				<Register offset="0xB2"/>
			</RegisterGroup>
			<RegisterGroup name="FS_CTRL_4" description="fs_ctrl_4 is scanning control register 4." value="0x00" startoffset="0xB4">
				<Member name="test" description="Test register. It is set to the reset value in normal mode." range="7:5" property="RW"/>
				<Member name="scan_interval" description="Upper five bits of the scanning interval step.&lt;br&gt;The step between two continuous frequencies that are to be demodulated is calculated as follows:&lt;br&gt;scan_int erval*fclk/2^(11*2*PI)" range="4:0" property="RW"/>
				<Register offset="0xB4"/>
			</RegisterGroup>
			<RegisterGroup name="FS_CTRL_5" description="fs_ctrl_5 is scanning control register 5." value="0x70" startoffset="0xB5">
				<Member name="scan_interval" description="Lower eight bits of the scanning interval step.&lt;br&gt;The step between two continuous frequencies that are to be demodulated is calculated as follows:&lt;br&gt;scan_int erval*fclk/2^(11*2*PI)" range="7:0" property="RW"/>
				<Register offset="0xB5"/>
			</RegisterGroup>
			<RegisterGroup name="FS_CTRL_6" description="fs_ctrl_6 is scanning control register 6." value="0x00" startoffset="0xB6">
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="scan_start" description="Frequency scanning enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled." range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="-"/>
				<Member name="scan_end_flag" description="Frequency scanning end signal.&lt;br&gt;0: not ended&lt;br&gt;1: ended" range="1" property="RO"/>
				<Member name="scan_lock_flag" description="Whether the frequency scanning is successful.&lt;br&gt;0: failure&lt;br&gt;1: success" range="0" property="RO"/>
				<Register offset="0xB6"/>
			</RegisterGroup>
			<RegisterGroup name="FS_CTRL_7" description="fs_ctrl_7 is scanning control register 7." value="0x0A" startoffset="0xB7">
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="fre_step_num" description="Frequency scanning step register.&lt;br&gt;Indicates the maximum frequency scanning step." range="6:0" property="RW"/>
				<Register offset="0xB7"/>
			</RegisterGroup>
			<RegisterGroup name="FS_STAT_1" description="fs_stat_1 is canning status register 1." value="0x00" startoffset="0xB8">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="freq_shift" description="Upper six bits of the final frequency offset obtained after frequency scanning." range="5:0" property="RO"/>
				<Register offset="0xB8"/>
			</RegisterGroup>
			<RegisterGroup name="FS_STAT_2" description="fs_stat_2 is canning status register 2." value="0x00" startoffset="0xB9">
				<Member name="freq_shift" description="Lower eight bits of the final frequency offset obtained after frequency scanning." range="7:0" property="RO"/>
				<Register offset="0xB9"/>
			</RegisterGroup>
			<RegisterGroup name="QAM_DEBUG_1" description="qam_debug_1 is a test register." value="0x00" startoffset="0xC0">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="control_kp_ki" description="0: capture phase of the TR module&lt;br&gt;1: trace phase of the TR module" range="5" property="RO"/>
				<Member name="eq_state" description="Equalizer working status. Its values can be 0, 1, or 2.&lt;br&gt;0: reserved&lt;br&gt;1: blind equalization&lt;br&gt;2: LMS equalization" range="4:3" property="RO"/>
				<Member name="cr_state" description="CR working status. Its value range is 0–7." range="2:0" property="RO"/>
				<Register offset="0xC0"/>
			</RegisterGroup>
			<RegisterGroup name="QAM_DEBUG_5" description="qam_debug_5 is test register 5." value="0x04" startoffset="0xC4">
				<Member name="qam_debug_5" description="Test register. It is set to the reset value in normal mode." range="7:0" property="RW"/>
				<Register offset="0xC4"/>
			</RegisterGroup>
			<RegisterGroup name="QAM_DEBUG_7" value="0x00" startoffset="0xC6">
				<Member name="qam_debug_7" description="Test register. It is set to the reset value in normal mode." range="7:0" property="RW"/>
				<Register offset="0xC6"/>
			</RegisterGroup>
			<RegisterGroup name="DAGC_CTRL_1" description="dagc_ctrl_1 is DAGC control register 1." value="0x60" startoffset="0xD0">
				<Member name="dagc_i_ref" description="Reference average power of the DAGC." range="7:0" property="RW"/>
				<Register offset="0xD0"/>
			</RegisterGroup>
			<RegisterGroup name="DAGC_CTRL_2" description="dagc_ctrl_2 is DAGC control register 2." value="0x04" startoffset="0xD1">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="dagc_gain_coef" description="Gain adjustment coefficient of the DAGC." range="5:0" property="RW"/>
				<Register offset="0xD1"/>
			</RegisterGroup>
			<RegisterGroup name="DAGC_CTRL_3" description="dagc_ctrl_3 is DAGC control register 3." value="0x06" startoffset="0xD2">
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="dagc_lock_thres" description="DAGC lock threshold.&lt;br&gt;The DAGC is locked after  symbol clocks." range="3:0" property="RW"/>
				<Register offset="0xD2"/>
			</RegisterGroup>
			<RegisterGroup name="DAGC_CTRL_4" description="dagc_ctrl_4 is DAGC control register 4." value="0x40" startoffset="0xD3">
				<Member name="dagc_certain_gain" description="Fixed gain of the DAGC." range="7:0" property="RW"/>
				<Register offset="0xD3"/>
			</RegisterGroup>
			<RegisterGroup name="DAGC_CTRL_5" description="dagc_ctrl_5 is DAGC control register 5." value="0x03" startoffset="0xD4">
				<Member name="dagc_i_thres" description="Update threshold of the DAGC, that is, bandwidth consumed at the average power of the DAGC." range="7:0" property="RW"/>
				<Register offset="0xD4"/>
			</RegisterGroup>
			<RegisterGroup name="DAGC_CTRL_6" description="dagc_ctrl_6 is DAGC control register 6." value="0x05" startoffset="0xD5">
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="dagc_lock" description="DAGC lock.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="4" property="RO"/>
				<Member name="dagc_update_stop" description="DAGC stop update enable.&lt;br&gt;0: The DAGC gain is updated automatically.&lt;br&gt;1: The DAGC updating stops and the gain is fixed at the current value." range="3" property="RW"/>
				<Member name="dagc_certain_en" description="DAGC fixed gain enable.&lt;br&gt;0: The DAGC gain is updated automatically.&lt;br&gt;1: The gain of the DAGC is fixed." range="2" property="RW"/>
				<Member name="dagc_f_ulock" description="DAGC forcibly unlock.&lt;br&gt;0: The DAGC lock status is checked based on lock conditions.&lt;br&gt;1: The DAGC is unlocked forcibly." range="1" property="RW"/>
				<Member name="dagc_f_lock" description="DAGC forcibly lock.&lt;br&gt;0: The DAGC lock status is checked based on lock conditions.&lt;br&gt;1: The DAGC is locked forcibly." range="0" property="RW"/>
				<Register offset="0xD5"/>
			</RegisterGroup>
			<RegisterGroup name="DAGC_CTRL_8" description="dagc_ctrl_8 is DAGC control register 8." value="0x0B" startoffset="0xD7">
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="dagc_power_coef" description="Coefficient for calculating the average power of the DAGC.&lt;br&gt;The coefficient is calculated as follows:&lt;br&gt;2^(-dagc_power_coef)" range="3:0" property="RW"/>
				<Register offset="0xD7"/>
			</RegisterGroup>
			<RegisterGroup name="DAGC_CTRL_9" description="dagc_ctrl_9 is DAGC control register 9." value="0x03" startoffset="0xD8">
				<Member name="reserved" description="Reserved." range="7:2" property="-"/>
				<Member name="dagc_update_rate" description="Gain adjustment cycle of the DAGC." range="1:0" property="RW"/>
				<Register offset="0xD8"/>
			</RegisterGroup>
			<RegisterGroup name="DAGC_CTRL_10" description="dagc_ctrl_10 is DAGC control register 10." value="0xFF" startoffset="0xD9">
				<Member name="dagc_update_rate" description="Gain adjustment cycle of the DAGC." range="7:0" property="RW"/>
				<Register offset="0xD9"/>
			</RegisterGroup>
			<RegisterGroup name="DAGC_STAT_1" description="dagc_stat_1 is DAGC status register 1." value="0x40" startoffset="0xDE">
				<Member name="dagc_out_gain" description="Gain of the DAGC." range="7:0" property="RO"/>
				<Register offset="0xDE"/>
			</RegisterGroup>
			<RegisterGroup name="DAGC_STAT_2" description="dagc_stat_2 is DAGC status register 2." value="0x00" startoffset="0xDF">
				<Member name="dagc_average_power" description="Average power of the DAGC." range="7:0" property="RO"/>
				<Register offset="0xDF"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_TCM_1" description="j83b_tcm_1 is J83B TCM control register 1." value="0x08" startoffset="0x36">
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="reg2j83b_auto" description="Whether TCM automatically searches the phase to initialize the configuration in J83B mode.&lt;br&gt;1: automatic search&lt;br&gt;1: manual configuration" range="3" property="RW"/>
				<Member name="reg2j83b_phase" description="TCM phase that is configured manually in J83B mode." range="2:0" property="RW"/>
				<Register offset="0x36"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_TCM_2" description="j83b_tcm_2 is J83B TCM control register 2." value="0x7F" startoffset="0x37">
				<Member name="reg2j83b_thres" description="TCM lock threshold in J83B mode." range="7:0" property="RW"/>
				<Register offset="0x37"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_TCM_3" description="j83b_tcm_3 is J83B TCM control register 3." value="0x91" startoffset="0x38">
				<Member name="reg2j83b_lost_num" description="TCM unlock count in J83B mode. When this count is reached, the TCM unlock status is reported. The value 0 indicates that the unlock status is reported when the TCM is unlocked once; the value 1 indicates that the unlock status is reported when the TCM is unlocked twice, and so on." range="7:5" property="RW"/>
				<Member name="reg2j83b_syncnum" description="TCM sync count in J83B mode. When the count is reached, the TCM is locked. The value 0 indicates that the TCM is locked after the TCM is synchronized once; the value 1 indicates that the TCM is locked after the TCM is synchronized twice, and so on." range="4:2" property="RW"/>
				<Member name="reg2j83b_stanum" description="In J83B mode, the number of TCM sync symbols is calculated as follows:&lt;br&gt;256 x 2(mc2tcm_stacnt x 15)" range="1:0" property="RW"/>
				<Register offset="0x38"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_TCM_4" description="j83b_tcm_4 is J83B TCM control register 4." value="0x32" startoffset="0x39">
				<Member name="reg2j83b_hold_thres" description="TCM unlock threshold in J83B mode." range="7:0" property="RW"/>
				<Register offset="0x39"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_TCM_5" description="j83b_tcm_5 is J83B TCM control register 5." value="0x00" startoffset="0x3A">
				<Member name="reserved" description="Reserved." range="7:3" property="-"/>
				<Member name="tcm2reg_ber_thres" description="TCM BER statistical threshold in J83B mode. The threshold is calculated as follows:&lt;br&gt;2^(thres + 18)&lt;br&gt;The threshold is a multiple of 30 symbols." range="2:0" property="RW"/>
				<Register offset="0x3A"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_TCM_6" description="j83b_tcm_6 is J83B TCM status register 6." value="0x00" startoffset="0x3B">
				<Member name="j83b2reg_ctrl_bits" description="Interleaving mode of the deinterleaver in J83B mode." range="7:4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="tcm2reg_syn_fail_num" description="Phase searched by the TCM in J83B mode." range="2:0" property="RO"/>
				<Register offset="0x3B"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_TCM_BER0" description="j83b_tcm_ber0 is J83B TCM status register 0." value="0x00" startoffset="0x7C">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="tcm2reg_ber_errnum_lat" description="Most significant six bits of the number of BER errors of the TCM." range="5:0" property="RO"/>
				<Register offset="0x7C"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_TCM_BER1" description="j83b_tcm_ber1 is J83B TCM status register 1." value="0x00" startoffset="0x7D">
				<Member name="tcm2reg_ber_errnum_lat" description="Upper eight bits of the number of BER errors of the TCM." range="7:0" property="RO"/>
				<Register offset="0x7D"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_TCM_BER2" description="j83b_tcm_ber2 is J83B TCM status register 2." value="0x00" startoffset="0x7E">
				<Member name="tcm2reg_ber_errnum_lat" description="Lower eight bits of the number of BER errors of the TCM." range="7:0" property="RO"/>
				<Register offset="0x7E"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_TCM_BER3" description="j83b_tcm_ber3 is J83B TCM status register 3." value="0x00" startoffset="0x7F">
				<Member name="tcm2reg_ber_errnum_lat" description="Least significant eight bits of the number of BER errors of the TCM." range="7:0" property="RO"/>
				<Register offset="0x7F"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_DI_1" description="j83b_di_1 is J83B deinterleaving control register 1." value="0x24" startoffset="0x3C">
				<Member name="reg2j83b_lost_per" description="MPEG frame sync statistical period threshold in J83B mode. MPEG frame sync is unlocked when the number of invalid frames in the statistical period is greater than the reg2j83b_mpeg_lostlen threshold." range="7:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="reg2j83b_di_level" description="Interleaving level of the deinterleaver in J83B mode.&lt;br&gt;0: level 1&lt;br&gt;1: level 2" range="2" property="RW"/>
				<Member name="reg2j83b_di_err_allow" description="Whether bit errors are allowed in the interleaving information about the deinterleaver streams in J83B mode.&lt;br&gt;0: no&lt;br&gt;1: yes" range="1" property="RW"/>
				<Member name="reg2j83b_di_ctrl_word_en" description="Manual configuration enable for the interleaving mode of the deinterleaver in J83B mode.&lt;br&gt;0: automatic&lt;br&gt;1: manual" range="0" property="RW"/>
				<Register offset="0x3C"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_DI_2" description="j83b_di_2 is J83B deinterleaving control register 2." value="0x00" startoffset="0x3D">
				<Member name="reg2j83b_di_err_max" description="Maximum number of bit errors allowed in the interleaving information about the deinterleaver streams in J83B mode." range="7:4" property="RW"/>
				<Member name="reg2j83b_di_ctrl_word_in" description="Interleaving mode of the deinterleaver that is set manually in J83B mode." range="3:0" property="RW"/>
				<Register offset="0x3D"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_MFSYNC_1" description="j83b_mfsync_1 is J83B MPEG frame sync control register 1." value="0x00" startoffset="0x3E">
				<Member name="reg2j83b_mpeg_lost_en" description="Whether MPEG frame sync unlock is allowed in J83B mode." range="7" property="RW"/>
				<Member name="reg2j83b_mpeg_locklen" description="MPEG frame sync lock threshold in J83B mode." range="6:4" property="RW"/>
				<Member name="reg2j83b_mpeg_lostlen" description="Threshold for allowing MPEG frame sync unlock in J83B mode." range="3:0" property="RW"/>
				<Register offset="0x3E"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_MFSYNC_2" description="j83b_mfsync_2 is J83B MPEG frame sync status register 2." value="0x00" startoffset="0x3F">
				<Member name="tcm2reg_dummy_data" description="Reserved." range="7" property="RO"/>
				<Member name="j83b2reg_fec_sync_state" description="FEC frame sync state machine in J83B mode." range="6:4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="j83b2reg_mpeg_sync_state" description="MPEG frame sync state machine in J83B mode." range="2:0" property="RO"/>
				<Register offset="0x3F"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_FFSYNC_1" description="j83b_ffsync_1 is J83B FFSYNC control register 1." value="0x00" startoffset="0xBA">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="reg2j83b_fra_locken" description="The frame sync module is locked after a sync sequence and consecutive n valid frames are detected in sequence. The value of n is calculated as follows:&lt;br&gt;n = fra_acqmode + 1" range="5:3" property="RW"/>
				<Member name="reg2j83b_fra_lostlen" description="After the frame sync module is unlocked, if the positions of consecutive m sync sequences are incorrect, the frame sync module is unlocked and sync sequences are detected again. The value of m is calculated as follows:&lt;br&gt;m =fra_trkmode + 1" range="2:0" property="RW"/>
				<Register offset="0xBA"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_FFSYNC_2" description="j83b_ffsync_2 is J83B FFSYNC control register 2." value="0x00" startoffset="0xBB">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="reg2j83b_unlock_toler" description="When the frame sync module is not locked, the sync sequences of consecutive P frames do not transmit the phase change pulse to the TCM. The value of p is calculated as follows:&lt;br&gt;p = unlock_toler + 2" range="5:3" property="RW"/>
				<Member name="reg2j83b_lock_mismatch" description="Number of allowed error bits of the sync sequence before the frame sync module is locked. If the value is 0, no bit error is allowed." range="2:0" property="RW"/>
				<Register offset="0xBB"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_FFSYNC_3" description="j83b_ffsync_3 is J83B FFSYNC control register 3." value="0x00" startoffset="0xBC">
				<Member name="reserved" description="Reserved." range="7:3" property="-"/>
				<Member name="reg2j83b_lost_mismatch" description="Number of allowed error bits of the sync sequence after the frame sync module is locked. If the value is 0, no bit error is allowed." range="2:0" property="RW"/>
				<Register offset="0xBC"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_DR_1" description="j83b_di_1 is J83B descrambling control register 1." value="0x7F" startoffset="0xBD">
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="reg2j83b_dr_ini0" description="Initial value of the internal register a3." range="6:0" property="RW"/>
				<Register offset="0xBD"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_DR_2" description="j83b_di_2 is J83B descrambling control register 2." value="0x7F" startoffset="0xBE">
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="reg2j83b_dr_ini1" description="Initial value of the internal register ff1." range="6:0" property="RW"/>
				<Register offset="0xBE"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_DR_3" description="j83b_di_3 is J83B descrambling control register 3." value="0x7F" startoffset="0xBF">
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="reg2j83b_dr_ini2" description="Initial value of the internal register ff2." range="6:0" property="RW"/>
				<Register offset="0xBF"/>
			</RegisterGroup>
			<RegisterGroup name="SFREQ_ERR_CTRL_1" description="sfreq_err_ctrl_1 is parallel co-channel interference mitigation control register 1." value="0x40" startoffset="0x80">
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="sfreq_err_start" description="Start signal for parallel co-channel interference mitigation. The value 1 indicates enabled." range="6" property="RW"/>
				<Member name="sfreq_err_bypass" description="Bypass signal for parallel co-channel interference mitigation. The value 1 indicates bypass." range="5" property="RW"/>
				<Member name="sfreq_err_mask" description="Mask tap signal for parallel co-channel interference mitigation. The value 1 indicates tap mask." range="4:0" property="RW"/>
				<Register offset="0x80"/>
			</RegisterGroup>
			<RegisterGroup name="SFREQ_ERR_CTRL_2" description="sfreq_err_ctrl_2 is parallel co-channel interference mitigation control register 2." value="0x01" startoffset="0x81">
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="sfreq_err_step" description="Step coefficient for parallel co-channel interference mitigation." range="3:0" property="RW"/>
				<Register offset="0x81"/>
			</RegisterGroup>
			<RegisterGroup name="SFREQ_ERR_CTRL_3" description="sfreq_err_ctrl_3 is parallel co-channel interference mitigation control register 3." value="0x00" startoffset="0x82">
				<Member name="sfreq_err_coeffthres" description="Start threshold for parallel co-channel interference mitigation." range="7:0" property="RW"/>
				<Register offset="0x82"/>
			</RegisterGroup>
			<RegisterGroup name="SFREQ_FIR_SEL" description="sfreq_fir_sel is a parallel co-channel interference mitigation control register." value="0x00" startoffset="0x83">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="cr_lost_count_en" description="CR unlock count enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="5" property="RW"/>
				<Member name="sfreq_fir_sel" description="Read coefficient select register for parallel co-channel interference mitigation." range="4:0" property="RW"/>
				<Register offset="0x83"/>
			</RegisterGroup>
			<RegisterGroup name="SFREQ_FIR_READ" description="sfreq_fir_read is a parallel co-channel interference mitigation status register." value="0x00" startoffset="0x84">
				<Member name="sfreq_fir_read" description="Read coefficient register for parallel co-channel interference mitigation. The coefficients are selected based on the value of sfreq_fir_sel." range="7:0" property="RO"/>
				<Register offset="0x84"/>
			</RegisterGroup>
			<RegisterGroup name="SFREQ_AGC_BIT_SELECT" description="sfreq_agc_bit_select is a frequency jitter control register." value="0x08" startoffset="0x88">
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="dephase_freq_jit_blk_en" description="Frequency jitter enable." range="3" property="RW"/>
				<Member name="freq_jit_dect_bypass" description="Frequency jitter bypass." range="2" property="RW"/>
				<Member name="agc_bit_select" description="AGC coefficient select. The AGC module selects coefficients based on this value." range="1:0" property="RW"/>
				<Register offset="0x88"/>
			</RegisterGroup>
			<RegisterGroup name="SFREQ_COUNT_OUT_1" description="sfreq_count_out_1 is frequency jitter status register 1." value="0x00" startoffset="0xA2">
				<Member name="overflow_count_out_snap" description="Lower eight bits of the phase of the anti frequency jitter module or the counted frequency." range="7:0" property="RO"/>
				<Register offset="0xA2"/>
			</RegisterGroup>
			<RegisterGroup name="SFREQ_COUNT_OUT_2" description="sfreq_count_out_2 is frequency jitter status register 2." value="0x00" startoffset="0xA3">
				<Member name="overflow_count_out_snap" description="Middle eight bits of the phase of the anti frequency jitter module or the counted frequency." range="7:0" property="RO"/>
				<Register offset="0xA3"/>
			</RegisterGroup>
			<RegisterGroup name="SFREQ_COUNT_OUT_3" description="sfreq_count_out_3 is frequency jitter status register 3." value="0x00" startoffset="0xA4">
				<Member name="overflow_count_out_snap" description="Upper eight bits of the phase of the anti frequency jitter module or the counted frequency." range="7:0" property="RO"/>
				<Register offset="0xA4"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_FREQ_JITV4_0" description="j83b_freq_jitv4_0 is frequency jitter control register 0." value="0x08" startoffset="0xCB">
				<Member name="reg2freq_state0cnt" description="Phase decision threshold. When this threshold is reached, the anti frequency jitter module is switched from status 0 to status 1." range="7:4" property="RW"/>
				<Member name="reg2freq_state1cnt" description="Phase decision threshold. When this threshold is reached, the anti frequency jitter module is switched from status 1 to status 0." range="3:0" property="RW"/>
				<Register offset="0xCB"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_FREQ_JITV4_1" description="j83b_freq_jitv4_1 is frequency jitter control register 1." value="0x23" startoffset="0xCC">
				<Member name="reg2freq_state1freq" description="Frequency decision threshold. When this threshold is reached, the anti frequency jitter module is switched from status 1 to status 0." range="7:4" property="RW"/>
				<Member name="reg2freq_state_hold" description="Status count threshold of the anti frequency jitter module. This field is cleared when the status count is greater than or equal to the threshold." range="3:0" property="RW"/>
				<Register offset="0xCC"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_FREQ_JITV4_2" description="j83b_freq_jitv4_2 is frequency jitter control register 2." value="0xA3" startoffset="0xCD">
				<Member name="reg2freq_action" description="Activation signal of the anti frequency jitter module." range="7" property="RW"/>
				<Member name="reg2freq_ped_len" description="Buffer depth of the ped output data signed bits.&lt;br&gt;0: 64&lt;br&gt;1: 128" range="6" property="RW"/>
				<Member name="reg2freq_start_eq_state" description="Start working status of the anti frequency jitter module. The module starts to work when the value of cr_state is greater than this value." range="5:3" property="RW"/>
				<Member name="reg2freq_stacnt" description="Statistical period threshold. Its value is a multiple of 65536 data segments." range="2:0" property="RW"/>
				<Register offset="0xCD"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_FREQ_JITV4_3" description="j83b_freq_jitv4_3 is frequency jitter control register 3." value="0x1B" startoffset="0xCE">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="reg2freq_ped_thres" description="Confidence level of the average ped value." range="5:3" property="RW"/>
				<Member name="reg2freq_ped_alpha" description="Alpha coefficient of the ped." range="2:0" property="RW"/>
				<Register offset="0xCE"/>
			</RegisterGroup>
			<RegisterGroup name="J83B_FREQ_JITV4_4" description="j83b_freq_jitv4_4 is frequency jitter control register 4." value="0x28" startoffset="0xCF">
				<Member name="reg2freq_ped_cnt" description="Ped output statistic threshold." range="7:0" property="RW"/>
				<Register offset="0xCF"/>
			</RegisterGroup>
			<RegisterGroup name="DEPHASE_GAIN_K_HI" description="dephase_gain_k_hi is a dephase noise control register." value="0x08" startoffset="0xE1">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="gain_k_hi" description="Upper six bits of the gain coefficient of the dephase noise." range="5:0" property="RW"/>
				<Register offset="0xE1"/>
			</RegisterGroup>
			<RegisterGroup name="DEPHASE_GAIN_K_LO" description="dephase_gain_k_lo is a dephase noise control register." value="0xC2" startoffset="0xE2">
				<Member name="gain_k_lo" description="Lower eight bits of the gain coefficient of the dephase noise." range="7:0" property="RW"/>
				<Register offset="0xE2"/>
			</RegisterGroup>
			<RegisterGroup name="DEPHASE_STA_NUM_BASE_HI" description="dephase_sta_num_base_hi is a dephase noise control register." value="0x08" startoffset="0xE3">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="sta_num_base_hi" description="Upper six bits of the number of constellation points for estimating the average Gaussian white noise." range="5:0" property="RW"/>
				<Register offset="0xE3"/>
			</RegisterGroup>
			<RegisterGroup name="DEPHASE_STA_NUM_BASE_LO" description="dephase_sta_num_base_lo is a dephase noise control register." value="0x00" startoffset="0xE4">
				<Member name="sta_num_base_lo" description="Lower eight bits of the number of constellation points for estimating the average Gaussian white noise." range="7:0" property="RW"/>
				<Register offset="0xE4"/>
			</RegisterGroup>
			<RegisterGroup name="DEPHASE_SNR_HTRES_HI" description="dephase_snr_htres_hi is a dephase noise control register." value="0x01" startoffset="0xE5">
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="snr_thres_hi" description="Upper five bits of the Gaussian white noise threshold." range="4:0" property="RW"/>
				<Register offset="0xE5"/>
			</RegisterGroup>
			<RegisterGroup name="DEPHASE_SNR_HTRES_LO" description="dephase_snr_htres_lo is a dephase noise control register." value="0x37" startoffset="0xE6">
				<Member name="snr_thres_lo" description="Lower eight bits of the Gaussian white noise threshold." range="7:0" property="RW"/>
				<Register offset="0xE6"/>
			</RegisterGroup>
			<RegisterGroup name="DEPHASE_SELECT_KL_THRES" description="dephase_select_kl_thres is a dephase noise control register." value="0x07" startoffset="0xE7">
				<Member name="select_kl_thres" description="Maximum number of consecutive times that the Gaussian white noise is greater than the noise threshold. When the counter value is greater than or equal to the maximum value, the system is switched to low SNR mode." range="7:0" property="RW"/>
				<Register offset="0xE7"/>
			</RegisterGroup>
			<RegisterGroup name="DEPHASE_SELECT_EQ_THRES" description="dephase_select_eq_thres is a dephase noise control register." value="0x07" startoffset="0xE8">
				<Member name="select_eq_thres" description="Maximum number of consecutive times that the Gaussian white noise is less than the noise threshold. When the counter value is greater than or equal to the threshold, the system is switched to high SNR mode." range="7:0" property="RW"/>
				<Register offset="0xE8"/>
			</RegisterGroup>
			<RegisterGroup name="DEPHASE_STATE4WORK_DELAY" description="dephase_state4work_delay is a dephase noise control register." value="0x13" startoffset="0xE9">
				<Member name="dephase_state4work_delay" description="dephase_state4work_delay x 212 clock cycles later after cr_state is 5." range="7:0" property="RW"/>
				<Register offset="0xE9"/>
			</RegisterGroup>
			<RegisterGroup name="DEPHASE_CTRL" description="dephase_ctrl is a dephase noise control register." value="0x0B" startoffset="0xEA">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="select_kl_fec" description="Dephase output select.&lt;br&gt;1: The data without dephase processing is output.&lt;br&gt;2: The data after dephase noise processing is output.&lt;br&gt;0 or 3: The output data with or without dephase noise processing is determined by another register." range="5:4" property="RW"/>
				<Member name="ffe_enable" description="Last four FFE taps enable. The value 0 indicates that the last four taps do not work." range="3" property="RW"/>
				<Member name="eq_addr_bypass" description="FFE taps 10–15 bypass. The value 1 indicates that the taps 10–15 do not work." range="2" property="RW"/>
				<Member name="dephase_blk_en" description="Dephase noise enable. The value 1 indicates that the phase noise module works properly." range="1" property="RW"/>
				<Member name="remove_fm_blk_en" description="This bit controls the CR working status by working with the dephase noise enable bit. Either of the two bits must be high." range="0" property="RW"/>
				<Register offset="0xEA"/>
			</RegisterGroup>
			<RegisterGroup name="SFREQ_CENTER_SEL" description="sfreq_center_sel is a serial co-channel interference mitigation control register." value="0x01" startoffset="0xF9">
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="sfreq_bypass" description="Serial co-channel interference mitigation bypass, active high." range="6" property="RW"/>
				<Member name="sfreq_center_sel" description="Central tap of the serial co-channel interference mitigation module. There are six taps and each bit corresponds to one tap. Only one bit can be 1 each time." range="5:0" property="RW"/>
				<Register offset="0xF9"/>
			</RegisterGroup>
			<RegisterGroup name="SFREQ_N6" description="sfreq_n6 is a serial co-channel interference mitigation control register." value="0x0F" startoffset="0xFA">
				<Member name="sfreq_swith_cnt" description="Threshold for switching the counter of the sfreq serial co-channel interference mitigation module. Its value is a multiple of 8192 data segment. When the threshold is (3 + sfreq_swith_cnt) x 8192, data is output to the equalizer." range="7:4" property="RW"/>
				<Member name="sfreq_n6" description="n6 parameter." range="3:0" property="RW"/>
				<Register offset="0xFA"/>
			</RegisterGroup>
			<RegisterGroup name="SFREQ_MASK" description="sfreq_mask is a tap coefficient mask control register." value="0x00" startoffset="0xFB">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="sfreq_mask" description="Tap coefficient mask signal. There are six taps and each tap corresponds to one bit. High level indicates mask enable." range="5:0" property="RW"/>
				<Register offset="0xFB"/>
			</RegisterGroup>
			<RegisterGroup name="SFREQ_STEP" description="sfreq_step is coefficient update step control register." value="0x08" startoffset="0xFC">
				<Member name="sfreq_step1" description="Coefficient update step 1." range="7:4" property="RW"/>
				<Member name="sfreq_step2" description="Coefficient update step 2." range="3:0" property="RW"/>
				<Register offset="0xFC"/>
			</RegisterGroup>
			<RegisterGroup name="SFREQ_COEEFFTHREQS" description="sfreq_coeeffthreqs is a serial co-channel interference mitigation control register." value="0x00" startoffset="0xFD">
				<Member name="sfreq_coeffthres" description="Thresholds for enabling and disabling the serial co-channel interference mitigation module." range="7:0" property="RW"/>
				<Register offset="0xFD"/>
			</RegisterGroup>
			<RegisterGroup name="SFREQ_REMOVE_AGC_SCALE" description="sfreq_remove_agc_scale is an anti amplitude jitter control register." value="0x1C" startoffset="0xFE">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="remove_agc_scale" description="Anti amplitude jitter calculation parameters." range="5:0" property="RW"/>
				<Register offset="0xFE"/>
			</RegisterGroup>
			<RegisterGroup name="SFREQ_REMOVE_AGC_COEF" description="sfreq_remove_agc_coef is an anti amplitude jitter control register." value="0x04" startoffset="0xFF">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="remove_agc_swith" description="Flag of switching the working status of the anti amplitude jitter module." range="5" property="RO"/>
				<Member name="remove_agc_jit_bypass" description="Anti amplitude jitter bypass, active high." range="4" property="RW"/>
				<Member name="remove_agc_coef" description="Normalization coefficient for anti amplitude jitter." range="3:0" property="RW"/>
				<Register offset="0xFF"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SF" i2cSupport="false">
			<Module baseAddress="0x600D0000"/>
			<Module baseAddress="0x600D1000"/>
			<Module baseAddress="0x600D2000"/>
			<RegisterGroup name="MDIO_RWCTRL" description="MDIO_RWCTRL is an MDIO command word register.The register does not support soft reset." value="0x00008000" startoffset="0x1100">
				<Member name="cpu_data_in" description="Data that is written to the PHY by the MDIO module.&lt;br&gt;On write, the CPU first writes the 16-bit data to be written by the MDIO module to this register." range="31:16" property="RW"/>
				<Member name="finish" description="PHY read/write operation complete.&lt;br&gt;0: not complete&lt;br&gt;1: complete&lt;br&gt;When another read/write operation is required, the CPU must clear this bit first." range="15" property="RW"/>
				<Member name="reserved" description="Reserved." range="14" property="-"/>
				<Member name="rw" description="PHY read or write access control.&lt;br&gt;0: read&lt;br&gt;1: write" range="13" property="RW"/>
				<Member name="phy_exaddr" description="Physical address of the external PHY.&lt;br&gt;One MDIO interface can be used to read or write multiple external PHYs. Each PHY maps to one address. When only one external PHY is connected, this bit is equivalent to UD_MDIO_PHYADDR[phy0_addr] or UD_MDIO_PHYADDR[phy1_addr]." range="12:8" property="RW"/>
				<Member name="frq_dv" description="Clock divider of the MDC (MDIO interface clock) when the external PHY is read or written.&lt;br&gt;The following describes the mapping between frq_dv and MDC frequency by taking the frequency 100 MHz of the main clock as an example:&lt;br&gt;000: The frequency of the working main clock is divided by 50 and the obtained frequency is 2 MHz.&lt;br&gt;001: The working main clock is divided by 100 and the obtained frequency is 1 MHz.&lt;br&gt;010: The working main clock is divided by 200 and the obtained frequency is 512 kHz.&lt;br&gt;011: The working main clock is divided by 400 and the obtained frequency is 256 kHz.&lt;br&gt;100: The working main clock is divided by 800 and the obtained frequency is 128 kHz.&lt;br&gt;101: The working main clock is divided by 1,600 and the obtained frequency is 64 kHz.&lt;br&gt;110: The working main clock is divided by 3,200 and the obtained frequency is 32 kHz.&lt;br&gt;111: The working main clock is divided by 6,400 and the obtained frequency is 16 kHz." range="7:5" property="RW"/>
				<Member name="phy_inaddr" description="Internal register address of the external PHY. This address is presented by a 5-bit binary number." range="4:0" property="RW"/>
				<Register offset="0x1100"/>
			</RegisterGroup>
			<RegisterGroup name="MDIO_RO_DATA" description="MDIO_RO_DATAMDIO is a read data register. The register does not support soft reset." value="0x00000000" startoffset="0x1104">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="cpu_data_out" description="Data register used by the MDIO module to perform read operation on the PHY. The MDIO module first writes the 16-bit data read from the PHY to this register." range="15:0" property="RO"/>
				<Register offset="0x1104"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MDIO_PHYADDR" description="UD_MDIO_PHYADDR is a PHY physical address register. The register does not support softreset." value="0x00000001">
				<Member name="reserved" description="Reserved." range="31:5" property="-"/>
				<Member name="phy_addr" description="Physical address of the external PHY." range="4:0" property="RW"/>
				<Register offset="0x0108"/>
				<Register offset="0x2108"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MDIO_RO_STAT" description="UD_MDIO_RO_STAT is a PHY status register. The register does not support soft reset." value="0x00000000">
				<Member name="reserved" description="Reserved." range="31:3" property="-"/>
				<Member name="speed_mdio2mac" description="Port speed obtained from the MDIO interface, that is, 10 Mbit/s or 100 Mbit/s working mode.&lt;br&gt;0: 10 Mbit/s&lt;br&gt;1: 100 Mbit/s" range="2" property="RO"/>
				<Member name="link_mdio2mac" description="Port link status obtained from the MDIO interface.&lt;br&gt;0: No link exists.&lt;br&gt;1: A link exists." range="1" property="RO"/>
				<Member name="duplex_mdio2mac" description="Port duplex working status obtained from the MDIO interface.&lt;br&gt;0: half-duplex&lt;br&gt;1: full-duplex" range="0" property="RO"/>
				<Register offset="0x010C"/>
				<Register offset="0x210C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MDIO_ANEG_CTRL" description="UD_MDIO_ANEG_CTRLPHY is an offset address configuration register for PHY statuses.The register does not support soft reset.Note:If the PHY speed status bit is bit[14] of the register with the address of 17, internal_addr_speed is set to0x11 and speed_index is set to 0xE. In this case, the bit value can be read by using the MDIO interfaceand served as the current working speed mode of the PHY." value="0x04631EA9">
				<Member name="reserved" description="Reserved." range="31:27" property="-"/>
				<Member name="internal_addr_speed" description="Address of the register in the PHY to store the status information (speed). The default value is set according to Intel 9785." range="26:22" property="RW"/>
				<Member name="internal_addr_link" description="Address of the register in the PHY to store the status information (link). The default value is set according to Intel 9785." range="21:17" property="RW"/>
				<Member name="internal_addr_duplex" description="Address of the register in the PHY to store the status information (duplex). The default value is set according to Intel 9785." range="16:12" property="RW"/>
				<Member name="speed_index" description="Offset address in the PHY status register that is used to store the speed information. The default value is set according to Intel 9785." range="11:8" property="RW"/>
				<Member name="link_index" description="Offset address in the PHY status register that is used to store the link information. The default value is set according to Intel 9785." range="7:4" property="RW"/>
				<Member name="duplex_index" description="Offset address in the PHY status register that is used to store the duplex information. The default value is set according to Intel 9785." range="3:0" property="RW"/>
				<Register offset="0x0110"/>
				<Register offset="0x2110"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MDIO_IRQENA" description="UD_MDIO_IRQENA is a scan mask register for MDIO status changes. The register does notsupport soft reset.Note:If the status information about the PHY connecting to the port cannot be obtained in scanning modeby configuring UD_MDIO_ANEG_CTRL, you can scan the PHY status register by usingMDIO_RWCTRL to check whether the port status changes and generate an interrupt to instructsoftware to process the interrupt.link_partner status change refers to the change of any bit of link, speed, and duplex." value="0x00000000">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="link_partner_ch_mask" description="Port link partner status scan change interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" property="RW"/>
				<Member name="speed_ch_mask" description="Port speed mode scan change interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" property="RW"/>
				<Member name="link_ch_mask" description="Port link mode scan change interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" property="RW"/>
				<Member name="duplex_ch_mask" description="Port duplex mode scan change interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" property="RW"/>
				<Register offset="0x0114"/>
				<Register offset="0x2114"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_PORTSEL" description="UD_MAC_PORTSEL is a port working status control register. The register does not supportsoft reset." value="0x00000001">
				<Member name="reserved" description="Reserved." range="31:" property="-"/>
				<Member name="mii_rmii" description="Interface mode select.&lt;br&gt;0: MII&lt;br&gt;1: RMII" range="1" property="RW"/>
				<Member name="stat_ctrl" description="Port working status information select.&lt;br&gt;0: status information obtained from the MDIO interface&lt;br&gt;1: status information set by the CPU" range="0" property="RW"/>
				<Register offset="0x0200"/>
				<Register offset="0x2200"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_RO_STAT" description="UD_MAC_RO_STAT is a port status register. The register does not support soft reset." value="0x00000000">
				<Member name="reserved" description="Reserved." range="31:3" property="-"/>
				<Member name="speed_stat" description="Current speed mode of the port.&lt;br&gt;0: 10 Mbit/s&lt;br&gt;1: 100 Mbit/s" range="2" property="RO"/>
				<Member name="link_stat" description="Current link status of the port.&lt;br&gt;0: No link exists.&lt;br&gt;1: A link exists." range="1" property="RO"/>
				<Member name="duplex_stat" description="Current duplex status of the port.&lt;br&gt;0: half duplex&lt;br&gt;1: full duplex" range="0" property="RO"/>
				<Register offset="0x0204"/>
				<Register offset="0x2204"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_PORTSET" description="UD_MAC_PORTSET is a port working status configuration register. The register does notsupport soft reset." value="0x00000000">
				<Member name="reserved" description="Reserved." range="31:3" property="-"/>
				<Member name="speed_stat_dio" description="Port speed mode set by the CPU.&lt;br&gt;0: 10 Mbit/s&lt;br&gt;1: 100 Mbit/s" range="2" property="RW"/>
				<Member name="link_stat_dio" description="Port link status set by the CPU.&lt;br&gt;0: No link exists.&lt;br&gt;1: A link exists." range="1" property="RW"/>
				<Member name="duplex_stat_dio" description="Port duplex mode set by the CPU.&lt;br&gt;0: half duplex&lt;br&gt;1: full duplex" range="0" property="RW"/>
				<Register offset="0x0208"/>
				<Register offset="0x2208"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_STAT_CHANGE" description="UD_MAC_STAT_CHANGE is a port status change indicator register. The register does notsupport soft reset." value="0x00000000">
				<Member name="reserved" description="Reserved." range="31:3" property="-"/>
				<Member name="speed_stat_ch" description="Port speed mode change indicator.&lt;br&gt;0: No change occurs.&lt;br&gt;1: A change occurs.&lt;br&gt;Writing 1 clears this register." range="2" property="WC"/>
				<Member name="link_stat_ch" description="Port link status change indicator.&lt;br&gt;0: No change occurs.&lt;br&gt;1: A change occurs.&lt;br&gt;Writing 1 clears this register." range="1" property="WC"/>
				<Member name="duplex_stat_ch" description="Port duplex mode change indicator.&lt;br&gt;0: No change occurs.&lt;br&gt;1: A change occurs.&lt;br&gt;Writing 1 clears this register." range="0" property="WC"/>
				<Register offset="0x020C"/>
				<Register offset="0x220C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_SET" description="UD_MAC_SET is an MAC function configuration register. The register does not support softreset." value="0x202755EE">
				<Member name="reversed" description="Reserved." range="31:30" property="-"/>
				<Member name="add_pad_en" description="Port auto-add PAD enable during transmission.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="crcgen_dis" description="Port CRC generation disable control.&lt;br&gt;0: CRC is recalculated for the transmitted frame.&lt;br&gt;1: CRC is not recalculated for the transmitted frame." range="28" property="RW"/>
				<Member name="cntr_rdclr_en" description="Port statistics counter read clear enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="cntr_clr_all" description="Port statistics counter clear control.&lt;br&gt;0: not clear&lt;br&gt;1: clear&lt;br&gt;Note: If cntr_clr_all is set to 1, the next complete clear operation can be performed only after this bit is set to 0 and then to 1." range="26" property="RW"/>
				<Member name="cntr_roll_dis" description="Port statistics acyclic counter enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" property="RW"/>
				<Member name="colthreshold" description="Port collision count statistics threshold.&lt;br&gt;The default value is 0x1, which indicates the count of frames with one collision." range="24:21" property="RW"/>
				<Member name="in_loop_en" description="Port inner loopback enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: Inloop and outer loopback cannot be enabled at the same time. When the network interface is in normal status, you need to perform soft reset on the module after changing the configuration of the inner loopback or outer loopback." range="20" property="RW"/>
				<Member name="ex_loop_en" description="Port outer loopback enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: Inloop and outer loopback cannot be enabled at the same time. When the network interface is in normal status, you need to perform soft reset on the module after changing the configuration of the inner loopback or outer loopback." range="19" property="RW"/>
				<Member name="pause_en" description="Port pause frame transmit enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="rx_shframe_en" description="Port short frame receive enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: If rx_shframe_en is set to 1, the minimum length of the received frame is rx_min_thr. If rx_shframe_en is set to 0, the minimum frame length is 64 bytes (including CRC) by default." range="17" property="RW"/>
				<Member name="rx_min_thr" description="Minimum length of the received frame.&lt;br&gt;The value ranges from 42 bytes to 63 bytes. The default value is 42 bytes.&lt;br&gt;Note: If rx_min_thr is set to a value smaller than 42, 42 is used." range="16:11" property="RW"/>
				<Member name="len_max" description="Maximum length of the received frame. The default value is 1,518 bytes.&lt;br&gt;The value ranges from 1,518 bytes to 1,535 bytes.&lt;br&gt;Note: If len_max is set to a value greater than 2000, 2000 is used. If len_max is set to a value smaller than 256, 256 is used." range="10:0" property="RW"/>
				<Register offset="0x0210"/>
				<Register offset="0x2210"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_HOSTMAC_L32" description="GLB_HOSTMAC_L32 is a lower 32-bit register for the local MAC address. The register doesnot support soft reset." value="0x00000000" startoffset="0x1300">
				<Member name="local_mac" description="Lower 32 bits of the local MAC address." range="31:0" property="RW"/>
				<Register offset="0x1300"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_HOSTMAC_H16" description="GLB_HOSTMAC_H16 is an upper 16-bit register for the local MAC address. The registerdoes not support soft reset." value="0x00000000" startoffset="0x1304">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="local_mac_47_32_" description="Upper 16 bits of the local MAC address." range="15:0" property="RW"/>
				<Register offset="0x1304"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_SOFT_RESET" description="GLB_SOFT_RESET is an internal soft reset register. The register does not support soft reset.Note:The time for each soft reset must last 2 ms or more." value="0x00000000" startoffset="0x1308">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="down_port_rst" description="Downstream port internal soft reset.&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;To clear soft reset in soft reset status, you must set this bit to 0." range="3" property="RW"/>
				<Member name="up_port_rst" description="Upstream port internal soft reset.&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;To clear soft reset in soft reset status, you must set this bit to 0." range="2" property="RW"/>
				<Member name="bus_soft_reset" description="AHB bus clock domain internal soft reset.&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;To clear soft reset in soft reset status, you must set this bit to 0." range="1" property="RW"/>
				<Member name="soft_reset" description="Internal soft reset.&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;To clear soft reset in soft reset status, you must set this bit to 0." range="0" property="RW"/>
				<Register offset="0x1308"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_FWCTRL" description="GLB_FWCTRL is a forward control register. The register does not support soft reset.Note:If the enable control bit for forcibly forwarding frames to the CPU port and an external port is valid,all valid received frames are forcibly forwarded to the CPU port and the external port.If the port forward allow bit is disabled, the port may not receive packets even if the forcibleforwarding bit is enabled.The VLAN function includes VLAN forward control as well as addition, deletion, and replacementof VLAN tags during packet forwarding." value="0x00000020" startoffset="0x1310">
				<Member name="reserved" description="Reserved." range="31:12" property="-"/>
				<Member name="fwall2cpu_down" description="Indicates whether to forcibly forward all valid frames received by the downstream port to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="11" property="RW"/>
				<Member name="fwall2up_down" description="Indicates whether to forcibly forward all valid frames received by the downstream port to the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="10" property="RW"/>
				<Member name="fw2cpu_ena_down" description="Downstream port received frame forwarded to CPU port enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="fw2up_ena_down" description="Downstream port received frame forwarded to upstream port enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="fwall2cpu_up" description="Indicates whether to forcibly forward all valid frames received by the upstream port to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="7" property="RW"/>
				<Member name="fwall2down_up" description="Indicates whether to forcibly forward all valid frames received by the upstream port to the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="6" property="RW"/>
				<Member name="fw2cpu_ena_up" description="Upstream port received frame forwarded to CPU port enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="fw2down_ena_up" description="Upstream port received frame forwarded to downstream port enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" property="-"/>
				<Member name="vlan_ena" description="VLAN enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x1310"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MACTCTRL" description="GLB_MACTCTRL is an MAC filter list control register. The register does not support softreset.Note:If the highest byte of a destination MAC address is even, the frame is a unicast frame.If the highest byte of a destination MAC address is odd, the frame is a multicast frame.If all bytes of a destination MAC address are 0xFF, the frame is a broadcast frame." value="0x00000020" startoffset="0x1314">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="mact_ena_down" description="All MAC filters enable of the downstream port.&lt;br&gt;0: disabled (no MAC filter is used)&lt;br&gt;1: enabled (a MAC filter is used)" range="15" property="RW"/>
				<Member name="reserved" description="Reserved." range="14" property="-"/>
				<Member name="broad2cpu_down" description="Indicates whether to forward the broadcast frames received by the downstream port to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="13" property="RW"/>
				<Member name="broad2up_down" description="Indicates whether to forward the broadcast frames received by the downstream port to the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="12" property="RW"/>
				<Member name="multi2cpu_down" description="Indicates whether to forward the multicast frames (not listed in the filter list) received by the downstream port to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="11" property="RW"/>
				<Member name="multi2up_down" description="Indicates whether to forward the multicast frames (not listed in the filter list) received by the downstream port to the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="10" property="RW"/>
				<Member name="uni2cpu_down" description="Indicates whether to forward the unicast frames (not listed in the filter list) received by the downstream port to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="9" property="RW"/>
				<Member name="uni2up_down" description="Indicates whether to forward the unicast frames (not listed in the filter list) received by the downstream port to the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="8" property="RW"/>
				<Member name="mact_ena_up" description="All MAC filters enable of the upstream port.&lt;br&gt;0: disabled (no MAC filter is used)&lt;br&gt;1: enabled (a MAC filters is used)" range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6" property="-"/>
				<Member name="broad2cpu_up" description="Indicates whether to forward the broadcast frames received by the upstream port to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="5" property="RW"/>
				<Member name="broad2down_up" description="Indicates whether to forward the broadcast frames received by the upstream port to the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="4" property="RW"/>
				<Member name="multi2cpu_up" description="Indicates whether to forward the multicast frames received by the upstream port but not listed in the filter list to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="3" property="RW"/>
				<Member name="multi2down_up" description="Indicates whether to forward the multicast frames (not listed in the filter list) received by the upstream port to the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="2" property="RW"/>
				<Member name="uni2cpu_up" description="Indicates whether to forward the unicast frames (not listed in the filter list) received by the upstream port to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="1" property="RW"/>
				<Member name="uni2down_up" description="Indicates whether to forward the unicast frames (not listed in the filter list) received by the upstream port to the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="0" property="RW"/>
				<Register offset="0x1314"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_ENDIAN_MOD" description="GLB_ENDIAN_MOD is an endian mode control register. The register does not support softreset." value="0x00000003" startoffset="0x1318">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="in_edian" description="Endian mode of writing to the SDRAM during packet receiving.&lt;br&gt;0: big-endian mode&lt;br&gt;1: little-endian mode&lt;br&gt;Data is reversed by byte." range="1" property="RW"/>
				<Member name="out_edian" description="Endian mode of reading the SDRAM during packet transmitting.&lt;br&gt;0: big-endian mode&lt;br&gt;1: little-endian mode." range="0" property="RW"/>
				<Register offset="0x1318"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_UNVLAN_STAT" description="GLB_UNVLAN_STAT is an unknown VLAN information indicator register. The registerdoes not support soft reset." value="0x00000000" startoffset="0x131C">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="vlanm_sport" description="Number of the source port for receiving unknown VLAN member frames.&lt;br&gt;0: The source port is an upstream port.&lt;br&gt;1: The source port is a downstream port." range="28" property="RO"/>
				<Member name="unknown_vlanm_id" description="VLAN ID of the received unknown VLAN member frame." range="27:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="vlan_sport" description="Number of the source port for receiving unknown VLAN frames.&lt;br&gt;0: The source port is an upstream port.&lt;br&gt;1: The source port is a downstream port." range="12" property="RO"/>
				<Member name="unknown_vlan_id" description="VLAN ID of the received unknown VLAN frame." range="11:0" property="RO"/>
				<Register offset="0x131C"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_NOVLANCTRL" description="GLB_NOVLANCTRL is a forward control register for frames without VLAN tags. Theregister does not support soft reset." value="0x00000000" startoffset="0x1320">
				<Member name="reserved" description="Reserved." range="31:12" property="-"/>
				<Member name="tagsel_down" description="Indicates whether to add the VLAN tags of the receive port or transmit port when the frames without VLAN tags received from the downstream port are forwarded.&lt;br&gt;0: Add the VLAN tags of the transmit port.&lt;br&gt;1: Add the VLAN tags of the receive port.&lt;br&gt;This bit is valid only when vtag_up is set to 1." range="11" property="RW"/>
				<Member name="vtag_down" description="Indicates whether to add VLAN tags to the frames to be transmitted when the frames without VLAN tags received from the downstream port are forwarded to the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="10" property="RW"/>
				<Member name="fw_down" description="Indicates whether to forward the frames without VLAN tags received from the downstream port to the corresponding port.&lt;br&gt;0: no&lt;br&gt;1: yes&lt;br&gt;Where, bit[8] corresponds to the CPU port and bit[9] corresponds to the upstream port." range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="tagsel_up" description="Indicates whether to add the VLAN tags of the receive port or transmit port when the frames without VLAN tags received from the upstream port are forwarded.&lt;br&gt;0: Add the VLAN tags of the transmit port.&lt;br&gt;1: Add the VLAN tags of the receive port.&lt;br&gt;This bit is valid only when vtag_up is set to 1." range="3" property="RW"/>
				<Member name="vtag_up" description="Indicates whether to add VLAN tags to the frames to be transmitted when the frames without VLAN tags received from the upstream port are forwarded to the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="2" property="RW"/>
				<Member name="fw_up" description="Indicates whether to forward the frames without VLAN tags received from the upstream port to the corresponding port.&lt;br&gt;0: no&lt;br&gt;1: yes&lt;br&gt;Where, bit[0] corresponds to the CPU port and bit[1] corresponds to the downstream port." range="1:0" property="RW"/>
				<Register offset="0x1320"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_UNKNOWN_VLAN" description="GLB_UNKNOWN_VLAN is an unknown VLAN control register. The register does notsupport soft reset." value="0x00000000" startoffset="0x1324">
				<Member name="reserved" description="Reserved." range="31:13" property="-"/>
				<Member name="unvlanm_vtag_down" description="Indicates whether to add VLAN tags to the frames to be transmitted when the unknown VLAN member frames received from the downstream port are forwarded to the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="12" property="RW"/>
				<Member name="unvlanm_vtag_up" description="Indicates whether to add VLAN tags to the frames to be transmitted when the unknown VLAN member frames received from the upstream port are forwarded to the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="11" property="RW"/>
				<Member name="unvlanm_vmem" description="Indicates whether to forward the unknown VLAN member frames received from a port to the corresponding port.&lt;br&gt;0: no&lt;br&gt;1: yes&lt;br&gt;Where, bit[8] corresponds to the upstream port, bit[9] corresponds to the CPU port, and bit[10] corresponds to the downstream port." range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="unvlan_vtag_down" description="Indicates whether to add VLAN tags to the frames to be transmitted when the unknown VLAN frames received from the downstream port are forwarded to the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="4" property="RW"/>
				<Member name="unvlan_vtag_up" description="Indicates whether to add VLAN tags to the frames to be transmitted when the unknown VLAN frames received from the upstream port are forwarded to the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="3" property="RW"/>
				<Member name="unvlan_vmem" description="Indicates whether to forward the unknown VLAN frames received from a port to the corresponding port.&lt;br&gt;0: no&lt;br&gt;1: yes&lt;br&gt;Where, bit[0] corresponds to the upstream port, bit[1] corresponds to the CPU port, and bit[2] corresponds to the downstream port." range="2:0" property="RW"/>
				<Register offset="0x1324"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_CPU_VLANCTRL" description="GLB_CPU_VLANCTRL is a CPU port VLAN control register. The register does not supportsoft reset." value="0x00000001" startoffset="0x1328">
				<Member name="reserved" description="Reserved." range="31:19" property="-"/>
				<Member name="cpu2down_addvlan" description="Indicates whether the logic adds VLAN tags to the frames that are forwarded by the CPU port to the downstream port.&lt;br&gt;0: no (software adds the VLAN tags)&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="deltag_down" description="Indicates whether to delete VLAN tags from the frames that are forwarded by the downstream port to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16:15" property="-"/>
				<Member name="cpu2up_addvlan" description="Indicates whether the logic adds VLAN tags to the frames that are forwarded by the CPU port to the upstream port.&lt;br&gt;0: no (software adds the VLAN tags)&lt;br&gt;1: yes" range="14" property="RW"/>
				<Member name="deltag_up" description="Indicates whether to delete VLAN tags from the frames that are forwarded by the upstream port to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="13" property="RW"/>
				<Member name="reserved" description="Reserved." range="12" property="-"/>
				<Member name="cpu_vid" description="VLAN ID of the CPU port." range="11:0" property="RW"/>
				<Register offset="0x1328"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_PORT_VLANID" description="GLB_PORT_VLANID is an external port VLAN ID register. The register does not supportsoft reset." value="0x00010001" startoffset="0x132C">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="down_vid" description="VLAN ID of the downstream port." range="27:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="up_vid" description="VLAN ID of the upstream port." range="11:0" property="RW"/>
				<Register offset="0x132C"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_IRQ_STAT" description="GLB_IRQ_STAT is an interrupt status register. The register does not support soft reset." value="0x00000000" startoffset="0x1330">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="int_rxd_down" description="Interrupt status (multi-packet interrupt) for a frame (frames) on the downstream port to be received by the CPU.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. There are frames to be received by the CPU in the receive queue.&lt;br&gt;After this interrupt is generated, software checks whether there are frames to be received by querying the GLB_IRQ_RAW[iraw_rxd_down]." range="27" property="RO"/>
				<Member name="int_freeeq_down" description="Interrupt status for the transmit queue of the downstream port to change from non-empty to empty, indicating that the transmit queue buffer changes from non-empty to empty and the CPU can write a group of new frames to be transmitted.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. The transmit queue changes from non-empty to empty.&lt;br&gt;After this interrupt is generated, software checks whether the current transmit queue is empty by querying UD_GLB_ADDRQ_STAT[eq_cnt]. If the current transmit queue is not empty, the interrupt is invalid." range="26" property="RO"/>
				<Member name="int_stat_down" description="Interrupt status for downstream port status changes, indicating that an interrupt is generated when the MDIO obtains the speed change, duplex mode change, and link status change of the PHY in adaptive mode.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. The port status changes.&lt;br&gt;After this interrupt is generated, software determines the status to be changed according to the configuration of UD_MDIO_IRQENA." range="25" property="RO"/>
				<Member name="int_duplex_down" description="Interrupt status for downstream port duplex mode changes.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. The duplex mode changes.&lt;br&gt;After this interrupt is generated, software checks whether the duplex mode changes by querying UD_MAC_STAT_CHANGE[duplex_stat_ch]." range="24" property="RO"/>
				<Member name="int_speed_down" description="Interrupt status for downstream port speed mode changes.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. The speed mode changes.&lt;br&gt;After this interrupt is generated, software checks whether the speed mode changes by querying UD_MAC_STAT_CHANGE[speed_stat_ch]." range="23" property="RO"/>
				<Member name="int_link_down" description="Interrupt status for downstream port link status changes.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. The link status changes.&lt;br&gt;After this interrupt is generated, software checks whether the link status changes by querying UD_MAC_STAT_CHANGE[link_stat_ch]." range="22" property="RO"/>
				<Member name="int_tx_down" description="Interrupt status for the downstream port to transmit a frame from the CPU.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. The frame transmission is complete.&lt;br&gt;After this interrupt is generated, software determines whether to release the buffer of the transmitted frames by querying UD_GLB_QSTAT[eq_out_index]." range="21" property="RO"/>
				<Member name="int_rx_down" description="Interrupt status for frames on the downstream port to be received by the CPU.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. There are frames to be received by the CPU in the receive queue.&lt;br&gt;After this interrupt is generated, software checks whether there are frames to be received by querying GLB_IRQ_RAW[iraw_rxd_down]." range="20" property="RO"/>
				<Member name="reserved" description="Reserved." range="19:15" property="-"/>
				<Member name="int_unknow_vlanm" description="Interrupt status for the port to receive unknown VLAN members.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. Unknown VLAN members are received." range="14" property="RO"/>
				<Member name="int_unknow_vlan" description="Interrupt status for the port to receive unknown VLAN.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. Unknown VLAN is received." range="13" property="RO"/>
				<Member name="int_mdio_finish" description="Interrupt status for the MDIO to complete the operation required by the CPU.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. The MDIO has completed the operation required by the CPU.&lt;br&gt;After this interrupt is generated, software checks whether the MDIO completes the operation by querying MDIO_RWCTRL[finish]." range="12" property="RO"/>
				<Member name="reserved" description="Reserved." range="11:8" property="-"/>
				<Member name="int_rxd_up" description="Interrupt status (multi-packet interrupt) for a frame (frames) on the upstream port to be received by the CPU.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. There are frames to be received by the CPU in the receive queue.&lt;br&gt;After this interrupt is generated, software checks whether there are frames to be received by querying GLB_IRQ_RAW[iraw_rxd_up]." range="7" property="RO"/>
				<Member name="int_freeeq_up" description="Interrupt status for the transmit queue of the upstream port to change from non-empty to empty, indicating that the transmit queue buffer changes from non-empty to empty and the CPU can write a group of new frames to be transmitted.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. The transmit queue changes from non-empty to empty.&lt;br&gt;After this interrupt is generated, software checks whether the current transmit queue is empty by querying UD_GLB_ADDRQ_STAT[eq_cnt]. If the current transmit queue is not empty, the interrupt is invalid." range="6" property="RO"/>
				<Member name="int_stat_up" description="Interrupt status for upstream port status changes, indicating that an interrupt is generated when the MDIO obtains the speed change, duplex mode change, and link status change of the PHY in auto-negotiation mode.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. The port status changes.&lt;br&gt;After this interrupt is generated, software determines the status to be changed according to the configuration of UD_MDIO_IRQENA." range="5" property="RO"/>
				<Member name="int_duplex_up" description="Interrupt status for upstream port duplex mode changes.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. The duplex mode changes.&lt;br&gt;After this interrupt is generated, software checks whether the duplex mode changes by querying UD_MAC_STAT_CHANGE[duplex_stat_ch]." range="4" property="RO"/>
				<Member name="int_speed_up" description="Interrupt status for upstream port speed mode changes.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. The speed mode changes.&lt;br&gt;After this interrupt is generated, software checks whether the speed mode changes by querying UD_MAC_STAT_CHANGE[speed_stat_ch]." range="3" property="RO"/>
				<Member name="int_link_up" description="Interrupt status for upstream port link status changes.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. The link status changes.&lt;br&gt;After this interrupt is generated, software checks whether the link status changes by querying UD_MAC_STAT_CHANGE[link_stat_ch]." range="2" property="RO"/>
				<Member name="int_tx_up" description="Interrupt status for the upstream port to transmit a frame from the CPU.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. The frame transmission is complete.&lt;br&gt;After this interrupt is generated, software determines whether to release the buffer of the transmitted frames by querying the current transmit queue address eq_out_index in UD_GLB_QSTAT." range="1" property="RO"/>
				<Member name="int_rx_up" description="Interrupt status for frames on the upstream port to be received by the CPU.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. There are frames to be received by the CPU in the receive queue.&lt;br&gt;After this interrupt is generated, software checks whether there are frames to be received by querying GLB_IRQ_RAW[iraw_rxd_up]." range="0" property="RO"/>
				<Register offset="0x1330"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_IRQ_ENA" description="GLB_IRQ_ENA is an interrupt enable register. The register does not support soft reset." value="0x00000000" startoffset="0x1334">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="ien_rxd_down" description="Interrupt enable (multi-packet interrupt) for a frame (frames) on the downstream port to be received by the CPU.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="ien_freeeq_down" description="Interrupt enable for the transmit queue of the downstream port to change from non-empty to empty.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="26" property="RW"/>
				<Member name="ien_stat_down" description="Interrupt enable for downstream port status changes.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" property="RW"/>
				<Member name="ien_duplex_down" description="Interrupt enable for downstream port duplex mode changes.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="ien_speed_down" description="Interrupt enable for downstream port speed mode changes.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="ien_link_down" description="Interrupt enable for downstream port link status changes.&lt;br&gt;0: Disabled.&lt;br&gt;1: Enabled." range="22" property="RW"/>
				<Member name="ien_tx_down" description="Interrupt enable for the completion of transmitting a frame from the CPU by the downstream port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="ien_rx_down" description="Interrupt enable for frames on the downstream port to be received by the CPU.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="ien_all" description="All interrupts enable.&lt;br&gt;0: disabled (none of the interrupt can be reported)&lt;br&gt;1: enabled (all interrupts are reported according to the configuration)" range="19" property="RW"/>
				<Member name="ien_up" description="All upstream port interrupts enable.&lt;br&gt;0: disabled (none of the upstream port interrupts can be reported)&lt;br&gt;1: enabled (all upstream port interrupts are reported according to the configuration)" range="18" property="RW"/>
				<Member name="ien_down" description="All downstream port interrupts enable.&lt;br&gt;0: disabled (none of the downstream port interrupts can be reported)&lt;br&gt;1: enabled (all downstream port interrupts are reported according to the configuration)" range="17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16:15" property="-"/>
				<Member name="ien_unknow_vlanm" description="Unknown VLAN member interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="ien_unknow_vlan" description="Unknown VLAN interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="ien_mdio_finish" description="Indicator enable for the MDIO to complete the operation required by the CPU.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:8" property="-"/>
				<Member name="ien_rxd_up" description="Interrupt enable (multi-packet interrupt) for a frame (frames) on the upstream port to be received by the CPU.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="ien_freeeq_up" description="Interrupt signal enable for the transmit queue of the upstream port to change from non-empty to empty.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="ien_stat_up" description="Interrupt signal enable for upstream port status changes.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="ien_duplex_up" description="Interrupt enable for upstream port duplex mode changes.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="ien_speed_up" description="Interrupt enable for upstream port speed mode changes.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="ien_link_up" description="Interrupt enable for upstream port link status changes.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="ien_tx_up" description="Indicator enable for the completion of transmitting a frame from the CPU by the upstream port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="ien_rx_up" description="Interrupt enable for frames on the upstream port to be received by the CPU.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x1334"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_IRQ_RAW" description="GLB_IRQ_RAW is a raw interrupt register. The register does not support soft reset. Writing 1clears this register." value="0x00000000" startoffset="0x1338">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="iraw_rxd_down" description="Raw interrupt status (multi-packet interrupt) for a frame (frames) on the downstream port to be received by the CPU.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="27" property="WC"/>
				<Member name="iraw_freeeq_down" description="Raw interrupt status for the transmit queue of the downstream port to change from non-empty to empty, indicating that the transmit queue buffer changes from non-empty to empty and the CPU can write a group of new frames to be transmitted.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="26" property="WC"/>
				<Member name="iraw_stat_down" description="Raw interrupt status for downstream port status changes, indicating that an interrupt is generated when the MDIO obtains the speed change, duplex mode change, and link status change of the PHY in auto-negotiation mode.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="25" property="WC"/>
				<Member name="iraw_duplex_down" description="Raw interrupt status for downstream port duplex mode changes.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="24" property="WC"/>
				<Member name="iraw_speed_down" description="Raw interrupt status for downstream port speed mode changes.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="23" property="WC"/>
				<Member name="iraw_link_down" description="Raw interrupt status for downstream port link status changes.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="22" property="WC"/>
				<Member name="iraw_tx_down" description="Raw interrupt status for the completion of transmitting a frame from the CPU by the downstream port.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this register." range="21" property="WC"/>
				<Member name="iraw_rx_down" description="Raw interrupt status for frames on the downstream port to be received by the CPU.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="20" property="WC"/>
				<Member name="reserved" description="Reserved." range="19:15" property="-"/>
				<Member name="iraw_unknow_vlanm" description="Unknown VLAN member raw interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="14" property="WC"/>
				<Member name="iraw_unknow_vlan" description="Unknown VLAN raw interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="13" property="WC"/>
				<Member name="iraw_mdio_finish" description="Raw interrupt status for the MDIO to complete the operation required by the CPU.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="12" property="WC"/>
				<Member name="reserved" description="Reserved." range="11:8" property="-"/>
				<Member name="iraw_rxd_up" description="Raw interrupt status (multi-packet interrupt) for a frame (frames) on the upstream port to be received by the CPU.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="WC"/>
				<Member name="iraw_freeeq_up" description="Raw interrupt status for the transmit queue of the upstream port to change from non-empty to empty, indicating that the transmit queue buffer changes from non-empty to empty and the CPU can write a group of new frames to be transmitted.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="WC"/>
				<Member name="iraw_stat_up" description="Raw interrupt status for upstream port status changes, indicating that an interrupt is generated when the MDIO obtains the speed change, duplex mode change, and link status change of the PHY in auto-negotiation mode.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="WC"/>
				<Member name="iraw_duplex_up" description="Raw interrupt status for upstream port duplex mode changes.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="WC"/>
				<Member name="iraw_speed_up" description="Raw interrupt status for upstream port speed mode changes.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid. The speed mode changes.&lt;br&gt;Writing 1 clears this register." range="3" property="WC"/>
				<Member name="iraw_link_up" description="Raw interrupt status for upstream port link status changes.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="WC"/>
				<Member name="iraw_tx_up" description="Raw interrupt status for the completion of transmitting a frame from the CPU by the upstream port.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="WC"/>
				<Member name="iraw_rx_up" description="Raw interrupt status for frames on the upstream port to be received by the CPU.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="WC"/>
				<Register offset="0x1338"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_SPEVLANCTRL" description="GLB_SPEVLANCTRL is a forward control register for special VLAN frames. The registerdoes not support soft reset." value="0x00000000" startoffset="0x133C">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="change_down" description="Indicates whether to replace the special VLAN with the port VLAN when special VLAN frames received from the downstream port are transmitted with VLAN tags.&lt;br&gt;0: no.&lt;br&gt;1: yes&lt;br&gt;Where, bit[25] corresponds to the special VLAN frame whose VID is 0, bit[26] corresponds to the special VLAN frame whose VID is 1, and bit[27] corresponds to the special VLAN frame whose VID is 0xFFF." range="27:25" property="RW"/>
				<Member name="vtag2up_down" description="Indicates whether to add VLAN tags to the frames to be transmitted when the special VLAN frames received from the downstream port are forwarded to the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes&lt;br&gt;Where, bit[22] corresponds to the special VLAN frame whose VID is 0, bit[23] corresponds to the special VLAN frame whose VID is 1, and bit[24] corresponds to the special VLAN frame whose VID is 0xFFF." range="24:22" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the special VLAN frames received from the downstream port to the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes&lt;br&gt;Where, bit[19] corresponds to the special VLAN frame whose VID is 0, bit[20] corresponds to the special VLAN frame whose VID is 1, and bit[21] corresponds to the special VLAN frame whose VID is 0xFFF." range="21:19" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the special VLAN frames received from the downstream port to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes&lt;br&gt;Where, bit[16] corresponds to the special VLAN frame whose VID is 0, bit[17] corresponds to the special VLAN frame whose VID is 1, and bit[18] corresponds to the special VLAN frame whose VID is 0xFFF." range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="change_up" description="Indicates whether to replace the special VLAN with the port VLAN when special VLAN frames received from the upstream port are transmitted with VLAN tags.&lt;br&gt;0: no&lt;br&gt;1: yes&lt;br&gt;Where, bit[9] corresponds to the special VLAN frame whose VID is 0, bit[10] corresponds to the special VLAN frame whose VID is 1, and bit[11] corresponds to the special VLAN frame whose VID is 0xFFF." range="11:9" property="RW"/>
				<Member name="vtag2down_up" description="Indicates whether to add VLAN to the frames to be transmitted when the special VLAN frames received from the upstream port are forwarded to the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes&lt;br&gt;Where, bit[6] corresponds to the special VLAN frame whose VID is 0, bit[7] corresponds to the special VLAN frame whose VID is 1, and bit[8] corresponds to the special VLAN frame whose VID is 0xFFF." range="8:6" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the special VLAN frames received from the upstream port to the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes&lt;br&gt;Where, bit[3] corresponds to the special VLAN frame whose VID is 0, bit[4] corresponds to the special VLAN frame whose VID is 1, and bit[5] corresponds to the special VLAN frame whose VID is 0xFFF." range="5:3" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the special VLAN frames received from the upstream port to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes&lt;br&gt;Where, bit[0] corresponds to the special VLAN frame whose VID is 0, bit[1] corresponds to the special VLAN frame whose VID is 1, and bit[2] corresponds to the special VLAN frame whose VID is 0xFFF." range="2:0" property="RW"/>
				<Register offset="0x133C"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC0_L32" description="GLB_MAC0_L32 is the lower 32-bit register for the filter list MAC0." value="0x00000000" startoffset="0x1400">
				<Member name="flt_mac0" description="Lower 32 bits of the filter list MAC0." range="31:0" property="RW"/>
				<Register offset="0x1400"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC0_H16" description="GLB_MAC0_H16 is the upper 16-bit register for the filter list MAC0." value="0x00000000" startoffset="0x1404">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac0_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac0_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac0" description="Upper 16 bits of the filter list MAC0." range="15:0" property="RW"/>
				<Register offset="0x1404"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC1_L32" description="GLB_MAC1_L32 is the lower 32-bit register for the filter list MAC1." value="0x00000000" startoffset="0x1408">
				<Member name="flt_mac1" description="Lower 32 bits of the filter list MAC1." range="31:0" property="RW"/>
				<Register offset="0x1408"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC1_H16" description="GLB_MAC1_H16 is the upper 16-bit register for the filter list MAC1." value="0x00000000" startoffset="0x140C">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the downstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac1_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac1_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac1" description="Upper 16 bits of the filter list MAC1." range="15:0" property="RW"/>
				<Register offset="0x140C"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC2_L32" description="GLB_MAC2_L32 is the lower 32-bit register for the filter list MAC2." value="0x00000000" startoffset="0x1410">
				<Member name="flt_mac2" description="Lower 32 bits of the filter list MAC2." range="31:0" property="RW"/>
				<Register offset="0x1410"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC2_H16" description="GLB_MAC2_H16 is the upper 16-bit register for the filter list MAC2." value="0x00000000" startoffset="0x1414">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac2_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac2_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac2" description="Upper 16 bits of the filter list MAC2." range="15:0" property="RW"/>
				<Register offset="0x1414"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC3_L32" description="GLB_MAC3_L32 is the lower 32-bit register for the filter list MAC3." value="0x00000000" startoffset="0x1418">
				<Member name="flt_mac3" description="Lower 32 bits of the filter list MAC3." range="31:0" property="RW"/>
				<Register offset="0x1418"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC3_H16" description="GLB_MAC3_H16 is the upper 16-bit register for the filter list MAC3." value="0x00000000" startoffset="0x141C">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac3_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac3_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac3" description="Upper 16 bits of the filter list MAC3." range="15:0" property="RW"/>
				<Register offset="0x141C"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC4_L32" description="GLB_MAC4_L32 is the lower 32-bit register for the filter list MAC4." value="0x00000000" startoffset="0x1420">
				<Member name="flt_mac4" description="Lower 32 bits of the filter list MAC4." range="31:0" property="RW"/>
				<Register offset="0x1420"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC4_H16" description="GLB_MAC4_H16 is the upper 16-bit register for the filter list MAC4." value="0x00000000" startoffset="0x1424">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac4_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac4_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac4" description="Upper 16 bits of the filter list MAC4." range="15:0" property="RW"/>
				<Register offset="0x1424"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC5_L32" description="GLB_MAC5_L32 is the lower 32-bit register for the filter list MAC5." value="0x00000000" startoffset="0x1428">
				<Member name="flt_mac5" description="Lower 32 bits of the filter list MAC5." range="31:0" property="RW"/>
				<Register offset="0x1428"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC5_H16" description="GLB_MAC5_H16 is the upper 16-bit register for the filter list MAC5." value="0x00000000" startoffset="0x142C">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac5_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac5_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac5" description="Upper 16 bits of the filter list MAC5." range="15:0" property="RW"/>
				<Register offset="0x142C"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC6_L32" description="GLB_MAC6_L32 is the lower 32-bit register for the filter list MAC6." value="0x00000000" startoffset="0x1430">
				<Member name="flt_mac6" description="Lower 32 bits of the filter list MAC6." range="31:0" property="RW"/>
				<Register offset="0x1430"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC6_H16" description="GLB_MAC6_H16 is the upper 16-bit register for the filter list MAC6." value="0x00000000" startoffset="0x1434">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac6_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac6_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac6" description="Upper 16 bits of the filter list MAC6." range="15:0" property="RW"/>
				<Register offset="0x1434"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC7_L32" description="GLB_MAC7_L32 is the lower 32-bit register for the filter list MAC7." value="0x00000000" startoffset="0x1438">
				<Member name="flt_mac7" description="Lower 32 bits of the filter list MAC7." range="31:0" property="RW"/>
				<Register offset="0x1438"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC7_H16" description="GLB_MAC7_H16 is the upper 16-bit register for the filter list MAC7." value="0x00000000" startoffset="0x143C">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac7_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac7_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac7" description="Upper 16 bits of the filter list MAC7." range="15:0" property="RW"/>
				<Register offset="0x143C"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC8_L32" description="GLB_MAC8_L32 is the lower 32-bit register for the filter list MAC8." value="0x00000000" startoffset="0x1440">
				<Member name="flt_mac8" description="Lower 32 bits of the filter list MAC8." range="31:0" property="RW"/>
				<Register offset="0x1440"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC8_H16" description="GLB_MAC8_H16 is the upper 16-bit register for the filter list MAC8." value="0x00000000" startoffset="0x1444">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac8_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac8_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac8" description="Upper 16 bits of the filter list MAC8." range="15:0" property="RW"/>
				<Register offset="0x1444"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC9_L32" description="GLB_MAC9_L32 is the lower 32-bit register for the filter list MAC9." value="0x00000000" startoffset="0x1448">
				<Member name="flt_mac9" description="Lower 32 bits of the filter list MAC9." range="31:0" property="RW"/>
				<Register offset="0x1448"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC9_H16" description="GLB_MAC9_H16 is the upper 16-bit register for the filter list MAC9." value="0x00000000" startoffset="0x144C">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac9_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac9_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac9" description="Upper 16 bits of the filter list MAC9." range="15:0" property="RW"/>
				<Register offset="0x144C"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC10_L32" description="GLB_MAC10_L32 is the lower 32-bit register for the filter list MAC10." value="0x00000000" startoffset="0x1450">
				<Member name="flt_mac10" description="Lower 32 bits of the filter list MAC10." range="31:0" property="RW"/>
				<Register offset="0x1450"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC10_H16" description="GLB_MAC10_H16 is the upper 16-bit register for the filter list MAC10." value="0x00000000" startoffset="0x1454">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac10_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac10_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac10" description="Upper 16 bits of the filter list MAC10." range="15:0" property="RW"/>
				<Register offset="0x1454"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC11_L32" description="GLB_MAC11_L32 is the lower 32-bit register for the filter list MAC11." value="0x00000000" startoffset="0x1458">
				<Member name="flt_mac11" description="Lower 32 bits of the filter list MAC11." range="31:0" property="RW"/>
				<Register offset="0x1458"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC11_H16" description="GLB_MAC11_H16 is the upper 16-bit register for the filter list MAC11." value="0x00000000" startoffset="0x145C">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac11_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac11_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac11" description="Upper 16 bits of the filter list MAC11." range="15:0" property="RW"/>
				<Register offset="0x145C"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC12_L32" description="GLB_MAC12_L32 is the lower 32-bit register for the filter list MAC12." value="0x00000000" startoffset="0x1460">
				<Member name="flt_mac12" description="Lower 32 bits of the filter list MAC12." range="31:0" property="RW"/>
				<Register offset="0x1460"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC12_H16" description="GLB_MAC12_H16 is the upper 16-bit register for the filter list MAC12." value="0x00000000" startoffset="0x1464">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac12_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac12_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac12" description="Upper 16 bits of the filter list MAC12." range="15:0" property="RW"/>
				<Register offset="0x1464"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC13_L32" description="GLB_MAC13_L32 is the lower 32-bit register for the filter list MAC13." value="0x00000000" startoffset="0x1468">
				<Member name="flt_mac13" description="Lower 32 bits of the filter list MAC13." range="31:0" property="RW"/>
				<Register offset="0x1468"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC13_H16" description="GLB_MAC13_H16 is the upper 16-bit register for the filter list MAC13." value="0x00000000" startoffset="0x146C">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac13_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac13_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac13" description="Upper 16 bits of the filter list MAC13." range="15:0" property="RW"/>
				<Register offset="0x146C"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC14_L32" description="GLB_MAC14_L32 is the lower 32-bit register for the filter list MAC14." value="0x00000000" startoffset="0x1470">
				<Member name="flt_mac14" description="Lower 32 bits of the filter list MAC14." range="31:0" property="RW"/>
				<Register offset="0x1470"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC14_H16" description="GLB_MAC14_H16 is the upper 16-bit register for the filter list MAC14." value="0x00000000" startoffset="0x1474">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac14_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac14_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac14" description="Upper 16 bits of the filter list MAC14." range="15:0" property="RW"/>
				<Register offset="0x1474"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC15_L32" description="GLB_MAC15_L32 is the lower 32-bit register for the filter list MAC15." value="0x00000000" startoffset="0x1478">
				<Member name="flt_mac15" description="Lower 32 bits of the filter list MAC15." range="31:0" property="RW"/>
				<Register offset="0x1478"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC15_H16" description="GLB_MAC15_H16 is the upper 16-bit register for the filter list MAC15." value="0x00000000" startoffset="0x147C">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac15_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac15_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac15" description="Upper 16 bits of the filter list MAC15." range="15:0" property="RW"/>
				<Register offset="0x147C"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC16_L32" description="GLB_MAC16_L32 is the lower 32-bit register for the filter list MAC16." value="0x00000000" startoffset="0x1480">
				<Member name="flt_mac16" description="Lower 32 bits of the filter list MAC16." range="31:0" property="RW"/>
				<Register offset="0x1480"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC16_H16" description="GLB_MAC16_H16 is the upper 16-bit register for the filter list MAC16." value="0x00000000" startoffset="0x1484">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac16_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac16_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac16" description="Upper 16 bits of the filter list MAC16." range="15:0" property="RW"/>
				<Register offset="0x1484"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC17_L32" description="GLB_MAC17_L32 is the lower 32-bit register for the filter list MAC17." value="0x00000000" startoffset="0x1488">
				<Member name="flt_mac17" description="Lower 32 bits of the filter list MAC17." range="31:0" property="RW"/>
				<Register offset="0x1488"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC17_H16" description="GLB_MAC17_H16 is the upper 16-bit register for the filter list MAC17." value="0x00000000" startoffset="0x148C">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac17_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac17_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac17" description="Upper 16 bits of the filter list MAC17." range="15:0" property="RW"/>
				<Register offset="0x148C"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC18_L32" description="GLB_MAC18_L32 is the lower 32-bit register for the filter list MAC18." value="0x00000000" startoffset="0x1490">
				<Member name="flt_mac18" description="Lower 32 bits of the filter list MAC18." range="31:0" property="RW"/>
				<Register offset="0x1490"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC18_H16" description="GLB_MAC18_H16 is the upper 16-bit register for the filter list MAC18." value="0x00000000" startoffset="0x1494">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac18_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac18_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac18" description="Upper 16 bits of the filter list MAC18." range="15:0" property="RW"/>
				<Register offset="0x1494"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC19_L32" description="GLB_MAC19_L32 is the lower 32-bit register for the filter list MAC19." value="0x00000000" startoffset="0x1498">
				<Member name="flt_mac19" description="Lower 32 bits of the filter list MAC19." range="31:0" property="RW"/>
				<Register offset="0x1498"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC19_H16" description="GLB_MAC19_H16 is the upper 16-bit register for the filter list MAC19." value="0x00000000" startoffset="0x149C">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac19_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac19_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac19" description="Upper 16 bits of the filter list MAC19." range="15:0" property="RW"/>
				<Register offset="0x149C"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC20_L32" description="GLB_MAC20_L32 is the lower 32-bit register for the filter list MAC20." value="0x00000000" startoffset="0x14A0">
				<Member name="flt_mac20" description="Lower 32 bits of the filter list MAC20." range="31:0" property="RW"/>
				<Register offset="0x14A0"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC20_H16" description="GLB_MAC20_H16 is the upper 16-bit register for the filter list MAC20." value="0x00000000" startoffset="0x14A4">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac20_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac20_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac20" description="Upper 16 bits of the filter list MAC20." range="15:0" property="RW"/>
				<Register offset="0x14A4"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC21_L32" description="GLB_MAC21_L32 is the lower 32-bit register for the filter list MAC21." value="0x00000000" startoffset="0x14A8">
				<Member name="flt_mac21" description="Lower 32 bits of the filter list MAC21." range="31:0" property="RW"/>
				<Register offset="0x14A8"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC21_H16" description="GLB_MAC21_H16 is the upper 16-bit register for the filter list MAC21." value="0x00000000" startoffset="0x14AC">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac21_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac21_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac21" description="Upper 16 bits of the filter list MAC21." range="15:0" property="RW"/>
				<Register offset="0x14AC"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC22_L32" description="GLB_MAC22_L32 is the lower 32-bit register for the filter list MAC22." value="0x00000000" startoffset="0x14B0">
				<Member name="flt_mac22" description="Lower 32 bits of the filter list MAC22." range="31:0" property="RW"/>
				<Register offset="0x14B0"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC22_H16" description="GLB_MAC22_H16 is the upper 16-bit register for the filter list MAC22." value="0x00000000" startoffset="0x14B4">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac22_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac22_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac22" description="Upper 16 bits of the filter list MAC22." range="15:0" property="RW"/>
				<Register offset="0x14B4"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC23_L32" description="GLB_MAC23_L32 is the lower 32-bit register for the filter list MAC23." value="0x00000000" startoffset="0x14B8">
				<Member name="flt_mac23" description="Lower 32 bits of the filter list MAC23." range="31:0" property="RW"/>
				<Register offset="0x14B8"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC23_H16" description="GLB_MAC23_H16 is the upper 16-bit register for the filter list MAC23." value="0x00000000" startoffset="0x14BC">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac23_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac23_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac23" description="Upper 16 bits of the filter list MAC23." range="15:0" property="RW"/>
				<Register offset="0x14BC"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC24_L32" description="GLB_MAC24_L32 is the lower 32-bit register for the filter list MAC24." value="0x00000000" startoffset="0x14C0">
				<Member name="flt_mac24" description="Lower 32 bits of the filter list MAC24." range="31:0" property="RW"/>
				<Register offset="0x14C0"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC24_H16" description="GLB_MAC24_H16 is the upper 16-bit register for the filter list MAC24." value="0x00000000" startoffset="0x14C4">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac24_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac24_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac24" description="Upper 16 bits of the filter list MAC24." range="15:0" property="RW"/>
				<Register offset="0x14C4"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC25_L32" description="GLB_MAC25_L32 is the lower 32-bit register for the filter list MAC25." value="0x00000000" startoffset="0x14C8">
				<Member name="flt_mac25" description="Lower 32 bits of the filter list MAC25." range="31:0" property="RW"/>
				<Register offset="0x14C8"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC25_H16" description="GLB_MAC25_H16 is the upper 16-bit register for the filter list MAC25." value="0x00000000" startoffset="0x14CC">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac25_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac25_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac25" description="Upper 16 bits of the filter list MAC25." range="15:0" property="RW"/>
				<Register offset="0x14CC"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC26_L32" description="GLB_MAC26_L32 is the lower 32-bit register for the filter list MAC26." value="0x00000000" startoffset="0x14D0">
				<Member name="flt_mac26" description="Lower 32 bits of the filter list MAC26." range="31:0" property="RW"/>
				<Register offset="0x14D0"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC26_H16" description="GLB_MAC26_H16 is the upper 16-bit register for the filter list MAC26." value="0x00000000" startoffset="0x14D4">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac26_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac26_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac26" description="Upper 16 bits of the filter list MAC26." range="15:0" property="RW"/>
				<Register offset="0x14D4"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC27_L32" description="GLB_MAC27_L32 is the lower 32-bit register for the filter list MAC27." value="0x00000000" startoffset="0x14D8">
				<Member name="flt_mac27" description="Lower 32 bits of the filter list MAC27." range="31:0" property="RW"/>
				<Register offset="0x14D8"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC27_H16" description="GLB_MAC27_H16 is the upper 16-bit register for the filter list MAC27." value="0x00000000" startoffset="0x14DC">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac27_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac27_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac27" description="Upper 16 bits of the filter list MAC27." range="15:0" property="RW"/>
				<Register offset="0x14DC"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC28_L32" description="GLB_MAC28_L32 is the lower 32-bit register for the filter list MAC28." value="0x00000000" startoffset="0x14E0">
				<Member name="flt_mac28" description="Lower 32 bits of the filter list MAC28." range="31:0" property="RW"/>
				<Register offset="0x14E0"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC28_H16" description="GLB_MAC28_H16 is the upper 16-bit register for the filter list MAC28." value="0x00000000" startoffset="0x14E4">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the downstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac28_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac28_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac28" description="Upper 16 bits of the filter list MAC28." range="15:0" property="RW"/>
				<Register offset="0x14E4"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC29_L32" description="GLB_MAC29_L32 is the lower 32-bit register for the filter list MAC29." value="0x00000000" startoffset="0x14E8">
				<Member name="flt_mac29" description="Lower 32 bits of the filter list MAC29." range="31:0" property="RW"/>
				<Register offset="0x14E8"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC29_H16" description="GLB_MAC29_H16 is the upper 16-bit register for the filter list MAC29." value="0x00000000" startoffset="0x14EC">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac29_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac29_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac29" description="Upper 16 bits of the filter list MAC29." range="15:0" property="RW"/>
				<Register offset="0x14EC"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC30_L32" description="GLB_MAC30_L32 is the lower 32-bit register for the filter list MAC30." value="0x00000000" startoffset="0x14F0">
				<Member name="flt_mac30" description="Lower 32 bits of the filter list MAC30." range="31:0" property="RW"/>
				<Register offset="0x14F0"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC30_H16" description="GLB_MAC30_H16 is the upper 16-bit register for the filter list MAC30." value="0x00000000" startoffset="0x14F4">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac30_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac30_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac30" description="Upper 16 bits of the filter list MAC30." range="15:0" property="RW"/>
				<Register offset="0x14F4"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC31_L32" description="GLB_MAC31_L32 is the lower 32-bit register for the filter list MAC31." value="0x00000000" startoffset="0x14F8">
				<Member name="flt_mac31" description="Lower 32 bits of the filter list MAC31." range="31:0" property="RW"/>
				<Register offset="0x14F8"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC31_H16" description="GLB_MAC31_H16 is the upper 16-bit register for the filter list MAC31." value="0x00000000" startoffset="0x14FC">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fw2cpu_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the CPU port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="fw2down_up" description="Indicates whether to forward the frames that are received from the upstream port and hit the filter to the downstream port when this filter is enabled through the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="fw2cpu_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the CPU port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RW"/>
				<Member name="fw2up_down" description="Indicates whether to forward the frames that are received from the downstream port and hit the filter to the upstream port when this filter is enabled through the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="mac31_up" description="Filter configuration control for the upstream port.&lt;br&gt;0: The upstream port does not use this filter.&lt;br&gt;1: The upstream port uses this filter." range="17" property="RW"/>
				<Member name="mac31_down" description="Filter configuration control for the downstream port.&lt;br&gt;0: The downstream port does not use this filter.&lt;br&gt;1: The downstream port uses this filter." range="16" property="RW"/>
				<Member name="flt_mac31" description="Upper 16 bits of the filter list MAC31." range="15:0" property="RW"/>
				<Register offset="0x14FC"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_VLAN0" description="GLB_VLAN0 is the VLAN entry 0 register." value="0x00000000" startoffset="0x1500">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="vtag0_down" description="Indicates whether to add VLAN tags to the frames to be forwarded to the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="vtag0_up" description="Indicates whether to add VLAN tags to the frames to be forwarded to the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19" property="-"/>
				<Member name="vmem0_cpu" description="Indicates whether the CPU port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="vmem0_down" description="Indicates whether the downstream port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="17" property="RW"/>
				<Member name="vmem0_up" description="Indicates whether the upstream port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="vid0" description="VID field of the VLAN table." range="11:0" property="RW"/>
				<Register offset="0x1500"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_VLAN1" description="GLB_VLAN1 is the VLAN entry 1 register." value="0x00000000" startoffset="0x1504">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="vtag1_down" description="Indicates whether to add VLAN tags to the frames to be forwarded to the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="vtag1_up" description="Indicates whether to add VLAN tags to the frames to be forwarded to the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19" property="-"/>
				<Member name="vmem1_cpu" description="Indicates whether the CPU port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="vmem1_down" description="Indicates whether the downstream port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="17" property="RW"/>
				<Member name="vmem1_up" description="Indicates whether the upstream port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="vid1" description="VID field of the VLAN table." range="11:0" property="RW"/>
				<Register offset="0x1504"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_VLAN2" description="GLB_VLAN2 is the VLAN entry 2 register." value="0x00000000" startoffset="0x1508">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="vtag2_down" description="Indicates whether to add VLAN tags to the frames to be forwarded to the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="vtag2_up" description="Indicates whether to add VLAN tags to the frames to be forwarded to the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19" property="-"/>
				<Member name="vmem2_cpu" description="Indicates whether the CPU port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="vmem2_down" description="Indicates whether the downstream port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="17" property="RW"/>
				<Member name="vmem2_up" description="Indicates whether the upstream port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="vid2" description="VID field of the VLAN table." range="11:0" property="RW"/>
				<Register offset="0x1508"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_VLAN3" description="GLB_VLAN3 is the VLAN entry 3 register." value="0x00000000" startoffset="0x150C">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="vtag3_down" description="Indicates whether to add VLAN tags to the frames to be forwarded to the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="vtag3_up" description="Indicates whether to add VLAN tags to the frames to be forwarded to the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19" property="-"/>
				<Member name="vmem3_cpu" description="Indicates whether the CPU port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="vmem3_down" description="Indicates whether the downstream port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="17" property="RW"/>
				<Member name="vmem3_up" description="Indicates whether the upstream port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="vid3" description="VID field of the VLAN table." range="11:0" property="RW"/>
				<Register offset="0x150C"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_VLAN4" description="GLB_VLAN4 is the VLAN entry 4 register." value="0x00000000" startoffset="0x1510">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="vtag4_down" description="Indicates whether to add VLAN tags to the frames to be forwarded to the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="vtag4_up" description="Indicates whether to add VLAN tags to the frames to be forwarded to the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19" property="-"/>
				<Member name="vmem4_cpu" description="Indicates whether the CPU port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="vmem4_down" description="Indicates whether the downstream port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="17" property="RW"/>
				<Member name="vmem4_up" description="Indicates whether the upstream port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="vid4" description="VID field of the VLAN table." range="11:0" property="RW"/>
				<Register offset="0x1510"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_VLAN5" description="GLB_VLAN5 is the VLAN entry 5 register." value="0x00000000" startoffset="0x1514">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="vtag5_down" description="Indicates whether to add VLAN tags to the frames to be forwarded to the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="vtag5_up" description="Indicates whether to add VLAN tags to the frames to be forwarded to the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19" property="-"/>
				<Member name="vmem5_cpu" description="Indicates whether the CPU port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="vmem5_down" description="Indicates whether the downstream port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="17" property="RW"/>
				<Member name="vmem5_up" description="Indicates whether the upstream port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="vid5" description="VID field of the VLAN table." range="11:0" property="RW"/>
				<Register offset="0x1514"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_VLAN6" description="GLB_VLAN6 is the VLAN entry 6 register." value="0x00000000" startoffset="0x1518">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="vtag6_down" description="Indicates whether to add VLAN tags to the frames to be forwarded to the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="vtag6_up" description="Indicates whether to add VLAN tags to the frames to be forwarded to the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19" property="-"/>
				<Member name="vmem6_cpu" description="Indicates whether the CPU port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="vmem6_down" description="Indicates whether the downstream port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="17" property="RW"/>
				<Member name="vmem6_up" description="Indicates whether the upstream port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="vid6" description="VID field of the VLAN table." range="11:0" property="RW"/>
				<Register offset="0x1518"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_VLAN7" description="GLB_VLAN7 is the VLAN entry 7 register." value="0x00000000" startoffset="0x151C">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="vtag7_down" description="Indicates whether to add VLAN tags to the frames to be forwarded to the downstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" property="RW"/>
				<Member name="vtag7_up" description="Indicates whether to add VLAN tags to the frames to be forwarded to the upstream port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19" property="-"/>
				<Member name="vmem7_cpu" description="Indicates whether the CPU port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RW"/>
				<Member name="vmem7_down" description="Indicates whether the downstream port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="17" property="RW"/>
				<Member name="vmem7_up" description="Indicates whether the upstream port is a member of this VLAN group.&lt;br&gt;0: no&lt;br&gt;1: yes" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="vid7" description="VID field of the VLAN table." range="11:0" property="RW"/>
				<Register offset="0x151C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_IRQN_SET" description="UD_GLB_IRQN_SET is a multi-packet interrupt configuration register. The register does notsupport soft reset." value="0x0800003A">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="int_frm_cnt" description="These bits are used to set the multi-packet interrupt function. That is, how many packets must be received before a multi-packet interrupt can be reported.&lt;br&gt;Note: The minimum value of int_frm_cnt is 1. In this case, the multi-packet interrupt is equivalent to the single-packet interrupt." range="28:24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:16" property="-"/>
				<Member name="age_timer" description="After the multi-packet interrupt function is enabled, if the number of received packets cannot reach the specified value required for reporting the multi-packet interrupt after a period, this period is defined as the aging time for generating the multi-packet interrupt.&lt;br&gt;Note: age_timer is counted in the unit of the main clock cycle divided by 256." range="15:0" property="RW"/>
				<Register offset="0x0340"/>
				<Register offset="0x2340"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_QLEN_SET" description="UD_GLB_QLEN_SET is a queue length configuration register. The register does not supportsoft reset." value="0x00002020">
				<Member name="reserved" description="Reserved." range="31:14" property="-"/>
				<Member name="iq_len" description="Receive (packet receiving) queue length configuration.&lt;br&gt;Note: iq_len cannot be set to 0; otherwise, it is forcibly set to 1. The sum of iq_len and eq_len cannot be greater than 64. Otherwise, iq_len (non-zero) takes priority over eq_lenis and eq_len is 64 - iq_len." range="13:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="eq_len" description="Transmit (packet transmitting) queue length configuration.&lt;br&gt;Note: eq_len cannot be set to 0; otherwise, it is forcibly set to 1." range="5:0" property="RW"/>
				<Register offset="0x0344"/>
				<Register offset="0x2344"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_FC_LEVEL" description="UD_GLB_FC_LEVEL is a traffic control register. The register does not support soft reset.The configured traffic control value of the forward buffer is a multiple of 64 bytes. The upper limit oftraffic control for the forward buffer is 3,072 bytes (two packets with the size of 1,536 bytes each) bydefault. When the bytes stored in the buffer reach 3,072 bytes, the traffic control function is enabled forthe buffer. The lower limit of traffic control for the forward buffer is 1,536 bytes by default. When thebytes stored in the buffer are less than 1,536 bytes, the traffic control function is enabled if the trafficcontrol function is enabled." value="0x30180508">
				<Member name="reserved" description="Reserved." range="31" property="-"/>
				<Member name="blimit_up" description="Upper limit of traffic control for the forward buffer. When the bytes stored in the active forward buffer reach or exceed the upper limit, a traffic control message is transmitted to the peer end if the traffic control for the forward buffer is enabled.&lt;br&gt;Note: If the upper limit blimit_up is set to 0, the forward buffer is always in traffic control state.&lt;br&gt;The upper limit blimit_up must be greater than the lower limit blimit_down." range="30:24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23" property="-"/>
				<Member name="blimit_down" description="Lower limit of traffic control for the forward buffer. When the bytes stored in the active forward buffer are less than the lower limit, the current traffic control is disabled." range="22:16" property="RW"/>
				<Member name="blimit_ena" description="Traffic control enable for forward buffer.&lt;br&gt;0: disabled (do not transmit a traffic control message based on the status of the forward buffer)&lt;br&gt;1: enabled (transmit a traffic control message based on the status of the forward buffer)" range="15" property="RW"/>
				<Member name="qlimit_ena" description="Traffic control enable for the receive queue.&lt;br&gt;0: disabled (do not transmit a traffic control message based on the status of receive queue).&lt;br&gt;1: enabled (transmit a traffic control message based on the status of receive queue)." range="14" property="RW"/>
				<Member name="qlimit_up" description="Upper limit of traffic control for the receive queue. When the available space of the receive queue is less than the upper limit, a traffic control message is transmitted to the peer end if the traffic control for receive queue is enabled.&lt;br&gt;Note: If the upper limit qlimit_up is set to 0, the receive queue fails to enter the traffic control status.&lt;br&gt;The upper limit qlimit_up must be greater than the lower limit qlimit_down." range="13:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="qlimit_down" description="Lower limit of traffic control for receive queue. When the available space of the receive queue is equal to or greater than the upper limit, the current traffic control is disabled if the receive queue is in traffic control status." range="5:0" property="RW"/>
				<Register offset="0x0348"/>
				<Register offset="0x2348"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_CAUSE" description="UD_GLB_CAUSE is a register for reporting causes to the CPU. The register does not supportsoft reset." value="0x00000000">
				<Member name="reserved" description="Reserved." range="31:7" property="-"/>
				<Member name="vlant_cause" description="Packet matching result types by querying the VLAN table.&lt;br&gt;000: VLAN function disable&lt;br&gt;001: received frame without VLAN tag&lt;br&gt;010: special VLAN packet (VID = 0x0)&lt;br&gt;011: special VLAN packet (VID = 0x1)&lt;br&gt;100: special VLAN packet (VID = 0xFFF)&lt;br&gt;101: unknown VLAN member packet&lt;br&gt;110: packet matching the VLAN table (not unknown VLAN member)&lt;br&gt;111: unknown VLAN packet" range="6:4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="mact_cause" description="Packet matching result types by querying the MAC table.&lt;br&gt;000: forcible forwarding&lt;br&gt;001: packet whose destination MAC address is the local MAC address&lt;br&gt;010: broadcast packet&lt;br&gt;011: packet matching the MAC table&lt;br&gt;100: Multicast packet not matching the MAC table&lt;br&gt;101: Unicast packet not matching the MAC table&lt;br&gt;Others: reserved&lt;br&gt;Note: When mact_cause is 000 (forcible forwarding), vlant_cause is invalid (ignored)." range="2:0" property="RO"/>
				<Register offset="0x034C"/>
				<Register offset="0x234C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_RXFRM_SADDR" description="UD_GLB_RXFRM_SADDR is a received frame start address register. The register does notsupport soft reset." value="0x00000000">
				<Member name="rxfrm_saddr" description="Start address of a received frame." range="31:0" property="RO"/>
				<Register offset="0x0350"/>
				<Register offset="0x2350"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_IQFRM_DES" description="UD_GLB_IQFRM_DES is a received frame descriptor register. The register does not supportsoft reset." value="0x00000000">
				<Member name="fd_vlanid" description="VLAN ID copied from the VLAN tag of a received frame (excluding the Pri and CFI fields)." range="31:20" property="RO"/>
				<Member name="fd_vid_vld" description="Indicates whether the frame descriptor contains the VID (fd_vlanid) field. That is, whether the data in the fd_vlanid field of this register is valid.&lt;br&gt;0: no&lt;br&gt;1: yes" range="19" property="RO"/>
				<Member name="frm_vlan_vld" description="Indicates whether the packet transmitted to the CPU port contains a VLAN tag.&lt;br&gt;0: no&lt;br&gt;1: yes" range="18" property="RO"/>
				<Member name="fd_in_addr" description="Relative address of the first frame to be received in the receive queue. It serves as the index (0 to iq_len-1) of the absolute address of the frame." range="17:12" property="RO"/>
				<Member name="fd_in_len" description="Length of the frame to be received in the receive queue." range="11:0" property="RO"/>
				<Register offset="0x0354"/>
				<Register offset="0x2354"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_IQ_ADDR" value="0x00000000">
				<Member name="startaddr_iq" description="Header address (configured by the CPU) of the storage space corresponding to a received frame. The received frame applies for the bus based on this address." range="31:0" property="RW"/>
				<Register offset="0x0358"/>
				<Register offset="0x2358"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_BFC_STAT" description="UD_GLB_BFC_STAT is a counter for traffic control status of forward buffer and aging timeof multi-packet interrupt. The register does not support soft reset." value="0x00000000">
				<Member name="timerover_cnt" description="Register for the count of multi-packet interrupt aging time counter overflow events (the count reaches the configured value).&lt;br&gt;Note: If the value of timerover_cnt is too large during a period, UD_GLB_IRQN_SET[int_frm_cnt] is set inappropriately. Multi-packet interrupt is triggered by the aging time. Therefore, the configured value must be reduced." range="31:16" property="RO"/>
				<Member name="flowctrl_cnt" description="Count that the forward buffer of the upstream or downstream port enters the traffic control status.&lt;br&gt;Note: If the value of flowctrl_cnt is too large during a period, UD_GLB_FC_LEVEL[blimit_up] or UD_GLB_FC_LEVEL[blimit_down] is set to a too small value, or the external network is deteriorated. In this case, the configured value needs to be decreased." range="15:0" property="RO"/>
				<Register offset="0x035C"/>
				<Register offset="0x235C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_EQ_ADDR" value="0x00000000">
				<Member name="add_fd_addr_out" description="Header address of the transmitted frame added by the CPU to the transmit queue." range="31:0" property="RW"/>
				<Register offset="0x0360"/>
				<Register offset="0x2360"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_EQFRM_LEN" description="UD_GLB_EQFRM_LEN is a transmit queue frame length configuration register. The registerdoes not support soft reset." value="0x00000000">
				<Member name="reserved" description="Reserved." range="31:11" property="-"/>
				<Member name="add_fd_len_out" description="Length of a transmitted frame that is added to the transmit queue by the CPU.&lt;br&gt;Configure this register to trigger hardware so that software can write the header address and length of the transmitted frame to the transmit queue for transmission. When transmitting a frame, software must write its header address and the length of the frame in sequence.&lt;br&gt;Note: The frames whose add_fd_len_out is less than 20 bytes or greater than 1600 bytes are dropped. In other words, the allowed frame must range from 20 bytes to 1600 bytes." range="10:0" property="RW"/>
				<Register offset="0x0364"/>
				<Register offset="0x2364"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_QSTAT" description="UD_GLB_QSTAT is a queue status register. The register does not support soft reset." value="0x00000000">
				<Member name="reserved" description="Reserved." range="31:30" property="-"/>
				<Member name="iq_in_index" description="Receive index of the receive (packet receiving) queue." range="29:24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:22" property="-"/>
				<Member name="cpuw_index" description="Receive index of frame header address of the receive (packet receiving) queue." range="21:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:14" property="-"/>
				<Member name="eq_in_index" description="Receive index of frame descriptors in the transmit (packet transmitting) queue." range="13:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="eq_out_index" description="Transmit index of frame descriptors in the transmit (packet transmitting) queue." range="5:0" property="RO"/>
				<Register offset="0x0368"/>
				<Register offset="0x2368"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_ADDRQ_STAT" description="UD_GLB_ADDRQ_STAT is an address queue status register. The register does not supportsoft reset." value="0x03000000">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="cpuaddr_in_rdy" description="Indicates whether the CPU can configure the frame header address of the receive queue.&lt;br&gt;0: no&lt;br&gt;1: yes&lt;br&gt;Note: The values of cpuaddr_in_rdy and eq_in_rdy are set to 0 during reset. The values, however, are immediately set to 1 by the circuit after reset. In other words, the iq address queue and eq descriptor queue are configurable after reset." range="25" property="RO"/>
				<Member name="eq_in_rdy" description="Indicates whether the CPU can configure the frame descriptor (header address and length) of the transmit queue.&lt;br&gt;0: no&lt;br&gt;1: yes" range="24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:22" property="-"/>
				<Member name="cpu_cnt" description="Header address count for available frames assigned by the CPU to the receive queue." range="21:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:14" property="-"/>
				<Member name="iq_cnt" description="Used length of the receive queue (0 to iq_len)." range="13:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="eq_cnt" description="Used length of the transmit queue (0 to eq_len)." range="5:0" property="RO"/>
				<Register offset="0x036C"/>
				<Register offset="0x236C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_FC_TIMECTRL" description="UD_GLB_FC_TIMECTRL is a traffic control time configuration register. The register doesnot support soft reset." value="0x07FF86A0">
				<Member name="reserved" description="Reserved." range="31:27" property="-"/>
				<Member name="flux_timer_cfg" description="Traffic limit time interval counter, which is used to count the frequency division clock generated by flux_timer_inter. If this counter is set to 0, traffic limit is not enabled." range="26:17" property="RW"/>
				<Member name="flux_timer_inter" description="Traffic limit time slot counter, which is used to count the main clock. The default count is 100,000. For a 100-MHz main clock, the time slot is 1 ms." range="16:0" property="RW"/>
				<Register offset="0x0370"/>
				<Register offset="0x2370"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_FC_RXLIMIT" description="UD_GLB_FC_RXLIMIT is a traffic control limit configuration register. The register does notsupport soft reset." value="0x00000000">
				<Member name="reserved" description="Reserved." range="31:20" property="-"/>
				<Member name="flux_cfg" description="Traffic limit upper threshold register. This group of bits is used to limit the number of frames received by software at the traffic limit time interval. The frames received after the configured upper threshold is exceeded are selectively dropped or received according to the configuration. When these bits are all set to 0, the traffic limit is not enabled." range="19:0" property="RW"/>
				<Register offset="0x0374"/>
				<Register offset="0x2374"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_FC_DROPCTRL" description="UD_GLB_FC_DROPCTRL is a packet drop control register for traffic limit. The registerdoes not support soft reset." value="0x00000000">
				<Member name="reserved" description="Reserved." range="31:3" property="-"/>
				<Member name="flux_uni" description="Indicates whether to drop unicast packets when the upper threshold of traffic limit is exceeded.&lt;br&gt;0: no&lt;br&gt;1: yes" range="2" property="RW"/>
				<Member name="flux_multi" description="Indicates whether to drop multicast packets when the upper threshold of traffic limit is exceeded.&lt;br&gt;0: no&lt;br&gt;1: yes" range="1" property="RW"/>
				<Member name="flux_broad" description="Indicates whether to drop broadcast packets when the upper threshold of traffic limit is exceeded.&lt;br&gt;0: no&lt;br&gt;1: yes" range="0" property="RW"/>
				<Register offset="0x0378"/>
				<Register offset="0x2378"/>
			</RegisterGroup>
			<RegisterGroup name="UD_STS_PORTCNT" description="UD_STS_PORTCNT is a port status counter. The register does not support soft reset." value="0x00000000">
				<Member name="rxsof_cnt" description="Count of frame headers received by the port." range="31:28" property="RO"/>
				<Member name="rxeof_cnt" description="Count of frame tails received by the port." range="27:24" property="RO"/>
				<Member name="rxcrcok_cnt" description="Count of frames without CRC errors received by the port." range="23:20" property="RO"/>
				<Member name="rxcrcbad_cnt" description="Count of frames with CRC errors received by the port." range="19:16" property="RO"/>
				<Member name="txsof_cnt" description="Count of frame headers transmitted by the port." range="15:12" property="RO"/>
				<Member name="txeof_cnt" description="Count of frame tails transmitted by the port." range="11:8" property="RO"/>
				<Member name="txcrcok_cnt" description="Count of frames without CRC errors transmitted by the port." range="7:4" property="RO"/>
				<Member name="txcrcbad_cnt" description="Count of frames with CRC errors transmitted by the port." range="3:0" property="RO"/>
				<Register offset="0x0584"/>
				<Register offset="0x2584"/>
			</RegisterGroup>
			<RegisterGroup name="UD_PORT2CPU_PKTS" description="UD_PORT2CPU_PKTS is a register for the total number of packets received by the CPUfrom the upstream or downstream port. The register does not support soft reset." value="0x00000000">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="pkts_cpu" description="Total number of packets received by the CPU port from the upstream or downstream port. Writing 0 clears this register and writing 1 has no effect." range="15:0" property="WC"/>
				<Register offset="0x05A0"/>
				<Register offset="0x25A0"/>
			</RegisterGroup>
			<RegisterGroup name="UD_CPU2IQ_ADDRCNT" description="UD_CPU2IQ_ADDRCNT is a register for the count of configuring packet receiving addressqueue by the CPU. The register does not support soft reset." value="0x00000000">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="addr_cpu" description="Count of configuring packet receiving address queue by the CPU successfully. Writing 0 clears this register and writing 1 has no effect." range="15:0" property="WC"/>
				<Register offset="0x05A4"/>
				<Register offset="0x25A4"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_IRQCNT" description="UD_RX_IRQCNT is a register for the count of reporting single-packet interrupt by theupstream or downstream port. The register does not support soft reset." value="0x00000000">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="pkts_port" description="Count of the frame receive interrupts reported by the upstream or downstream port. Writing 0 clears this register and writing 1 has no effect." range="15:0" property="WC"/>
				<Register offset="0x05A8"/>
				<Register offset="0x25A8"/>
			</RegisterGroup>
			<RegisterGroup name="UD_CPU2EQ_PKTS" description="UD_CPU2EQ_PKTS is a register for the total number of packets transmitted by the CPU tothe upstream or downstream port. The register does not support soft reset." value="0x00000000">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="pkts_cpu2tx" description="Total number of packets transmitted by the CPU to the upstream or downstream port. Writing 0 clears this register and writing 1 has no effect." range="15:0" property="WC"/>
				<Register offset="0x05AC"/>
				<Register offset="0x25AC"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_DVCNT" description="UD_RX_DVCNT is an RXDV rising edge count register. The register does not support softreset." value="0x00000000">
				<Member name="rxdvrise" description="Count of all RXDV rising edges." range="31:0" property="RO"/>
				<Register offset="0x0600"/>
				<Register offset="0x2600"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_OCTS" description="UD_RX_OCTS is the register for the total number of bytes received. The register does notsupport soft reset." value="0x00000000">
				<Member name="ifinoctets" description="Count of all received bytes, including the bytes in correct frames, error frames, and preambles. The frames without valid start of frame delimiters (SFDs) are not counted." range="31:0" property="RO"/>
				<Register offset="0x0604"/>
				<Register offset="0x2604"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_RIGHTOCTS" description="UD_RX_RIGHTOCTS is a register for the total number of bytes of received correct packets.The register does not support soft reset." value="0x00000000">
				<Member name="octets_rx" description="Count of the received bytes, including the bytes in correct frames and error frames but excluding the bytes in preambles. The frames without valid SFDs are not counted." range="31:0" property="RO"/>
				<Register offset="0x0608"/>
				<Register offset="0x2608"/>
			</RegisterGroup>
			<RegisterGroup name="UD_HOSTMAC_PKTS" description="UD_HOSTMAC_PKTS is a register for the count of packets matching the local MAC address.The register does not support soft reset." value="0x00000000">
				<Member name="local_mac_match" description="Count of correct received frames whose destination MAC address is the same as the local MAC address, excluding runt frames, jumbo frames, frames with CRC errors, pause frames, and transfer error frames." range="31:0" property="RO"/>
				<Register offset="0x060C"/>
				<Register offset="0x260C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_RIGHTPKTS" description="UD_RX_RIGHTPKTS is a register for the total number of packets received by the port. Theregister does not support soft reset." value="0x00000000">
				<Member name="pkts" description="Count of all frames." range="31:0" property="RO"/>
				<Register offset="0x0610"/>
				<Register offset="0x2610"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_BROADPKTS" description="UD_RX_BROADPKTS is a register for the count of correct broadcast packets. The registerdoes not support soft reset." value="0x00000000">
				<Member name="broadcastpkts" description="Count of broadcast frames with valid length and without CRC errors, excluding pause frames and transfer error frames." range="31:0" property="RO"/>
				<Register offset="0x0614"/>
				<Register offset="0x2614"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_MULTPKTS" description="UD_RX_MULTPKTS is a register for the count of correct multicast packets. The registerdoes not support soft reset." value="0x00000000">
				<Member name="multicastpkts" description="Count of multicast frames with valid length and without CRC errors, excluding pause frames and transfer error frames." range="31:0" property="RO"/>
				<Register offset="0x0618"/>
				<Register offset="0x2618"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_UNIPKTS" description="UD_RX_UNIPKTS is a register for the count of correct unicast packets. The register does notsupport soft reset." value="0x00000000">
				<Member name="ifinucastpkts" description="Count of unicast frames with valid length and without CRC errors, excluding pause frames and transfer error frames." range="31:0" property="RO"/>
				<Register offset="0x061C"/>
				<Register offset="0x261C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_ERRPKTS" description="UD_RX_ERRPKTS is a register for the total number of incorrect packets. The register doesnot support soft reset." value="0x00000000">
				<Member name="ifinerrors" description="Count of all error frames, including frames with CRC errors, runt frames, jumbo frames, and transfer error frames." range="31:0" property="RO"/>
				<Register offset="0x0620"/>
				<Register offset="0x2620"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_CRCERR_PKTS" description="UD_RX_CRCERR_PKTS is a register for the count of CRC errors. The register does notsupport soft reset." value="0x00000000">
				<Member name="crcerr" description="Count of received frames with valid length (not runt and jumbo frames) but with CRC or alignment errors." range="31:0" property="RO"/>
				<Register offset="0x0624"/>
				<Register offset="0x2624"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_LENERR_PKTS" description="UD_RX_LENERR_PKTS is a register for the count of packets with invalid length. Theregister does not support soft reset." value="0x00000000">
				<Member name="abnormalsizepkts" description="Count of frames (runt frames and jumbo frames) with invalid length (less than the minimum valid length or greater than the maximum valid length)." range="31:0" property="RO"/>
				<Register offset="0x0628"/>
				<Register offset="0x2628"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_OCRCERR_PKTS" description="UD_RX_OCRCERR_PKTS is a register for the count of packets with odd nibbles and CRCerrors. The register does not support soft reset." value="0x00000000">
				<Member name="dot3alignmenterr" description="Count of received frames with odd nibbles and CRC errors." range="31:0" property="RO"/>
				<Register offset="0x062C"/>
				<Register offset="0x262C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_PAUSE_PKTS" description="UD_RX_PAUSE_PKTS is a register for the count of received pause packets. The registerdoes not support soft reset." value="0x00000000">
				<Member name="dot3pause" description="Count of received pause frames." range="31:0" property="RO"/>
				<Register offset="0x0630"/>
				<Register offset="0x2630"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RF_OVERCNT" description="UD_RF_OVERCNT is a register for the count of RXFIFO overflow events. The register doesnot support soft reset." value="0x00000000">
				<Member name="dropevents" description="Count of RXFIFO overflow events during frame receiving." range="31:0" property="RO"/>
				<Register offset="0x0634"/>
				<Register offset="0x2634"/>
			</RegisterGroup>
			<RegisterGroup name="UD_FLUX_TOL_IPKTS" description="UD_FLUX_TOL_IPKTS is a register for the total number of received packets allowed by thetraffic limit. The register does not support soft reset." value="0x00000000">
				<Member name="flux_frame_cnt" description="Total number of correct received frames allowed by the traffic limit, excluding runt frames, jumbo frames, frames with CRC errors, pause frames, and transfer error frames." range="31:0" property="RO"/>
				<Register offset="0x0638"/>
				<Register offset="0x2638"/>
			</RegisterGroup>
			<RegisterGroup name="UD_FLUX_TOL_DPKTS" description="UD_FLUX_TOL_DPKTS is a register for the total number of packets dropped due to trafficlimit. The register does not support soft reset." value="0x00000000">
				<Member name="flux_drop_cnt" description="Count of correct frames dropped due to traffic limit, excluding runt frames, jumbo frames, frames with CRC errors, pause frames, and transfer error frames." range="31:0" property="RO"/>
				<Register offset="0x063C"/>
				<Register offset="0x263C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_VN2OTH_PKTS" description="UD_VN2OTH_PKTS is a register for the count of packets not forwarded to another port dueto VLAN limit. The register does not support soft reset." value="0x00000000">
				<Member name="vlan_not2oth_pkts" description="Number of packets not forwarded to another port due to VLAN limit." range="31:0" property="RO"/>
				<Register offset="0x0640"/>
				<Register offset="0x2640"/>
			</RegisterGroup>
			<RegisterGroup name="UD_VN2CPU_PKTS" description="UD_VN2CPU_PKTS is a register for the count of packets not forwarded to the CPU port dueto VLAN limit. The register does not support soft reset." value="0x00000000">
				<Member name="vlan_not2cpu_pkts" description="Number of packets not forwarded to the CPU port due to VLAN limit." range="31:0" property="RO"/>
				<Register offset="0x0644"/>
				<Register offset="0x2644"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MN2OTH_PKTS" description="UD_MN2OTH_PKTS is a register for the count of packets not forwarded to another port dueto MAC limit. The register does not support soft reset." value="0x00000000">
				<Member name="mac_not2oth_pkts" description="Number of packets not forwarded to another port due to MAC limit." range="31:0" property="RO"/>
				<Register offset="0x0648"/>
				<Register offset="0x2648"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MN2CPU_PKTS" description="UD_MN2CPU_PKTS is a register for the count of packets not forwarded to the CPU port dueto MAC limit. The register does not support soft reset." value="0x00000000">
				<Member name="mac_not2cpu_pkts" description="Number of packets not forwarded to the CPU port due to MAC limit." range="31:0" property="RO"/>
				<Register offset="0x064C"/>
				<Register offset="0x264C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_FW2OTHER_PKTS" description="UD_FW2OTHER_PKTS is a register for the total number of packets forwarded from onereceive port to another receive port. The register does not support soft reset." value="0x00000000">
				<Member name="pkts_fw" description="Count of all packets transmitted from the upstream port to the downstream port (or from the downstream port to the upstream port)." range="31:0" property="RO"/>
				<Register offset="0x0650"/>
				<Register offset="0x2650"/>
			</RegisterGroup>
			<RegisterGroup name="UD_NOEXIT_PKTS" description="UD_NOEXIT_PKTS is a register for the total number of received packets without destinationforwarding ports. The register does not support soft reset." value="0x00000000">
				<Member name="pkts_drop" description="Count of the (dropped) packets neither forwarded to the CPU port nor to another port." range="31:0" property="RO"/>
				<Register offset="0x0654"/>
				<Register offset="0x2654"/>
			</RegisterGroup>
			<RegisterGroup name="UD_2ALL_PKTS" description="UD_2ALL_PKTS is a register for the total number of received packets forwarded to anothertwo ports at the same time. The register does not support soft reset." value="0x00000000">
				<Member name="fw2all_pkts" description="Count of the packets forwarded to both the CPU port and another port." range="31:0" property="RO"/>
				<Register offset="0x0658"/>
				<Register offset="0x2658"/>
			</RegisterGroup>
			<RegisterGroup name="UD_FWBUF_OVERCNT" description="UD_FWBUF_OVERCNT is a register for the count of forward buffer overflow events. Theregister does not support soft reset." value="0x00000000">
				<Member name="fwbuf_over" description="Count of forward buffer overflow events of the upstream port or downstream port." range="31:0" property="RO"/>
				<Register offset="0x065C"/>
				<Register offset="0x265C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_PKTS" description="UD_TX_PKTS is a register for the total number of packets transmitted successfully. Theregister does not support soft reset." value="0x00000000">
				<Member name="pkts_tx" description="Count of all configured transmitted frames, excluding the frames dropped due to timeout and the transmitted frames whose length configured by using UD_GLB_EQFRM_LEN is not within valid range." range="31:0" property="RO"/>
				<Register offset="0x0780"/>
				<Register offset="0x2780"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_BROADPKTS" description="UD_TX_BROADPKTS is a register for the count of broadcast packets transmittedsuccessfully. The register does not support soft reset." value="0x00000000">
				<Member name="broadcastpkts_tx" description="Count of broadcast frames transmitted successfully (excluding retransmission)." range="31:0" property="RO"/>
				<Register offset="0x0784"/>
				<Register offset="0x2784"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_MULTPKTS" description="UD_TX_MULTPKTS is a register for the count of multicast packets transmitted successfully.The register does not support soft reset." value="0x00000000">
				<Member name="multicastpkts_tx" description="Count of multicast frames transmitted successfully (excluding retransmission)." range="31:0" property="RO"/>
				<Register offset="0x0788"/>
				<Register offset="0x2788"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_UNIPKTS" description="UD_TX_UNIPKTS is a register for the count of unicast packets transmitted successfully. Theregister does not support soft reset." value="0x00000000">
				<Member name="ifoutucastpkts_tx" description="Count of unicast frames transmitted successfully (excluding retransmission)." range="31:0" property="RO"/>
				<Register offset="0x078C"/>
				<Register offset="0x278C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_OCTS" description="UD_TX_OCTS is a register for the total number of transmitted bytes. The register does notsupport soft reset." value="0x00000000">
				<Member name="octets_tx" description="Total number of transmitted bytes, including the bytes of retransmitted frames, correct frames, and error frames, but excluding the preamble bytes." range="31:0" property="RO"/>
				<Register offset="0x0790"/>
				<Register offset="0x2790"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_PAUSE_PKTS" description="UD_TX_PAUSE_PKTS is the register for the count of transmitted pause frames. The registerdoes not support soft reset." value="0x00000000">
				<Member name="dot3outpause" description="Count of transmitted pause frames." range="31:0" property="RO"/>
				<Register offset="0x0794"/>
				<Register offset="0x2794"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_RETRYCNT" description="UD_TX_RETRYCNT is a register for the total number of retransmission. The register doesnot support soft reset." value="0x00000000">
				<Member name="retry_times_tx" description="Count of retransmissions of transmitted frames." range="31:0" property="RO"/>
				<Register offset="0x0798"/>
				<Register offset="0x2798"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_COLCNT" description="UD_TX_COLCNT is a register for the total number of collisions. The register does notsupport soft reset." value="0x00000000">
				<Member name="collisions" description="Count of collisions." range="31:0" property="RO"/>
				<Register offset="0x079C"/>
				<Register offset="0x279C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_LC_PKTS" description="UD_TX_LC_PKTS is a register for the count of packets with late collision. The register doesnot support soft reset." value="0x00000000">
				<Member name="dot3latecol" description="Count of packets with late collision." range="31:0" property="RO"/>
				<Register offset="0x07A0"/>
				<Register offset="0x27A0"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_COLOK_PKTS" description="UD_TX_COLOK_PKTS is a register for the count of packets transmitted successfully withcollisions. The register does not support soft reset." value="0x00000000">
				<Member name="dot3col_ok" description="Count of packets transmitted successfully with collisions." range="31:0" property="RO"/>
				<Register offset="0x07A4"/>
				<Register offset="0x27A4"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_RETRY15_PKTS" description="UD_TX_RETRY15_PKTS is a register for the count of packets dropped due to more than 15times of retransmission. The register does not support soft reset." value="0x00000000">
				<Member name="dot3excessivecol" description="Count of the packets dropped due to more than 15 times of retransmission." range="31:0" property="RO"/>
				<Register offset="0x07A8"/>
				<Register offset="0x27A8"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_RETRYN_PKTS" description="UD_TX_RETRYN_PKTS is a register for the count of packets with the collision count beingequal to the threshold. The register does not support soft reset." value="0x00000000">
				<Member name="dot3colcnt" description="Count of packets with the collision count being equal to the threshold. This register is set by UD_MAC_SET[colthreshold]." range="31:0" property="RO"/>
				<Register offset="0x07AC"/>
				<Register offset="0x27AC"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="TSI" i2cSupport="false">
			<Module baseAddress="0x600C0000"/>
			<RegisterGroup name="TS_INTERFACE" description="TS_INTERFACE is an interface register." value="0x00100015" startoffset="0x1100+0x100*i">
				<Member name="port_sel" description="Port enable control.&lt;br&gt;0: disabled&lt;br&gt;1:enabled&lt;br&gt;The parameters of a port can be configured only when the port is disabled." range="31" property="RW"/>
				<Member name="bit_sel" description="Input bit select.&lt;br&gt;0: cdata[7] is the parallel most significant bit (MSB) or a serial data line.&lt;br&gt;1: cdata[0] is the parallel MSB or a serial data line." range="30" property="RW"/>
				<Member name="serial_sel" description="Input mode select.&lt;br&gt;0: parallel input&lt;br&gt;1: serial input" range="29" property="RW"/>
				<Member name="reserved" description="Reserved." range="28:26" property="RO"/>
				<Member name="err_pol" description="Port err signal polarity select.&lt;br&gt;0: A data error occurs when the err signal is high.&lt;br&gt;1: A data error occurs when the err signal is low." range="25" property="RW"/>
				<Member name="vld_pol" description="Port vld signal polarity select.&lt;br&gt;0: active high&lt;br&gt;1: active low" range="24" property="RW"/>
				<Member name="sync_pol" description="sync signal polarity select of the S port.&lt;br&gt;0: active high&lt;br&gt;1: active low" range="23" property="RW"/>
				<Member name="err_bypass" description="Port err signal mask select. After mask, the input err values are not sampled and considered as invalid values.&lt;br&gt;0: not mask&lt;br&gt;1: mask" range="22" property="RW"/>
				<Member name="sync_mode" description="Parallel input mode select.&lt;br&gt;00: sync/burst mode&lt;br&gt;01: sync/valid mode&lt;br&gt;10: nosync_fixed mode. The length of each detected packet is specified by nosync_fixed_204.&lt;br&gt;11: nosync_188_204 mode. The hardware needs to check whether the packet length is 204 bytes or 188 bytes." range="21:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:17" property="RO"/>
				<Member name="nosync_fixed_204" description="Valid in nosync_fixed mode only.&lt;br&gt;0: detect 188-byte packets&lt;br&gt;1: detect 204-byte packets" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:6" property="RO"/>
				<Member name="syncoff_th" description="Synchronization loss judgment threshold. This field is valid in nosync mode." range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="syncon_th" description="Synchronization lock judgment threshold. This field is valid in nosync mode." range="2:0" property="RW"/>
				<Register offset="0x1100"/>
				<Register offset="0x1200"/>
				<Register offset="0x1300"/>
			</RegisterGroup>
			<RegisterGroup name="TS_COUNT" description="TS_COUNT is an all packet count register." value="0x00000000" startoffset="0x1104+0x100*i">
				<Member name="ts_count" description="Counter of all input TS packets." range="31:0" property="RO"/>
				<Register offset="0x1104"/>
				<Register offset="0x1204"/>
				<Register offset="0x1304"/>
			</RegisterGroup>
			<RegisterGroup name="TS_COUNT_CTRL" description="TS_COUNT_CTRL is an all packet counter control register." value="0x00000000" startoffset="0x1108+0x100*i">
				<Member name="reserved" description="Reserved (read as 0)." range="31:2" property="RO"/>
				<Member name="ts_count_ctrl" description="Counter control for input TS packets.&lt;br&gt;00: The counter is reset.&lt;br&gt;01: The counter is enabled.&lt;br&gt;10: The counter is disabled.&lt;br&gt;11: Reserved." range="1:0" property="RW"/>
				<Register offset="0x1108"/>
				<Register offset="0x1208"/>
				<Register offset="0x1308"/>
			</RegisterGroup>
			<RegisterGroup name="ETS_COUNT" description="ETS_COUNT is an error packet count register." value="0x00000000" startoffset="0x110C+0x100*i">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="ets_count" description="Counter of input TS error packets." range="15:0" property="RO"/>
				<Register offset="0x110c"/>
				<Register offset="0x120c"/>
				<Register offset="0x130c"/>
			</RegisterGroup>
			<RegisterGroup name="ETS_COUNT_CTRL" description="ETS_COUNT_CTRL is an error packet counter control register." value="0x00000000" startoffset="0x1110+0x100*i">
				<Member name="reserved" description="Reserved (read as 0)." range="31:2" property="RO"/>
				<Member name="ets_count_ctrl" description="Counter control for error packets.&lt;br&gt;00: The counter is reset.&lt;br&gt;01: The counter is enabled.&lt;br&gt;10: The counter is disabled.&lt;br&gt;11: Reserved." range="1:0" property="RW"/>
				<Register offset="0x1110"/>
				<Register offset="0x1210"/>
				<Register offset="0x1310"/>
			</RegisterGroup>
			<RegisterGroup name="TS_AFIFO_WFULL_ERR" description="TS_AFIFO_WFULL_ERR is an interface FIFO error flag register." value="0x00000000" startoffset="0x1114+0x100*i">
				<Member name="reserved" description="Reserved (read as 0)." range="31:1" property="RO"/>
				<Member name="wfull_err" description="Whether an overflow error occurs in the interface FIFO. Reading this bit clears it." range="0" property="RC"/>
				<Register offset="0x1114"/>
				<Register offset="0x1214"/>
				<Register offset="0x1314"/>
			</RegisterGroup>
			<RegisterGroup name="TS_AFIFO_WFULL_STATUS" description="TS_AFIFO_WFULL_STATUS is an interface FIFO full flag register." value="0x00000000" startoffset="0x1118+0x100*i">
				<Member name="reserved" description="Reserved (read as 0)." range="31:1" property="RO"/>
				<Member name="full" description="Overflow flag of the interface FIFO (valid only for the DVB interface).&lt;br&gt;0: No overflow occurs in the input FIFO.&lt;br&gt;1: An overflow occurs in the input FIFO." range="0" property="RO"/>
				<Register offset="0x1118"/>
				<Register offset="0x1218"/>
				<Register offset="0x1318"/>
			</RegisterGroup>
			<RegisterGroup name="TS_SYNC_FLAG" description="TS_SYNC_FLAG is a synchronization success flag register." value="0x00000000" startoffset="0x1158+0x100*i">
				<Member name="reserved" description="Reserved (read as 0)." range="31:2" property="RO"/>
				<Member name="sync_188_success" description="188 detection success indicator.&lt;br&gt;0: failure&lt;br&gt;1: success" range="1" property="RO"/>
				<Member name="sync_204_success" description="204 detection success indicator.&lt;br&gt;0: failure&lt;br&gt;1: success" range="0" property="RO"/>
				<Register offset="0x1158"/>
				<Register offset="0x1258"/>
				<Register offset="0x1358"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_PID_CTRLN" description="DMX_PID_CTRLN is a PID channel configuration register." value="0x00000000" startoffset="0x3000+0x4*n">
				<Member name="reserved" description="Reserved (read as 0)." range="31:26" property="RO"/>
				<Member name="ch_attri" description="Type of a PID channel.&lt;br&gt;000: general-purpose channel 0&lt;br&gt;001: reserved&lt;br&gt;010: general-purpose channel 2. The PES data length is not checked.&lt;br&gt;010: general-purpose channel 3. The PES data length is not checked when the PES length field is 0.&lt;br&gt;100~101: reserved&lt;br&gt;110: audio channel&lt;br&gt;111: video channel" range="25:23" property="RW"/>
				<Member name="ts_post_th" description="Entire TS packet post threshold.&lt;br&gt;0x00: An SOP interrupt is reported after one TS packet is posted.&lt;br&gt;0x01~0x3F: An SOP interrupt is reported after a specified number of TS packets are posted." range="22:17" property="RW"/>
				<Member name="ts_post_mode" description="Mode select.&lt;br&gt;0: The TS_POST mode is not selected.&lt;br&gt;1: The TS_POST mode is selected." range="16" property="RW"/>
				<Member name="cc_equ_rve" description="Whether to retain CC duplicate packets.&lt;br&gt;0: drop&lt;br&gt;1: retain" range="15" property="RW"/>
				<Member name="reserved" description="Reserved (for internal use)." range="14" property="RW"/>
				<Member name="cc_discon_ctrl" description="CC discontinuity processing mode select.&lt;br&gt;0: The TS packets with CC discontinuity are not dropped.&lt;br&gt;1: The TS packets with CC discontinuity are dropped." range="13" property="RW"/>
				<Member name="crc_mode" description="CRC configuration of a playing channel.&lt;br&gt;000: No CRC32 check is performed.&lt;br&gt;001: A CRC32 check is performed and the packets with CRC errors are dropped.&lt;br&gt;010: A CRC32 check is performed and the packets with CRC errors are posted.&lt;br&gt;011: The syntax determines whether a CRC32 check is performed and the packets with CRC errors are dropped.&lt;br&gt;100: The syntax determines whether a CRC32 check is performed and the packets with or without CRC errors are posted.&lt;br&gt;Others: reserved" range="12:10"/>
				<Member name="af_mode" description="Operating mode select for the adaptation field.&lt;br&gt;00: The AF is posted.&lt;br&gt;01: The AF is not posted.&lt;br&gt;10: The undefined AF is not posted.&lt;br&gt;11: reserved" range="9:8" property="RW"/>
				<Member name="do_scram" description="Processing mode select for the scrambled data.&lt;br&gt;0: The scrambled data is not descrambled.&lt;br&gt;1: The scrambled data is descrambled." range="7" property="RW"/>
				<Member name="cw_index" description="Descrambling key index, corresponding to 32 groups of CWs." range="6:2" property="RW"/>
				<Member name="data_type" description="Data type indicator.&lt;br&gt;00: Section data&lt;br&gt;01: PES data&lt;br&gt;Others: reserved" range="1:0" property="RW"/>
				<Register offset="0x3000"/>
				<Register offset="0x3004"/>
				<Register offset="0x3008"/>
				<Register offset="0x300c"/>
				<Register offset="0x3010"/>
				<Register offset="0x3014"/>
				<Register offset="0x3018"/>
				<Register offset="0x301c"/>
				<Register offset="0x3020"/>
				<Register offset="0x3024"/>
				<Register offset="0x3028"/>
				<Register offset="0x302c"/>
				<Register offset="0x3030"/>
				<Register offset="0x3034"/>
				<Register offset="0x3038"/>
				<Register offset="0x303c"/>
				<Register offset="0x3040"/>
				<Register offset="0x3044"/>
				<Register offset="0x3048"/>
				<Register offset="0x304c"/>
				<Register offset="0x3050"/>
				<Register offset="0x3054"/>
				<Register offset="0x3058"/>
				<Register offset="0x305c"/>
				<Register offset="0x3060"/>
				<Register offset="0x3064"/>
				<Register offset="0x3068"/>
				<Register offset="0x306c"/>
				<Register offset="0x3070"/>
				<Register offset="0x3074"/>
				<Register offset="0x3078"/>
				<Register offset="0x307c"/>
				<Register offset="0x3080"/>
				<Register offset="0x3084"/>
				<Register offset="0x3088"/>
				<Register offset="0x308c"/>
				<Register offset="0x3090"/>
				<Register offset="0x3094"/>
				<Register offset="0x3098"/>
				<Register offset="0x309c"/>
				<Register offset="0x30a0"/>
				<Register offset="0x30a4"/>
				<Register offset="0x30a8"/>
				<Register offset="0x30ac"/>
				<Register offset="0x30b0"/>
				<Register offset="0x30b4"/>
				<Register offset="0x30b8"/>
				<Register offset="0x30bc"/>
				<Register offset="0x30c0"/>
				<Register offset="0x30c4"/>
				<Register offset="0x30c8"/>
				<Register offset="0x30cc"/>
				<Register offset="0x30d0"/>
				<Register offset="0x30d4"/>
				<Register offset="0x30d8"/>
				<Register offset="0x30dc"/>
				<Register offset="0x30e0"/>
				<Register offset="0x30e4"/>
				<Register offset="0x30e8"/>
				<Register offset="0x30ec"/>
				<Register offset="0x30f0"/>
				<Register offset="0x30f4"/>
				<Register offset="0x30f8"/>
				<Register offset="0x30fc"/>
				<Register offset="0x3100"/>
				<Register offset="0x3104"/>
				<Register offset="0x3108"/>
				<Register offset="0x310c"/>
				<Register offset="0x3110"/>
				<Register offset="0x3114"/>
				<Register offset="0x3118"/>
				<Register offset="0x311c"/>
				<Register offset="0x3120"/>
				<Register offset="0x3124"/>
				<Register offset="0x3128"/>
				<Register offset="0x312c"/>
				<Register offset="0x3130"/>
				<Register offset="0x3134"/>
				<Register offset="0x3138"/>
				<Register offset="0x313c"/>
				<Register offset="0x3140"/>
				<Register offset="0x3144"/>
				<Register offset="0x3148"/>
				<Register offset="0x314c"/>
				<Register offset="0x3150"/>
				<Register offset="0x3154"/>
				<Register offset="0x3158"/>
				<Register offset="0x315c"/>
				<Register offset="0x3160"/>
				<Register offset="0x3164"/>
				<Register offset="0x3168"/>
				<Register offset="0x316c"/>
				<Register offset="0x3170"/>
				<Register offset="0x3174"/>
				<Register offset="0x3178"/>
				<Register offset="0x317c"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_PID_EN" description="DMX_PID_EN is a PID channel enable register." value="0x00000000" startoffset="0x3200+0x4*n">
				<Member name="reserved" description="Reserved (read as 0)." range="31:7" property="RO"/>
				<Member name="pid_rec_dmx_id" description="Recording dmx_id configuration of a PID channel.&lt;br&gt;000: No DMX is used for recording.&lt;br&gt;001~101: DMXs 1~5 are enabled separately for recording.&lt;br&gt;110~111: reserved" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="3" property="RO"/>
				<Member name="pid_play_dmx_id" description="Playing dmx_id configuration of a PID channel.&lt;br&gt;000: No DMX is used for playing.&lt;br&gt;001~101: DMXs 1~5 are enabled separately for playing.&lt;br&gt;110~111: reserved" range="2:0" property="RW"/>
				<Register offset="0x3200"/>
				<Register offset="0x3204"/>
				<Register offset="0x3208"/>
				<Register offset="0x320c"/>
				<Register offset="0x3210"/>
				<Register offset="0x3214"/>
				<Register offset="0x3218"/>
				<Register offset="0x321c"/>
				<Register offset="0x3220"/>
				<Register offset="0x3224"/>
				<Register offset="0x3228"/>
				<Register offset="0x322c"/>
				<Register offset="0x3230"/>
				<Register offset="0x3234"/>
				<Register offset="0x3238"/>
				<Register offset="0x323c"/>
				<Register offset="0x3240"/>
				<Register offset="0x3244"/>
				<Register offset="0x3248"/>
				<Register offset="0x324c"/>
				<Register offset="0x3250"/>
				<Register offset="0x3254"/>
				<Register offset="0x3258"/>
				<Register offset="0x325c"/>
				<Register offset="0x3260"/>
				<Register offset="0x3264"/>
				<Register offset="0x3268"/>
				<Register offset="0x326c"/>
				<Register offset="0x3270"/>
				<Register offset="0x3274"/>
				<Register offset="0x3278"/>
				<Register offset="0x327c"/>
				<Register offset="0x3280"/>
				<Register offset="0x3284"/>
				<Register offset="0x3288"/>
				<Register offset="0x328c"/>
				<Register offset="0x3290"/>
				<Register offset="0x3294"/>
				<Register offset="0x3298"/>
				<Register offset="0x329c"/>
				<Register offset="0x32a0"/>
				<Register offset="0x32a4"/>
				<Register offset="0x32a8"/>
				<Register offset="0x32ac"/>
				<Register offset="0x32b0"/>
				<Register offset="0x32b4"/>
				<Register offset="0x32b8"/>
				<Register offset="0x32bc"/>
				<Register offset="0x32c0"/>
				<Register offset="0x32c4"/>
				<Register offset="0x32c8"/>
				<Register offset="0x32cc"/>
				<Register offset="0x32d0"/>
				<Register offset="0x32d4"/>
				<Register offset="0x32d8"/>
				<Register offset="0x32dc"/>
				<Register offset="0x32e0"/>
				<Register offset="0x32e4"/>
				<Register offset="0x32e8"/>
				<Register offset="0x32ec"/>
				<Register offset="0x32f0"/>
				<Register offset="0x32f4"/>
				<Register offset="0x32f8"/>
				<Register offset="0x32fc"/>
				<Register offset="0x3300"/>
				<Register offset="0x3304"/>
				<Register offset="0x3308"/>
				<Register offset="0x330c"/>
				<Register offset="0x3310"/>
				<Register offset="0x3314"/>
				<Register offset="0x3318"/>
				<Register offset="0x331c"/>
				<Register offset="0x3320"/>
				<Register offset="0x3324"/>
				<Register offset="0x3328"/>
				<Register offset="0x332c"/>
				<Register offset="0x3330"/>
				<Register offset="0x3334"/>
				<Register offset="0x3338"/>
				<Register offset="0x333c"/>
				<Register offset="0x3340"/>
				<Register offset="0x3344"/>
				<Register offset="0x3348"/>
				<Register offset="0x334c"/>
				<Register offset="0x3350"/>
				<Register offset="0x3354"/>
				<Register offset="0x3358"/>
				<Register offset="0x335c"/>
				<Register offset="0x3360"/>
				<Register offset="0x3364"/>
				<Register offset="0x3368"/>
				<Register offset="0x336c"/>
				<Register offset="0x3370"/>
				<Register offset="0x3374"/>
				<Register offset="0x3378"/>
				<Register offset="0x337c"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_PID_VALUE" description="DMX_PID_VALUE is a PID value configuration register." value="0x00000000" startoffset="0x3400+0x4*n">
				<Member name="reserved" description="Reserved (read as 0)." range="31:14" property="RO"/>
				<Member name="pid_extra" description="Reserved, indicating the extra judgment bit of the PID value (for internal use). The priority field is reserved." range="13" property="RW"/>
				<Member name="pid_value" description="PID value." range="12:0" property="RW"/>
				<Register offset="0x3400"/>
				<Register offset="0x3404"/>
				<Register offset="0x3408"/>
				<Register offset="0x340c"/>
				<Register offset="0x3410"/>
				<Register offset="0x3414"/>
				<Register offset="0x3418"/>
				<Register offset="0x341c"/>
				<Register offset="0x3420"/>
				<Register offset="0x3424"/>
				<Register offset="0x3428"/>
				<Register offset="0x342c"/>
				<Register offset="0x3430"/>
				<Register offset="0x3434"/>
				<Register offset="0x3438"/>
				<Register offset="0x343c"/>
				<Register offset="0x3440"/>
				<Register offset="0x3444"/>
				<Register offset="0x3448"/>
				<Register offset="0x344c"/>
				<Register offset="0x3450"/>
				<Register offset="0x3454"/>
				<Register offset="0x3458"/>
				<Register offset="0x345c"/>
				<Register offset="0x3460"/>
				<Register offset="0x3464"/>
				<Register offset="0x3468"/>
				<Register offset="0x346c"/>
				<Register offset="0x3470"/>
				<Register offset="0x3474"/>
				<Register offset="0x3478"/>
				<Register offset="0x347c"/>
				<Register offset="0x3480"/>
				<Register offset="0x3484"/>
				<Register offset="0x3488"/>
				<Register offset="0x348c"/>
				<Register offset="0x3490"/>
				<Register offset="0x3494"/>
				<Register offset="0x3498"/>
				<Register offset="0x349c"/>
				<Register offset="0x34a0"/>
				<Register offset="0x34a4"/>
				<Register offset="0x34a8"/>
				<Register offset="0x34ac"/>
				<Register offset="0x34b0"/>
				<Register offset="0x34b4"/>
				<Register offset="0x34b8"/>
				<Register offset="0x34bc"/>
				<Register offset="0x34c0"/>
				<Register offset="0x34c4"/>
				<Register offset="0x34c8"/>
				<Register offset="0x34cc"/>
				<Register offset="0x34d0"/>
				<Register offset="0x34d4"/>
				<Register offset="0x34d8"/>
				<Register offset="0x34dc"/>
				<Register offset="0x34e0"/>
				<Register offset="0x34e4"/>
				<Register offset="0x34e8"/>
				<Register offset="0x34ec"/>
				<Register offset="0x34f0"/>
				<Register offset="0x34f4"/>
				<Register offset="0x34f8"/>
				<Register offset="0x34fc"/>
				<Register offset="0x3500"/>
				<Register offset="0x3504"/>
				<Register offset="0x3508"/>
				<Register offset="0x350c"/>
				<Register offset="0x3510"/>
				<Register offset="0x3514"/>
				<Register offset="0x3518"/>
				<Register offset="0x351c"/>
				<Register offset="0x3520"/>
				<Register offset="0x3524"/>
				<Register offset="0x3528"/>
				<Register offset="0x352c"/>
				<Register offset="0x3530"/>
				<Register offset="0x3534"/>
				<Register offset="0x3538"/>
				<Register offset="0x353c"/>
				<Register offset="0x3540"/>
				<Register offset="0x3544"/>
				<Register offset="0x3548"/>
				<Register offset="0x354c"/>
				<Register offset="0x3550"/>
				<Register offset="0x3554"/>
				<Register offset="0x3558"/>
				<Register offset="0x355c"/>
				<Register offset="0x3560"/>
				<Register offset="0x3564"/>
				<Register offset="0x3568"/>
				<Register offset="0x356c"/>
				<Register offset="0x3570"/>
				<Register offset="0x3574"/>
				<Register offset="0x3578"/>
				<Register offset="0x357c"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_PID_REC_BUF" description="DMX_PID_REC_BUF is a recording buffer ID register for a specified PID channel (forinternal use)." value="0x00000000" startoffset="0x3600+0x4*n">
				<Member name="reserved" description="Reserved (read as 0)." range="31:9" property="RO"/>
				<Member name="flt_hit_mode" description="Mode of filtering data.&lt;br&gt;0: Data filtering passes by default when no filter is mounted.&lt;br&gt;1: Data filtering does not pass by default when no filter is mounted." range="8" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="7" property="RO"/>
				<Member name="rec_buf" description="ID of the buffer for DMA recording." range="6:0" property="RW"/>
				<Register offset="0x3600"/>
				<Register offset="0x3604"/>
				<Register offset="0x3608"/>
				<Register offset="0x360c"/>
				<Register offset="0x3610"/>
				<Register offset="0x3614"/>
				<Register offset="0x3618"/>
				<Register offset="0x361c"/>
				<Register offset="0x3620"/>
				<Register offset="0x3624"/>
				<Register offset="0x3628"/>
				<Register offset="0x362c"/>
				<Register offset="0x3630"/>
				<Register offset="0x3634"/>
				<Register offset="0x3638"/>
				<Register offset="0x363c"/>
				<Register offset="0x3640"/>
				<Register offset="0x3644"/>
				<Register offset="0x3648"/>
				<Register offset="0x364c"/>
				<Register offset="0x3650"/>
				<Register offset="0x3654"/>
				<Register offset="0x3658"/>
				<Register offset="0x365c"/>
				<Register offset="0x3660"/>
				<Register offset="0x3664"/>
				<Register offset="0x3668"/>
				<Register offset="0x366c"/>
				<Register offset="0x3670"/>
				<Register offset="0x3674"/>
				<Register offset="0x3678"/>
				<Register offset="0x367c"/>
				<Register offset="0x3680"/>
				<Register offset="0x3684"/>
				<Register offset="0x3688"/>
				<Register offset="0x368c"/>
				<Register offset="0x3690"/>
				<Register offset="0x3694"/>
				<Register offset="0x3698"/>
				<Register offset="0x369c"/>
				<Register offset="0x36a0"/>
				<Register offset="0x36a4"/>
				<Register offset="0x36a8"/>
				<Register offset="0x36ac"/>
				<Register offset="0x36b0"/>
				<Register offset="0x36b4"/>
				<Register offset="0x36b8"/>
				<Register offset="0x36bc"/>
				<Register offset="0x36c0"/>
				<Register offset="0x36c4"/>
				<Register offset="0x36c8"/>
				<Register offset="0x36cc"/>
				<Register offset="0x36d0"/>
				<Register offset="0x36d4"/>
				<Register offset="0x36d8"/>
				<Register offset="0x36dc"/>
				<Register offset="0x36e0"/>
				<Register offset="0x36e4"/>
				<Register offset="0x36e8"/>
				<Register offset="0x36ec"/>
				<Register offset="0x36f0"/>
				<Register offset="0x36f4"/>
				<Register offset="0x36f8"/>
				<Register offset="0x36fc"/>
				<Register offset="0x3700"/>
				<Register offset="0x3704"/>
				<Register offset="0x3708"/>
				<Register offset="0x370c"/>
				<Register offset="0x3710"/>
				<Register offset="0x3714"/>
				<Register offset="0x3718"/>
				<Register offset="0x371c"/>
				<Register offset="0x3720"/>
				<Register offset="0x3724"/>
				<Register offset="0x3728"/>
				<Register offset="0x372c"/>
				<Register offset="0x3730"/>
				<Register offset="0x3734"/>
				<Register offset="0x3738"/>
				<Register offset="0x373c"/>
				<Register offset="0x3740"/>
				<Register offset="0x3744"/>
				<Register offset="0x3748"/>
				<Register offset="0x374c"/>
				<Register offset="0x3750"/>
				<Register offset="0x3754"/>
				<Register offset="0x3758"/>
				<Register offset="0x375c"/>
				<Register offset="0x3760"/>
				<Register offset="0x3764"/>
				<Register offset="0x3768"/>
				<Register offset="0x376c"/>
				<Register offset="0x3770"/>
				<Register offset="0x3774"/>
				<Register offset="0x3778"/>
				<Register offset="0x377c"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_PID_PLAY_BUF" description="DMX_PID_PLAY_BUF is a playing buffer ID register for a specified PID channel." value="0x00000000" startoffset="0x3800+0x4*n">
				<Member name="reserved" description="Reserved (read as 0)." range="31:7" property="RO"/>
				<Member name="play_buf" description="ID of the buffer for DMA playing." range="6:0" property="RW"/>
				<Register offset="0x3800"/>
				<Register offset="0x3804"/>
				<Register offset="0x3808"/>
				<Register offset="0x380c"/>
				<Register offset="0x3810"/>
				<Register offset="0x3814"/>
				<Register offset="0x3818"/>
				<Register offset="0x381c"/>
				<Register offset="0x3820"/>
				<Register offset="0x3824"/>
				<Register offset="0x3828"/>
				<Register offset="0x382c"/>
				<Register offset="0x3830"/>
				<Register offset="0x3834"/>
				<Register offset="0x3838"/>
				<Register offset="0x383c"/>
				<Register offset="0x3840"/>
				<Register offset="0x3844"/>
				<Register offset="0x3848"/>
				<Register offset="0x384c"/>
				<Register offset="0x3850"/>
				<Register offset="0x3854"/>
				<Register offset="0x3858"/>
				<Register offset="0x385c"/>
				<Register offset="0x3860"/>
				<Register offset="0x3864"/>
				<Register offset="0x3868"/>
				<Register offset="0x386c"/>
				<Register offset="0x3870"/>
				<Register offset="0x3874"/>
				<Register offset="0x3878"/>
				<Register offset="0x387c"/>
				<Register offset="0x3880"/>
				<Register offset="0x3884"/>
				<Register offset="0x3888"/>
				<Register offset="0x388c"/>
				<Register offset="0x3890"/>
				<Register offset="0x3894"/>
				<Register offset="0x3898"/>
				<Register offset="0x389c"/>
				<Register offset="0x38a0"/>
				<Register offset="0x38a4"/>
				<Register offset="0x38a8"/>
				<Register offset="0x38ac"/>
				<Register offset="0x38b0"/>
				<Register offset="0x38b4"/>
				<Register offset="0x38b8"/>
				<Register offset="0x38bc"/>
				<Register offset="0x38c0"/>
				<Register offset="0x38c4"/>
				<Register offset="0x38c8"/>
				<Register offset="0x38cc"/>
				<Register offset="0x38d0"/>
				<Register offset="0x38d4"/>
				<Register offset="0x38d8"/>
				<Register offset="0x38dc"/>
				<Register offset="0x38e0"/>
				<Register offset="0x38e4"/>
				<Register offset="0x38e8"/>
				<Register offset="0x38ec"/>
				<Register offset="0x38f0"/>
				<Register offset="0x38f4"/>
				<Register offset="0x38f8"/>
				<Register offset="0x38fc"/>
				<Register offset="0x3900"/>
				<Register offset="0x3904"/>
				<Register offset="0x3908"/>
				<Register offset="0x390c"/>
				<Register offset="0x3910"/>
				<Register offset="0x3914"/>
				<Register offset="0x3918"/>
				<Register offset="0x391c"/>
				<Register offset="0x3920"/>
				<Register offset="0x3924"/>
				<Register offset="0x3928"/>
				<Register offset="0x392c"/>
				<Register offset="0x3930"/>
				<Register offset="0x3934"/>
				<Register offset="0x3938"/>
				<Register offset="0x393c"/>
				<Register offset="0x3940"/>
				<Register offset="0x3944"/>
				<Register offset="0x3948"/>
				<Register offset="0x394c"/>
				<Register offset="0x3950"/>
				<Register offset="0x3954"/>
				<Register offset="0x3958"/>
				<Register offset="0x395c"/>
				<Register offset="0x3960"/>
				<Register offset="0x3964"/>
				<Register offset="0x3968"/>
				<Register offset="0x396c"/>
				<Register offset="0x3970"/>
				<Register offset="0x3974"/>
				<Register offset="0x3978"/>
				<Register offset="0x397c"/>
			</RegisterGroup>
			<RegisterGroup name="SWITCH_CFG" description="SWITCH_CFG is an input stream switch register." value="0x80000000" startoffset="0x3A00">
				<Member name="switch_fake_en" description="Reserved. Indicates fake packet add enable. This field is for internal debugging and determines whether to transmit fake packets after the DMX is disabled." range="31" property="RO"/>
				<Member name="reserved" description="Reserved." range="30:19" property="RO"/>
				<Member name="switch_cfg5" description="Switch configuration information.&lt;br&gt;TS source select of DMX5." range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="15" property="RO"/>
				<Member name="switch_cfg4" description="Switch configuration information.&lt;br&gt;TS source select of DMX4." range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="11" property="RO"/>
				<Member name="switch_cfg3" description="Switch configuration information.&lt;br&gt;TS source select of DMX3." range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="7" property="RO"/>
				<Member name="switch_cfg2" description="Switch configuration information.&lt;br&gt;TS source select of DMX2." range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="3" property="RO"/>
				<Member name="switch_cfg1" description="Switch configuration information.&lt;br&gt;TS source select of DMX1.&lt;br&gt;000: disable the TS source&lt;br&gt;001~011: select the streams from TS0~TS2 ports separately in DVB mode&lt;br&gt;100~111: select the streams from IP0~IP3 internal ports separately in IP mode" range="2:0" property="RW"/>
				<Register offset="0x3A00"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_CTRL_FUNC" description="DMX_CTRL_FUNC is a time shift recording control command register." value="0x00000000" startoffset="0x3A30">
				<Member name="reserved" description="Reserved (read as 0)." range="31:20" property="RO"/>
				<Member name="dmx5_rec_ctrl" description="DMX5 recording control (the bit definitions of the following fields are the same).&lt;br&gt;000: not recording&lt;br&gt;001: record the descrambled TSs&lt;br&gt;010: reserved (for internal debugging and PES recording)&lt;br&gt;011: record the scrambled TSs&lt;br&gt;100: record all TSs&lt;br&gt;101~111: reserved" range="19:17" property="RW"/>
				<Member name="dmx5_sps_ctrl" description="DMX5 time-shift pause control." range="16" property="RW"/>
				<Member name="dmx4_rec_ctrl" description="DMX4 recording control." range="15:13" property="RW"/>
				<Member name="dmx4_sps_ctrl" description="DMX4 time-shift pause control." range="12" property="RW"/>
				<Member name="dmx3_rec_ctrl" description="DMX3 recording control." range="11:9" property="RW"/>
				<Member name="dmx3_sps_ctrl" description="DMX3 time-shift pause control." range="8" property="RW"/>
				<Member name="dmx2_rec_ctrl" description="DMX2 recording control." range="7:5" property="RW"/>
				<Member name="dmx2_sps_ctrl" description="DMX2 time-shift pause control." range="4" property="RW"/>
				<Member name="dmx1_rec_ctrl" description="DMX1 recording control." range="3:1" property="RW"/>
				<Member name="dmx1_sps_ctrl" description="DMX1 time-shift pause control. This function is used only to pause the real-time programs before time-shift playing.&lt;br&gt;0: The playing programs are not paused.&lt;br&gt;1: The playing programs are paused and an sps_int interrupt is reported after the post function is disabled." range="0" property="RW"/>
				<Register offset="0x3A30"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_SPS_EXTRA" description="DMX_SPS_EXTRA is a time shift DMX configuration register." value="0x00000000" startoffset="0x3A34">
				<Member name="reserved" description="Reserved (read as 0)." range="31:9" property="RW"/>
				<Member name="sps_dmx_priority" description="This field is valid only after a time-shift command is delivered. Indicates the priorities of the playing DMX and recording DMX during time-shift playing. The priorities must be consistent with the sequence specified by switch_cfg.&lt;br&gt;0: The playing DMX takes priority (default).&lt;br&gt;1: The recording DMX takes priority." range="8" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="7" property="RO"/>
				<Member name="sps_play_dmx_id" description="This field is valid only after a time-shift command is delivered. Specifies the playing DMX during time-shift playing.&lt;br&gt;001~101: DMX1~DMX5&lt;br&gt;Other values: reserved" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="3" property="RO"/>
				<Member name="sps_rec_dmx_id" description="This field is valid only after a time-shift command is delivered. Specifies the recording DMX during time-shift playing.&lt;br&gt;001~101: DMX1~DMX5&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x3A34"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_GLB_FLUSH" description="DMX_GLB_FLUSH is a channel clear configuration register." value="0x00010000" startoffset="0x3A80">
				<Member name="reserved" description="Reserved (read as 0)." range="31:17" property="RO"/>
				<Member name="flush_done" description="flush_done channel clear completion flag. After a channel is cleared, this bit is set to 1.&lt;br&gt;0: The operation is not complete.&lt;br&gt;1: The operation is complete." range="16" property="RO"/>
				<Member name="reserved" description="Reserved (read as 0)." range="15:13" property="RO"/>
				<Member name="flush_cmd" description="Channel clear command. After a channel is cleared (indicated by the flush_done bit), this bit is set to 0 automatically.&lt;br&gt;0: do not clear the channel&lt;br&gt;1: clear the channel" range="12" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="11:10" property="RO"/>
				<Member name="flush_type" description="Type of the channel clear operation.&lt;br&gt;00: clear the status of an entire PID channel (including the playing and recording statuses of a PID channel)&lt;br&gt;01: clear the playing status of a PID channel&lt;br&gt;10: clear the recording status of a PID channel&lt;br&gt;11: reserved" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="7" property="-"/>
				<Member name="flush_ch" description="ID of the channel to be cleared.&lt;br&gt;0X00~0X5F: PID channel ID ranging from 0 to 95" range="6:0" property="RW"/>
				<Register offset="0x3A80"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_PCR_SET" description="DMX_PCR_SET is a PCR channel configuration register. A maximum of 16 PCR channelsare supported." value="0x00000000" startoffset="0x3A90+0x4*j">
				<Member name="reserved" description="Reserved (read as 0)." range="31:19" property="RO"/>
				<Member name="pcr_dmx_id" description="dmx_id of the TS packet of a specified PCR." range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="pcr_pid" description="PID of the TS packet of a specified PCR." range="12:0" property="RW"/>
				<Register offset="0x3a90"/>
				<Register offset="0x3a94"/>
				<Register offset="0x3a98"/>
				<Register offset="0x3a9c"/>
				<Register offset="0x3aa0"/>
				<Register offset="0x3aa4"/>
				<Register offset="0x3aa8"/>
				<Register offset="0x3aac"/>
				<Register offset="0x3ab0"/>
				<Register offset="0x3ab4"/>
				<Register offset="0x3ab8"/>
				<Register offset="0x3abc"/>
				<Register offset="0x3ac0"/>
				<Register offset="0x3ac4"/>
				<Register offset="0x3ac8"/>
				<Register offset="0x3acc"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_SCR_RLD0" description="DMX_SCR_RLD0 is loaded SCR value 0 register." value="0x00000000" startoffset="0x3AD0">
				<Member name="reserved" description="Reserved (read as 0)." range="31:25" property="RO"/>
				<Member name="scr_rld_en" description="Software loaded value control of the SCR.&lt;br&gt;0: The SCR performs counting.&lt;br&gt;1: The SCR remains the value loaded by software." range="24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:17" property="RO"/>
				<Member name="scr_extra" description="SCR_extra value configured by software." range="16:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="scr_base_32" description="MSB of SCR_base configured by software." range="0" property="RW"/>
				<Register offset="0x3AD0"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_SCR_RLD1" description="DMX_SCR_RLD1 is loaded SCR value 1 register." value="0x00000000" startoffset="0x3AD4">
				<Member name="scr_base_31_0" description="Lower 32 bits of SCR_base configured by software." range="31:0" property="RW"/>
				<Register offset="0x3AD4"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_SCR_VALUE0" description="DMX_SCR_VALUE0 is current SCR value 0 register." value="0x00000000" startoffset="0x3AD8">
				<Member name="reserved" description="Reserved (read as 0)." range="31:17" property="RO"/>
				<Member name="curr_scr_extra" description="Current SCR_extra value." range="16:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="curr_scr_base_32" description="MSB of the current SCR_base." range="0" property="RO"/>
				<Register offset="0x3AD8"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_SCR_VALUE1" description="DMX_SCR_VALUE1 is current SCR value 1 register." value="0x00000000" startoffset="0x3ADC">
				<Member name="curr_scr_base_31_0" description="Lower 32 bits of the current SCR_base." range="31:0" property="RO"/>
				<Register offset="0x3ADC"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_GLB_CTRL1" description="DMX_GLB_CTRL1 is a TS packet header parse control register. It is applicable to DMX 1~5." value="0x00000000" startoffset="0x3B00+0x10*k">
				<Member name="reserved" description="Reserved (read as 0)." range="31:12" property="RO"/>
				<Member name="cw_byte_reverse" description="Bit sequence reverse enable for the CW byte.&lt;br&gt;0: do not revert the bit sequence&lt;br&gt;1: revert the sequence of eight bits" range="11" property="RW"/>
				<Member name="cw_word_reverse" description="Byte sequence reverse enable for the CW word.&lt;br&gt;0: do not revert the byte sequence&lt;br&gt;1: revert the sequence of four bytes" range="10" property="RW"/>
				<Member name="cw_4word_reverse" description="Word sequence reverse enable for the entire CW.&lt;br&gt;0: do not revert the word sequence&lt;br&gt;1: revert the sequence of four words" range="9" property="RW"/>
				<Member name="dmx_av_len_mode" description="Whether to filter excess bytes in the audio/video channels when the length is not 0.&lt;br&gt;0: The excess bytes are not filtered.&lt;br&gt;1: The excess bytes are filtered and dropped." range="8" property="RW"/>
				<Member name="dmx_pid_mode" description="Whether to filter the TEI bit.&lt;br&gt;0: The TEI bit is not filtered.&lt;br&gt;1: The TEI bit is filtered as an additive PID." range="7" property="RW"/>
				<Member name="dmx_tsp_pre_del" description="Whether to drop useless PID packets directly.&lt;br&gt;0: no&lt;br&gt;1: yes" range="6" property="RW"/>
				<Member name="dmx_cc_disc_pusi_rve" description="Whether to reserve the packets with PUSI when the packets are dropped due to CC discontinuity.&lt;br&gt;0: not reserved&lt;br&gt;1: reserved" range="5" property="RW"/>
				<Member name="dmx_cc_equ_pusi_rve" description="Whether to reserve the packets with PUSI when the packets are dropped due to CC repetition.&lt;br&gt;0: not reserved&lt;br&gt;1: reserved" range="4" property="RW"/>
				<Member name="dmx_cc_equ_judge_rule" description="Mode of judging CC repeated packets.&lt;br&gt;0: Two packets whose CC is the same and AF is 01 or 11 are CC repeated packets.&lt;br&gt;1: Two packets whose CC is the same and the least significant bit (LSB) of the AF is 1 are CC repeated packets." range="3" property="RW"/>
				<Member name="dmx_tssc_flag_rve" description="Whether to modify the scrambled TS information bit after descrambling.&lt;br&gt;0: descramble the scrambled TS information&lt;br&gt;0: remain the scrambled TS information" range="2" property="RW"/>
				<Member name="dmx_pesscr_flag_rve" description="Whether to modify the scrambled PES information bit after descrambling.&lt;br&gt;0: descramble the scrambled PES information&lt;br&gt;0: remain the scrambled PES information" range="1" property="RW"/>
				<Member name="dmx_tei_ctrl" description="Whether to drop the TS packets with valid error signals and whose TEI field is 1.&lt;br&gt;0: not drop&lt;br&gt;1: drop" range="0" property="RW"/>
				<Register offset="0x3b00"/>
				<Register offset="0x3b10"/>
				<Register offset="0x3b20"/>
				<Register offset="0x3b30"/>
				<Register offset="0x3b40"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_GLB_CTRL2" description="DMX_GLB_CTRL2 is a TS recording buffer configuration register. It is applicable to DMX1~5." value="0x00000000" startoffset="0x3B04+0x10*k">
				<Member name="reserved" description="Reserved (read as 0)." range="31:15" property="RO"/>
				<Member name="dmx_tsrec_buf" description="tsrec_buf&lt;br&gt;Buffer for storing the recorded TSs." range="14:8" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="7" property="RO"/>
				<Member name="dmx_tsrec_int_ch" description="tsrec_int_ch&lt;br&gt;ID of the PID channel that is used to report the PUSI interrupt during recording." range="6:0" property="RW"/>
				<Register offset="0x3b04"/>
				<Register offset="0x3b14"/>
				<Register offset="0x3b24"/>
				<Register offset="0x3b34"/>
				<Register offset="0x3b44"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_GLB_CTRL3" description="DMX_GLB_CTRL3 is a time shift parameter configuration register. It is applicable to DMX1~5." value="0x00000000" startoffset="0x3B08+0x10*k">
				<Member name="reserved" description="Reserved (read as 0)." range="31:21" property="RO"/>
				<Member name="dmx_sps_type" description="Mode of starting time-shift recording.&lt;br&gt;0: Start time-shift recording when the PES packet header in the base channel is detected by running the time-shift recording command.&lt;br&gt;1: Start time-shift recording when the TS packet header in the base channel is detected by running the time-shift recording command." range="20" property="RW"/>
				<Member name="dmx_sps_pusi_num" description="PUSI count when the PES packet header in the base channel is detected. This field is valid only in time-shift mode and must work with the sps_ctrl field." range="19:16" property="RW"/>
				<Member name="dmx_spsrec_pusi_ch" description="Base channel for recording.&lt;br&gt;If the recording function is enabled, recording starts only after the data (PUSI or TS) from the PID channel is detected." range="15:8" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="7" property="RO"/>
				<Member name="dmx_spsply_pusi_ch" description="Base channel for time-shift playing.&lt;br&gt;If the time-shift playing function is enabled, playing stops only when the data (PUSI or TS) from the PID channel meets the requirements." range="6:0" property="RW"/>
				<Register offset="0x3b08"/>
				<Register offset="0x3b18"/>
				<Register offset="0x3b28"/>
				<Register offset="0x3b38"/>
				<Register offset="0x3b48"/>
			</RegisterGroup>
			<RegisterGroup name="CH_HIS" description="CH_HIS is a channel scrambling flag register." value="0x00000000" startoffset="0x3C00+0x4*n">
				<Member name="reserved" description="Reserved (channel status information)." range="31:20" property="RO"/>
				<Member name="ts_scr_flag" description="TS scrambling flag of a channel.&lt;br&gt;0: not scrambling&lt;br&gt;1: TS scrambling" range="19" property="RO"/>
				<Member name="pes_scr_flag" description="PES scrambling flag of a channel. The PES scrambling flag is valid only when the TS scrambling flag is invalid.&lt;br&gt;0: not scrambling&lt;br&gt;1: PES scrambling" range="18" property="RO"/>
				<Member name="reserved" description="Reserved." range="17:0" property="RO"/>
				<Register offset="0x3c00"/>
				<Register offset="0x3c04"/>
				<Register offset="0x3c08"/>
				<Register offset="0x3c0c"/>
				<Register offset="0x3c10"/>
				<Register offset="0x3c14"/>
				<Register offset="0x3c18"/>
				<Register offset="0x3c1c"/>
				<Register offset="0x3c20"/>
				<Register offset="0x3c24"/>
				<Register offset="0x3c28"/>
				<Register offset="0x3c2c"/>
				<Register offset="0x3c30"/>
				<Register offset="0x3c34"/>
				<Register offset="0x3c38"/>
				<Register offset="0x3c3c"/>
				<Register offset="0x3c40"/>
				<Register offset="0x3c44"/>
				<Register offset="0x3c48"/>
				<Register offset="0x3c4c"/>
				<Register offset="0x3c50"/>
				<Register offset="0x3c54"/>
				<Register offset="0x3c58"/>
				<Register offset="0x3c5c"/>
				<Register offset="0x3c60"/>
				<Register offset="0x3c64"/>
				<Register offset="0x3c68"/>
				<Register offset="0x3c6c"/>
				<Register offset="0x3c70"/>
				<Register offset="0x3c74"/>
				<Register offset="0x3c78"/>
				<Register offset="0x3c7c"/>
				<Register offset="0x3c80"/>
				<Register offset="0x3c84"/>
				<Register offset="0x3c88"/>
				<Register offset="0x3c8c"/>
				<Register offset="0x3c90"/>
				<Register offset="0x3c94"/>
				<Register offset="0x3c98"/>
				<Register offset="0x3c9c"/>
				<Register offset="0x3ca0"/>
				<Register offset="0x3ca4"/>
				<Register offset="0x3ca8"/>
				<Register offset="0x3cac"/>
				<Register offset="0x3cb0"/>
				<Register offset="0x3cb4"/>
				<Register offset="0x3cb8"/>
				<Register offset="0x3cbc"/>
				<Register offset="0x3cc0"/>
				<Register offset="0x3cc4"/>
				<Register offset="0x3cc8"/>
				<Register offset="0x3ccc"/>
				<Register offset="0x3cd0"/>
				<Register offset="0x3cd4"/>
				<Register offset="0x3cd8"/>
				<Register offset="0x3cdc"/>
				<Register offset="0x3ce0"/>
				<Register offset="0x3ce4"/>
				<Register offset="0x3ce8"/>
				<Register offset="0x3cec"/>
				<Register offset="0x3cf0"/>
				<Register offset="0x3cf4"/>
				<Register offset="0x3cf8"/>
				<Register offset="0x3cfc"/>
				<Register offset="0x3d00"/>
				<Register offset="0x3d04"/>
				<Register offset="0x3d08"/>
				<Register offset="0x3d0c"/>
				<Register offset="0x3d10"/>
				<Register offset="0x3d14"/>
				<Register offset="0x3d18"/>
				<Register offset="0x3d1c"/>
				<Register offset="0x3d20"/>
				<Register offset="0x3d24"/>
				<Register offset="0x3d28"/>
				<Register offset="0x3d2c"/>
				<Register offset="0x3d30"/>
				<Register offset="0x3d34"/>
				<Register offset="0x3d38"/>
				<Register offset="0x3d3c"/>
				<Register offset="0x3d40"/>
				<Register offset="0x3d44"/>
				<Register offset="0x3d48"/>
				<Register offset="0x3d4c"/>
				<Register offset="0x3d50"/>
				<Register offset="0x3d54"/>
				<Register offset="0x3d58"/>
				<Register offset="0x3d5c"/>
				<Register offset="0x3d60"/>
				<Register offset="0x3d64"/>
				<Register offset="0x3d68"/>
				<Register offset="0x3d6c"/>
				<Register offset="0x3d70"/>
				<Register offset="0x3d74"/>
				<Register offset="0x3d78"/>
				<Register offset="0x3d7c"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_CH_PCR_VALUE0" description="DMX_CH_PCR_VALUE0 is a PCR value (extended bits and upper bits) register." value="0x00000000" startoffset="0x3F00+0x4*j">
				<Member name="reserved" description="Reserved." range="31:17" property="RO"/>
				<Member name="pcr_extra_8_0" description="Extended bit of the PCR." range="16:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="pcr_base_32" description="MSB of PCR_base." range="0" property="RO"/>
				<Register offset="0x3f00"/>
				<Register offset="0x3f04"/>
				<Register offset="0x3f08"/>
				<Register offset="0x3f0c"/>
				<Register offset="0x3f10"/>
				<Register offset="0x3f14"/>
				<Register offset="0x3f18"/>
				<Register offset="0x3f1c"/>
				<Register offset="0x3f20"/>
				<Register offset="0x3f24"/>
				<Register offset="0x3f28"/>
				<Register offset="0x3f2c"/>
				<Register offset="0x3f30"/>
				<Register offset="0x3f34"/>
				<Register offset="0x3f38"/>
				<Register offset="0x3f3c"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_CH_PCR_VALUE1" description="DMX_CH_PCR_VALUE1 is a PCR value (lower 32 bits) register." value="0x00000000" startoffset="0x3F04+0x4*j">
				<Member name="pcr_base_31_0" description="Lower 32 bits of PCR_base." range="31:0" property="RO"/>
				<Register offset="0x3f04"/>
				<Register offset="0x3f08"/>
				<Register offset="0x3f0c"/>
				<Register offset="0x3f10"/>
				<Register offset="0x3f14"/>
				<Register offset="0x3f18"/>
				<Register offset="0x3f1c"/>
				<Register offset="0x3f20"/>
				<Register offset="0x3f24"/>
				<Register offset="0x3f28"/>
				<Register offset="0x3f2c"/>
				<Register offset="0x3f30"/>
				<Register offset="0x3f34"/>
				<Register offset="0x3f38"/>
				<Register offset="0x3f3c"/>
				<Register offset="0x3f40"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_CH_SCR_VALUE0" description="DMX_CH_SCR_VALUE0 is an SCR value (extended bits and upper bits) register after thearrival of PCR." value="0x00000000" startoffset="0x3F08+0x4*j">
				<Member name="reserved" description="Reserved." range="31:17" property="RO"/>
				<Member name="scr_extra_8_0" description="SCR extended bit." range="16:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="scr_base_32" description="MSB of SCR_base." range="0" property="RO"/>
				<Register offset="0x3f08"/>
				<Register offset="0x3f0c"/>
				<Register offset="0x3f10"/>
				<Register offset="0x3f14"/>
				<Register offset="0x3f18"/>
				<Register offset="0x3f1c"/>
				<Register offset="0x3f20"/>
				<Register offset="0x3f24"/>
				<Register offset="0x3f28"/>
				<Register offset="0x3f2c"/>
				<Register offset="0x3f30"/>
				<Register offset="0x3f34"/>
				<Register offset="0x3f38"/>
				<Register offset="0x3f3c"/>
				<Register offset="0x3f40"/>
				<Register offset="0x3f44"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_CH_SCR_VALUE1" description="DMX_CH_PCR_VALUE1 is an SCR value (lower 32 bits) register after the arrival of PCR." value="0x00000000" startoffset="0x3F0C+0x4*j">
				<Member name="scr_base_31_0" description="Lower 32 bits of SCR_base." range="31:0" property="RO"/>
				<Register offset="0x3f0c"/>
				<Register offset="0x3f10"/>
				<Register offset="0x3f14"/>
				<Register offset="0x3f18"/>
				<Register offset="0x3f1c"/>
				<Register offset="0x3f20"/>
				<Register offset="0x3f24"/>
				<Register offset="0x3f28"/>
				<Register offset="0x3f2c"/>
				<Register offset="0x3f30"/>
				<Register offset="0x3f34"/>
				<Register offset="0x3f38"/>
				<Register offset="0x3f3c"/>
				<Register offset="0x3f40"/>
				<Register offset="0x3f44"/>
				<Register offset="0x3f48"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_FLT0_3" description="SCD_FLT0_3 are filters 0~3. The filters are used to filter the first start code byte after 000001in the ES. An SCD index can be created only after any of the filters filters the first start codesuccessfully. A maximum of 10 byte filters are provided. The descriptions of SCD_FLT4_7and SCD_FLT8_11 are the same." value="0x00000000" startoffset="0x8000">
				<Member name="flt3" description="Byte filter 3." range="31:24" property="RW"/>
				<Member name="flt2" description="Byte filter 2." range="23:16" property="RW"/>
				<Member name="flt1" description="Byte filter 1." range="15:8" property="RW"/>
				<Member name="flt0" description="Byte filter 0." range="7:0" property="RW"/>
				<Register offset="0x8000"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_FLT4_7" description="SCD_FLT4_7 are filters 4~7." value="0x00000000" startoffset="0x8004">
				<Member name="flt7" description="Byte filter 7." range="31:24" property="RW"/>
				<Member name="flt6" description="Byte filter 6." range="23:16" property="RW"/>
				<Member name="flt5" description="Byte filter 5." range="15:8" property="RW"/>
				<Member name="flt4" description="Byte filter 4." range="7:0" property="RW"/>
				<Register offset="0x8004"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_FLT8_9" description="SCD_FLT8_9 are filters 8~9." value="0xFF000000" startoffset="0x8008">
				<Member name="flt_range0_hi" description="Upper limit of range filter 0.&lt;br&gt;The upper limit and lower limit define the filtering range of each start code filter." range="31:24" property="RW"/>
				<Member name="flt_range0_lo" description="Lower limit of range filter 0." range="23:16" property="RW"/>
				<Member name="flt9" description="Byte filter 9." range="15:8" property="RW"/>
				<Member name="flt8" description="Byte filter 8." range="7:0" property="RW"/>
				<Register offset="0x8008"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_FLT_R21" description="SCD_FLT_R21 are range filters 1~2." value="0x00000000" startoffset="0x800C">
				<Member name="flt_range2_hi" description="Upper limit of range filter 2." range="31:24" property="RW"/>
				<Member name="flt_range2_lo" description="Lower limit of range filter 2." range="23:16" property="RW"/>
				<Member name="flt_range1_hi" description="Upper limit of range filter 1." range="15:8" property="RW"/>
				<Member name="flt_range1_lo" description="Lower limit of range filter 1." range="7:0" property="RW"/>
				<Register offset="0x800C"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_FLT_R43" description="SCD_FLT_R43 are range filters 3~4." value="0x00000000" startoffset="0x8010">
				<Member name="flt_range4_hi" description="Upper limit of range filter 4." range="31:24" property="RW"/>
				<Member name="flt_range4_lo" description="Lower limit of range filter 4." range="23:16" property="RW"/>
				<Member name="flt_range3_hi" description="Upper limit of range filter 3." range="15:8" property="RW"/>
				<Member name="flt_range3_lo" description="Lower limit of range filter 3." range="7:0" property="RW"/>
				<Register offset="0x8010"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_FLT_R65" description="SCD_FLT_R65 are range filters 5~6." value="0x00000000" startoffset="0x8014">
				<Member name="flt_range6_hi" description="Upper limit of range filter 6." range="31:24" property="RW"/>
				<Member name="flt_range6_lo" description="Lower limit of range filter 6." range="23:16" property="RW"/>
				<Member name="flt_range5_hi" description="Upper limit of range filter 5." range="15:8" property="RW"/>
				<Member name="flt_range5_lo" description="Lower limit of range filter 5." range="7:0" property="RW"/>
				<Register offset="0x8014"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_SETA" description="SCD_SETa is SCD0~7 configuration register." value="0x0000007F" startoffset="0x8020+0x4*a">
				<Member name="flt_range_en6" description="Range filter 6 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="flt_range_en5" description="Range filter 5 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="flt_range_en4" description="Range filter 4 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="flt_range_en3" description="Range filter 3 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="flt_range_en2" description="Range filter 2 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="scd_bufid" description="Reserved.&lt;br&gt;This field is used to select any of eight SCD buffers, and is valid only during PES recording. The SCD buffer is selected based on the DMX ID by default during TS recording (for internal use only)." range="26:24" property="RW"/>
				<Member name="tpit_en" description="TS packet index table (IPIT) index creation enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="pes_en" description="PES index creation enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" property="RW"/>
				<Member name="esscd_en" description="ES index (based on 000001) creation enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="m4_short_en" description="ES index (based on the MPEG4 short header) creation enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="flt_range_en1" description="Range filter 1 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" property="RW"/>
				<Member name="flt_range_en0" description="Range filter 0 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="flt_byte_en9_0" description="Byte filters 0~9 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RW"/>
				<Member name="scd_ch" description="ID of the channel for which an index is created. The channel must be a recording channel and the channel ID ranges from 0 to 95." range="6:0" property="RW"/>
				<Register offset="0x8020"/>
				<Register offset="0x8024"/>
				<Register offset="0x8028"/>
				<Register offset="0x802c"/>
				<Register offset="0x8030"/>
				<Register offset="0x8034"/>
				<Register offset="0x8038"/>
				<Register offset="0x803c"/>
			</RegisterGroup>
			<RegisterGroup name="TPIT_SETB" description="TPIT_SETb is TPIT0~9 configuration register." value="0x0000007F" startoffset="0x8060+0x4*b">
				<Member name="reserved" description="Reserved (read as 0)." range="31:8" property="RO"/>
				<Member name="tpit_en" description="TPIT index creation enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="tpit_ch" description="ID of the PID channel for which a TPIT index is created. The channel must be a recording channel and the channel ID ranges from 0 to 95. The IPIT index and SCD_SETa cannot be configured at the same time." range="6:0" property="RW"/>
				<Register offset="0x8060"/>
				<Register offset="0x8064"/>
				<Register offset="0x8068"/>
				<Register offset="0x806c"/>
				<Register offset="0x8070"/>
				<Register offset="0x8074"/>
				<Register offset="0x8078"/>
				<Register offset="0x807c"/>
				<Register offset="0x8080"/>
				<Register offset="0x8084"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_BUF0" description="SCD_BUF0 is scd_buf0 register. It corresponds to 128 buffers of the DAV. The followingbuffer registers each also correspond to 128 buffers." value="0x00000000" startoffset="0x80A0">
				<Member name="reserved" description="Reserved (read as 0)." range="31:7" property="RO"/>
				<Member name="buf_num" description="ID of the buffer storing index data, ranging from 0 to 127." range="6:0" property="RW"/>
				<Register offset="0x80A0"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_BUF1" description="SCD_BUF1 is scd_buf1 register." value="0x00000000" startoffset="0x80A4">
				<Member name="reserved" description="Reserved (read as 0)." range="31:7" property="RO"/>
				<Member name="buf_num" description="ID of the buffer storing index data, ranging from 0 to 127." range="6:0" property="RW"/>
				<Register offset="0x80A4"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_BUF2" description="SCD_BUF2 is scd_buf2 register." value="0x00000000" startoffset="0x80A8">
				<Member name="reserved" description="Reserved (read as 0)." range="31:7" property="RO"/>
				<Member name="buf_num" description="ID of the buffer storing index data, ranging from 0 to 127." range="6:0" property="RW"/>
				<Register offset="0x80A8"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_BUF3" description="SCD_BUF3 is scd_buf3 register." value="0x00000000" startoffset="0x80AC">
				<Member name="reserved" description="Reserved (read as 0)." range="31:7" property="RO"/>
				<Member name="buf_num" description="ID of the buffer storing index data, ranging from 0 to 127." range="6:0" property="RW"/>
				<Register offset="0x80AC"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_BUF4" description="SCD_BUF4 is scd_buf4 register." value="0x00000000" startoffset="0x80B0">
				<Member name="reserved" description="Reserved (read as 0)." range="31:7" property="RO"/>
				<Member name="buf_num" description="ID of the buffer storing index data, ranging from 0 to 127." range="6:0" property="RW"/>
				<Register offset="0x80B0"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_BUF5" description="SCD_BUF5 is scd_buf5 register." value="0x00000000" startoffset="0x80B4">
				<Member name="reserved" description="Reserved (read as 0)." range="31:7" property="RO"/>
				<Member name="buf_num" description="ID of the buffer storing index data, ranging from 0 to 127." range="6:0" property="RW"/>
				<Register offset="0x80B4"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_BUF6" description="SCD_BUF6 is scd_buf6 register." value="0x00000000" startoffset="0x80B8">
				<Member name="reserved" description="Reserved (read as 0)." range="31:7" property="RO"/>
				<Member name="buf_num" description="ID of the buffer storing index data, ranging from 0 to 127." range="6:0" property="RW"/>
				<Register offset="0x80B8"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_BUF7" description="SCD_BUF7 is scd_buf7 register." value="0x00000000" startoffset="0x80BC">
				<Member name="reserved" description="Reserved (read as 0)." range="31:7" property="RO"/>
				<Member name="buf_num" description="ID of the buffer storing index data, ranging from 0 to 127." range="6:0" property="RW"/>
				<Register offset="0x80BC"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_CLRCH" description="SCD_CLRCH is an SCD channel clear register. Each time this register is written, its SCDchannel status is cleared." value="0x00000000" startoffset="0x80C0">
				<Member name="reserved" description="Reserved (read as 0)." range="31:3" property="RO"/>
				<Member name="ch_id" description="ID of an SCD channel. This field indicates the information about the SCD_SETa channel to be cleared. The channel ID ranges from 0 to 7." range="2:0" property="RW"/>
				<Register offset="0x80C0"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_CLRBUF" description="SCD_CLRBUF is an SCD buffer clear register. Each time this register is written, its SCDbuffer status is cleared." value="0x00000000" startoffset="0x80C4">
				<Member name="reserved" description="Reserved (read as 0)." range="31:3" property="RO"/>
				<Member name="buf_id" description="ID of an SCD buffer. This field indicates the information about the SCD buffer to be cleared. The buffer ID ranges from 0 to 7." range="2:0" property="RW"/>
				<Register offset="0x80C4"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_NEW_FLTEN" description="SCD_NEW_FLTEN is a new filter enable register for the SCD channel. This register is validfor Hi3716M V200 and reserved for other chips." value="0x00000000" startoffset="0x8200" endoffset="0x821C">
				<Member name="reserved" description="Reserved (read as 0)." range="31:16" property="RO"/>
				<Member name="new_flt_en" description="New filter enable for the SCD channel." range="15:0" property="RW"/>
				<Register offset="0x8200"/>
				<Register offset="0x8204"/>
				<Register offset="0x8208"/>
				<Register offset="0x820c"/>
				<Register offset="0x8210"/>
				<Register offset="0x8214"/>
				<Register offset="0x8218"/>
				<Register offset="0x821c"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_NEW_FLTSET" description="SCD_NEW_FLTSET is a new filter configuration register for the SCD channel. This registeris valid for Hi3716M V200 and reserved for other chips." value="0x0000FFFF" startoffset="0x8220" endoffset="0x825C">
				<Member name="reserved" description="Reserved (read as 0)." range="31:24" property="RO"/>
				<Member name="new_flt_mask" description="New filter mask for the SCD channel. The filtering starts after the start code of the ES is masked." range="23:16" property="RW"/>
				<Member name="new_flt_byte_l" description="Lower limit of the new filter for the SCD channel." range="15:8" property="RW"/>
				<Member name="new_flt_byte_h" description="Upper limit of the new filter for the SCD channel." range="7:0" property="RW"/>
				<Register offset="0x8220"/>
				<Register offset="0x8224"/>
				<Register offset="0x8228"/>
				<Register offset="0x822c"/>
				<Register offset="0x8230"/>
				<Register offset="0x8234"/>
				<Register offset="0x8238"/>
				<Register offset="0x823c"/>
				<Register offset="0x8240"/>
				<Register offset="0x8244"/>
				<Register offset="0x8248"/>
				<Register offset="0x824c"/>
				<Register offset="0x8250"/>
				<Register offset="0x8254"/>
				<Register offset="0x8258"/>
				<Register offset="0x825c"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_NEW_FLT_NEG" description="SCD_NEW_FLT_NEG is a filtering mode register of the new filter for the SCD channel. Thisregister is valid for Hi3716M V200 and reserved for other chips." value="0x00000000" startoffset="0x8260">
				<Member name="reserved" description="Reserved (read as 0)." range="31:16" property="RO"/>
				<Member name="new_flt_neg" description="Filtering mode of the new filter for the SCD channel. If the data passes filtering, it is considered that the data is discarded forcibly. Otherwise, the data is received.&lt;br&gt;0: received&lt;br&gt;1: forcibly discarded" range="15:0" property="RW"/>
				<Register offset="0x8260"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_OLD_FLT_NEG" description="SCD_OLD_FLT_NEG is the filtering mode register of the old filter for the SCD channel. Thisregister is valid for Hi3716M V200 and reserved for other chips." value="0x00000000" startoffset="0x8264">
				<Member name="reserved" description="Reserved (read as 0)." range="31:17" property="RO"/>
				<Member name="old_flt_neg" description="Filtering mode of the old filter for the SCD channel. If the data passes filtering, it is considered that the data is discarded forcibly. Otherwise, the data is received.&lt;br&gt;0: received&lt;br&gt;1: forcibly discarded" range="16:0" property="RW"/>
				<Register offset="0x8264"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_OLD_FLT_MASK" description="SCD_OLD_FLT_MASK is the filtering mask register of the old filter for the SCD channel.This register is valid for Hi3716M V200 and reserved for other chips." value="0x000000FF" startoffset="0x8300" endoffset="0x8340">
				<Member name="reserved" description="Reserved (read as 0)." range="31:8" property="RO"/>
				<Member name="old_flt_mask" description="Old filter mask for the SCD channel. The filtering starts after the start code of the ES is masked." range="7:0" property="RW"/>
				<Register offset="0x8300"/>
				<Register offset="0x8304"/>
				<Register offset="0x8308"/>
				<Register offset="0x830c"/>
				<Register offset="0x8310"/>
				<Register offset="0x8314"/>
				<Register offset="0x8318"/>
				<Register offset="0x831c"/>
				<Register offset="0x8320"/>
				<Register offset="0x8324"/>
				<Register offset="0x8328"/>
				<Register offset="0x832c"/>
				<Register offset="0x8330"/>
				<Register offset="0x8334"/>
				<Register offset="0x8338"/>
				<Register offset="0x833c"/>
				<Register offset="0x8340"/>
			</RegisterGroup>
			<RegisterGroup name="PVR_INT_SCAN" description="PVR_INT_SCAN is a PVR interrupt query register." value="0x00000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="total_raw_sync" description="Raw total sync interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="23" property="RO"/>
				<Member name="total_raw_err" description="Raw total ERR interrupt (tsp_err and tei).&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="22" property="RO"/>
				<Member name="total_raw_clr" description="Raw total CLR interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="21" property="RO"/>
				<Member name="total_raw_pcr" description="Raw total PCR interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="20" property="RO"/>
				<Member name="total_raw_sps" description="Raw total SPS interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="19" property="RO"/>
				<Member name="total_raw_disc" description="Raw total DISC interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="18" property="RO"/>
				<Member name="total_raw_fltcrc" description="Raw total filter CRC interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="17" property="RO"/>
				<Member name="total_raw_peslen" description="Raw total filter PES length interrupt." range="16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RO"/>
				<Member name="total_int_dav" description="Total DAV interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="total_int_sync" description="Total sync interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="total_int_err" description="Total ERR interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="total_int_clr" description="Total dmx_clr dmx channel clear interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="total_int_pcr" description="Total PCR interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="total_int_sps" description="Total SPS interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="total_int_disc" description="Total DISC interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="total_int_fltcrc" description="Total filter CRC interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="total_int_peslen" description="Total flt_peslen interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_PVR_INT" description="ENA_PVR_INT is PVR total interrupt enable register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ena_pvr_int" description="PVR total interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_INF_SYNC" description="RAW_INF_SYNC is a raw DVB synchronization/synchronization loss interrupt register." value="0x00000000" startoffset="0x0100">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="raw_inf3_syncoff" description="Raw DVB synchronization loss interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RWC"/>
				<Member name="raw_inf3_syncon" description="Raw DVB synchronization interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RWC"/>
				<Member name="raw_inf2_syncoff" description="Raw DVB synchronization loss interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RWC"/>
				<Member name="raw_inf2_syncon" description="Raw DVB synchronization interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RWC"/>
				<Member name="raw_inf1_syncoff" description="Raw DVB synchronization loss interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RWC"/>
				<Member name="raw_inf1_syncon" description="Raw DVB synchronization interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RWC"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_PCR_ARRI" description="RAW_PCR_ARRI is a raw PCR arrival interrupt register." value="0x00000000" startoffset="0x0104">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="raw_pcr" description="Raw PCR arrival interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="15:0" property="RWC"/>
				<Register offset="0x0104"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_SPS" description="RAW_SPS is a raw time shift interrupt register." value="0x00000000" startoffset="0x0108">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="raw_sps" description="Raw time shift interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7:0" property="RWC"/>
				<Register offset="0x0108"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_TEI" description="RAW_TEI is a raw TEI interrupt register." value="0x00000000" startoffset="0x010C">
				<Member name="reserved" description="Reserved." range="31:19" property="RO"/>
				<Member name="tei_dmx" description="ID of the DMX of the TEI." range="18:16" property="RWC"/>
				<Member name="reserved" description="Reserved." range="15" property="RO"/>
				<Member name="tei_ch" description="ID of the channel of the TEI." range="14:8" property="RWC"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="raw_tei" description="Raw TEI interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RWC"/>
				<Register offset="0x010C"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_ERR" description="RAW_ERR is a raw error interrupt register." value="0x00000000" startoffset="0x0110">
				<Member name="reserved" description="Reserved." range="31:19" property="RO"/>
				<Member name="err_dmx" description="ID of the error DMX." range="18:16" property="RWC"/>
				<Member name="reserved" description="Reserved." range="15" property="RO"/>
				<Member name="err_ch" description="ID of the error channel." range="14:8" property="RWC"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="err_tei" description="Raw error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RWC"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_DISC0" description="RAW_DISC0 is raw DISC interrupt 0 register." value="0x00000000" startoffset="0x0114">
				<Member name="raw_disc0" description="Raw DISC interrupt 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0x0114"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_DISC1" description="RAW_DISC1 is raw DISC interrupt 1 register." value="0x00000000" startoffset="0x0118">
				<Member name="raw_disc1" description="Raw DISC interrupt 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0x0118"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_DISC2" description="RAW_DISC2 is raw DISC interrupt 2 register." value="0x00000000" startoffset="0x011C">
				<Member name="raw_disc2" description="Raw DISC interrupt 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0x011C"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_FLTCRC0" description="RAW_FLTCRC0 is raw filter CRC error interrupt 0 register." value="0x00000000" startoffset="0x0120">
				<Member name="raw_fltcrc0" description="Raw filter CRC error interrupt 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0x0120"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_FLTCRC1" description="RAW_FLTCRC1 is raw filter CRC error interrupt 1 register." value="0x00000000" startoffset="0x0124">
				<Member name="raw_fltcrc1" description="Raw filter CRC error interrupt 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0x0124"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_FLTCRC2" description="RAW_FLTCRC2 is raw filter CRC error interrupt 2 register." value="0x00000000" startoffset="0x0128">
				<Member name="raw_fltcrc2" description="Raw filter CRC error interrupt 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0x0128"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_PES_LEN0" description="RAW_PES_LEN0 is raw filter PES length error interrupt 0 register." value="0x00000000" startoffset="0x012C">
				<Member name="raw_pes_len0" description="Raw filter PES length error interrupt 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0x012C"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_PES_LEN1" description="RAW_PES_LEN1 is raw filter PES length error interrupt 1 register." value="0x00000000" startoffset="0x0130">
				<Member name="raw_pes_len1" description="Raw filter PES length error interrupt 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0x0130"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_PES_LEN2" description="RAW_PES_LEN2 is raw filter PES length error interrupt 2 register." value="0x00000000" startoffset="0x0134">
				<Member name="raw_pes_len2" description="Raw filter PES length error interrupt 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0x0134"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_FLT_CLR" description="RAW_FLT_CLR is a raw filter clear channel interrupt register." value="0x00000000" startoffset="0x0138">
				<Member name="reserved" description="Reserved." range="31:15" property="RO"/>
				<Member name="flt_clr_ch" description="ID of the channel to be cleared by using the filter." range="14:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="raw_flt_clr" description="Raw filter channel clear interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RWC"/>
				<Register offset="0x0138"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_REC_CLR" description="RAW_REC_CLR is a raw recording channel clear interrupt register." value="0x00000000" startoffset="0x013C">
				<Member name="reserved" description="Reserved." range="31:15" property="RO"/>
				<Member name="rec_clr_ch" description="ID of the recording channel to be cleared." range="14:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="raw_rec_clr" description="Raw recording channel clear interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RWC"/>
				<Register offset="0x013C"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_INF_SYNC" description="ENA_INF_SYNC is a DVB synchronization/synchronization loss interrupt enable register." value="0x00000000" startoffset="0x0200">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="ena_inf3_syncoff" description="Synchronization loss interrupt enable of DVB interface 3.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RO"/>
				<Member name="ena_inf3_syncon" description="Synchronization interrupt enable of DVB interface 3.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="ena_inf2_syncoff" description="Synchronization loss interrupt enable of DVB interface 2.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="ena_inf2_syncon" description="Synchronization interrupt enable of DVB interface 2.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="ena_inf1_syncoff" description="Synchronization loss interrupt enable of DVB interface 1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="ena_inf1_syncon" description="Synchronization interrupt enable of DVB interface 1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0200"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_PCR_ARRI" description="ENA_PCR_ARRI is a PCR arrival interrupt enable register." value="0x00000000" startoffset="0x0204">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="ena_pcr" description="PCR arrival interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15:0" property="RW"/>
				<Register offset="0x0204"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_SPS" description="ENA_SPS is a time shift interrupt enable register." value="0x00000000" startoffset="0x0208">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="ena_sps" description="Time shift interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7:0" property="RW"/>
				<Register offset="0x0208"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_TEI" description="ENA_TEI is a TEI interrupt enable register." value="0x00000000" startoffset="0x020C">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ena_tei" description="TEI interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x020C"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_ERR" description="ENA_ERR is an error interrupt enable register." value="0x00000000" startoffset="0x0210">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="err_tei" description="Error interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0210"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_DISC0" description="ENA_DISC0 is DISC 0 interrupt enable register." value="0x00000000" startoffset="0x0214">
				<Member name="ena_disc0" description="DISC 0 interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31:0" property="RW"/>
				<Register offset="0x0214"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_DISC1" description="ENA_DISC1 is DISC 1 interrupt enable register." value="0x00000000" startoffset="0x0218">
				<Member name="ena_disc1" description="DISC 1 interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31:0" property="RW"/>
				<Register offset="0x0218"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_DISC2" description="ENA_DISC2 is DISC 2 interrupt enable register." value="0x00000000" startoffset="0x021C">
				<Member name="ena_disc2" description="DISC 2 interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31:0" property="RW"/>
				<Register offset="0x021C"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_FLTCRC0" description="ENA_FLTCRC0 is Section CRC error interrupt 0 enable register." value="0x00000000" startoffset="0x0220">
				<Member name="ena_fltcrc0" description="Section CRC error interrupt 0 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31:0" property="RW"/>
				<Register offset="0x0220"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_FLTCRC1" description="ENA_FLTCRC1 is Section CRC error interrupt 1 enable register." value="0x00000000" startoffset="0x0224">
				<Member name="ena_fltcrc1" description="Section CRC error interrupt 1 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31:0" property="RW"/>
				<Register offset="0x0224"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_FLTCRC2" description="ENA_FLTCRC2 is Section CRC error interrupt 2 enable register." value="0x00000000" startoffset="0x0228">
				<Member name="ena_fltcrc2" description="Section CRC error interrupt 2 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31:0" property="RW"/>
				<Register offset="0x0228"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_PES_LEN0" description="ENA_PES_LEN0 is filter PES length error interrupt 0 enable register." value="0x00000000" startoffset="0x022C">
				<Member name="ena_pes_len0" description="Filter PES length error interrupt 0 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31:0" property="RW"/>
				<Register offset="0x022C"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_PES_LEN1" description="ENA_PES_LEN1 is filter PES length error interrupt 1 enable register." value="0x00000000" startoffset="0x0230">
				<Member name="ena_pes_len1" description="Filter PES length error interrupt 1 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31:0" property="RW"/>
				<Register offset="0x0230"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_PES_LEN2" description="ENA_PES_LEN2 is filter PES length error interrupt 2 enable register." value="0x00000000" startoffset="0x0234">
				<Member name="ena_pes_len2" description="Filter PES length error interrupt 2 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31:0" property="RW"/>
				<Register offset="0x0234"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_FLT_CLR" description="ENA_FLT_CLR is a filter clear channel interrupt enable register." value="0x00000000" startoffset="0x0238">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ena_flt_clr" description="Filter clear channel interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0238"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_REC_CLR" description="ENA_REC_CLR is a recording channel clear interrupt enable register." value="0x00000000" startoffset="0x023C">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ena_rec_clr" description="Recording channel clear interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x023C"/>
			</RegisterGroup>
			<RegisterGroup name="STA_INF_SYNC" description="STA_INF_SYNC is a DVB synchronization/synchronization loss interrupt status register." value="0x00000000" startoffset="0x0300">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="sta_inf3_syncoff" description="Synchronization loss interrupt status of DVB interface 3.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="sta_inf3_syncon" description="Synchronization interrupt status of DVB interface 3.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="sta_inf2_syncoff" description="Synchronization loss interrupt status of DVB interface 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="sta_inf2_syncon" description="Synchronization interrupt status of DVB interface 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="sta_inf1_syncoff" description="Synchronization loss interrupt status of DVB interface 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="sta_inf1_syncon" description="Synchronization interrupt status of DVB interface 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0300"/>
			</RegisterGroup>
			<RegisterGroup name="STA_PCR_ARRI" description="STA_PCR_ARRI is a PCR arrival interrupt status register." value="0x00000000" startoffset="0x0304">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="sta_pcr" description="PCR arrival interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="15:0" property="RO"/>
				<Register offset="0x0304"/>
			</RegisterGroup>
			<RegisterGroup name="STA_SPS" description="STA_SPS is a time shift interrupt status register." value="0x00000000" startoffset="0x0308">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="sta_sps" description="Time shift interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7:0" property="RO"/>
				<Register offset="0x0308"/>
			</RegisterGroup>
			<RegisterGroup name="STA_TEI" description="STA_TEI is a TEI interrupt status register." value="0x00000000" startoffset="0x030C">
				<Member name="reserved" description="Reserved." range="31:19" property="RO"/>
				<Member name="tei_dmx" description="ID of the DMX of the TEI." range="18:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15" property="RO"/>
				<Member name="tei_ch" description="ID of the channel of the TEI." range="14:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="sta_tei" description="TEI interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x030C"/>
			</RegisterGroup>
			<RegisterGroup name="STA_ERR" description="STA_ERR is an error interrupt status register." value="0x00000000" startoffset="0x0310">
				<Member name="reserved" description="Reserved." range="31:19" property="RO"/>
				<Member name="err_dmx" description="ID of the error DMX." range="18:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15" property="RO"/>
				<Member name="err_ch" description="ID of the error channel." range="14:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="err_tei" description="Error interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0310"/>
			</RegisterGroup>
			<RegisterGroup name="STA_DISC0" description="STA_DISC0 is DISC interrupt status 0 register." value="0x00000000" startoffset="0x0314">
				<Member name="sta_disc0" description="DISC interrupt status 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0x0314"/>
			</RegisterGroup>
			<RegisterGroup name="STA_DISC1" description="STA_DISC1 is DISC interrupt status 1 register." value="0x00000000" startoffset="0x0318">
				<Member name="sta_disc1" description="DISC interrupt status 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0x0318"/>
			</RegisterGroup>
			<RegisterGroup name="STA_DISC2" description="STA_DISC2 is DISC interrupt status 2 register." value="0x00000000" startoffset="0x031C">
				<Member name="sta_disc2" description="DISC interrupt status 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0x031C"/>
			</RegisterGroup>
			<RegisterGroup name="STA_FLTCRC0" description="STA_FLTCRC0 is filter CRC error interrupt status 0 register." value="0x00000000" startoffset="0x0320">
				<Member name="sta_fltcrc0" description="Filter CRC error interrupt status 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0x0320"/>
			</RegisterGroup>
			<RegisterGroup name="STA_FLTCRC1" description="STA_FLTCRC1 is filter CRC error interrupt status 1 register." value="0x00000000" startoffset="0x0324">
				<Member name="sta_fltcrc1" description="Filter CRC error interrupt status 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0x0324"/>
			</RegisterGroup>
			<RegisterGroup name="STA_FLTCRC2" description="STA_FLTCRC2 is filter CRC error interrupt status 2 register." value="0x00000000" startoffset="0x0328">
				<Member name="sta_fltcrc2" description="Filter CRC error interrupt status 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0x0328"/>
			</RegisterGroup>
			<RegisterGroup name="STA_PES_LEN0" description="ENA_PES_LEN0 is filter PES length error interrupt status 0 register." value="0x00000000" startoffset="0x032C">
				<Member name="sta_pes_len0" description="Filter PES length error interrupt status 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0x032C"/>
			</RegisterGroup>
			<RegisterGroup name="STA_PES_LEN1" description="ENA_PES_LEN1 is filter PES length error interrupt status 1 register." value="0x00000000" startoffset="0x0330">
				<Member name="sta_pes_len1" description="Filter PES length error interrupt status 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0x0330"/>
			</RegisterGroup>
			<RegisterGroup name="STA_PES_LEN2" description="ENA_PES_LEN2 is filter PES length error interrupt status 2 register." value="0x00000000" startoffset="0x0334">
				<Member name="sta_pes_len2" description="Filter PES length error interrupt status 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0x0334"/>
			</RegisterGroup>
			<RegisterGroup name="STA_FLT_CLR" description="STA_FLT_CLR is a filter clear channel interrupt status register." value="0x00000000" startoffset="0x0338">
				<Member name="reserved" description="Reserved." range="31:15" property="RO"/>
				<Member name="flt_clr_ch" description="ID of the channel to be flushed by using the filter." range="14:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="sta_flt_clr" description="Filter clear channel interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0338"/>
			</RegisterGroup>
			<RegisterGroup name="STA_REC_CLR" description="STA_REC_CLR is a recording channel clear interrupt status register." value="0x00000000" startoffset="0x033C">
				<Member name="reserved" description="Reserved." range="31:15" property="RO"/>
				<Member name="rec_clr_ch" description="ID of the recording channel to be flushed." range="14:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="sta_rec_clr" description="Recording channel clear interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x033C"/>
			</RegisterGroup>
			<RegisterGroup name="PVR_VERSION_NUM" description="PVR_VERSION_NUM is a PVR version register." value="0x20101208" startoffset="0x0A00">
				<Member name="reserved" description="Reserved." range="31:0" property="RO"/>
				<Register offset="0x0A00"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTERXY" description="DMX_FILTERxy is a filter configuration register." value="0x00000000" startoffset="0x4000+0x40*x+0x4*y">
				<Member name="reserved" description="Reserved." range="31:17" property="RO"/>
				<Member name="wdata_mode" description="Byte filtering mode.&lt;br&gt;This field is valid only after bytes are filtered.&lt;br&gt;0: match&lt;br&gt;1: not match" range="16" property="WO"/>
				<Member name="wdata_content" description="Contents of the filtered byte." range="15:8" property="WO"/>
				<Member name="wdata_mask" description="Mask bit corresponding to each filtered byte.&lt;br&gt;If the mask bit is 0, the corresponding bits of the filtered byte are not compared and considered as matched bits." range="7:0" property="WO"/>
				<Register offset="0x4000"/>
				<Register offset="0x4004"/>
				<Register offset="0x4008"/>
				<Register offset="0x400c"/>
				<Register offset="0x4010"/>
				<Register offset="0x4014"/>
				<Register offset="0x4018"/>
				<Register offset="0x401c"/>
				<Register offset="0x4020"/>
				<Register offset="0x4024"/>
				<Register offset="0x4028"/>
				<Register offset="0x402c"/>
				<Register offset="0x4030"/>
				<Register offset="0x4034"/>
				<Register offset="0x4038"/>
				<Register offset="0x403c"/>
				<Register offset="0x4040"/>
				<Register offset="0x4044"/>
				<Register offset="0x4048"/>
				<Register offset="0x404c"/>
				<Register offset="0x4050"/>
				<Register offset="0x4054"/>
				<Register offset="0x4058"/>
				<Register offset="0x405c"/>
				<Register offset="0x4060"/>
				<Register offset="0x4064"/>
				<Register offset="0x4068"/>
				<Register offset="0x406c"/>
				<Register offset="0x4070"/>
				<Register offset="0x4074"/>
				<Register offset="0x4078"/>
				<Register offset="0x407c"/>
				<Register offset="0x4080"/>
				<Register offset="0x4084"/>
				<Register offset="0x4088"/>
				<Register offset="0x408c"/>
				<Register offset="0x4090"/>
				<Register offset="0x4094"/>
				<Register offset="0x4098"/>
				<Register offset="0x409c"/>
				<Register offset="0x40a0"/>
				<Register offset="0x40a4"/>
				<Register offset="0x40a8"/>
				<Register offset="0x40ac"/>
				<Register offset="0x40b0"/>
				<Register offset="0x40b4"/>
				<Register offset="0x40b8"/>
				<Register offset="0x40bc"/>
				<Register offset="0x40c0"/>
				<Register offset="0x40c4"/>
				<Register offset="0x40c8"/>
				<Register offset="0x40cc"/>
				<Register offset="0x40d0"/>
				<Register offset="0x40d4"/>
				<Register offset="0x40d8"/>
				<Register offset="0x40dc"/>
				<Register offset="0x40e0"/>
				<Register offset="0x40e4"/>
				<Register offset="0x40e8"/>
				<Register offset="0x40ec"/>
				<Register offset="0x40f0"/>
				<Register offset="0x40f4"/>
				<Register offset="0x40f8"/>
				<Register offset="0x40fc"/>
				<Register offset="0x4100"/>
				<Register offset="0x4104"/>
				<Register offset="0x4108"/>
				<Register offset="0x410c"/>
				<Register offset="0x4110"/>
				<Register offset="0x4114"/>
				<Register offset="0x4118"/>
				<Register offset="0x411c"/>
				<Register offset="0x4120"/>
				<Register offset="0x4124"/>
				<Register offset="0x4128"/>
				<Register offset="0x412c"/>
				<Register offset="0x4130"/>
				<Register offset="0x4134"/>
				<Register offset="0x4138"/>
				<Register offset="0x413c"/>
				<Register offset="0x4140"/>
				<Register offset="0x4144"/>
				<Register offset="0x4148"/>
				<Register offset="0x414c"/>
				<Register offset="0x4150"/>
				<Register offset="0x4154"/>
				<Register offset="0x4158"/>
				<Register offset="0x415c"/>
				<Register offset="0x4160"/>
				<Register offset="0x4164"/>
				<Register offset="0x4168"/>
				<Register offset="0x416c"/>
				<Register offset="0x4170"/>
				<Register offset="0x4174"/>
				<Register offset="0x4178"/>
				<Register offset="0x417c"/>
				<Register offset="0x4180"/>
				<Register offset="0x4184"/>
				<Register offset="0x4188"/>
				<Register offset="0x418c"/>
				<Register offset="0x4190"/>
				<Register offset="0x4194"/>
				<Register offset="0x4198"/>
				<Register offset="0x419c"/>
				<Register offset="0x41a0"/>
				<Register offset="0x41a4"/>
				<Register offset="0x41a8"/>
				<Register offset="0x41ac"/>
				<Register offset="0x41b0"/>
				<Register offset="0x41b4"/>
				<Register offset="0x41b8"/>
				<Register offset="0x41bc"/>
				<Register offset="0x41c0"/>
				<Register offset="0x41c4"/>
				<Register offset="0x41c8"/>
				<Register offset="0x41cc"/>
				<Register offset="0x41d0"/>
				<Register offset="0x41d4"/>
				<Register offset="0x41d8"/>
				<Register offset="0x41dc"/>
				<Register offset="0x41e0"/>
				<Register offset="0x41e4"/>
				<Register offset="0x41e8"/>
				<Register offset="0x41ec"/>
				<Register offset="0x41f0"/>
				<Register offset="0x41f4"/>
				<Register offset="0x41f8"/>
				<Register offset="0x41fc"/>
				<Register offset="0x4200"/>
				<Register offset="0x4204"/>
				<Register offset="0x4208"/>
				<Register offset="0x420c"/>
				<Register offset="0x4210"/>
				<Register offset="0x4214"/>
				<Register offset="0x4218"/>
				<Register offset="0x421c"/>
				<Register offset="0x4220"/>
				<Register offset="0x4224"/>
				<Register offset="0x4228"/>
				<Register offset="0x422c"/>
				<Register offset="0x4230"/>
				<Register offset="0x4234"/>
				<Register offset="0x4238"/>
				<Register offset="0x423c"/>
				<Register offset="0x4240"/>
				<Register offset="0x4244"/>
				<Register offset="0x4248"/>
				<Register offset="0x424c"/>
				<Register offset="0x4250"/>
				<Register offset="0x4254"/>
				<Register offset="0x4258"/>
				<Register offset="0x425c"/>
				<Register offset="0x4260"/>
				<Register offset="0x4264"/>
				<Register offset="0x4268"/>
				<Register offset="0x426c"/>
				<Register offset="0x4270"/>
				<Register offset="0x4274"/>
				<Register offset="0x4278"/>
				<Register offset="0x427c"/>
				<Register offset="0x4280"/>
				<Register offset="0x4284"/>
				<Register offset="0x4288"/>
				<Register offset="0x428c"/>
				<Register offset="0x4290"/>
				<Register offset="0x4294"/>
				<Register offset="0x4298"/>
				<Register offset="0x429c"/>
				<Register offset="0x42a0"/>
				<Register offset="0x42a4"/>
				<Register offset="0x42a8"/>
				<Register offset="0x42ac"/>
				<Register offset="0x42b0"/>
				<Register offset="0x42b4"/>
				<Register offset="0x42b8"/>
				<Register offset="0x42bc"/>
				<Register offset="0x42c0"/>
				<Register offset="0x42c4"/>
				<Register offset="0x42c8"/>
				<Register offset="0x42cc"/>
				<Register offset="0x42d0"/>
				<Register offset="0x42d4"/>
				<Register offset="0x42d8"/>
				<Register offset="0x42dc"/>
				<Register offset="0x42e0"/>
				<Register offset="0x42e4"/>
				<Register offset="0x42e8"/>
				<Register offset="0x42ec"/>
				<Register offset="0x42f0"/>
				<Register offset="0x42f4"/>
				<Register offset="0x42f8"/>
				<Register offset="0x42fc"/>
				<Register offset="0x4300"/>
				<Register offset="0x4304"/>
				<Register offset="0x4308"/>
				<Register offset="0x430c"/>
				<Register offset="0x4310"/>
				<Register offset="0x4314"/>
				<Register offset="0x4318"/>
				<Register offset="0x431c"/>
				<Register offset="0x4320"/>
				<Register offset="0x4324"/>
				<Register offset="0x4328"/>
				<Register offset="0x432c"/>
				<Register offset="0x4330"/>
				<Register offset="0x4334"/>
				<Register offset="0x4338"/>
				<Register offset="0x433c"/>
				<Register offset="0x4340"/>
				<Register offset="0x4344"/>
				<Register offset="0x4348"/>
				<Register offset="0x434c"/>
				<Register offset="0x4350"/>
				<Register offset="0x4354"/>
				<Register offset="0x4358"/>
				<Register offset="0x435c"/>
				<Register offset="0x4360"/>
				<Register offset="0x4364"/>
				<Register offset="0x4368"/>
				<Register offset="0x436c"/>
				<Register offset="0x4370"/>
				<Register offset="0x4374"/>
				<Register offset="0x4378"/>
				<Register offset="0x437c"/>
				<Register offset="0x4380"/>
				<Register offset="0x4384"/>
				<Register offset="0x4388"/>
				<Register offset="0x438c"/>
				<Register offset="0x4390"/>
				<Register offset="0x4394"/>
				<Register offset="0x4398"/>
				<Register offset="0x439c"/>
				<Register offset="0x43a0"/>
				<Register offset="0x43a4"/>
				<Register offset="0x43a8"/>
				<Register offset="0x43ac"/>
				<Register offset="0x43b0"/>
				<Register offset="0x43b4"/>
				<Register offset="0x43b8"/>
				<Register offset="0x43bc"/>
				<Register offset="0x43c0"/>
				<Register offset="0x43c4"/>
				<Register offset="0x43c8"/>
				<Register offset="0x43cc"/>
				<Register offset="0x43d0"/>
				<Register offset="0x43d4"/>
				<Register offset="0x43d8"/>
				<Register offset="0x43dc"/>
				<Register offset="0x43e0"/>
				<Register offset="0x43e4"/>
				<Register offset="0x43e8"/>
				<Register offset="0x43ec"/>
				<Register offset="0x43f0"/>
				<Register offset="0x43f4"/>
				<Register offset="0x43f8"/>
				<Register offset="0x43fc"/>
				<Register offset="0x4400"/>
				<Register offset="0x4404"/>
				<Register offset="0x4408"/>
				<Register offset="0x440c"/>
				<Register offset="0x4410"/>
				<Register offset="0x4414"/>
				<Register offset="0x4418"/>
				<Register offset="0x441c"/>
				<Register offset="0x4420"/>
				<Register offset="0x4424"/>
				<Register offset="0x4428"/>
				<Register offset="0x442c"/>
				<Register offset="0x4430"/>
				<Register offset="0x4434"/>
				<Register offset="0x4438"/>
				<Register offset="0x443c"/>
				<Register offset="0x4440"/>
				<Register offset="0x4444"/>
				<Register offset="0x4448"/>
				<Register offset="0x444c"/>
				<Register offset="0x4450"/>
				<Register offset="0x4454"/>
				<Register offset="0x4458"/>
				<Register offset="0x445c"/>
				<Register offset="0x4460"/>
				<Register offset="0x4464"/>
				<Register offset="0x4468"/>
				<Register offset="0x446c"/>
				<Register offset="0x4470"/>
				<Register offset="0x4474"/>
				<Register offset="0x4478"/>
				<Register offset="0x447c"/>
				<Register offset="0x4480"/>
				<Register offset="0x4484"/>
				<Register offset="0x4488"/>
				<Register offset="0x448c"/>
				<Register offset="0x4490"/>
				<Register offset="0x4494"/>
				<Register offset="0x4498"/>
				<Register offset="0x449c"/>
				<Register offset="0x44a0"/>
				<Register offset="0x44a4"/>
				<Register offset="0x44a8"/>
				<Register offset="0x44ac"/>
				<Register offset="0x44b0"/>
				<Register offset="0x44b4"/>
				<Register offset="0x44b8"/>
				<Register offset="0x44bc"/>
				<Register offset="0x44c0"/>
				<Register offset="0x44c4"/>
				<Register offset="0x44c8"/>
				<Register offset="0x44cc"/>
				<Register offset="0x44d0"/>
				<Register offset="0x44d4"/>
				<Register offset="0x44d8"/>
				<Register offset="0x44dc"/>
				<Register offset="0x44e0"/>
				<Register offset="0x44e4"/>
				<Register offset="0x44e8"/>
				<Register offset="0x44ec"/>
				<Register offset="0x44f0"/>
				<Register offset="0x44f4"/>
				<Register offset="0x44f8"/>
				<Register offset="0x44fc"/>
				<Register offset="0x4500"/>
				<Register offset="0x4504"/>
				<Register offset="0x4508"/>
				<Register offset="0x450c"/>
				<Register offset="0x4510"/>
				<Register offset="0x4514"/>
				<Register offset="0x4518"/>
				<Register offset="0x451c"/>
				<Register offset="0x4520"/>
				<Register offset="0x4524"/>
				<Register offset="0x4528"/>
				<Register offset="0x452c"/>
				<Register offset="0x4530"/>
				<Register offset="0x4534"/>
				<Register offset="0x4538"/>
				<Register offset="0x453c"/>
				<Register offset="0x4540"/>
				<Register offset="0x4544"/>
				<Register offset="0x4548"/>
				<Register offset="0x454c"/>
				<Register offset="0x4550"/>
				<Register offset="0x4554"/>
				<Register offset="0x4558"/>
				<Register offset="0x455c"/>
				<Register offset="0x4560"/>
				<Register offset="0x4564"/>
				<Register offset="0x4568"/>
				<Register offset="0x456c"/>
				<Register offset="0x4570"/>
				<Register offset="0x4574"/>
				<Register offset="0x4578"/>
				<Register offset="0x457c"/>
				<Register offset="0x4580"/>
				<Register offset="0x4584"/>
				<Register offset="0x4588"/>
				<Register offset="0x458c"/>
				<Register offset="0x4590"/>
				<Register offset="0x4594"/>
				<Register offset="0x4598"/>
				<Register offset="0x459c"/>
				<Register offset="0x45a0"/>
				<Register offset="0x45a4"/>
				<Register offset="0x45a8"/>
				<Register offset="0x45ac"/>
				<Register offset="0x45b0"/>
				<Register offset="0x45b4"/>
				<Register offset="0x45b8"/>
				<Register offset="0x45bc"/>
				<Register offset="0x45c0"/>
				<Register offset="0x45c4"/>
				<Register offset="0x45c8"/>
				<Register offset="0x45cc"/>
				<Register offset="0x45d0"/>
				<Register offset="0x45d4"/>
				<Register offset="0x45d8"/>
				<Register offset="0x45dc"/>
				<Register offset="0x45e0"/>
				<Register offset="0x45e4"/>
				<Register offset="0x45e8"/>
				<Register offset="0x45ec"/>
				<Register offset="0x45f0"/>
				<Register offset="0x45f4"/>
				<Register offset="0x45f8"/>
				<Register offset="0x45fc"/>
				<Register offset="0x4600"/>
				<Register offset="0x4604"/>
				<Register offset="0x4608"/>
				<Register offset="0x460c"/>
				<Register offset="0x4610"/>
				<Register offset="0x4614"/>
				<Register offset="0x4618"/>
				<Register offset="0x461c"/>
				<Register offset="0x4620"/>
				<Register offset="0x4624"/>
				<Register offset="0x4628"/>
				<Register offset="0x462c"/>
				<Register offset="0x4630"/>
				<Register offset="0x4634"/>
				<Register offset="0x4638"/>
				<Register offset="0x463c"/>
				<Register offset="0x4640"/>
				<Register offset="0x4644"/>
				<Register offset="0x4648"/>
				<Register offset="0x464c"/>
				<Register offset="0x4650"/>
				<Register offset="0x4654"/>
				<Register offset="0x4658"/>
				<Register offset="0x465c"/>
				<Register offset="0x4660"/>
				<Register offset="0x4664"/>
				<Register offset="0x4668"/>
				<Register offset="0x466c"/>
				<Register offset="0x4670"/>
				<Register offset="0x4674"/>
				<Register offset="0x4678"/>
				<Register offset="0x467c"/>
				<Register offset="0x4680"/>
				<Register offset="0x4684"/>
				<Register offset="0x4688"/>
				<Register offset="0x468c"/>
				<Register offset="0x4690"/>
				<Register offset="0x4694"/>
				<Register offset="0x4698"/>
				<Register offset="0x469c"/>
				<Register offset="0x46a0"/>
				<Register offset="0x46a4"/>
				<Register offset="0x46a8"/>
				<Register offset="0x46ac"/>
				<Register offset="0x46b0"/>
				<Register offset="0x46b4"/>
				<Register offset="0x46b8"/>
				<Register offset="0x46bc"/>
				<Register offset="0x46c0"/>
				<Register offset="0x46c4"/>
				<Register offset="0x46c8"/>
				<Register offset="0x46cc"/>
				<Register offset="0x46d0"/>
				<Register offset="0x46d4"/>
				<Register offset="0x46d8"/>
				<Register offset="0x46dc"/>
				<Register offset="0x46e0"/>
				<Register offset="0x46e4"/>
				<Register offset="0x46e8"/>
				<Register offset="0x46ec"/>
				<Register offset="0x46f0"/>
				<Register offset="0x46f4"/>
				<Register offset="0x46f8"/>
				<Register offset="0x46fc"/>
				<Register offset="0x4700"/>
				<Register offset="0x4704"/>
				<Register offset="0x4708"/>
				<Register offset="0x470c"/>
				<Register offset="0x4710"/>
				<Register offset="0x4714"/>
				<Register offset="0x4718"/>
				<Register offset="0x471c"/>
				<Register offset="0x4720"/>
				<Register offset="0x4724"/>
				<Register offset="0x4728"/>
				<Register offset="0x472c"/>
				<Register offset="0x4730"/>
				<Register offset="0x4734"/>
				<Register offset="0x4738"/>
				<Register offset="0x473c"/>
				<Register offset="0x4740"/>
				<Register offset="0x4744"/>
				<Register offset="0x4748"/>
				<Register offset="0x474c"/>
				<Register offset="0x4750"/>
				<Register offset="0x4754"/>
				<Register offset="0x4758"/>
				<Register offset="0x475c"/>
				<Register offset="0x4760"/>
				<Register offset="0x4764"/>
				<Register offset="0x4768"/>
				<Register offset="0x476c"/>
				<Register offset="0x4770"/>
				<Register offset="0x4774"/>
				<Register offset="0x4778"/>
				<Register offset="0x477c"/>
				<Register offset="0x4780"/>
				<Register offset="0x4784"/>
				<Register offset="0x4788"/>
				<Register offset="0x478c"/>
				<Register offset="0x4790"/>
				<Register offset="0x4794"/>
				<Register offset="0x4798"/>
				<Register offset="0x479c"/>
				<Register offset="0x47a0"/>
				<Register offset="0x47a4"/>
				<Register offset="0x47a8"/>
				<Register offset="0x47ac"/>
				<Register offset="0x47b0"/>
				<Register offset="0x47b4"/>
				<Register offset="0x47b8"/>
				<Register offset="0x47bc"/>
				<Register offset="0x47c0"/>
				<Register offset="0x47c4"/>
				<Register offset="0x47c8"/>
				<Register offset="0x47cc"/>
				<Register offset="0x47d0"/>
				<Register offset="0x47d4"/>
				<Register offset="0x47d8"/>
				<Register offset="0x47dc"/>
				<Register offset="0x47e0"/>
				<Register offset="0x47e4"/>
				<Register offset="0x47e8"/>
				<Register offset="0x47ec"/>
				<Register offset="0x47f0"/>
				<Register offset="0x47f4"/>
				<Register offset="0x47f8"/>
				<Register offset="0x47fc"/>
				<Register offset="0x4800"/>
				<Register offset="0x4804"/>
				<Register offset="0x4808"/>
				<Register offset="0x480c"/>
				<Register offset="0x4810"/>
				<Register offset="0x4814"/>
				<Register offset="0x4818"/>
				<Register offset="0x481c"/>
				<Register offset="0x4820"/>
				<Register offset="0x4824"/>
				<Register offset="0x4828"/>
				<Register offset="0x482c"/>
				<Register offset="0x4830"/>
				<Register offset="0x4834"/>
				<Register offset="0x4838"/>
				<Register offset="0x483c"/>
				<Register offset="0x4840"/>
				<Register offset="0x4844"/>
				<Register offset="0x4848"/>
				<Register offset="0x484c"/>
				<Register offset="0x4850"/>
				<Register offset="0x4854"/>
				<Register offset="0x4858"/>
				<Register offset="0x485c"/>
				<Register offset="0x4860"/>
				<Register offset="0x4864"/>
				<Register offset="0x4868"/>
				<Register offset="0x486c"/>
				<Register offset="0x4870"/>
				<Register offset="0x4874"/>
				<Register offset="0x4878"/>
				<Register offset="0x487c"/>
				<Register offset="0x4880"/>
				<Register offset="0x4884"/>
				<Register offset="0x4888"/>
				<Register offset="0x488c"/>
				<Register offset="0x4890"/>
				<Register offset="0x4894"/>
				<Register offset="0x4898"/>
				<Register offset="0x489c"/>
				<Register offset="0x48a0"/>
				<Register offset="0x48a4"/>
				<Register offset="0x48a8"/>
				<Register offset="0x48ac"/>
				<Register offset="0x48b0"/>
				<Register offset="0x48b4"/>
				<Register offset="0x48b8"/>
				<Register offset="0x48bc"/>
				<Register offset="0x48c0"/>
				<Register offset="0x48c4"/>
				<Register offset="0x48c8"/>
				<Register offset="0x48cc"/>
				<Register offset="0x48d0"/>
				<Register offset="0x48d4"/>
				<Register offset="0x48d8"/>
				<Register offset="0x48dc"/>
				<Register offset="0x48e0"/>
				<Register offset="0x48e4"/>
				<Register offset="0x48e8"/>
				<Register offset="0x48ec"/>
				<Register offset="0x48f0"/>
				<Register offset="0x48f4"/>
				<Register offset="0x48f8"/>
				<Register offset="0x48fc"/>
				<Register offset="0x4900"/>
				<Register offset="0x4904"/>
				<Register offset="0x4908"/>
				<Register offset="0x490c"/>
				<Register offset="0x4910"/>
				<Register offset="0x4914"/>
				<Register offset="0x4918"/>
				<Register offset="0x491c"/>
				<Register offset="0x4920"/>
				<Register offset="0x4924"/>
				<Register offset="0x4928"/>
				<Register offset="0x492c"/>
				<Register offset="0x4930"/>
				<Register offset="0x4934"/>
				<Register offset="0x4938"/>
				<Register offset="0x493c"/>
				<Register offset="0x4940"/>
				<Register offset="0x4944"/>
				<Register offset="0x4948"/>
				<Register offset="0x494c"/>
				<Register offset="0x4950"/>
				<Register offset="0x4954"/>
				<Register offset="0x4958"/>
				<Register offset="0x495c"/>
				<Register offset="0x4960"/>
				<Register offset="0x4964"/>
				<Register offset="0x4968"/>
				<Register offset="0x496c"/>
				<Register offset="0x4970"/>
				<Register offset="0x4974"/>
				<Register offset="0x4978"/>
				<Register offset="0x497c"/>
				<Register offset="0x4980"/>
				<Register offset="0x4984"/>
				<Register offset="0x4988"/>
				<Register offset="0x498c"/>
				<Register offset="0x4990"/>
				<Register offset="0x4994"/>
				<Register offset="0x4998"/>
				<Register offset="0x499c"/>
				<Register offset="0x49a0"/>
				<Register offset="0x49a4"/>
				<Register offset="0x49a8"/>
				<Register offset="0x49ac"/>
				<Register offset="0x49b0"/>
				<Register offset="0x49b4"/>
				<Register offset="0x49b8"/>
				<Register offset="0x49bc"/>
				<Register offset="0x49c0"/>
				<Register offset="0x49c4"/>
				<Register offset="0x49c8"/>
				<Register offset="0x49cc"/>
				<Register offset="0x49d0"/>
				<Register offset="0x49d4"/>
				<Register offset="0x49d8"/>
				<Register offset="0x49dc"/>
				<Register offset="0x49e0"/>
				<Register offset="0x49e4"/>
				<Register offset="0x49e8"/>
				<Register offset="0x49ec"/>
				<Register offset="0x49f0"/>
				<Register offset="0x49f4"/>
				<Register offset="0x49f8"/>
				<Register offset="0x49fc"/>
				<Register offset="0x4a00"/>
				<Register offset="0x4a04"/>
				<Register offset="0x4a08"/>
				<Register offset="0x4a0c"/>
				<Register offset="0x4a10"/>
				<Register offset="0x4a14"/>
				<Register offset="0x4a18"/>
				<Register offset="0x4a1c"/>
				<Register offset="0x4a20"/>
				<Register offset="0x4a24"/>
				<Register offset="0x4a28"/>
				<Register offset="0x4a2c"/>
				<Register offset="0x4a30"/>
				<Register offset="0x4a34"/>
				<Register offset="0x4a38"/>
				<Register offset="0x4a3c"/>
				<Register offset="0x4a40"/>
				<Register offset="0x4a44"/>
				<Register offset="0x4a48"/>
				<Register offset="0x4a4c"/>
				<Register offset="0x4a50"/>
				<Register offset="0x4a54"/>
				<Register offset="0x4a58"/>
				<Register offset="0x4a5c"/>
				<Register offset="0x4a60"/>
				<Register offset="0x4a64"/>
				<Register offset="0x4a68"/>
				<Register offset="0x4a6c"/>
				<Register offset="0x4a70"/>
				<Register offset="0x4a74"/>
				<Register offset="0x4a78"/>
				<Register offset="0x4a7c"/>
				<Register offset="0x4a80"/>
				<Register offset="0x4a84"/>
				<Register offset="0x4a88"/>
				<Register offset="0x4a8c"/>
				<Register offset="0x4a90"/>
				<Register offset="0x4a94"/>
				<Register offset="0x4a98"/>
				<Register offset="0x4a9c"/>
				<Register offset="0x4aa0"/>
				<Register offset="0x4aa4"/>
				<Register offset="0x4aa8"/>
				<Register offset="0x4aac"/>
				<Register offset="0x4ab0"/>
				<Register offset="0x4ab4"/>
				<Register offset="0x4ab8"/>
				<Register offset="0x4abc"/>
				<Register offset="0x4ac0"/>
				<Register offset="0x4ac4"/>
				<Register offset="0x4ac8"/>
				<Register offset="0x4acc"/>
				<Register offset="0x4ad0"/>
				<Register offset="0x4ad4"/>
				<Register offset="0x4ad8"/>
				<Register offset="0x4adc"/>
				<Register offset="0x4ae0"/>
				<Register offset="0x4ae4"/>
				<Register offset="0x4ae8"/>
				<Register offset="0x4aec"/>
				<Register offset="0x4af0"/>
				<Register offset="0x4af4"/>
				<Register offset="0x4af8"/>
				<Register offset="0x4afc"/>
				<Register offset="0x4b00"/>
				<Register offset="0x4b04"/>
				<Register offset="0x4b08"/>
				<Register offset="0x4b0c"/>
				<Register offset="0x4b10"/>
				<Register offset="0x4b14"/>
				<Register offset="0x4b18"/>
				<Register offset="0x4b1c"/>
				<Register offset="0x4b20"/>
				<Register offset="0x4b24"/>
				<Register offset="0x4b28"/>
				<Register offset="0x4b2c"/>
				<Register offset="0x4b30"/>
				<Register offset="0x4b34"/>
				<Register offset="0x4b38"/>
				<Register offset="0x4b3c"/>
				<Register offset="0x4b40"/>
				<Register offset="0x4b44"/>
				<Register offset="0x4b48"/>
				<Register offset="0x4b4c"/>
				<Register offset="0x4b50"/>
				<Register offset="0x4b54"/>
				<Register offset="0x4b58"/>
				<Register offset="0x4b5c"/>
				<Register offset="0x4b60"/>
				<Register offset="0x4b64"/>
				<Register offset="0x4b68"/>
				<Register offset="0x4b6c"/>
				<Register offset="0x4b70"/>
				<Register offset="0x4b74"/>
				<Register offset="0x4b78"/>
				<Register offset="0x4b7c"/>
				<Register offset="0x4b80"/>
				<Register offset="0x4b84"/>
				<Register offset="0x4b88"/>
				<Register offset="0x4b8c"/>
				<Register offset="0x4b90"/>
				<Register offset="0x4b94"/>
				<Register offset="0x4b98"/>
				<Register offset="0x4b9c"/>
				<Register offset="0x4ba0"/>
				<Register offset="0x4ba4"/>
				<Register offset="0x4ba8"/>
				<Register offset="0x4bac"/>
				<Register offset="0x4bb0"/>
				<Register offset="0x4bb4"/>
				<Register offset="0x4bb8"/>
				<Register offset="0x4bbc"/>
				<Register offset="0x4bc0"/>
				<Register offset="0x4bc4"/>
				<Register offset="0x4bc8"/>
				<Register offset="0x4bcc"/>
				<Register offset="0x4bd0"/>
				<Register offset="0x4bd4"/>
				<Register offset="0x4bd8"/>
				<Register offset="0x4bdc"/>
				<Register offset="0x4be0"/>
				<Register offset="0x4be4"/>
				<Register offset="0x4be8"/>
				<Register offset="0x4bec"/>
				<Register offset="0x4bf0"/>
				<Register offset="0x4bf4"/>
				<Register offset="0x4bf8"/>
				<Register offset="0x4bfc"/>
				<Register offset="0x4c00"/>
				<Register offset="0x4c04"/>
				<Register offset="0x4c08"/>
				<Register offset="0x4c0c"/>
				<Register offset="0x4c10"/>
				<Register offset="0x4c14"/>
				<Register offset="0x4c18"/>
				<Register offset="0x4c1c"/>
				<Register offset="0x4c20"/>
				<Register offset="0x4c24"/>
				<Register offset="0x4c28"/>
				<Register offset="0x4c2c"/>
				<Register offset="0x4c30"/>
				<Register offset="0x4c34"/>
				<Register offset="0x4c38"/>
				<Register offset="0x4c3c"/>
				<Register offset="0x4c40"/>
				<Register offset="0x4c44"/>
				<Register offset="0x4c48"/>
				<Register offset="0x4c4c"/>
				<Register offset="0x4c50"/>
				<Register offset="0x4c54"/>
				<Register offset="0x4c58"/>
				<Register offset="0x4c5c"/>
				<Register offset="0x4c60"/>
				<Register offset="0x4c64"/>
				<Register offset="0x4c68"/>
				<Register offset="0x4c6c"/>
				<Register offset="0x4c70"/>
				<Register offset="0x4c74"/>
				<Register offset="0x4c78"/>
				<Register offset="0x4c7c"/>
				<Register offset="0x4c80"/>
				<Register offset="0x4c84"/>
				<Register offset="0x4c88"/>
				<Register offset="0x4c8c"/>
				<Register offset="0x4c90"/>
				<Register offset="0x4c94"/>
				<Register offset="0x4c98"/>
				<Register offset="0x4c9c"/>
				<Register offset="0x4ca0"/>
				<Register offset="0x4ca4"/>
				<Register offset="0x4ca8"/>
				<Register offset="0x4cac"/>
				<Register offset="0x4cb0"/>
				<Register offset="0x4cb4"/>
				<Register offset="0x4cb8"/>
				<Register offset="0x4cbc"/>
				<Register offset="0x4cc0"/>
				<Register offset="0x4cc4"/>
				<Register offset="0x4cc8"/>
				<Register offset="0x4ccc"/>
				<Register offset="0x4cd0"/>
				<Register offset="0x4cd4"/>
				<Register offset="0x4cd8"/>
				<Register offset="0x4cdc"/>
				<Register offset="0x4ce0"/>
				<Register offset="0x4ce4"/>
				<Register offset="0x4ce8"/>
				<Register offset="0x4cec"/>
				<Register offset="0x4cf0"/>
				<Register offset="0x4cf4"/>
				<Register offset="0x4cf8"/>
				<Register offset="0x4cfc"/>
				<Register offset="0x4d00"/>
				<Register offset="0x4d04"/>
				<Register offset="0x4d08"/>
				<Register offset="0x4d0c"/>
				<Register offset="0x4d10"/>
				<Register offset="0x4d14"/>
				<Register offset="0x4d18"/>
				<Register offset="0x4d1c"/>
				<Register offset="0x4d20"/>
				<Register offset="0x4d24"/>
				<Register offset="0x4d28"/>
				<Register offset="0x4d2c"/>
				<Register offset="0x4d30"/>
				<Register offset="0x4d34"/>
				<Register offset="0x4d38"/>
				<Register offset="0x4d3c"/>
				<Register offset="0x4d40"/>
				<Register offset="0x4d44"/>
				<Register offset="0x4d48"/>
				<Register offset="0x4d4c"/>
				<Register offset="0x4d50"/>
				<Register offset="0x4d54"/>
				<Register offset="0x4d58"/>
				<Register offset="0x4d5c"/>
				<Register offset="0x4d60"/>
				<Register offset="0x4d64"/>
				<Register offset="0x4d68"/>
				<Register offset="0x4d6c"/>
				<Register offset="0x4d70"/>
				<Register offset="0x4d74"/>
				<Register offset="0x4d78"/>
				<Register offset="0x4d7c"/>
				<Register offset="0x4d80"/>
				<Register offset="0x4d84"/>
				<Register offset="0x4d88"/>
				<Register offset="0x4d8c"/>
				<Register offset="0x4d90"/>
				<Register offset="0x4d94"/>
				<Register offset="0x4d98"/>
				<Register offset="0x4d9c"/>
				<Register offset="0x4da0"/>
				<Register offset="0x4da4"/>
				<Register offset="0x4da8"/>
				<Register offset="0x4dac"/>
				<Register offset="0x4db0"/>
				<Register offset="0x4db4"/>
				<Register offset="0x4db8"/>
				<Register offset="0x4dbc"/>
				<Register offset="0x4dc0"/>
				<Register offset="0x4dc4"/>
				<Register offset="0x4dc8"/>
				<Register offset="0x4dcc"/>
				<Register offset="0x4dd0"/>
				<Register offset="0x4dd4"/>
				<Register offset="0x4dd8"/>
				<Register offset="0x4ddc"/>
				<Register offset="0x4de0"/>
				<Register offset="0x4de4"/>
				<Register offset="0x4de8"/>
				<Register offset="0x4dec"/>
				<Register offset="0x4df0"/>
				<Register offset="0x4df4"/>
				<Register offset="0x4df8"/>
				<Register offset="0x4dfc"/>
				<Register offset="0x4e00"/>
				<Register offset="0x4e04"/>
				<Register offset="0x4e08"/>
				<Register offset="0x4e0c"/>
				<Register offset="0x4e10"/>
				<Register offset="0x4e14"/>
				<Register offset="0x4e18"/>
				<Register offset="0x4e1c"/>
				<Register offset="0x4e20"/>
				<Register offset="0x4e24"/>
				<Register offset="0x4e28"/>
				<Register offset="0x4e2c"/>
				<Register offset="0x4e30"/>
				<Register offset="0x4e34"/>
				<Register offset="0x4e38"/>
				<Register offset="0x4e3c"/>
				<Register offset="0x4e40"/>
				<Register offset="0x4e44"/>
				<Register offset="0x4e48"/>
				<Register offset="0x4e4c"/>
				<Register offset="0x4e50"/>
				<Register offset="0x4e54"/>
				<Register offset="0x4e58"/>
				<Register offset="0x4e5c"/>
				<Register offset="0x4e60"/>
				<Register offset="0x4e64"/>
				<Register offset="0x4e68"/>
				<Register offset="0x4e6c"/>
				<Register offset="0x4e70"/>
				<Register offset="0x4e74"/>
				<Register offset="0x4e78"/>
				<Register offset="0x4e7c"/>
				<Register offset="0x4e80"/>
				<Register offset="0x4e84"/>
				<Register offset="0x4e88"/>
				<Register offset="0x4e8c"/>
				<Register offset="0x4e90"/>
				<Register offset="0x4e94"/>
				<Register offset="0x4e98"/>
				<Register offset="0x4e9c"/>
				<Register offset="0x4ea0"/>
				<Register offset="0x4ea4"/>
				<Register offset="0x4ea8"/>
				<Register offset="0x4eac"/>
				<Register offset="0x4eb0"/>
				<Register offset="0x4eb4"/>
				<Register offset="0x4eb8"/>
				<Register offset="0x4ebc"/>
				<Register offset="0x4ec0"/>
				<Register offset="0x4ec4"/>
				<Register offset="0x4ec8"/>
				<Register offset="0x4ecc"/>
				<Register offset="0x4ed0"/>
				<Register offset="0x4ed4"/>
				<Register offset="0x4ed8"/>
				<Register offset="0x4edc"/>
				<Register offset="0x4ee0"/>
				<Register offset="0x4ee4"/>
				<Register offset="0x4ee8"/>
				<Register offset="0x4eec"/>
				<Register offset="0x4ef0"/>
				<Register offset="0x4ef4"/>
				<Register offset="0x4ef8"/>
				<Register offset="0x4efc"/>
				<Register offset="0x4f00"/>
				<Register offset="0x4f04"/>
				<Register offset="0x4f08"/>
				<Register offset="0x4f0c"/>
				<Register offset="0x4f10"/>
				<Register offset="0x4f14"/>
				<Register offset="0x4f18"/>
				<Register offset="0x4f1c"/>
				<Register offset="0x4f20"/>
				<Register offset="0x4f24"/>
				<Register offset="0x4f28"/>
				<Register offset="0x4f2c"/>
				<Register offset="0x4f30"/>
				<Register offset="0x4f34"/>
				<Register offset="0x4f38"/>
				<Register offset="0x4f3c"/>
				<Register offset="0x4f40"/>
				<Register offset="0x4f44"/>
				<Register offset="0x4f48"/>
				<Register offset="0x4f4c"/>
				<Register offset="0x4f50"/>
				<Register offset="0x4f54"/>
				<Register offset="0x4f58"/>
				<Register offset="0x4f5c"/>
				<Register offset="0x4f60"/>
				<Register offset="0x4f64"/>
				<Register offset="0x4f68"/>
				<Register offset="0x4f6c"/>
				<Register offset="0x4f70"/>
				<Register offset="0x4f74"/>
				<Register offset="0x4f78"/>
				<Register offset="0x4f7c"/>
				<Register offset="0x4f80"/>
				<Register offset="0x4f84"/>
				<Register offset="0x4f88"/>
				<Register offset="0x4f8c"/>
				<Register offset="0x4f90"/>
				<Register offset="0x4f94"/>
				<Register offset="0x4f98"/>
				<Register offset="0x4f9c"/>
				<Register offset="0x4fa0"/>
				<Register offset="0x4fa4"/>
				<Register offset="0x4fa8"/>
				<Register offset="0x4fac"/>
				<Register offset="0x4fb0"/>
				<Register offset="0x4fb4"/>
				<Register offset="0x4fb8"/>
				<Register offset="0x4fbc"/>
				<Register offset="0x4fc0"/>
				<Register offset="0x4fc4"/>
				<Register offset="0x4fc8"/>
				<Register offset="0x4fcc"/>
				<Register offset="0x4fd0"/>
				<Register offset="0x4fd4"/>
				<Register offset="0x4fd8"/>
				<Register offset="0x4fdc"/>
				<Register offset="0x4fe0"/>
				<Register offset="0x4fe4"/>
				<Register offset="0x4fe8"/>
				<Register offset="0x4fec"/>
				<Register offset="0x4ff0"/>
				<Register offset="0x4ff4"/>
				<Register offset="0x4ff8"/>
				<Register offset="0x4ffc"/>
				<Register offset="0x5000"/>
				<Register offset="0x5004"/>
				<Register offset="0x5008"/>
				<Register offset="0x500c"/>
				<Register offset="0x5010"/>
				<Register offset="0x5014"/>
				<Register offset="0x5018"/>
				<Register offset="0x501c"/>
				<Register offset="0x5020"/>
				<Register offset="0x5024"/>
				<Register offset="0x5028"/>
				<Register offset="0x502c"/>
				<Register offset="0x5030"/>
				<Register offset="0x5034"/>
				<Register offset="0x5038"/>
				<Register offset="0x503c"/>
				<Register offset="0x5040"/>
				<Register offset="0x5044"/>
				<Register offset="0x5048"/>
				<Register offset="0x504c"/>
				<Register offset="0x5050"/>
				<Register offset="0x5054"/>
				<Register offset="0x5058"/>
				<Register offset="0x505c"/>
				<Register offset="0x5060"/>
				<Register offset="0x5064"/>
				<Register offset="0x5068"/>
				<Register offset="0x506c"/>
				<Register offset="0x5070"/>
				<Register offset="0x5074"/>
				<Register offset="0x5078"/>
				<Register offset="0x507c"/>
				<Register offset="0x5080"/>
				<Register offset="0x5084"/>
				<Register offset="0x5088"/>
				<Register offset="0x508c"/>
				<Register offset="0x5090"/>
				<Register offset="0x5094"/>
				<Register offset="0x5098"/>
				<Register offset="0x509c"/>
				<Register offset="0x50a0"/>
				<Register offset="0x50a4"/>
				<Register offset="0x50a8"/>
				<Register offset="0x50ac"/>
				<Register offset="0x50b0"/>
				<Register offset="0x50b4"/>
				<Register offset="0x50b8"/>
				<Register offset="0x50bc"/>
				<Register offset="0x50c0"/>
				<Register offset="0x50c4"/>
				<Register offset="0x50c8"/>
				<Register offset="0x50cc"/>
				<Register offset="0x50d0"/>
				<Register offset="0x50d4"/>
				<Register offset="0x50d8"/>
				<Register offset="0x50dc"/>
				<Register offset="0x50e0"/>
				<Register offset="0x50e4"/>
				<Register offset="0x50e8"/>
				<Register offset="0x50ec"/>
				<Register offset="0x50f0"/>
				<Register offset="0x50f4"/>
				<Register offset="0x50f8"/>
				<Register offset="0x50fc"/>
				<Register offset="0x5100"/>
				<Register offset="0x5104"/>
				<Register offset="0x5108"/>
				<Register offset="0x510c"/>
				<Register offset="0x5110"/>
				<Register offset="0x5114"/>
				<Register offset="0x5118"/>
				<Register offset="0x511c"/>
				<Register offset="0x5120"/>
				<Register offset="0x5124"/>
				<Register offset="0x5128"/>
				<Register offset="0x512c"/>
				<Register offset="0x5130"/>
				<Register offset="0x5134"/>
				<Register offset="0x5138"/>
				<Register offset="0x513c"/>
				<Register offset="0x5140"/>
				<Register offset="0x5144"/>
				<Register offset="0x5148"/>
				<Register offset="0x514c"/>
				<Register offset="0x5150"/>
				<Register offset="0x5154"/>
				<Register offset="0x5158"/>
				<Register offset="0x515c"/>
				<Register offset="0x5160"/>
				<Register offset="0x5164"/>
				<Register offset="0x5168"/>
				<Register offset="0x516c"/>
				<Register offset="0x5170"/>
				<Register offset="0x5174"/>
				<Register offset="0x5178"/>
				<Register offset="0x517c"/>
				<Register offset="0x5180"/>
				<Register offset="0x5184"/>
				<Register offset="0x5188"/>
				<Register offset="0x518c"/>
				<Register offset="0x5190"/>
				<Register offset="0x5194"/>
				<Register offset="0x5198"/>
				<Register offset="0x519c"/>
				<Register offset="0x51a0"/>
				<Register offset="0x51a4"/>
				<Register offset="0x51a8"/>
				<Register offset="0x51ac"/>
				<Register offset="0x51b0"/>
				<Register offset="0x51b4"/>
				<Register offset="0x51b8"/>
				<Register offset="0x51bc"/>
				<Register offset="0x51c0"/>
				<Register offset="0x51c4"/>
				<Register offset="0x51c8"/>
				<Register offset="0x51cc"/>
				<Register offset="0x51d0"/>
				<Register offset="0x51d4"/>
				<Register offset="0x51d8"/>
				<Register offset="0x51dc"/>
				<Register offset="0x51e0"/>
				<Register offset="0x51e4"/>
				<Register offset="0x51e8"/>
				<Register offset="0x51ec"/>
				<Register offset="0x51f0"/>
				<Register offset="0x51f4"/>
				<Register offset="0x51f8"/>
				<Register offset="0x51fc"/>
				<Register offset="0x5200"/>
				<Register offset="0x5204"/>
				<Register offset="0x5208"/>
				<Register offset="0x520c"/>
				<Register offset="0x5210"/>
				<Register offset="0x5214"/>
				<Register offset="0x5218"/>
				<Register offset="0x521c"/>
				<Register offset="0x5220"/>
				<Register offset="0x5224"/>
				<Register offset="0x5228"/>
				<Register offset="0x522c"/>
				<Register offset="0x5230"/>
				<Register offset="0x5234"/>
				<Register offset="0x5238"/>
				<Register offset="0x523c"/>
				<Register offset="0x5240"/>
				<Register offset="0x5244"/>
				<Register offset="0x5248"/>
				<Register offset="0x524c"/>
				<Register offset="0x5250"/>
				<Register offset="0x5254"/>
				<Register offset="0x5258"/>
				<Register offset="0x525c"/>
				<Register offset="0x5260"/>
				<Register offset="0x5264"/>
				<Register offset="0x5268"/>
				<Register offset="0x526c"/>
				<Register offset="0x5270"/>
				<Register offset="0x5274"/>
				<Register offset="0x5278"/>
				<Register offset="0x527c"/>
				<Register offset="0x5280"/>
				<Register offset="0x5284"/>
				<Register offset="0x5288"/>
				<Register offset="0x528c"/>
				<Register offset="0x5290"/>
				<Register offset="0x5294"/>
				<Register offset="0x5298"/>
				<Register offset="0x529c"/>
				<Register offset="0x52a0"/>
				<Register offset="0x52a4"/>
				<Register offset="0x52a8"/>
				<Register offset="0x52ac"/>
				<Register offset="0x52b0"/>
				<Register offset="0x52b4"/>
				<Register offset="0x52b8"/>
				<Register offset="0x52bc"/>
				<Register offset="0x52c0"/>
				<Register offset="0x52c4"/>
				<Register offset="0x52c8"/>
				<Register offset="0x52cc"/>
				<Register offset="0x52d0"/>
				<Register offset="0x52d4"/>
				<Register offset="0x52d8"/>
				<Register offset="0x52dc"/>
				<Register offset="0x52e0"/>
				<Register offset="0x52e4"/>
				<Register offset="0x52e8"/>
				<Register offset="0x52ec"/>
				<Register offset="0x52f0"/>
				<Register offset="0x52f4"/>
				<Register offset="0x52f8"/>
				<Register offset="0x52fc"/>
				<Register offset="0x5300"/>
				<Register offset="0x5304"/>
				<Register offset="0x5308"/>
				<Register offset="0x530c"/>
				<Register offset="0x5310"/>
				<Register offset="0x5314"/>
				<Register offset="0x5318"/>
				<Register offset="0x531c"/>
				<Register offset="0x5320"/>
				<Register offset="0x5324"/>
				<Register offset="0x5328"/>
				<Register offset="0x532c"/>
				<Register offset="0x5330"/>
				<Register offset="0x5334"/>
				<Register offset="0x5338"/>
				<Register offset="0x533c"/>
				<Register offset="0x5340"/>
				<Register offset="0x5344"/>
				<Register offset="0x5348"/>
				<Register offset="0x534c"/>
				<Register offset="0x5350"/>
				<Register offset="0x5354"/>
				<Register offset="0x5358"/>
				<Register offset="0x535c"/>
				<Register offset="0x5360"/>
				<Register offset="0x5364"/>
				<Register offset="0x5368"/>
				<Register offset="0x536c"/>
				<Register offset="0x5370"/>
				<Register offset="0x5374"/>
				<Register offset="0x5378"/>
				<Register offset="0x537c"/>
				<Register offset="0x5380"/>
				<Register offset="0x5384"/>
				<Register offset="0x5388"/>
				<Register offset="0x538c"/>
				<Register offset="0x5390"/>
				<Register offset="0x5394"/>
				<Register offset="0x5398"/>
				<Register offset="0x539c"/>
				<Register offset="0x53a0"/>
				<Register offset="0x53a4"/>
				<Register offset="0x53a8"/>
				<Register offset="0x53ac"/>
				<Register offset="0x53b0"/>
				<Register offset="0x53b4"/>
				<Register offset="0x53b8"/>
				<Register offset="0x53bc"/>
				<Register offset="0x53c0"/>
				<Register offset="0x53c4"/>
				<Register offset="0x53c8"/>
				<Register offset="0x53cc"/>
				<Register offset="0x53d0"/>
				<Register offset="0x53d4"/>
				<Register offset="0x53d8"/>
				<Register offset="0x53dc"/>
				<Register offset="0x53e0"/>
				<Register offset="0x53e4"/>
				<Register offset="0x53e8"/>
				<Register offset="0x53ec"/>
				<Register offset="0x53f0"/>
				<Register offset="0x53f4"/>
				<Register offset="0x53f8"/>
				<Register offset="0x53fc"/>
				<Register offset="0x5400"/>
				<Register offset="0x5404"/>
				<Register offset="0x5408"/>
				<Register offset="0x540c"/>
				<Register offset="0x5410"/>
				<Register offset="0x5414"/>
				<Register offset="0x5418"/>
				<Register offset="0x541c"/>
				<Register offset="0x5420"/>
				<Register offset="0x5424"/>
				<Register offset="0x5428"/>
				<Register offset="0x542c"/>
				<Register offset="0x5430"/>
				<Register offset="0x5434"/>
				<Register offset="0x5438"/>
				<Register offset="0x543c"/>
				<Register offset="0x5440"/>
				<Register offset="0x5444"/>
				<Register offset="0x5448"/>
				<Register offset="0x544c"/>
				<Register offset="0x5450"/>
				<Register offset="0x5454"/>
				<Register offset="0x5458"/>
				<Register offset="0x545c"/>
				<Register offset="0x5460"/>
				<Register offset="0x5464"/>
				<Register offset="0x5468"/>
				<Register offset="0x546c"/>
				<Register offset="0x5470"/>
				<Register offset="0x5474"/>
				<Register offset="0x5478"/>
				<Register offset="0x547c"/>
				<Register offset="0x5480"/>
				<Register offset="0x5484"/>
				<Register offset="0x5488"/>
				<Register offset="0x548c"/>
				<Register offset="0x5490"/>
				<Register offset="0x5494"/>
				<Register offset="0x5498"/>
				<Register offset="0x549c"/>
				<Register offset="0x54a0"/>
				<Register offset="0x54a4"/>
				<Register offset="0x54a8"/>
				<Register offset="0x54ac"/>
				<Register offset="0x54b0"/>
				<Register offset="0x54b4"/>
				<Register offset="0x54b8"/>
				<Register offset="0x54bc"/>
				<Register offset="0x54c0"/>
				<Register offset="0x54c4"/>
				<Register offset="0x54c8"/>
				<Register offset="0x54cc"/>
				<Register offset="0x54d0"/>
				<Register offset="0x54d4"/>
				<Register offset="0x54d8"/>
				<Register offset="0x54dc"/>
				<Register offset="0x54e0"/>
				<Register offset="0x54e4"/>
				<Register offset="0x54e8"/>
				<Register offset="0x54ec"/>
				<Register offset="0x54f0"/>
				<Register offset="0x54f4"/>
				<Register offset="0x54f8"/>
				<Register offset="0x54fc"/>
				<Register offset="0x5500"/>
				<Register offset="0x5504"/>
				<Register offset="0x5508"/>
				<Register offset="0x550c"/>
				<Register offset="0x5510"/>
				<Register offset="0x5514"/>
				<Register offset="0x5518"/>
				<Register offset="0x551c"/>
				<Register offset="0x5520"/>
				<Register offset="0x5524"/>
				<Register offset="0x5528"/>
				<Register offset="0x552c"/>
				<Register offset="0x5530"/>
				<Register offset="0x5534"/>
				<Register offset="0x5538"/>
				<Register offset="0x553c"/>
				<Register offset="0x5540"/>
				<Register offset="0x5544"/>
				<Register offset="0x5548"/>
				<Register offset="0x554c"/>
				<Register offset="0x5550"/>
				<Register offset="0x5554"/>
				<Register offset="0x5558"/>
				<Register offset="0x555c"/>
				<Register offset="0x5560"/>
				<Register offset="0x5564"/>
				<Register offset="0x5568"/>
				<Register offset="0x556c"/>
				<Register offset="0x5570"/>
				<Register offset="0x5574"/>
				<Register offset="0x5578"/>
				<Register offset="0x557c"/>
				<Register offset="0x5580"/>
				<Register offset="0x5584"/>
				<Register offset="0x5588"/>
				<Register offset="0x558c"/>
				<Register offset="0x5590"/>
				<Register offset="0x5594"/>
				<Register offset="0x5598"/>
				<Register offset="0x559c"/>
				<Register offset="0x55a0"/>
				<Register offset="0x55a4"/>
				<Register offset="0x55a8"/>
				<Register offset="0x55ac"/>
				<Register offset="0x55b0"/>
				<Register offset="0x55b4"/>
				<Register offset="0x55b8"/>
				<Register offset="0x55bc"/>
				<Register offset="0x55c0"/>
				<Register offset="0x55c4"/>
				<Register offset="0x55c8"/>
				<Register offset="0x55cc"/>
				<Register offset="0x55d0"/>
				<Register offset="0x55d4"/>
				<Register offset="0x55d8"/>
				<Register offset="0x55dc"/>
				<Register offset="0x55e0"/>
				<Register offset="0x55e4"/>
				<Register offset="0x55e8"/>
				<Register offset="0x55ec"/>
				<Register offset="0x55f0"/>
				<Register offset="0x55f4"/>
				<Register offset="0x55f8"/>
				<Register offset="0x55fc"/>
				<Register offset="0x5600"/>
				<Register offset="0x5604"/>
				<Register offset="0x5608"/>
				<Register offset="0x560c"/>
				<Register offset="0x5610"/>
				<Register offset="0x5614"/>
				<Register offset="0x5618"/>
				<Register offset="0x561c"/>
				<Register offset="0x5620"/>
				<Register offset="0x5624"/>
				<Register offset="0x5628"/>
				<Register offset="0x562c"/>
				<Register offset="0x5630"/>
				<Register offset="0x5634"/>
				<Register offset="0x5638"/>
				<Register offset="0x563c"/>
				<Register offset="0x5640"/>
				<Register offset="0x5644"/>
				<Register offset="0x5648"/>
				<Register offset="0x564c"/>
				<Register offset="0x5650"/>
				<Register offset="0x5654"/>
				<Register offset="0x5658"/>
				<Register offset="0x565c"/>
				<Register offset="0x5660"/>
				<Register offset="0x5664"/>
				<Register offset="0x5668"/>
				<Register offset="0x566c"/>
				<Register offset="0x5670"/>
				<Register offset="0x5674"/>
				<Register offset="0x5678"/>
				<Register offset="0x567c"/>
				<Register offset="0x5680"/>
				<Register offset="0x5684"/>
				<Register offset="0x5688"/>
				<Register offset="0x568c"/>
				<Register offset="0x5690"/>
				<Register offset="0x5694"/>
				<Register offset="0x5698"/>
				<Register offset="0x569c"/>
				<Register offset="0x56a0"/>
				<Register offset="0x56a4"/>
				<Register offset="0x56a8"/>
				<Register offset="0x56ac"/>
				<Register offset="0x56b0"/>
				<Register offset="0x56b4"/>
				<Register offset="0x56b8"/>
				<Register offset="0x56bc"/>
				<Register offset="0x56c0"/>
				<Register offset="0x56c4"/>
				<Register offset="0x56c8"/>
				<Register offset="0x56cc"/>
				<Register offset="0x56d0"/>
				<Register offset="0x56d4"/>
				<Register offset="0x56d8"/>
				<Register offset="0x56dc"/>
				<Register offset="0x56e0"/>
				<Register offset="0x56e4"/>
				<Register offset="0x56e8"/>
				<Register offset="0x56ec"/>
				<Register offset="0x56f0"/>
				<Register offset="0x56f4"/>
				<Register offset="0x56f8"/>
				<Register offset="0x56fc"/>
				<Register offset="0x5700"/>
				<Register offset="0x5704"/>
				<Register offset="0x5708"/>
				<Register offset="0x570c"/>
				<Register offset="0x5710"/>
				<Register offset="0x5714"/>
				<Register offset="0x5718"/>
				<Register offset="0x571c"/>
				<Register offset="0x5720"/>
				<Register offset="0x5724"/>
				<Register offset="0x5728"/>
				<Register offset="0x572c"/>
				<Register offset="0x5730"/>
				<Register offset="0x5734"/>
				<Register offset="0x5738"/>
				<Register offset="0x573c"/>
				<Register offset="0x5740"/>
				<Register offset="0x5744"/>
				<Register offset="0x5748"/>
				<Register offset="0x574c"/>
				<Register offset="0x5750"/>
				<Register offset="0x5754"/>
				<Register offset="0x5758"/>
				<Register offset="0x575c"/>
				<Register offset="0x5760"/>
				<Register offset="0x5764"/>
				<Register offset="0x5768"/>
				<Register offset="0x576c"/>
				<Register offset="0x5770"/>
				<Register offset="0x5774"/>
				<Register offset="0x5778"/>
				<Register offset="0x577c"/>
				<Register offset="0x5780"/>
				<Register offset="0x5784"/>
				<Register offset="0x5788"/>
				<Register offset="0x578c"/>
				<Register offset="0x5790"/>
				<Register offset="0x5794"/>
				<Register offset="0x5798"/>
				<Register offset="0x579c"/>
				<Register offset="0x57a0"/>
				<Register offset="0x57a4"/>
				<Register offset="0x57a8"/>
				<Register offset="0x57ac"/>
				<Register offset="0x57b0"/>
				<Register offset="0x57b4"/>
				<Register offset="0x57b8"/>
				<Register offset="0x57bc"/>
				<Register offset="0x57c0"/>
				<Register offset="0x57c4"/>
				<Register offset="0x57c8"/>
				<Register offset="0x57cc"/>
				<Register offset="0x57d0"/>
				<Register offset="0x57d4"/>
				<Register offset="0x57d8"/>
				<Register offset="0x57dc"/>
				<Register offset="0x57e0"/>
				<Register offset="0x57e4"/>
				<Register offset="0x57e8"/>
				<Register offset="0x57ec"/>
				<Register offset="0x57f0"/>
				<Register offset="0x57f4"/>
				<Register offset="0x57f8"/>
				<Register offset="0x57fc"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTER_ENN" description="DMX_FILTER_ENn is a filtering enable configuration register." value="0x00000000" startoffset="0x6000+0x4*n">
				<Member name="dmx_filter_en" description="32 filters enable of channel n.&lt;br&gt;Bit 32 to bit 0 each correspond to a filter.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31:0" property="RW"/>
				<Register offset="0x6000"/>
				<Register offset="0x6004"/>
				<Register offset="0x6008"/>
				<Register offset="0x600c"/>
				<Register offset="0x6010"/>
				<Register offset="0x6014"/>
				<Register offset="0x6018"/>
				<Register offset="0x601c"/>
				<Register offset="0x6020"/>
				<Register offset="0x6024"/>
				<Register offset="0x6028"/>
				<Register offset="0x602c"/>
				<Register offset="0x6030"/>
				<Register offset="0x6034"/>
				<Register offset="0x6038"/>
				<Register offset="0x603c"/>
				<Register offset="0x6040"/>
				<Register offset="0x6044"/>
				<Register offset="0x6048"/>
				<Register offset="0x604c"/>
				<Register offset="0x6050"/>
				<Register offset="0x6054"/>
				<Register offset="0x6058"/>
				<Register offset="0x605c"/>
				<Register offset="0x6060"/>
				<Register offset="0x6064"/>
				<Register offset="0x6068"/>
				<Register offset="0x606c"/>
				<Register offset="0x6070"/>
				<Register offset="0x6074"/>
				<Register offset="0x6078"/>
				<Register offset="0x607c"/>
				<Register offset="0x6080"/>
				<Register offset="0x6084"/>
				<Register offset="0x6088"/>
				<Register offset="0x608c"/>
				<Register offset="0x6090"/>
				<Register offset="0x6094"/>
				<Register offset="0x6098"/>
				<Register offset="0x609c"/>
				<Register offset="0x60a0"/>
				<Register offset="0x60a4"/>
				<Register offset="0x60a8"/>
				<Register offset="0x60ac"/>
				<Register offset="0x60b0"/>
				<Register offset="0x60b4"/>
				<Register offset="0x60b8"/>
				<Register offset="0x60bc"/>
				<Register offset="0x60c0"/>
				<Register offset="0x60c4"/>
				<Register offset="0x60c8"/>
				<Register offset="0x60cc"/>
				<Register offset="0x60d0"/>
				<Register offset="0x60d4"/>
				<Register offset="0x60d8"/>
				<Register offset="0x60dc"/>
				<Register offset="0x60e0"/>
				<Register offset="0x60e4"/>
				<Register offset="0x60e8"/>
				<Register offset="0x60ec"/>
				<Register offset="0x60f0"/>
				<Register offset="0x60f4"/>
				<Register offset="0x60f8"/>
				<Register offset="0x60fc"/>
				<Register offset="0x6100"/>
				<Register offset="0x6104"/>
				<Register offset="0x6108"/>
				<Register offset="0x610c"/>
				<Register offset="0x6110"/>
				<Register offset="0x6114"/>
				<Register offset="0x6118"/>
				<Register offset="0x611c"/>
				<Register offset="0x6120"/>
				<Register offset="0x6124"/>
				<Register offset="0x6128"/>
				<Register offset="0x612c"/>
				<Register offset="0x6130"/>
				<Register offset="0x6134"/>
				<Register offset="0x6138"/>
				<Register offset="0x613c"/>
				<Register offset="0x6140"/>
				<Register offset="0x6144"/>
				<Register offset="0x6148"/>
				<Register offset="0x614c"/>
				<Register offset="0x6150"/>
				<Register offset="0x6154"/>
				<Register offset="0x6158"/>
				<Register offset="0x615c"/>
				<Register offset="0x6160"/>
				<Register offset="0x6164"/>
				<Register offset="0x6168"/>
				<Register offset="0x616c"/>
				<Register offset="0x6170"/>
				<Register offset="0x6174"/>
				<Register offset="0x6178"/>
				<Register offset="0x617c"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTER_MINN" description="DMX_FILTER_MINn is a minimum filtering byte configuration register." value="0x00000002" startoffset="0x6200+0x4*n">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="dmx_flt_min_byte" description="Minimum filtering byte of channel n.&lt;br&gt;For the Section data, the value of n ranges from 2 to 12, and the minimum data length ranges from 4 bytes to 14 bytes; for the PES data, the value of n ranges from 1 to 12, and the minimum data length ranges from 6 bytes to 17 bytes." range="3:0" property="RW"/>
				<Register offset="0x6200"/>
				<Register offset="0x6204"/>
				<Register offset="0x6208"/>
				<Register offset="0x620c"/>
				<Register offset="0x6210"/>
				<Register offset="0x6214"/>
				<Register offset="0x6218"/>
				<Register offset="0x621c"/>
				<Register offset="0x6220"/>
				<Register offset="0x6224"/>
				<Register offset="0x6228"/>
				<Register offset="0x622c"/>
				<Register offset="0x6230"/>
				<Register offset="0x6234"/>
				<Register offset="0x6238"/>
				<Register offset="0x623c"/>
				<Register offset="0x6240"/>
				<Register offset="0x6244"/>
				<Register offset="0x6248"/>
				<Register offset="0x624c"/>
				<Register offset="0x6250"/>
				<Register offset="0x6254"/>
				<Register offset="0x6258"/>
				<Register offset="0x625c"/>
				<Register offset="0x6260"/>
				<Register offset="0x6264"/>
				<Register offset="0x6268"/>
				<Register offset="0x626c"/>
				<Register offset="0x6270"/>
				<Register offset="0x6274"/>
				<Register offset="0x6278"/>
				<Register offset="0x627c"/>
				<Register offset="0x6280"/>
				<Register offset="0x6284"/>
				<Register offset="0x6288"/>
				<Register offset="0x628c"/>
				<Register offset="0x6290"/>
				<Register offset="0x6294"/>
				<Register offset="0x6298"/>
				<Register offset="0x629c"/>
				<Register offset="0x62a0"/>
				<Register offset="0x62a4"/>
				<Register offset="0x62a8"/>
				<Register offset="0x62ac"/>
				<Register offset="0x62b0"/>
				<Register offset="0x62b4"/>
				<Register offset="0x62b8"/>
				<Register offset="0x62bc"/>
				<Register offset="0x62c0"/>
				<Register offset="0x62c4"/>
				<Register offset="0x62c8"/>
				<Register offset="0x62cc"/>
				<Register offset="0x62d0"/>
				<Register offset="0x62d4"/>
				<Register offset="0x62d8"/>
				<Register offset="0x62dc"/>
				<Register offset="0x62e0"/>
				<Register offset="0x62e4"/>
				<Register offset="0x62e8"/>
				<Register offset="0x62ec"/>
				<Register offset="0x62f0"/>
				<Register offset="0x62f4"/>
				<Register offset="0x62f8"/>
				<Register offset="0x62fc"/>
				<Register offset="0x6300"/>
				<Register offset="0x6304"/>
				<Register offset="0x6308"/>
				<Register offset="0x630c"/>
				<Register offset="0x6310"/>
				<Register offset="0x6314"/>
				<Register offset="0x6318"/>
				<Register offset="0x631c"/>
				<Register offset="0x6320"/>
				<Register offset="0x6324"/>
				<Register offset="0x6328"/>
				<Register offset="0x632c"/>
				<Register offset="0x6330"/>
				<Register offset="0x6334"/>
				<Register offset="0x6338"/>
				<Register offset="0x633c"/>
				<Register offset="0x6340"/>
				<Register offset="0x6344"/>
				<Register offset="0x6348"/>
				<Register offset="0x634c"/>
				<Register offset="0x6350"/>
				<Register offset="0x6354"/>
				<Register offset="0x6358"/>
				<Register offset="0x635c"/>
				<Register offset="0x6360"/>
				<Register offset="0x6364"/>
				<Register offset="0x6368"/>
				<Register offset="0x636c"/>
				<Register offset="0x6370"/>
				<Register offset="0x6374"/>
				<Register offset="0x6378"/>
				<Register offset="0x637c"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTER_ID0X" description="DMX_FILTER_ID0x is specified filter enable register 0." value="0x03020100" startoffset="0x9000+0x20*n+0x0">
				<Member name="flt_id3" description="Enable for the filter whose filter ID corresponds to bit 3." range="31:24" property="RW"/>
				<Member name="flt_id2" description="Enable for the filter whose filter ID corresponds to bit 2." range="23:16" property="RW"/>
				<Member name="flt_id1" description="Enable for the filter whose filter ID corresponds to bit 1." range="15:8" property="RW"/>
				<Member name="flt_id0" description="Enable for the filter whose filter ID corresponds to bit 0." range="7:0" property="RW"/>
				<Register offset="0x9000"/>
				<Register offset="0x9020"/>
				<Register offset="0x9040"/>
				<Register offset="0x9060"/>
				<Register offset="0x9080"/>
				<Register offset="0x90a0"/>
				<Register offset="0x90c0"/>
				<Register offset="0x90e0"/>
				<Register offset="0x9100"/>
				<Register offset="0x9120"/>
				<Register offset="0x9140"/>
				<Register offset="0x9160"/>
				<Register offset="0x9180"/>
				<Register offset="0x91a0"/>
				<Register offset="0x91c0"/>
				<Register offset="0x91e0"/>
				<Register offset="0x9200"/>
				<Register offset="0x9220"/>
				<Register offset="0x9240"/>
				<Register offset="0x9260"/>
				<Register offset="0x9280"/>
				<Register offset="0x92a0"/>
				<Register offset="0x92c0"/>
				<Register offset="0x92e0"/>
				<Register offset="0x9300"/>
				<Register offset="0x9320"/>
				<Register offset="0x9340"/>
				<Register offset="0x9360"/>
				<Register offset="0x9380"/>
				<Register offset="0x93a0"/>
				<Register offset="0x93c0"/>
				<Register offset="0x93e0"/>
				<Register offset="0x9400"/>
				<Register offset="0x9420"/>
				<Register offset="0x9440"/>
				<Register offset="0x9460"/>
				<Register offset="0x9480"/>
				<Register offset="0x94a0"/>
				<Register offset="0x94c0"/>
				<Register offset="0x94e0"/>
				<Register offset="0x9500"/>
				<Register offset="0x9520"/>
				<Register offset="0x9540"/>
				<Register offset="0x9560"/>
				<Register offset="0x9580"/>
				<Register offset="0x95a0"/>
				<Register offset="0x95c0"/>
				<Register offset="0x95e0"/>
				<Register offset="0x9600"/>
				<Register offset="0x9620"/>
				<Register offset="0x9640"/>
				<Register offset="0x9660"/>
				<Register offset="0x9680"/>
				<Register offset="0x96a0"/>
				<Register offset="0x96c0"/>
				<Register offset="0x96e0"/>
				<Register offset="0x9700"/>
				<Register offset="0x9720"/>
				<Register offset="0x9740"/>
				<Register offset="0x9760"/>
				<Register offset="0x9780"/>
				<Register offset="0x97a0"/>
				<Register offset="0x97c0"/>
				<Register offset="0x97e0"/>
				<Register offset="0x9800"/>
				<Register offset="0x9820"/>
				<Register offset="0x9840"/>
				<Register offset="0x9860"/>
				<Register offset="0x9880"/>
				<Register offset="0x98a0"/>
				<Register offset="0x98c0"/>
				<Register offset="0x98e0"/>
				<Register offset="0x9900"/>
				<Register offset="0x9920"/>
				<Register offset="0x9940"/>
				<Register offset="0x9960"/>
				<Register offset="0x9980"/>
				<Register offset="0x99a0"/>
				<Register offset="0x99c0"/>
				<Register offset="0x99e0"/>
				<Register offset="0x9a00"/>
				<Register offset="0x9a20"/>
				<Register offset="0x9a40"/>
				<Register offset="0x9a60"/>
				<Register offset="0x9a80"/>
				<Register offset="0x9aa0"/>
				<Register offset="0x9ac0"/>
				<Register offset="0x9ae0"/>
				<Register offset="0x9b00"/>
				<Register offset="0x9b20"/>
				<Register offset="0x9b40"/>
				<Register offset="0x9b60"/>
				<Register offset="0x9b80"/>
				<Register offset="0x9ba0"/>
				<Register offset="0x9bc0"/>
				<Register offset="0x9be0"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTER_ID1X" description="DMX_FILTER_ID1x is specified filter enable register 1." value="0x07060504" startoffset="0x9000+0x20*n+0x4">
				<Member name="flt_id7" description="Enable for the filter whose filter ID corresponds to bit 7." range="31:24" property="RW"/>
				<Member name="flt_id6" description="Enable for the filter whose filter ID corresponds to bit 6." range="23:16" property="RW"/>
				<Member name="flt_id5" description="Enable for the filter whose filter ID corresponds to bit 5." range="15:8" property="RW"/>
				<Member name="flt_id4" description="Enable for the filter whose filter ID corresponds to bit 4." range="7:0" property="RW"/>
				<Register offset="0x9004"/>
				<Register offset="0x9024"/>
				<Register offset="0x9044"/>
				<Register offset="0x9064"/>
				<Register offset="0x9084"/>
				<Register offset="0x90a4"/>
				<Register offset="0x90c4"/>
				<Register offset="0x90e4"/>
				<Register offset="0x9104"/>
				<Register offset="0x9124"/>
				<Register offset="0x9144"/>
				<Register offset="0x9164"/>
				<Register offset="0x9184"/>
				<Register offset="0x91a4"/>
				<Register offset="0x91c4"/>
				<Register offset="0x91e4"/>
				<Register offset="0x9204"/>
				<Register offset="0x9224"/>
				<Register offset="0x9244"/>
				<Register offset="0x9264"/>
				<Register offset="0x9284"/>
				<Register offset="0x92a4"/>
				<Register offset="0x92c4"/>
				<Register offset="0x92e4"/>
				<Register offset="0x9304"/>
				<Register offset="0x9324"/>
				<Register offset="0x9344"/>
				<Register offset="0x9364"/>
				<Register offset="0x9384"/>
				<Register offset="0x93a4"/>
				<Register offset="0x93c4"/>
				<Register offset="0x93e4"/>
				<Register offset="0x9404"/>
				<Register offset="0x9424"/>
				<Register offset="0x9444"/>
				<Register offset="0x9464"/>
				<Register offset="0x9484"/>
				<Register offset="0x94a4"/>
				<Register offset="0x94c4"/>
				<Register offset="0x94e4"/>
				<Register offset="0x9504"/>
				<Register offset="0x9524"/>
				<Register offset="0x9544"/>
				<Register offset="0x9564"/>
				<Register offset="0x9584"/>
				<Register offset="0x95a4"/>
				<Register offset="0x95c4"/>
				<Register offset="0x95e4"/>
				<Register offset="0x9604"/>
				<Register offset="0x9624"/>
				<Register offset="0x9644"/>
				<Register offset="0x9664"/>
				<Register offset="0x9684"/>
				<Register offset="0x96a4"/>
				<Register offset="0x96c4"/>
				<Register offset="0x96e4"/>
				<Register offset="0x9704"/>
				<Register offset="0x9724"/>
				<Register offset="0x9744"/>
				<Register offset="0x9764"/>
				<Register offset="0x9784"/>
				<Register offset="0x97a4"/>
				<Register offset="0x97c4"/>
				<Register offset="0x97e4"/>
				<Register offset="0x9804"/>
				<Register offset="0x9824"/>
				<Register offset="0x9844"/>
				<Register offset="0x9864"/>
				<Register offset="0x9884"/>
				<Register offset="0x98a4"/>
				<Register offset="0x98c4"/>
				<Register offset="0x98e4"/>
				<Register offset="0x9904"/>
				<Register offset="0x9924"/>
				<Register offset="0x9944"/>
				<Register offset="0x9964"/>
				<Register offset="0x9984"/>
				<Register offset="0x99a4"/>
				<Register offset="0x99c4"/>
				<Register offset="0x99e4"/>
				<Register offset="0x9a04"/>
				<Register offset="0x9a24"/>
				<Register offset="0x9a44"/>
				<Register offset="0x9a64"/>
				<Register offset="0x9a84"/>
				<Register offset="0x9aa4"/>
				<Register offset="0x9ac4"/>
				<Register offset="0x9ae4"/>
				<Register offset="0x9b04"/>
				<Register offset="0x9b24"/>
				<Register offset="0x9b44"/>
				<Register offset="0x9b64"/>
				<Register offset="0x9b84"/>
				<Register offset="0x9ba4"/>
				<Register offset="0x9bc4"/>
				<Register offset="0x9be4"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTER_ID2X" description="DMX_FILTER_ID2x is specified filter enable register 2." value="0x0B0A0908" startoffset="0x9000+0x20*n+0x8">
				<Member name="flt_id11" description="Enable for the filter whose filter ID corresponds to bit 11." range="31:24" property="RW"/>
				<Member name="flt_id10" description="Enable for the filter whose filter ID corresponds to bit 10." range="23:16" property="RW"/>
				<Member name="flt_id9" description="Enable for the filter whose filter ID corresponds to bit 9." range="15:8" property="RW"/>
				<Member name="flt_id8" description="Enable for the filter whose filter ID corresponds to bit 8." range="7:0" property="RW"/>
				<Register offset="0x9008"/>
				<Register offset="0x9028"/>
				<Register offset="0x9048"/>
				<Register offset="0x9068"/>
				<Register offset="0x9088"/>
				<Register offset="0x90a8"/>
				<Register offset="0x90c8"/>
				<Register offset="0x90e8"/>
				<Register offset="0x9108"/>
				<Register offset="0x9128"/>
				<Register offset="0x9148"/>
				<Register offset="0x9168"/>
				<Register offset="0x9188"/>
				<Register offset="0x91a8"/>
				<Register offset="0x91c8"/>
				<Register offset="0x91e8"/>
				<Register offset="0x9208"/>
				<Register offset="0x9228"/>
				<Register offset="0x9248"/>
				<Register offset="0x9268"/>
				<Register offset="0x9288"/>
				<Register offset="0x92a8"/>
				<Register offset="0x92c8"/>
				<Register offset="0x92e8"/>
				<Register offset="0x9308"/>
				<Register offset="0x9328"/>
				<Register offset="0x9348"/>
				<Register offset="0x9368"/>
				<Register offset="0x9388"/>
				<Register offset="0x93a8"/>
				<Register offset="0x93c8"/>
				<Register offset="0x93e8"/>
				<Register offset="0x9408"/>
				<Register offset="0x9428"/>
				<Register offset="0x9448"/>
				<Register offset="0x9468"/>
				<Register offset="0x9488"/>
				<Register offset="0x94a8"/>
				<Register offset="0x94c8"/>
				<Register offset="0x94e8"/>
				<Register offset="0x9508"/>
				<Register offset="0x9528"/>
				<Register offset="0x9548"/>
				<Register offset="0x9568"/>
				<Register offset="0x9588"/>
				<Register offset="0x95a8"/>
				<Register offset="0x95c8"/>
				<Register offset="0x95e8"/>
				<Register offset="0x9608"/>
				<Register offset="0x9628"/>
				<Register offset="0x9648"/>
				<Register offset="0x9668"/>
				<Register offset="0x9688"/>
				<Register offset="0x96a8"/>
				<Register offset="0x96c8"/>
				<Register offset="0x96e8"/>
				<Register offset="0x9708"/>
				<Register offset="0x9728"/>
				<Register offset="0x9748"/>
				<Register offset="0x9768"/>
				<Register offset="0x9788"/>
				<Register offset="0x97a8"/>
				<Register offset="0x97c8"/>
				<Register offset="0x97e8"/>
				<Register offset="0x9808"/>
				<Register offset="0x9828"/>
				<Register offset="0x9848"/>
				<Register offset="0x9868"/>
				<Register offset="0x9888"/>
				<Register offset="0x98a8"/>
				<Register offset="0x98c8"/>
				<Register offset="0x98e8"/>
				<Register offset="0x9908"/>
				<Register offset="0x9928"/>
				<Register offset="0x9948"/>
				<Register offset="0x9968"/>
				<Register offset="0x9988"/>
				<Register offset="0x99a8"/>
				<Register offset="0x99c8"/>
				<Register offset="0x99e8"/>
				<Register offset="0x9a08"/>
				<Register offset="0x9a28"/>
				<Register offset="0x9a48"/>
				<Register offset="0x9a68"/>
				<Register offset="0x9a88"/>
				<Register offset="0x9aa8"/>
				<Register offset="0x9ac8"/>
				<Register offset="0x9ae8"/>
				<Register offset="0x9b08"/>
				<Register offset="0x9b28"/>
				<Register offset="0x9b48"/>
				<Register offset="0x9b68"/>
				<Register offset="0x9b88"/>
				<Register offset="0x9ba8"/>
				<Register offset="0x9bc8"/>
				<Register offset="0x9be8"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTER_ID3X" description="DMX_FILTER_ID3x is specified filter enable register 3." value="0x0F0E0D0C" startoffset="0x9000+0x20*n+0xC">
				<Member name="flt_id15" description="Enable for the filter whose filter ID corresponds to bit 15." range="31:24" property="RW"/>
				<Member name="flt_id14" description="Enable for the filter whose filter ID corresponds to bit 14." range="23:16" property="RW"/>
				<Member name="flt_id13" description="Enable for the filter whose filter ID corresponds to bit 13." range="15:8" property="RW"/>
				<Member name="flt_id12" description="Enable for the filter whose filter ID corresponds to bit 12." range="7:0" property="RW"/>
				<Register offset="0x900c"/>
				<Register offset="0x902c"/>
				<Register offset="0x904c"/>
				<Register offset="0x906c"/>
				<Register offset="0x908c"/>
				<Register offset="0x90ac"/>
				<Register offset="0x90cc"/>
				<Register offset="0x90ec"/>
				<Register offset="0x910c"/>
				<Register offset="0x912c"/>
				<Register offset="0x914c"/>
				<Register offset="0x916c"/>
				<Register offset="0x918c"/>
				<Register offset="0x91ac"/>
				<Register offset="0x91cc"/>
				<Register offset="0x91ec"/>
				<Register offset="0x920c"/>
				<Register offset="0x922c"/>
				<Register offset="0x924c"/>
				<Register offset="0x926c"/>
				<Register offset="0x928c"/>
				<Register offset="0x92ac"/>
				<Register offset="0x92cc"/>
				<Register offset="0x92ec"/>
				<Register offset="0x930c"/>
				<Register offset="0x932c"/>
				<Register offset="0x934c"/>
				<Register offset="0x936c"/>
				<Register offset="0x938c"/>
				<Register offset="0x93ac"/>
				<Register offset="0x93cc"/>
				<Register offset="0x93ec"/>
				<Register offset="0x940c"/>
				<Register offset="0x942c"/>
				<Register offset="0x944c"/>
				<Register offset="0x946c"/>
				<Register offset="0x948c"/>
				<Register offset="0x94ac"/>
				<Register offset="0x94cc"/>
				<Register offset="0x94ec"/>
				<Register offset="0x950c"/>
				<Register offset="0x952c"/>
				<Register offset="0x954c"/>
				<Register offset="0x956c"/>
				<Register offset="0x958c"/>
				<Register offset="0x95ac"/>
				<Register offset="0x95cc"/>
				<Register offset="0x95ec"/>
				<Register offset="0x960c"/>
				<Register offset="0x962c"/>
				<Register offset="0x964c"/>
				<Register offset="0x966c"/>
				<Register offset="0x968c"/>
				<Register offset="0x96ac"/>
				<Register offset="0x96cc"/>
				<Register offset="0x96ec"/>
				<Register offset="0x970c"/>
				<Register offset="0x972c"/>
				<Register offset="0x974c"/>
				<Register offset="0x976c"/>
				<Register offset="0x978c"/>
				<Register offset="0x97ac"/>
				<Register offset="0x97cc"/>
				<Register offset="0x97ec"/>
				<Register offset="0x980c"/>
				<Register offset="0x982c"/>
				<Register offset="0x984c"/>
				<Register offset="0x986c"/>
				<Register offset="0x988c"/>
				<Register offset="0x98ac"/>
				<Register offset="0x98cc"/>
				<Register offset="0x98ec"/>
				<Register offset="0x990c"/>
				<Register offset="0x992c"/>
				<Register offset="0x994c"/>
				<Register offset="0x996c"/>
				<Register offset="0x998c"/>
				<Register offset="0x99ac"/>
				<Register offset="0x99cc"/>
				<Register offset="0x99ec"/>
				<Register offset="0x9a0c"/>
				<Register offset="0x9a2c"/>
				<Register offset="0x9a4c"/>
				<Register offset="0x9a6c"/>
				<Register offset="0x9a8c"/>
				<Register offset="0x9aac"/>
				<Register offset="0x9acc"/>
				<Register offset="0x9aec"/>
				<Register offset="0x9b0c"/>
				<Register offset="0x9b2c"/>
				<Register offset="0x9b4c"/>
				<Register offset="0x9b6c"/>
				<Register offset="0x9b8c"/>
				<Register offset="0x9bac"/>
				<Register offset="0x9bcc"/>
				<Register offset="0x9bec"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTER_ID4X" description="DMX_FILTER_ID4x is specified filter enable register 4." value="0x13121110" startoffset="0x9000+0x20*n+0x10">
				<Member name="flt_id19" description="Enable for the filter whose filter ID corresponds to bit 19." range="31:24" property="RW"/>
				<Member name="flt_id18" description="Enable for the filter whose filter ID corresponds to bit 18." range="23:16" property="RW"/>
				<Member name="flt_id17" description="Enable for the filter whose filter ID corresponds to bit 17." range="15:8" property="RW"/>
				<Member name="flt_id16" description="Enable for the filter whose filter ID corresponds to bit 16." range="7:0" property="RW"/>
				<Register offset="0x9010"/>
				<Register offset="0x9030"/>
				<Register offset="0x9050"/>
				<Register offset="0x9070"/>
				<Register offset="0x9090"/>
				<Register offset="0x90b0"/>
				<Register offset="0x90d0"/>
				<Register offset="0x90f0"/>
				<Register offset="0x9110"/>
				<Register offset="0x9130"/>
				<Register offset="0x9150"/>
				<Register offset="0x9170"/>
				<Register offset="0x9190"/>
				<Register offset="0x91b0"/>
				<Register offset="0x91d0"/>
				<Register offset="0x91f0"/>
				<Register offset="0x9210"/>
				<Register offset="0x9230"/>
				<Register offset="0x9250"/>
				<Register offset="0x9270"/>
				<Register offset="0x9290"/>
				<Register offset="0x92b0"/>
				<Register offset="0x92d0"/>
				<Register offset="0x92f0"/>
				<Register offset="0x9310"/>
				<Register offset="0x9330"/>
				<Register offset="0x9350"/>
				<Register offset="0x9370"/>
				<Register offset="0x9390"/>
				<Register offset="0x93b0"/>
				<Register offset="0x93d0"/>
				<Register offset="0x93f0"/>
				<Register offset="0x9410"/>
				<Register offset="0x9430"/>
				<Register offset="0x9450"/>
				<Register offset="0x9470"/>
				<Register offset="0x9490"/>
				<Register offset="0x94b0"/>
				<Register offset="0x94d0"/>
				<Register offset="0x94f0"/>
				<Register offset="0x9510"/>
				<Register offset="0x9530"/>
				<Register offset="0x9550"/>
				<Register offset="0x9570"/>
				<Register offset="0x9590"/>
				<Register offset="0x95b0"/>
				<Register offset="0x95d0"/>
				<Register offset="0x95f0"/>
				<Register offset="0x9610"/>
				<Register offset="0x9630"/>
				<Register offset="0x9650"/>
				<Register offset="0x9670"/>
				<Register offset="0x9690"/>
				<Register offset="0x96b0"/>
				<Register offset="0x96d0"/>
				<Register offset="0x96f0"/>
				<Register offset="0x9710"/>
				<Register offset="0x9730"/>
				<Register offset="0x9750"/>
				<Register offset="0x9770"/>
				<Register offset="0x9790"/>
				<Register offset="0x97b0"/>
				<Register offset="0x97d0"/>
				<Register offset="0x97f0"/>
				<Register offset="0x9810"/>
				<Register offset="0x9830"/>
				<Register offset="0x9850"/>
				<Register offset="0x9870"/>
				<Register offset="0x9890"/>
				<Register offset="0x98b0"/>
				<Register offset="0x98d0"/>
				<Register offset="0x98f0"/>
				<Register offset="0x9910"/>
				<Register offset="0x9930"/>
				<Register offset="0x9950"/>
				<Register offset="0x9970"/>
				<Register offset="0x9990"/>
				<Register offset="0x99b0"/>
				<Register offset="0x99d0"/>
				<Register offset="0x99f0"/>
				<Register offset="0x9a10"/>
				<Register offset="0x9a30"/>
				<Register offset="0x9a50"/>
				<Register offset="0x9a70"/>
				<Register offset="0x9a90"/>
				<Register offset="0x9ab0"/>
				<Register offset="0x9ad0"/>
				<Register offset="0x9af0"/>
				<Register offset="0x9b10"/>
				<Register offset="0x9b30"/>
				<Register offset="0x9b50"/>
				<Register offset="0x9b70"/>
				<Register offset="0x9b90"/>
				<Register offset="0x9bb0"/>
				<Register offset="0x9bd0"/>
				<Register offset="0x9bf0"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTER_ID5X" description="DMX_FILTER_ID5x is specified filter enable register 5." value="0x17161514" startoffset="0x9000+0x20*n+0x14">
				<Member name="flt_id23" description="Enable for the filter whose filter ID corresponds to bit 23." range="31:24" property="RW"/>
				<Member name="flt_id22" description="Enable for the filter whose filter ID corresponds to bit 22." range="23:16" property="RW"/>
				<Member name="flt_id21" description="Enable for the filter whose filter ID corresponds to bit 21." range="15:8" property="RW"/>
				<Member name="flt_id20" description="Enable for the filter whose filter ID corresponds to bit 20." range="7:0" property="RW"/>
				<Register offset="0x9014"/>
				<Register offset="0x9034"/>
				<Register offset="0x9054"/>
				<Register offset="0x9074"/>
				<Register offset="0x9094"/>
				<Register offset="0x90b4"/>
				<Register offset="0x90d4"/>
				<Register offset="0x90f4"/>
				<Register offset="0x9114"/>
				<Register offset="0x9134"/>
				<Register offset="0x9154"/>
				<Register offset="0x9174"/>
				<Register offset="0x9194"/>
				<Register offset="0x91b4"/>
				<Register offset="0x91d4"/>
				<Register offset="0x91f4"/>
				<Register offset="0x9214"/>
				<Register offset="0x9234"/>
				<Register offset="0x9254"/>
				<Register offset="0x9274"/>
				<Register offset="0x9294"/>
				<Register offset="0x92b4"/>
				<Register offset="0x92d4"/>
				<Register offset="0x92f4"/>
				<Register offset="0x9314"/>
				<Register offset="0x9334"/>
				<Register offset="0x9354"/>
				<Register offset="0x9374"/>
				<Register offset="0x9394"/>
				<Register offset="0x93b4"/>
				<Register offset="0x93d4"/>
				<Register offset="0x93f4"/>
				<Register offset="0x9414"/>
				<Register offset="0x9434"/>
				<Register offset="0x9454"/>
				<Register offset="0x9474"/>
				<Register offset="0x9494"/>
				<Register offset="0x94b4"/>
				<Register offset="0x94d4"/>
				<Register offset="0x94f4"/>
				<Register offset="0x9514"/>
				<Register offset="0x9534"/>
				<Register offset="0x9554"/>
				<Register offset="0x9574"/>
				<Register offset="0x9594"/>
				<Register offset="0x95b4"/>
				<Register offset="0x95d4"/>
				<Register offset="0x95f4"/>
				<Register offset="0x9614"/>
				<Register offset="0x9634"/>
				<Register offset="0x9654"/>
				<Register offset="0x9674"/>
				<Register offset="0x9694"/>
				<Register offset="0x96b4"/>
				<Register offset="0x96d4"/>
				<Register offset="0x96f4"/>
				<Register offset="0x9714"/>
				<Register offset="0x9734"/>
				<Register offset="0x9754"/>
				<Register offset="0x9774"/>
				<Register offset="0x9794"/>
				<Register offset="0x97b4"/>
				<Register offset="0x97d4"/>
				<Register offset="0x97f4"/>
				<Register offset="0x9814"/>
				<Register offset="0x9834"/>
				<Register offset="0x9854"/>
				<Register offset="0x9874"/>
				<Register offset="0x9894"/>
				<Register offset="0x98b4"/>
				<Register offset="0x98d4"/>
				<Register offset="0x98f4"/>
				<Register offset="0x9914"/>
				<Register offset="0x9934"/>
				<Register offset="0x9954"/>
				<Register offset="0x9974"/>
				<Register offset="0x9994"/>
				<Register offset="0x99b4"/>
				<Register offset="0x99d4"/>
				<Register offset="0x99f4"/>
				<Register offset="0x9a14"/>
				<Register offset="0x9a34"/>
				<Register offset="0x9a54"/>
				<Register offset="0x9a74"/>
				<Register offset="0x9a94"/>
				<Register offset="0x9ab4"/>
				<Register offset="0x9ad4"/>
				<Register offset="0x9af4"/>
				<Register offset="0x9b14"/>
				<Register offset="0x9b34"/>
				<Register offset="0x9b54"/>
				<Register offset="0x9b74"/>
				<Register offset="0x9b94"/>
				<Register offset="0x9bb4"/>
				<Register offset="0x9bd4"/>
				<Register offset="0x9bf4"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTER_ID6X" description="DMX_FILTER_ID6x is specified filter enable register 6." value="0x1B1A1918" startoffset="0x9000+0x20*n+0x18">
				<Member name="flt_id27" description="Enable for the filter whose filter ID corresponds to bit 27." range="31:24" property="RW"/>
				<Member name="flt_id26" description="Enable for the filter whose filter ID corresponds to bit 26." range="23:16" property="RW"/>
				<Member name="flt_id25" description="Enable for the filter whose filter ID corresponds to bit 25." range="15:8" property="RW"/>
				<Member name="flt_id24" description="Enable for the filter whose filter ID corresponds to bit 24." range="7:0" property="RW"/>
				<Register offset="0x9018"/>
				<Register offset="0x9038"/>
				<Register offset="0x9058"/>
				<Register offset="0x9078"/>
				<Register offset="0x9098"/>
				<Register offset="0x90b8"/>
				<Register offset="0x90d8"/>
				<Register offset="0x90f8"/>
				<Register offset="0x9118"/>
				<Register offset="0x9138"/>
				<Register offset="0x9158"/>
				<Register offset="0x9178"/>
				<Register offset="0x9198"/>
				<Register offset="0x91b8"/>
				<Register offset="0x91d8"/>
				<Register offset="0x91f8"/>
				<Register offset="0x9218"/>
				<Register offset="0x9238"/>
				<Register offset="0x9258"/>
				<Register offset="0x9278"/>
				<Register offset="0x9298"/>
				<Register offset="0x92b8"/>
				<Register offset="0x92d8"/>
				<Register offset="0x92f8"/>
				<Register offset="0x9318"/>
				<Register offset="0x9338"/>
				<Register offset="0x9358"/>
				<Register offset="0x9378"/>
				<Register offset="0x9398"/>
				<Register offset="0x93b8"/>
				<Register offset="0x93d8"/>
				<Register offset="0x93f8"/>
				<Register offset="0x9418"/>
				<Register offset="0x9438"/>
				<Register offset="0x9458"/>
				<Register offset="0x9478"/>
				<Register offset="0x9498"/>
				<Register offset="0x94b8"/>
				<Register offset="0x94d8"/>
				<Register offset="0x94f8"/>
				<Register offset="0x9518"/>
				<Register offset="0x9538"/>
				<Register offset="0x9558"/>
				<Register offset="0x9578"/>
				<Register offset="0x9598"/>
				<Register offset="0x95b8"/>
				<Register offset="0x95d8"/>
				<Register offset="0x95f8"/>
				<Register offset="0x9618"/>
				<Register offset="0x9638"/>
				<Register offset="0x9658"/>
				<Register offset="0x9678"/>
				<Register offset="0x9698"/>
				<Register offset="0x96b8"/>
				<Register offset="0x96d8"/>
				<Register offset="0x96f8"/>
				<Register offset="0x9718"/>
				<Register offset="0x9738"/>
				<Register offset="0x9758"/>
				<Register offset="0x9778"/>
				<Register offset="0x9798"/>
				<Register offset="0x97b8"/>
				<Register offset="0x97d8"/>
				<Register offset="0x97f8"/>
				<Register offset="0x9818"/>
				<Register offset="0x9838"/>
				<Register offset="0x9858"/>
				<Register offset="0x9878"/>
				<Register offset="0x9898"/>
				<Register offset="0x98b8"/>
				<Register offset="0x98d8"/>
				<Register offset="0x98f8"/>
				<Register offset="0x9918"/>
				<Register offset="0x9938"/>
				<Register offset="0x9958"/>
				<Register offset="0x9978"/>
				<Register offset="0x9998"/>
				<Register offset="0x99b8"/>
				<Register offset="0x99d8"/>
				<Register offset="0x99f8"/>
				<Register offset="0x9a18"/>
				<Register offset="0x9a38"/>
				<Register offset="0x9a58"/>
				<Register offset="0x9a78"/>
				<Register offset="0x9a98"/>
				<Register offset="0x9ab8"/>
				<Register offset="0x9ad8"/>
				<Register offset="0x9af8"/>
				<Register offset="0x9b18"/>
				<Register offset="0x9b38"/>
				<Register offset="0x9b58"/>
				<Register offset="0x9b78"/>
				<Register offset="0x9b98"/>
				<Register offset="0x9bb8"/>
				<Register offset="0x9bd8"/>
				<Register offset="0x9bf8"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTER_ID7X" description="DMX_FILTER_ID7x is specified filter enable register 7." value="0x1F1E1D1C" startoffset="0x9000+0x20*n+0x1C">
				<Member name="flt_id31" description="Enable for the filter whose filter ID corresponds to bit 31." range="31:24" property="RW"/>
				<Member name="flt_id30" description="Enable for the filter whose filter ID corresponds to bit 30." range="23:16" property="RW"/>
				<Member name="flt_id29" description="Enable for the filter whose filter ID corresponds to bit 29." range="15:8" property="RW"/>
				<Member name="flt_id28" description="Enable for the filter whose filter ID corresponds to bit 28." range="7:0" property="RW"/>
				<Register offset="0x901c"/>
				<Register offset="0x903c"/>
				<Register offset="0x905c"/>
				<Register offset="0x907c"/>
				<Register offset="0x909c"/>
				<Register offset="0x90bc"/>
				<Register offset="0x90dc"/>
				<Register offset="0x90fc"/>
				<Register offset="0x911c"/>
				<Register offset="0x913c"/>
				<Register offset="0x915c"/>
				<Register offset="0x917c"/>
				<Register offset="0x919c"/>
				<Register offset="0x91bc"/>
				<Register offset="0x91dc"/>
				<Register offset="0x91fc"/>
				<Register offset="0x921c"/>
				<Register offset="0x923c"/>
				<Register offset="0x925c"/>
				<Register offset="0x927c"/>
				<Register offset="0x929c"/>
				<Register offset="0x92bc"/>
				<Register offset="0x92dc"/>
				<Register offset="0x92fc"/>
				<Register offset="0x931c"/>
				<Register offset="0x933c"/>
				<Register offset="0x935c"/>
				<Register offset="0x937c"/>
				<Register offset="0x939c"/>
				<Register offset="0x93bc"/>
				<Register offset="0x93dc"/>
				<Register offset="0x93fc"/>
				<Register offset="0x941c"/>
				<Register offset="0x943c"/>
				<Register offset="0x945c"/>
				<Register offset="0x947c"/>
				<Register offset="0x949c"/>
				<Register offset="0x94bc"/>
				<Register offset="0x94dc"/>
				<Register offset="0x94fc"/>
				<Register offset="0x951c"/>
				<Register offset="0x953c"/>
				<Register offset="0x955c"/>
				<Register offset="0x957c"/>
				<Register offset="0x959c"/>
				<Register offset="0x95bc"/>
				<Register offset="0x95dc"/>
				<Register offset="0x95fc"/>
				<Register offset="0x961c"/>
				<Register offset="0x963c"/>
				<Register offset="0x965c"/>
				<Register offset="0x967c"/>
				<Register offset="0x969c"/>
				<Register offset="0x96bc"/>
				<Register offset="0x96dc"/>
				<Register offset="0x96fc"/>
				<Register offset="0x971c"/>
				<Register offset="0x973c"/>
				<Register offset="0x975c"/>
				<Register offset="0x977c"/>
				<Register offset="0x979c"/>
				<Register offset="0x97bc"/>
				<Register offset="0x97dc"/>
				<Register offset="0x97fc"/>
				<Register offset="0x981c"/>
				<Register offset="0x983c"/>
				<Register offset="0x985c"/>
				<Register offset="0x987c"/>
				<Register offset="0x989c"/>
				<Register offset="0x98bc"/>
				<Register offset="0x98dc"/>
				<Register offset="0x98fc"/>
				<Register offset="0x991c"/>
				<Register offset="0x993c"/>
				<Register offset="0x995c"/>
				<Register offset="0x997c"/>
				<Register offset="0x999c"/>
				<Register offset="0x99bc"/>
				<Register offset="0x99dc"/>
				<Register offset="0x99fc"/>
				<Register offset="0x9a1c"/>
				<Register offset="0x9a3c"/>
				<Register offset="0x9a5c"/>
				<Register offset="0x9a7c"/>
				<Register offset="0x9a9c"/>
				<Register offset="0x9abc"/>
				<Register offset="0x9adc"/>
				<Register offset="0x9afc"/>
				<Register offset="0x9b1c"/>
				<Register offset="0x9b3c"/>
				<Register offset="0x9b5c"/>
				<Register offset="0x9b7c"/>
				<Register offset="0x9b9c"/>
				<Register offset="0x9bbc"/>
				<Register offset="0x9bdc"/>
				<Register offset="0x9bfc"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_FQ_CHN_0" description="RAW_FQ_CHN_0 is the raw overflow or almost overflow interrupt register for free queues0~31." value="0x00000000" startoffset="0xC020">
				<Member name="iraw_fq_chn_0" description="Raw overflow or almost overflow interrupt of free queues 0~31. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC020"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_FQ_CHN_1" description="RAW_FQ_CHN_1 is the raw overflow or almost overflow interrupt register for free queues32~39." value="0x00000000" startoffset="0xC024">
				<Member name="reserved" description="Reserved." range="31:8" property="RWC"/>
				<Member name="iraw_fq_chn_1" description="Raw overflow or almost overflow interrupt of free queues 32~39. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="7:0" property="RWC"/>
				<Register offset="0xC024"/>
			</RegisterGroup>
			<RegisterGroup name="INT_FQ_CHN_0" description="INT_FQ_CHN_0 is the overflow or almost overflow interrupt status register for free queues0~31." value="0x00000000" startoffset="0xC028">
				<Member name="iint_fq_chn_0" description="Status of the overflow or almost overflow interrupt of free queues 0~31.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC028"/>
			</RegisterGroup>
			<RegisterGroup name="INT_FQ_CHN_1" description="INT_FQ_CHN_1 is the overflow or almost overflow interrupt status register for free queues32~39. When the AHB Master debugging function is enabled, this register can be configuredas word1 during the burst16 read operation." value="0x00000000" startoffset="0xC02C">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="iint_fq_chn_1" description="Status of the overflow or almost overflow interrupt of free queues 32~39.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="7:0" property="RO"/>
				<Register offset="0xC02C"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_FQ_CHN_0" description="ENA_FQ_CHN_0 is the overflow or almost overflow interrupt enable register for free queues0~31." value="0x00000000" startoffset="0xC030">
				<Member name="iena_fq_chn_0" description="Overflow or almost overflow interrupt enable for free queues 0~31.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC030"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_FQ_CHN_1" description="ENA_FQ_CHN_1 is the overflow or almost overflow interrupt enable register for free queues32~39. When the AHB Master debugging function is enabled, this register can be configuredas word1 during the burst16 write operation." value="0x00000000" startoffset="0xC034">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="iena_fq_chn_1" description="Overflow or almost overflow interrupt enable for free queues 32~39.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="7:0" property="RW"/>
				<Register offset="0xC034"/>
			</RegisterGroup>
			<RegisterGroup name="TYPE_FQ_CHN_0" description="TYPE_FQ_CHN_0 is the overflow or almost overflow interrupt type indicator register forfree queues 0~31." value="0x00000000" startoffset="0xC038">
				<Member name="itype_fq_chn_0" description="Overflow or almost overflow interrupt type indicator for free queues 0~31.&lt;br&gt;1: overflow interrupt&lt;br&gt;0: almost overflow interrupt" range="31:0" property="RO"/>
				<Register offset="0xC038"/>
			</RegisterGroup>
			<RegisterGroup name="TYPE_FQ_CHN_1" description="TYPE_FQ_CHN_1 is the overflow or almost overflow interrupt type indicator register forfree queues 32~39. When the AHB Master debugging function is enabled, this register can beconfigured as word1 during the burst16 write operation." value="0x00000000" startoffset="0xC03C">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="itype_fq_chn_1" description="Overflow or almost overflow interrupt type indicator for free queues 32~39.&lt;br&gt;1: overflow interrupt&lt;br&gt;0: almost overflow interrupt" range="7:0" property="RO"/>
				<Register offset="0xC03C"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_DESC_0" description="RAW_OQ_DESC_0 is the raw descriptor output interrupt register for linked-list channels0~31." value="0x00000000" startoffset="0xC040">
				<Member name="iraw_oq_desc_0" description="Raw descriptor output interrupt of linked-list channels 0~31. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC040"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_DESC_1" description="RAW_OQ_DESC_1 is the raw descriptor output interrupt register for linked-list channels32~63." value="0x00000000" startoffset="0xC044">
				<Member name="iraw_oq_desc_1" description="Raw descriptor output interrupt of linked-list channels 32~63. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC044"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_DESC_2" description="RAW_OQ_DESC_2 is the raw descriptor output interrupt register for linked-list channels64~95." value="0x00000000" startoffset="0xC048">
				<Member name="iraw_oq_desc_2" description="Raw descriptor output interrupt of linked-list channels 64~95. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC048"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_DESC_3" description="RAW_OQ_DESC_3 is the raw descriptor output interrupt register for linked-list channels96~127." value="0x00000000" startoffset="0xC04C">
				<Member name="iraw_oq_desc_3" description="Raw descriptor output interrupt of linked-list channels 96~127. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC04C"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_DESC_0" description="INT_OQ_DESC_0 is the descriptor output interrupt status register for linked-list channels0~31." value="0x00000000" startoffset="0xC050">
				<Member name="iint_oq_desc_0" description="Status of the descriptor output interrupt of linked-list channels 0~31.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC050"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_DESC_1" description="INT_OQ_DESC_1 is the descriptor output interrupt status register for linked-list channels32~63." value="0x00000000" startoffset="0xC054">
				<Member name="iint_oq_desc_1" description="Status of the descriptor output interrupt of linked-list channels 32~63.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC054"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_DESC_2" description="INT_OQ_DESC_2 is the descriptor output interrupt status register for linked-list channels64~95." value="0x00000000" startoffset="0xC058">
				<Member name="iint_oq_desc_2" description="Status of the descriptor output interrupt of linked-list channels 64~95.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC058"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_DESC_3" description="INT_OQ_DESC_3 is the descriptor output interrupt status register for linked-list channels96~127." value="0x00000000" startoffset="0xC05C">
				<Member name="iint_oq_desc_3" description="Status of the descriptor output interrupt of linked-list channels 96~127.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC05C"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_DESC_0" description="ENA_OQ_DESC_0 is the descriptor output interrupt enable register for linked-list channels0~31." value="0x00000000" startoffset="0xC060">
				<Member name="iena_oq_desc_0" description="Enable for the descriptor output interrupt of linked-list channels 0~31.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC060"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_DESC_1" description="ENA_OQ_DESC_1 is the descriptor output interrupt enable register for linked-list channels32~63." value="0x00000000" startoffset="0xC064">
				<Member name="iena_oq_desc_1" description="Enable for the descriptor output interrupt of linked-list channels 32~63.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC064"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_DESC_2" description="ENA_OQ_DESC_2 is the descriptor output interrupt enable register for linked-list channels64~95." value="0x00000000" startoffset="0xC068">
				<Member name="iena_oq_desc_2" description="Enable for the descriptor output interrupt of linked-list channels 64~95.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC068"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_DESC_3" description="ENA_OQ_DESC_3 is the descriptor output interrupt enable register for linked-list channels96~127." value="0x00000000" startoffset="0xC06C">
				<Member name="iena_oq_desc_3" description="Enable for the descriptor output interrupt of linked-list channels 96~127.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC06C"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_EOP_0" description="RAW_OQ_EOP_0 is the raw EOP interrupt register for linked-list channels 0~31." value="0x00000000" startoffset="0xC070">
				<Member name="iraw_oq_eop_0" description="Raw EOP interrupt of linked-list channels 0~31. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC070"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_EOP_1" description="RAW_OQ_EOP_1 is the raw EOP interrupt register for linked-list channels 32~63." value="0x00000000" startoffset="0xC074">
				<Member name="iraw_oq_eop_1" description="Raw EOP interrupt of linked-list channels 32~63. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC074"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_EOP_2" description="RAW_OQ_EOP_2 is the raw EOP interrupt register for linked-list channels 64~95." value="0x00000000" startoffset="0xC078">
				<Member name="iraw_oq_eop_2" description="Raw EOP interrupt of linked-list channels 64~95. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC078"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_EOP_3" description="RAW_OQ_EOP_3 is the raw EOP interrupt register for linked-list channels 96~127." value="0x00000000" startoffset="0xC07C">
				<Member name="iraw_oq_eop_3" description="Raw EOP interrupt of linked-list channels 96~127. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC07C"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_EOP_0" description="INT_OQ_EOP_0 is the EOP interrupt status register for linked-list channels 0~31." value="0x00000000" startoffset="0xC080">
				<Member name="iint_oq_eop_0" description="Status of the EOP interrupt of linked-list channels 0~31.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC080"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_EOP_1" description="INT_OQ_EOP_1 is the EOP interrupt status register for linked-list channels 32~63." value="0x00000000" startoffset="0xC084">
				<Member name="iint_oq_eop_1" description="Status of the EOP interrupt of linked-list channels 32~63.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC084"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_EOP_2" description="INT_OQ_EOP_2 is the EOP interrupt status register for linked-list channels 64~95." value="0x00000000" startoffset="0xC088">
				<Member name="iint_oq_eop_2" description="Status of the EOP interrupt of linked-list channels 64~95.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC088"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_EOP_3" description="INT_OQ_EOP_3 is the EOP interrupt status register for linked-list channels 96~127." value="0x00000000" startoffset="0xC08C">
				<Member name="iint_oq_eop_3" description="Status of the EOP interrupt of linked-list channels 96~127.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC08C"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_EOP_0" description="ENA_OQ_EOP_0 is the EOP interrupt enable register for linked-list channels 0~31." value="0x00000000" startoffset="0xC090">
				<Member name="iena_oq_eop_0" description="EOP interrupt enable for linked-list channels 0~31.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC090"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_EOP_1" description="ENA_OQ_EOP_1 is the EOP interrupt enable register for linked-list channels 32~63." value="0x00000000" startoffset="0xC094">
				<Member name="iena_oq_eop_1" description="EOP interrupt enable for linked-list channels 32~63.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC094"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_EOP_2" description="ENA_OQ_EOP_2 is the EOP interrupt enable register for linked-list channels 64~95." value="0x00000000" startoffset="0xC098">
				<Member name="iena_oq_eop_2" description="EOP interrupt enable for linked-list channels 64~95.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC098"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_EOP_3" description="ENA_OQ_EOP_3 is the EOP interrupt enable register for linked-list channels 96~127." value="0x00000000" startoffset="0xC09C">
				<Member name="iena_oq_eop_3" description="EOP interrupt enable for linked-list channels 96~127.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC09C"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_CHN_0" description="RAW_OQ_CHN_0 is the raw overflow or almost overflow interrupt register for linked-listchannels 0~31." value="0x00000000" startoffset="0xC0A0">
				<Member name="iraw_oq_chn_0" description="Raw overflow or almost overflow interrupt of linked-list channels 0~31. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC0A0"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_CHN_1" description="RAW_OQ_CHN_1 is the raw overflow or almost overflow interrupt register for linked-listchannels 32~63." value="0x00000000" startoffset="0xC0A4">
				<Member name="iraw_oq_chn_1" description="Raw overflow or almost overflow interrupt of linked-list channels 32~63. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC0A4"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_CHN_2" description="RAW_OQ_CHN_2 is the raw overflow or almost overflow interrupt register for linked-listchannels 64~95." value="0x00000000" startoffset="0xC0A8">
				<Member name="iraw_oq_chn_2" description="Raw overflow or almost overflow interrupt of linked-list channels 64~95. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC0A8"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_CHN_3" description="RAW_OQ_CHN_3 is the raw overflow or almost overflow interrupt register for linked-listchannels 96~127." value="0x00000000" startoffset="0xC0AC">
				<Member name="iraw_oq_chn_3" description="Raw overflow or almost overflow interrupt of linked-list channels 96~127. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC0AC"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_CHN_0" description="INT_OQ_CHN_0 is the overflow or almost overflow interrupt status register for linked-listchannels 0~31." value="0x00000000" startoffset="0xC0B0">
				<Member name="iint_oq_chn_0" description="Status of the overflow or almost overflow interrupt of linked-list channels 0~31.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC0B0"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_CHN_1" description="INT_OQ_CHN_1 is the overflow or almost overflow interrupt status register for linked-listchannels 32~63." value="0x00000000" startoffset="0xC0B4">
				<Member name="iint_oq_chn_1" description="Status of the overflow or almost overflow interrupt of linked-list channels 32~63.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC0B4"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_CHN_2" description="INT_OQ_CHN_2 is the overflow or almost overflow interrupt status register for linked-listchannels 64~95." value="0x00000000" startoffset="0xC0B8">
				<Member name="iint_oq_chn_2" description="Status of the overflow or almost overflow interrupt of linked-list channels 64~95.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC0B8"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_CHN_3" description="INT_OQ_CHN_3 is the overflow or almost overflow interrupt status register for linked-listchannels 96~127." value="0x00000000" startoffset="0xC0BC">
				<Member name="iint_oq_chn_3" description="Status of the overflow or almost overflow interrupt of linked-list channels 96~127.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC0BC"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_CHN_0" description="ENA_OQ_CHN_0 is the overflow or almost overflow interrupt enable register for linked-listchannels 0~31." value="0x00000000" startoffset="0xC0C0">
				<Member name="iena_oq_chn_0" description="Enable for the overflow or almost overflow interrupt of linked-list channels 0~31.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC0C0"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_CHN_1" description="ENA_OQ_CHN_1 is the overflow or almost overflow interrupt enable register for linked-listchannels 32~63." value="0x00000000" startoffset="0xC0C4">
				<Member name="iena_oq_chn_1" description="Enable for the overflow or almost overflow interrupt of linked-list channels 32~63.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC0C4"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_CHN_2" description="ENA_OQ_CHN_2 is the overflow or almost overflow interrupt enable register for linked-listchannels 64~95." value="0x00000000" startoffset="0xC0C8">
				<Member name="iena_oq_chn_2" description="Enable for the overflow or almost overflow interrupt of linked-list channels 64~95.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC0C8"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_CHN_3" description="ENA_OQ_CHN_3 is the overflow or almost overflow interrupt enable register for linked-listchannels 96~127." value="0x00000000" startoffset="0xC0CC">
				<Member name="iena_oq_chn_3" description="Enable for the overflow or almost overflow interrupt of linked-list channels 96~127.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC0CC"/>
			</RegisterGroup>
			<RegisterGroup name="TYPE_OQ_CHN_0" description="TYPE_OQ_CHN_0 is the overflow or almost overflow interrupt type indicator register forlinked-list channels 0~31." value="0x00000000" startoffset="0xC0D0">
				<Member name="itype_oq_chn_0" description="Overflow or almost overflow interrupt type indicator for linked-list channels 0~31.&lt;br&gt;1: overflow interrupt&lt;br&gt;0: almost overflow interrupt" range="31:0" property="RO"/>
				<Register offset="0xC0D0"/>
			</RegisterGroup>
			<RegisterGroup name="TYPE_OQ_CHN_1" description="TYPE_OQ_CHN_1 is the overflow or almost overflow interrupt type indicator register forlinked-list channels 32~63." value="0x00000000" startoffset="0xC0D4">
				<Member name="itype_oq_chn_1" description="Overflow or almost overflow interrupt type indicator for linked-list channels 32~63.&lt;br&gt;1: overflow interrupt&lt;br&gt;0: almost overflow interrupt" range="31:0" property="RO"/>
				<Register offset="0xC0D4"/>
			</RegisterGroup>
			<RegisterGroup name="TYPE_OQ_CHN_2" description="TYPE_OQ_CHN_2 is the overflow or almost overflow interrupt type indicator register forlinked-list channels 64~95." value="0x00000000" startoffset="0xC0D8">
				<Member name="itype_oq_chn_2" description="Overflow or almost overflow interrupt type indicator for linked-list channels 64~95.&lt;br&gt;1: overflow interrupt&lt;br&gt;0: almost overflow interrupt" range="31:0" property="RO"/>
				<Register offset="0xC0D8"/>
			</RegisterGroup>
			<RegisterGroup name="TYPE_OQ_CHN_3" description="TYPE_OQ_CHN_3 is the overflow or almost overflow interrupt type indicator register forlinked-list channels 96~127." value="0x00000000" startoffset="0xC0DC">
				<Member name="itype_oq_chn_3" description="Overflow or almost overflow interrupt type indicator for linked-list channels 96~127.&lt;br&gt;1: overflow interrupt&lt;br&gt;0: almost overflow interrupt" range="31:0" property="RO"/>
				<Register offset="0xC0DC"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_CLR_CHN" description="IRAW_CLR_CHN is a raw channel clear done interrupt register." value="0x00000000" startoffset="0xC0E0">
				<Member name="reserved" description="Reserved." range="31:1" property="RWC"/>
				<Member name="iraw_clr_chn" description="Raw channel clear done interrupt. After a channel is cleared, a channel clear done interrupt is generated. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="0" property="RWC"/>
				<Register offset="0xC0E0"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_D2B_OVFL" description="RAW_D2B_OVFL is a raw internal buffer overflow interrupt register for the bus buffer." value="0x00000000" startoffset="0xC0E4">
				<Member name="reserved" description="Reserved." range="31:2" property="RWC"/>
				<Member name="iraw_d2b_r_ovfl" description="Raw overflow interrupt of the internal buffer DMX2BUF of the recording channel.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="1" property="RWC"/>
				<Member name="iraw_d2b_f_ovfl" description="Raw overflow interrupt of the internal buffer DMX2BUF of the playing channel.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="0" property="RWC"/>
				<Register offset="0xC0E4"/>
			</RegisterGroup>
			<RegisterGroup name="INT_STA_TYPE" description="INT_STA_TYPE is a same type of interrupt enable register" value="0x00000000" startoffset="0xC100">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="iint_oq_ovfl_err" description="If an overflow occurs in an output queue and the current descriptor is invalid during PES and Section data processing, an error interrupt is generated because the overflow cannot be processed.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="27" property="RWC"/>
				<Member name="iint_fq_ovfl_err" description="If an overflow occurs in a free queue and the current descriptor is invalid during PES and Section data processing, an error interrupt is generated because the overflow cannot be processed.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="26" property="RWC"/>
				<Member name="iint_fq_desc_err" description="Status of the free descriptor configuration error interrupt. This interrupt is generated when the maximum size of the buffer corresponding to a free descriptor is smaller than the length of the Section data.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="25" property="RO"/>
				<Member name="iint_fq_cfg_err" description="Status of the free queue configuration error interrupt. This interrupt is generated when a free queue is configured to be used in an output queue, but the free queue is disabled.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="24" property="RO"/>
				<Member name="iint_ip3_all" description="All interrupt status of IP channel 3.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="23" property="RO"/>
				<Member name="iint_ip2_all" description="All interrupt status of IP channel 2.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="22" property="RO"/>
				<Member name="iint_ip1_all" description="All interrupt status of IP channel 1.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="21" property="RO"/>
				<Member name="iint_ip0_all" description="All interrupt status of IP channel 0.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="20" property="RO"/>
				<Member name="iint_bus_err" description="Status of the command error interrupt of the internal operation bus interface module.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="19" property="RO"/>
				<Member name="iint_d2b_r_ovfl" description="Status of the overflow interrupt of the internal buffer DMX2BUF of the recording channel.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="18" property="RO"/>
				<Member name="iint_d2b_f_ovfl" description="Status of the overflow interrupt of the internal buffer DMX2BUF of the playing channel.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="17" property="RO"/>
				<Member name="iint_clr_chn" description="Status of the channel clear done interrupt.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="16" property="RO"/>
				<Member name="iint_chn_o" description="Status of the overflow or almost overflow interrupt of linked-list channels.&lt;br&gt;bit[12] corresponds to linked-list channels 0~31.&lt;br&gt;bit[13] corresponds to linked-list channels 32~63.&lt;br&gt;bit[14] corresponds to linked-list channels 64~95.&lt;br&gt;bit[15] corresponds to linked-list channels 96~127.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="15:12" property="RO"/>
				<Member name="iint_eop_o" description="Status of the EOP all interrupt of linked-list channels.&lt;br&gt;bit[8] corresponds to linked-list channels 0~31.&lt;br&gt;bit[9] corresponds to linked-list channels 32~63.&lt;br&gt;bit[10] corresponds to linked-list channels 64~95.&lt;br&gt;bit[11] corresponds to linked-list channels 96~127.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="11:8" property="RO"/>
				<Member name="iint_desc_o" description="Status of the descriptor enqueue all interrupt of linked-list channels.&lt;br&gt;bit[4] corresponds to linked-list channels 0~31.&lt;br&gt;bit[5] corresponds to linked-list channels 32~63.&lt;br&gt;bit[6] corresponds to linked-list channels 64~95.&lt;br&gt;bit[7] corresponds to linked-list channels 96~127.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="7:4" property="RO"/>
				<Member name="iint_chn_i" description="Status of the overflow or almost overflow all interrupt of free queues.&lt;br&gt;bit[2] corresponds to free queues 0~31.&lt;br&gt;bit[3] corresponds to free queues 32~39.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="3:2" property="RO"/>
				<Member name="reserved" description="Reserved." range="1:0" property="RO"/>
				<Register offset="0xC100"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_INT_TYPE" description="ENA_INT_TYPE is a same type of interrupt enable register." value="0x00000000" startoffset="0xC104">
				<Member name="reserved" description="Reserved." range="31:28" property="RW"/>
				<Member name="iena_oq_ovfl_err" description="If an overflow occurs in an output queue and the current descriptor is invalid during PES and Section data processing, an error interrupt is enabled because the overflow cannot be processed.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="27" property="RWC"/>
				<Member name="iena_fq_ovfl_err" description="If an overflow occurs in a free queue and the current descriptor is invalid during PES and Section data processing, an error interrupt is enabled because the overflow cannot be processed.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="26" property="RWC"/>
				<Member name="iena_fq_desc_err" description="Enable for the free descriptor configuration error interrupt. This interrupt is generated when the maximum size of the buffer corresponding to a free descriptor is smaller than the length of the Section data.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="25" property="RW"/>
				<Member name="iena_fq_cfg_err" description="Enable for the free queue configuration error interrupt. This interrupt is generated when a free queue is configured to be used in an output queue, but the free queue is disabled.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="24" property="RW"/>
				<Member name="iena_ip3_all" description="All interrupt enable for IP channel 3.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="23" property="RW"/>
				<Member name="iena_ip2_all" description="All interrupt enable for IP channel 2.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="22" property="RW"/>
				<Member name="iena_ip1_all" description="All interrupt enable for IP channel 1.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="21" property="RW"/>
				<Member name="iena_ip0_all" description="All interrupt enable for IP channel 0.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="20" property="RW"/>
				<Member name="iena_bus_err" description="Enable for the command error interrupt of the internal operation bus interface module.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="19" property="RW"/>
				<Member name="iena_d2b_r_ovfl" description="Overflow interrupt enable for the internal buffer DMX2BUF of the recording channel.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="18" property="RW"/>
				<Member name="iena_d2b_f_ovfl" description="Overflow interrupt enable for the internal buffer DMX2BUF of the playing channel.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="17" property="RW"/>
				<Member name="iena_clr_chn" description="Enable for the channel clear done interrupt.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="16" property="RW"/>
				<Member name="iena_chn_o" description="Enable for the overflow or almost overflow all interrupt of linked-list channels.&lt;br&gt;bit[12] corresponds to linked-list channels 0~31.&lt;br&gt;bit[13] corresponds to linked-list channels 32~63.&lt;br&gt;bit[14] corresponds to linked-list channels 64~95.&lt;br&gt;bit[15] corresponds to linked-list channels 96~127.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="15:12" property="RW"/>
				<Member name="iena_eop_o" description="Enable for the EOP all interrupt of linked-list channels.&lt;br&gt;bit[8] corresponds to linked-list channels 0~31.&lt;br&gt;bit[9] corresponds to linked-list channels 32~63.&lt;br&gt;bit[10] corresponds to linked-list channels 64~95.&lt;br&gt;bit[11] corresponds to linked-list channels 96~127.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="11:8" property="RW"/>
				<Member name="iena_desc_o" description="Enable for the descriptor enqueue all interrupt of linked-list channels.&lt;br&gt;bit[4] corresponds to linked-list channels 0~31.&lt;br&gt;bit[5] corresponds to linked-list channels 32~63.&lt;br&gt;bit[6] corresponds to linked-list channels 64~95.&lt;br&gt;bit[7] corresponds to linked-list channels 96~127.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="7:4" property="RW"/>
				<Member name="iena_chn_i" description="Enable for the overflow or almost overflow all interrupt of free queues.&lt;br&gt;bit[2] corresponds to free queues 0~31.&lt;br&gt;bit[3] corresponds to free queues 32~39.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="3:2" property="RW"/>
				<Member name="reserved" description="Reserved." range="1:0" property="RW"/>
				<Register offset="0xC104"/>
			</RegisterGroup>
			<RegisterGroup name="INT_STA_ALL" description="INT_STA_ALL is an all interrupt status register." value="0x00000000" startoffset="0xC110">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="iint_all" description="All interrupt status.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="0" property="RO"/>
				<Register offset="0xC110"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_INT_ALL" description="ENA_INT_ALL is an all interrupt enable register." value="0x00000000" startoffset="0xC114">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="iena_all" description="All interrupt enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="0" property="RW"/>
				<Register offset="0xC114"/>
			</RegisterGroup>
			<RegisterGroup name="OQ_ENA_0" description="OQ_ENA_0 is the output queue enable register for linked-list channels 0~31." value="0x00000000" startoffset="0xC130">
				<Member name="oq_ena_0" description="Output queue enable for linked-list channels 0~31.&lt;br&gt;1: Linked-list channels are enabled.&lt;br&gt;0: Linked-list channels are disabled." range="31:0" property="RW"/>
				<Register offset="0xC130"/>
			</RegisterGroup>
			<RegisterGroup name="OQ_ENA_1" description="OQ_ENA_1 is the output queue enable register for linked-list channels 32~63." value="0x00000000" startoffset="0xC134">
				<Member name="oq_ena_1" description="Output queue enable for linked-list channels 32~63.&lt;br&gt;1: Linked-list channels are enabled.&lt;br&gt;0: Linked-list channels are disabled." range="31:0" property="RW"/>
				<Register offset="0xC134"/>
			</RegisterGroup>
			<RegisterGroup name="OQ_ENA_2" description="OQ_ENA_2 is the output queue enable register for linked-list channels 64~95." value="0x00000000" startoffset="0xC138">
				<Member name="oq_ena_2" description="Output queue enable for linked-list channels 64~95.&lt;br&gt;1: Linked-list channels are enabled.&lt;br&gt;0: Linked-list channels are disabled." range="31:0" property="RW"/>
				<Register offset="0xC138"/>
			</RegisterGroup>
			<RegisterGroup name="OQ_ENA_3" description="OQ_ENA_3 is the output queue enable register for linked-list channels 96~127." value="0x00000000" startoffset="0xC13C">
				<Member name="oq_ena_3" description="Output queue enable for linked-list channels 96~127.&lt;br&gt;1: Linked-list channels are enabled.&lt;br&gt;0: Linked-list channels are disabled." range="31:0" property="RW"/>
				<Register offset="0xC13C"/>
			</RegisterGroup>
			<RegisterGroup name="FQ_ENA_0" description="FQ_ENA_0 is the free queues 0~31 enable register." value="0x00000000" startoffset="0xC140">
				<Member name="fq_ena_0" description="Free queue enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC140"/>
			</RegisterGroup>
			<RegisterGroup name="FQ_ENA_1" description="FQ_ENA_1 is the free queues 32~39 enable register." value="0x00000000" startoffset="0xC144">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="fq_ena_1" description="Free queue enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="7:0" property="RW"/>
				<Register offset="0xC144"/>
			</RegisterGroup>
			<RegisterGroup name="AF_CHN0_SET" description="AF_CHN0_SET is AF data output linked-list channel 0 configuration register." value="0x5C5B5A59" startoffset="0xC150">
				<Member name="dmx4_af_bufid" description="ID of the buffer channel for storing DEMUX4 AF data." range="31:24" property="RW"/>
				<Member name="dmx3_af_bufid" description="ID of the buffer channel for storing DEMUX3 AF data." range="23:16" property="RW"/>
				<Member name="dmx2_af_bufid" description="ID of the buffer channel for storing DEMUX2 AF data." range="15:8" property="RW"/>
				<Member name="dmx1_af_bufid" description="ID of the buffer channel for storing DEMUX1 AF data." range="7:0" property="RW"/>
				<Register offset="0xC150"/>
			</RegisterGroup>
			<RegisterGroup name="AF_CHN1_SET" description="AF_CHN1_SET is AF data output linked-list channel 1 configuration register." value="0x005F5E5D" startoffset="0xC154">
				<Member name="af_ena" description="Receive enable of the AF data of a DEMUX.&lt;br&gt;1: enabled&lt;br&gt;0: disabled&lt;br&gt;bit[25]: corresponds to DEMUX1&lt;br&gt;bit[26]: corresponds to DEMUX2&lt;br&gt;bit[27]: corresponds to DEMUX3&lt;br&gt;bit[28]: corresponds to DEMUX4&lt;br&gt;bit[29]: corresponds to DEMUX5&lt;br&gt;bit[31:30]: reserved" range="31:25" property="RW"/>
				<Member name="reserved" description="Reserved." range="24:8" property="RW"/>
				<Member name="dmx5_af_bufid" description="ID of the buffer channel for storing DEMUX5 AF data." range="7:0" property="RW"/>
				<Register offset="0xC154"/>
			</RegisterGroup>
			<RegisterGroup name="FQ_WR_MASK" description="FQ_WR_MASK is a write mask bit configuration register for free queues." value="0x00000000" startoffset="0xC168">
				<Member name="reserved" description="Reserved." range="31:5" property="RW"/>
				<Member name="fq_msk_ena" description="This bit is valid only when a free queue is enabled. When this bit is enabled, the fq_mask bit is valid. Then you can write to any domain of the word of a free queue by controlling the fq_mask bit. Otherwise, you can only write to a specified domain of the free queue.&lt;br&gt;1: Any domain of a free queue can be written forcibly.&lt;br&gt;0: Only the specified domain of a free queue can be written." range="4" property="RW"/>
				<Member name="fq_mask" description="Mask bit when a free queue is being written. This bits[3:0] correspond to bit [31:24], bit [23:16], bit [15:8], and bit [7:0] respectively.&lt;br&gt;1: Eight bits are masked to avoid from being written.&lt;br&gt;0: No bit is masked." range="3:0" property="RW"/>
				<Register offset="0xC168"/>
			</RegisterGroup>
			<RegisterGroup name="OQ_WR_MASK" description="OQ_WR_MASK is a write mask bit configuration register for output queues." value="0x00000000" startoffset="0xC16C">
				<Member name="reserved" description="Reserved." range="31:5" property="RW"/>
				<Member name="oq_msk_ena" description="When an output queue is enabled, you can configure this bit to set a mask bit forcibly by using the software. Then you can write to a specified word. Otherwise, you can only write to a specified domain of the output queue by using the software. When no output queue is enabled, this bit is unavailable.&lt;br&gt;1: Any domain of an output queue can be written forcibly.&lt;br&gt;0: Any domain of an output queue cannot be written forcibly." range="4" property="RW"/>
				<Member name="oq_mask" description="Mask bit when an output queue is being written. This field corresponds to bit [31:24], bit [23:16], bit [15:8], and bit [7:0] respectively.&lt;br&gt;1: Eight bits are masked to avoid from being written.&lt;br&gt;0: No bit is masked." range="3:0" property="RW"/>
				<Register offset="0xC16C"/>
			</RegisterGroup>
			<RegisterGroup name="D2B_BP_CFG" description="D2B_BP_CFGIP is an IP channel back pressure enable configuration register for the internalbus buffer." value="0x00000003" startoffset="0xC170">
				<Member name="reserved" description="Reserved." range="31:2" property="RW"/>
				<Member name="rp_aful_ena" description="IP channel back pressure enable for the DMX2BUF recording channel.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="1" property="RW"/>
				<Member name="fp_aful_ena" description="IP channel back pressure enable for the DMX2BUF playing channel.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="0" property="RW"/>
				<Register offset="0xC170"/>
			</RegisterGroup>
			<RegisterGroup name="D2B_BP_STATUS" description="D2B_BP_STATUS is a back pressure status register for the internal bus buffer." value="0x00000000" startoffset="0xC174">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="sp_buf_cnt" description="Count of used cyclic buffers in the DMX2BUF index channel." range="15:12" property="RO"/>
				<Member name="rp_buf_cnt" description="Count of used cyclic buffers in the DMX2BUF recording channel." range="11:8" property="RO"/>
				<Member name="fp_buf_cnt" description="Count of used cyclic buffers in the DMX2BUF playing channel." range="7:4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RW"/>
				<Member name="rp_aful_sta" description="Back pressure status of the DMX2BUF recording channel.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="1" property="RO"/>
				<Member name="fp_aful_sta" description="Back pressure status of the DMX2BUF playing channel.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="0" property="RO"/>
				<Register offset="0xC174"/>
			</RegisterGroup>
			<RegisterGroup name="CLR_WAIT_TIME" description="CLR_WAIT_TIME is a maximum clear channel wait time register." value="0x00002400" startoffset="0xC180">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="clr_wait_time" description="Maximum wait time till channels are cleared. If no data is written, the channel clear operation is automatically completed after the wait time is reached." range="15:0" property="RW"/>
				<Register offset="0xC180"/>
			</RegisterGroup>
			<RegisterGroup name="CLR_CHN_CMD" description="CLR_CHN_CMD is a channel clear start register." value="0x00000000" startoffset="0xC184">
				<Member name="reserved" description="Reserved." range="31:11" property="RW"/>
				<Member name="clear_type" description="If the buffer channel to be cleared is mounted on a playing channel, this field is set to 0.&lt;br&gt;If the buffer channel to be cleared is mounted on a recording channel, this field is set to 1.&lt;br&gt;If the buffer channel to be cleared is mounted on an index channel, this field is set to 2." range="10:9" property="RW"/>
				<Member name="clear_start" description="Channel clear operation start. The channel clear operation is started when this bit is set to 1. After the clear operation, the logic clears this bit automatically." range="8" property="RW"/>
				<Member name="clear_chn" description="ID of the channel to be cleared." range="7:0" property="RW"/>
				<Register offset="0xC184"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT0_L" description="TS_CNT0_L is the lower 32-bit register for TS packet counter 0 mounted on a recordingbuffer." value="0x00000000" startoffset="0xC1B0">
				<Member name="ts_cnt0_l32" description="Lower 32 bits of the TS packet counter mounted on a recording buffer." range="31:0" property="RW"/>
				<Register offset="0xC1B0"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT0_H" description="TS_CNT0_H is the upper 8-bit register for TS packet counter 0 mounted on a recording buffer." value="0x00000000" startoffset="0xC1B4">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="ts_cnt0_h8" description="Upper 8 bits of the TS packet counter mounted on a recording buffer." range="7:0" property="RW"/>
				<Register offset="0xC1B4"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT1_L" description="TS_CNT1_L is the lower 32-bit register for TS packet counter 1 mounted on a recordingbuffer." value="0x00000000" startoffset="0xC1B8">
				<Member name="ts_cnt1_l32" description="Lower 32 bits of the TS packet counter mounted on a recording buffer." range="31:0" property="RW"/>
				<Register offset="0xC1B8"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT1_H" description="TS_CNT1_H is the upper 8-bit register for TS packet counter 1 mounted on a recording buffer." value="0x00000000" startoffset="0xC1BC">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="ts_cnt1_h8" description="Upper 8 bits of the TS packet counter mounted on a recording buffer." range="7:0" property="RW"/>
				<Register offset="0xC1BC"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT2_L" description="TS_CNT2_L is the lower 32-bit register for TS packet counter 2 mounted on a recordingbuffer." value="0x00000000" startoffset="0xC1C0">
				<Member name="ts_cnt2_l32" description="Lower 32 bits of the TS packet counter mounted on a recording buffer." range="31:0" property="RW"/>
				<Register offset="0xC1C0"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT2_H" description="TS_CNT2_H is the upper 8-bit register for TS packet counter 2 mounted on a recording buffer." value="0x00000000" startoffset="0xC1C4">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="ts_cnt2_h8" description="Upper 8 bits of the TS packet counter mounted on a recording buffer." range="7:0" property="RW"/>
				<Register offset="0xC1C4"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT3_L" description="TS_CNT3_L is the lower 32-bit register for TS packet counter 3 mounted on a recordingbuffer." value="0x00000000" startoffset="0xC1C8">
				<Member name="ts_cnt3_l32" description="Lower 32 bits of the TS packet counter mounted on a recording buffer." range="31:0" property="RW"/>
				<Register offset="0xC1C8"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT3_H" description="TS_CNT3_H is the upper 8-bit register for TS packet counter 3 mounted on a recording buffer." value="0x00000000" startoffset="0xC1CC">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="ts_cnt3_h8" description="Upper 8 bits of the TS packet counter mounted on a recording buffer." range="7:0" property="RW"/>
				<Register offset="0xC1CC"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT4_L" description="TS_CNT4_L is the lower 32-bit register for TS packet counter 4 mounted on a recordingbuffer." value="0x00000000" startoffset="0xC1D0">
				<Member name="ts_cnt4_l32" description="Lower 32 bits of the TS packet counter mounted on a recording buffer." range="31:0" property="RW"/>
				<Register offset="0xC1D0"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT4_H" description="TS_CNT4_H is the upper 8-bit register for TS packet counter 4 mounted on a recording buffer." value="0x00000000" startoffset="0xC1D4">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="ts_cnt4_h8" description="Upper 8 bits of the TS packet counter mounted on a recording buffer." range="7:0" property="RW"/>
				<Register offset="0xC1D4"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT5_L" description="TS_CNT5_L is the lower 32-bit register for TS packet counter 5 mounted on a recordingbuffer." value="0x00000000" startoffset="0xC1D8">
				<Member name="ts_cnt5_l32" description="Lower 32 bits of the TS packet counter mounted on a recording buffer." range="31:0" property="RW"/>
				<Register offset="0xC1D8"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT5_H" description="TS_CNT5_H is the upper 8-bit register for TS packet counter 5 mounted on a recording buffer." value="0x00000000" startoffset="0xC1DC">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="ts_cnt5_h8" description="Upper 8 bits of the TS packet counter mounted on a recording buffer." range="7:0" property="RW"/>
				<Register offset="0xC1DC"/>
			</RegisterGroup>
			<RegisterGroup name="REC_TSCNT_CFG_0" description="REC_TSCNT_CFG_0 is the configuration register for mounting TS counters 0~3 to arecording buffer." value="0x00000000" startoffset="0xC1E0">
				<Member name="tscnt3_ena" description="Recording TS counter 3 enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31" property="RW"/>
				<Member name="tscnt3_oqid" description="ID of the output queue to which recording TS counter 3 is mounted." range="30:24" property="RW"/>
				<Member name="tscnt2_ena" description="Recording TS counter 2 enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="23" property="RW"/>
				<Member name="tscnt2_oqid" description="ID of the output queue to which recording TS counter 2 is mounted." range="22:16" property="RW"/>
				<Member name="tscnt1_ena" description="Recording TS counter 1 enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="15" property="RW"/>
				<Member name="tscnt1_oqid" description="ID of the output queue to which recording TS counter 1 is mounted." range="14:8" property="RW"/>
				<Member name="tscnt0_ena" description="Recording TS counter 0 enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="7" property="RW"/>
				<Member name="tscnt0_oqid" description="ID of the output queue to which recording TS counter 0 is mounted." range="6:0" property="RW"/>
				<Register offset="0xC1E0"/>
			</RegisterGroup>
			<RegisterGroup name="REC_TSCNT_CFG_1" description="REC_TSCNT_CFG_1 is the configuration register for mounting TS counters 4~5 to arecording buffer." value="0x00000000" startoffset="0xC1E4">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="tscnt5_ena" description="Recording TS counter 5 enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="15" property="RW"/>
				<Member name="tscnt5_oqid" description="ID of the output queue to which recording TS counter 5 is mounted." range="14:8" property="RW"/>
				<Member name="tscnt4_ena" description="Recording TS counter 4 enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="7" property="RW"/>
				<Member name="tscnt4_oqid" description="ID of the output queue to which recording TS counter 4 is mounted." range="6:0" property="RW"/>
				<Register offset="0xC1E4"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_TSCNT_ENA" description="SCD_TSCNT_ENA is a TS packet counter replace enable register for a recording index." value="0x0000003F" startoffset="0xC1F0">
				<Member name="reserved" description="Reserved." range="31:6" property="RW"/>
				<Member name="tscnt5_rep_ena" description="Whether the value of the TS packet counter of the recording index can be replaced with the value of the TS packet counter of the corresponding channel. When the TS packet counter is disabled, this bit is invalid, and the value of the counter of the recording index is not replaced.&lt;br&gt;1: replaceable&lt;br&gt;0: not replaceable" range="5" property="RW"/>
				<Member name="tscnt4_rep_ena" description="Whether the value of the TS packet counter of the recording index can be replaced with the value of the TS packet counter of the corresponding channel. When the TS packet counter is disabled, this bit is invalid, and the value of the counter of the recording index is not replaced.&lt;br&gt;1: replaceable&lt;br&gt;0: not replaceable" range="4" property="RW"/>
				<Member name="tscnt3_rep_ena" description="Whether the value of the TS packet counter of the recording index can be replaced with the value of the TS packet counter of the corresponding channel. When the TS packet counter is disabled, this bit is invalid, and the value of the counter of the recording index is not replaced.&lt;br&gt;1: replaceable&lt;br&gt;0: not replaceable" range="3" property="RW"/>
				<Member name="tscnt2_rep_ena" description="Whether the value of the TS packet counter of the recording index can be replaced with the value of the TS packet counter of the corresponding channel. When the TS packet counter is disabled, this bit is invalid, and the value of the counter of the recording index is not replaced.&lt;br&gt;1: replaceable&lt;br&gt;0: not replaceable" range="2" property="RW"/>
				<Member name="tscnt1_rep_ena" description="Whether the value of the TS packet counter of the recording index can be replaced with the value of the TS packet counter of the corresponding channel. When the TS packet counter is disabled, this bit is invalid, and the value of the counter of the recording index is not replaced.&lt;br&gt;1: replaceable&lt;br&gt;0: not replaceable" range="1" property="RW"/>
				<Member name="tscnt0_rep_ena" description="Whether the value of the TS packet counter of the recording index can be replaced with the value of the TS packet counter of the corresponding channel. When the TS packet counter is disabled, this bit is invalid, and the value of the counter of the recording index is not replaced.&lt;br&gt;1: replaceable&lt;br&gt;0: not replaceable" range="0" property="RW"/>
				<Register offset="0xC1F0"/>
			</RegisterGroup>
			<RegisterGroup name="IP_BP_CLR_CFG" description="IP_BP_CLR_CFG is an auto-clear configuration register in the case of IP channel backpressure timeout." value="0x00001E00" startoffset="0xC200">
				<Member name="reserved" description="Reserved." range="31:28" property="RW"/>
				<Member name="ipaful_clr_ena" description="Auto-clear enable for the back pressure of the IP buffer channel. This field corresponds to four IP channels.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="27:24" property="RW"/>
				<Member name="ipaful_clr_time" description="Maximum wait time (in clock cycle) for automatically clearing the back pressure of the IP channel." range="23:0" property="RW"/>
				<Register offset="0xC200"/>
			</RegisterGroup>
			<RegisterGroup name="IP_CHN_BP_STA" description="IP_CHN_BP_STA is an IP channel back pressure status register." value="0x00000000" startoffset="0xC204">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="ip3_inf_bp_sta" description="Back pressure status of IP channel 3 due to the DEMUX interface module.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="7" property="RO"/>
				<Member name="ip2_inf_bp_sta" description="Back pressure status of IP channel 2 due to the DEMUX interface module.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="6" property="RO"/>
				<Member name="ip1_inf_bp_sta" description="Back pressure status of IP channel 1 due to the DEMUX interface module.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="5" property="RO"/>
				<Member name="ip0_inf_bp_sta" description="Back pressure status of IP channel 0 due to the DEMUX interface module.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="4" property="RO"/>
				<Member name="ip3_chn_bp_sta" description="Back pressure status of IP channel 3 due to the almost queue overflow.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="3" property="RW"/>
				<Member name="ip2_chn_bp_sta" description="Back pressure status of IP channel 2 due to the almost queue overflow.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="2" property="RW"/>
				<Member name="ip1_chn_bp_sta" description="Back pressure status of IP channel 1 due to the almost queue overflow.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="1" property="RW"/>
				<Member name="ip0_chn_bp_sta" description="Back pressure status of IP channel 0 due to the almost queue overflow.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="0" property="RW"/>
				<Register offset="0xC204"/>
			</RegisterGroup>
			<RegisterGroup name="IP_BP_AUTOCLR_ENA" description="IP_BP_AUTOCLR_ENA is a back pressure status auto-clear enable register of the IP channel." value="0x00000000" startoffset="0xC208">
				<Member name="reserved" description="Reserved." range="31:4" property="RW"/>
				<Member name="ip3_bp_autoclr_ena" description="Back pressure auto-clear enable for IP channel 3.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="3" property="RW"/>
				<Member name="ip2_bp_autoclr_ena" description="Back pressure auto-clear enable for IP channel 2.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="2" property="RW"/>
				<Member name="ip1_bp_autoclr_ena" description="Back pressure auto-clear enable for IP channel 1.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="1" property="RW"/>
				<Member name="ip0_bp_autoclr_ena" description="Back pressure auto-clear enable for IP channel 0.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="0" property="RW"/>
				<Register offset="0xC208"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP0_CFG" description="IP0_BP0_CFG is the back pressure enable configuration register for output queues 0~31corresponding to IP channel 0. When the AHB Master debugging function is enabled, thisregister can be configured as word0 during the burst16 write and read operations." value="0x00000000" startoffset="0xC210">
				<Member name="ip0_bp0_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 0~31 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC210"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP1_CFG" description="IP0_BP1_CFG is the back pressure enable configuration register for output queues 32~63corresponding to IP channel 0. When the AHB Master debugging function is enabled, thisregister can be configured as word1 during the burst16 write and read operations." value="0x00000000" startoffset="0xC214">
				<Member name="ip0_bp1_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 32~63 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC214"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP2_CFG" description="IP0_BP2_CFG is the back pressure enable configuration register for output queues 64~95corresponding to IP channel 0. When the AHB Master debugging function is enabled, thisregister can be configured as word2 during the burst16 write and read operations." value="0x00000000" startoffset="0xC218">
				<Member name="ip0_bp2_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 64~95 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC218"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP3_CFG" description="IP0_BP3_CFG is the back pressure enable configuration register for output queues 96~127corresponding to IP channel 0. When the AHB Master debugging function is enabled, thisregister can be configured as word3 during the burst16 write and read operations." value="0x00000000" startoffset="0xC21C">
				<Member name="ip0_bp3_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 96~127 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC21C"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP_FQ0_CFG" description="IP0_BP_FQ0_CFG is the back pressure enable configuration register for free queues 0~31corresponding to IP channel 0." value="0x00000000" startoffset="0xC220">
				<Member name="ip0_bp_fq0_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of free queues. This field corresponds to free queues 0~31 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC220"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP_FQ1_CFG" description="IP0_BP_FQ1_CFG is the back pressure enable configuration register for free queues 32~39corresponding to IP channel 0." value="0x00000000" startoffset="0xC224">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="ip0_bp_fq1_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of free queues. This field corresponds to free queues 32~39 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="7:0" property="RW"/>
				<Register offset="0xC224"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP0_CFG" description="IP1_BP0_CFG is the back pressure enable configuration register for output queues 1~31corresponding to IP channel 1. When the AHB Master debugging function is enabled, thisregister can be configured as word4 during the burst16 write and read operations." value="0x00000000" startoffset="0xC230">
				<Member name="ip1_bp0_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 0~31 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC230"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP1_CFG" description="IP1_BP1_CFG is the back pressure enable configuration register for output queues 32~63corresponding to IP channel 1. When the AHB Master debugging function is enabled, thisregister can be configured as word5 during the burst16 write and read operations." value="0x00000000" startoffset="0xC234">
				<Member name="ip1_bp1_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 32~63 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC234"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP2_CFG" description="IP1_BP2_CFG is the back pressure enable configuration register for output queues 64~95corresponding to IP channel 1. When the AHB Master debugging function is enabled, thisregister can be configured as word6 during the burst16 write and read operations." value="0x00000000" startoffset="0xC238">
				<Member name="ip1_bp2_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 64~95 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC238"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP3_CFG" description="IP1_BP3_CFG is the back pressure enable configuration register for output queues 96~127corresponding to IP channel 1. When the AHB Master debugging function is enabled, thisregister can be configured as word7 during the burst16 write and read operations." value="0x00000000" startoffset="0xC23C">
				<Member name="ip1_bp3_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 96~127 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC23C"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP_FQ0_CFG" description="IP1_BP_FQ0_CFG is the back pressure enable configuration register for free queues 1~31corresponding to IP channel 1." value="0x00000000" startoffset="0xC240">
				<Member name="ip1_bp_fq0_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of free queues. This field corresponds to free queues 0~31 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC240"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP_FQ1_CFG" description="IP1_BP_FQ1_CFG is the back pressure enable configuration register for free queues 32~39corresponding to IP channel 1." value="0x00000000" startoffset="0xC244">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="ip1_bp_fq1_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of free queues. This field corresponds to free queues 32~39 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="7:0" property="RW"/>
				<Register offset="0xC244"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP0_CFG" description="IP2_BP0_CFG is the back pressure enable configuration register for output queues 0~31corresponding to IP channel 2. When the AHB Master debugging function is enabled, thisregister can be configured as word8 during the burst16 write and read operations." value="0x00000000" startoffset="0xC250">
				<Member name="ip2_bp0_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 0~31 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC250"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP1_CFG" description="IP2_BP1_CFG is the back pressure enable configuration register for output queues 32~63corresponding to IP channel 2. When the AHB Master debugging function is enabled, thisregister can be configured as word9 during the burst16 write and read operations." value="0x00000000" startoffset="0xC254">
				<Member name="ip2_bp1_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 32~63 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC254"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP2_CFG" description="IP2_BP2_CFG is the back pressure enable configuration register for output queues 64~95corresponding to IP channel 2. When the AHB Master debugging function is enabled, thisregister can be configured as word10 during the burst16 write and read operations." value="0x00000000" startoffset="0xC258">
				<Member name="ip2_bp2_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 64~95 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC258"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP3_CFG" description="IP2_BP3_CFG is the back pressure enable configuration register for output queues 96~127corresponding to IP channel 2. When the AHB Master debugging function is enabled, thisregister can be configured as word11 during the burst16 write and read operations." value="0x00000000" startoffset="0xC25C">
				<Member name="ip2_bp3_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 96~127 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC25C"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP_FQ0_CFG" description="IP2_BP_FQ0_CFG is the back pressure enable configuration register for free queues 0~31corresponding to IP channel 2." value="0x00000000" startoffset="0xC260">
				<Member name="ip2_bp_fq0_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of free queues. This field corresponds to free queues 0~31 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC260"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP_FQ1_CFG" description="IP2_BP_FQ1_CFG is the back pressure enable configuration register for free queues 32~39corresponding to IP channel 2." value="0x00000000" startoffset="0xC264">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="ip2_bp_fq1_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of free queues. This field corresponds to free queues 32~39 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="7:0" property="RW"/>
				<Register offset="0xC264"/>
			</RegisterGroup>
			<RegisterGroup name="IP3_BP0_CFG" description="IP3_BP0_CFG is the back pressure enable configuration register for output queues 0~31corresponding to IP channel 3. When the AHB Master debugging function is enabled, thisregister can be configured as word12 during the burst16 write and read operations." value="0x00000000" startoffset="0xC270">
				<Member name="ip3_bp0_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 0~31 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC270"/>
			</RegisterGroup>
			<RegisterGroup name="IP3_BP1_CFG" description="IP3_BP1_CFG is the back pressure enable configuration register for output queues 32~63corresponding to IP channel 3. When the AHB Master debugging function is enabled, thisregister can be configured as word13 during the burst16 write and read operations." value="0x00000000" startoffset="0xC274">
				<Member name="ip3_bp1_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 32~63 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC274"/>
			</RegisterGroup>
			<RegisterGroup name="IP3_BP2_CFG" description="IP3_BP2_CFG is the back pressure enable configuration register for output queues 64~95corresponding to IP channel 3. When the AHB Master debugging function is enabled, thisregister can be configured as word14 during the burst16 write and read operations." value="0x00000000" startoffset="0xC278">
				<Member name="ip3_bp2_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 64~95 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC278"/>
			</RegisterGroup>
			<RegisterGroup name="IP3_BP3_CFG" description="IP3_BP3_CFG is the back pressure enable configuration register for output queues 96~127corresponding to IP channel 3. When the AHB Master debugging function is enabled, thisregister can be configured as word15 during the burst16 write and read operations." value="0x00000000" startoffset="0xC27C">
				<Member name="ip3_bp3_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 96~127 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC27C"/>
			</RegisterGroup>
			<RegisterGroup name="IP3_BP_FQ0_CFG" description="IP3_BP_FQ0_CFG is the back pressure enable configuration register for free queues 0~31corresponding to IP channel 3." value="0x00000000" startoffset="0xC280">
				<Member name="ip3_bp_fq0_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of free queues. This field corresponds to free queues 0~31 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC280"/>
			</RegisterGroup>
			<RegisterGroup name="IP3_BP_FQ1_CFG" description="IP3_BP_FQ1_CFG is the back pressure enable configuration register for free queues 32~39corresponding to IP channel 3." value="0x00000000" startoffset="0xC284">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="ip3_bp_fq1_cfg" description="Back pressure enable for the IP channel based on the almost overflow status of free queues. This field corresponds to free queues 32~39 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="7:0" property="RW"/>
				<Register offset="0xC284"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP0_OQ_STA" description="IP0_BP0_OQ_STA is the back pressure status register for output queues 0~31 correspondingto IP channel 0." value="0x00000000" startoffset="0xC300">
				<Member name="ip0_bp0_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 0~31 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC300"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP1_OQ_STA" description="IP0_BP1_OQ_STA is the back pressure status register for output queues 32~63 correspondingto IP channel 0." value="0x00000000" startoffset="0xC304">
				<Member name="ip0_bp1_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 32~63 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC304"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP2_OQ_STA" description="IP0_BP2_OQ_STA is the back pressure status register for output queues 64~95 correspondingto IP channel 0." value="0x00000000" startoffset="0xC308">
				<Member name="ip0_bp2_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 64~95 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC308"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP3_OQ_STA" description="IP0_BP3_OQ_STA is the back pressure status register for output queues 96~127corresponding to IP channel 0." value="0x00000000" startoffset="0xC30C">
				<Member name="ip0_bp3_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 96~127 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC30C"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP0_OQ_STA" description="IP1_BP0_OQ_STA is the back pressure status register for output queues 1~31 correspondingto IP channel 0." value="0x00000000" startoffset="0xC310">
				<Member name="ip1_bp0_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 0~31 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC310"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP1_OQ_STA" description="IP1_BP1_OQ_STA is the back pressure status register for output queues 31~63 correspondingto IP channel 1." value="0x00000000" startoffset="0xC314">
				<Member name="ip1_bp1_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 32~63 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC314"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP2_OQ_STA" description="IP1_BP2_OQ_STA is the back pressure status register for output queues 64~95 correspondingto IP channel 1." value="0x00000000" startoffset="0xC318">
				<Member name="ip1_bp2_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 64~95 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC318"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP3_OQ_STA" description="IP1_BP3_OQ_STA is the back pressure status register for output queues 96~127corresponding to IP channel 1." value="0x00000000" startoffset="0xC31C">
				<Member name="ip1_bp3_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 96~127 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC31C"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP0_OQ_STA" description="IP2_BP0_OQ_STA is the back pressure status register for output queues 0~31 correspondingto IP channel 2." value="0x00000000" startoffset="0xC320">
				<Member name="ip2_bp0_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 0~31 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC320"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP1_OQ_STA" description="IP2_BP1_OQ_STA is the back pressure status register for output queues 32~63 correspondingto IP channel 2." value="0x00000000" startoffset="0xC324">
				<Member name="ip2_bp1_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 32~63 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC324"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP2_OQ_STA" description="IP2_BP2_OQ_STA is the back pressure status register for output queues 64~95 correspondingto IP channel 2." value="0x00000000" startoffset="0xC328">
				<Member name="ip2_bp2_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 64~95 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC328"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP3_OQ_STA" description="IP2_BP3_OQ_STA is the back pressure status register for output queues 96~127corresponding to IP channel 2." value="0x00000000" startoffset="0xC32C">
				<Member name="ip2_bp3_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 96~127 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC32C"/>
			</RegisterGroup>
			<RegisterGroup name="IP3_BP0_OQ_STA" description="IP3_BP0_OQ_STA is the back pressure status register for output queues 0~31 correspondingto IP channel 3." value="0x00000000" startoffset="0xC330">
				<Member name="ip3_bp0_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 0~31 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC330"/>
			</RegisterGroup>
			<RegisterGroup name="IP3_BP1_OQ_STA" description="IP3_BP1_OQ_STA is the back pressure status register for output queues 32~63 correspondingto IP channel 3." value="0x00000000" startoffset="0xC334">
				<Member name="ip3_bp1_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 32~63 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC334"/>
			</RegisterGroup>
			<RegisterGroup name="IP3_BP2_OQ_STA" description="IP3_BP2_OQ_STA is the back pressure status register for output queues 64~95 correspondingto IP channel 3." value="0x00000000" startoffset="0xC338">
				<Member name="ip3_bp2_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 64~95 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC338"/>
			</RegisterGroup>
			<RegisterGroup name="IP3_BP3_OQ_STA" description="IP3_BP3_OQ_STA is the back pressure status register for output queues 96~127corresponding to IP channel 3." value="0x00000000" startoffset="0xC33C">
				<Member name="ip3_bp3_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output queues. This field corresponds to output queues 96~127 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC33C"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP0_FQ_STA" description="IP0_BP0_FQ_STA is the back pressure status register for free queues 0~31 corresponding toIP channel 0." value="0x00000000" startoffset="0xC340">
				<Member name="ip0_bp0_fq_sta" description="Back pressure status of the IP channel based on the almost overflow status of free queues. This field corresponds to free queues 0~31 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC340"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP1_FQ_STA" description="IP0_BP1_FQ_STA is the back pressure status register for free queues 32~39 corresponding toIP channel 0." value="0x00000000" startoffset="0xC344">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="ip0_bp1_fq_sta" description="Back pressure status of the IP channel based on the almost overflow status of free queues. This field corresponds to free queues 32~39 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="7:0" property="RW"/>
				<Register offset="0xC344"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP0_FQ_STA" description="IP1_BP0_FQ_STA is the back pressure status register for free queues 0~31 corresponding toIP channel 1." value="0x00000000" startoffset="0xC348">
				<Member name="ip1_bp0_fq_sta" description="Back pressure status of the IP channel based on the almost overflow status of free queues. This field corresponds to free queues 0~31 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC348"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP1_FQ_STA" description="IP1_BP1_FQ_STA is the back pressure status register for free queues 32~39 corresponding toIP channel 1." value="0x00000000" startoffset="0xC34C">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="ip1_bp1_fq_sta" description="Back pressure status of the IP channel based on the almost overflow status of free queues. This field corresponds to free queues 32~39 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="7:0" property="RW"/>
				<Register offset="0xC34C"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP0_FQ_STA" description="IP2_BP0_FQ_STA is the back pressure status register for free queues 0~31 corresponding toIP channel 2." value="0x00000000" startoffset="0xC350">
				<Member name="ip2_bp0_fq_sta" description="Back pressure status of the IP channel based on the almost overflow status of free queues. This field corresponds to free queues 0~31 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC350"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP1_FQ_STA" description="IP2_BP1_FQ_STA is the back pressure status register for free queues 32~39 corresponding toIP channel 2." value="0x00000000" startoffset="0xC354">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="ip2_bp1_fq_sta" description="Back pressure status of the IP channel based on the almost overflow status of free queues. This field corresponds to free queues 32~39 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="7:0" property="RW"/>
				<Register offset="0xC354"/>
			</RegisterGroup>
			<RegisterGroup name="IP3_BP0_FQ_STA" description="IP3_BP0_FQ_STA is the back pressure status register for free queues 0~31 corresponding toIP channel 3." value="0x00000000" startoffset="0xC358">
				<Member name="ip3_bp0_fq_sta" description="Back pressure status of the IP channel based on the almost overflow status of free queues. This field corresponds to free queues 0~31 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC358"/>
			</RegisterGroup>
			<RegisterGroup name="IP3_BP1_FQ_STA" description="IP3_BP1_FQ_STA is the back pressure status register for free queues 32~39 corresponding toIP channel 3." value="0x00000000" startoffset="0xC35C">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="ip3_bp1_fq_sta" description="Back pressure status of the IP channel based on the almost overflow status of free queues. This field corresponds to free queues 32~39 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="7:0" property="RW"/>
				<Register offset="0xC35C"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_DESC_SADDR" description="IPt_DESC_SADDR is a descriptor queue start address register for IP channel t (t = 0~3)." value="0xFFFFFFFF" startoffset="0xC800+0x100*t">
				<Member name="ip0_desc_saddr" description="Start address of the descriptor queue for IP channel t." range="31:0" property="RW"/>
				<Register offset="0xc800"/>
				<Register offset="0xc900"/>
				<Register offset="0xca00"/>
				<Register offset="0xcb00"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_DESC_SIZE" description="IP0_DESC_SIZE is the descriptor queue size register for IP channel 0." value="0x00000000" startoffset="0xC804+0x100*t">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="ip0_desc_size" description="Size of the descriptor queue in IP channel 0." range="15:0" property="RW"/>
				<Register offset="0xc804"/>
				<Register offset="0xc904"/>
				<Register offset="0xca04"/>
				<Register offset="0xcb04"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_DESC_PTR" description="IP0_DESC_PTR is the descriptor queue read/write address register for IP channel 0." value="0x00000000" startoffset="0xC808+0x100*t">
				<Member name="ip0_desc_wptr" description="Write address of the descriptor queue in IP channel 0." range="31:16" property="RO"/>
				<Member name="ip0_desc_rptr" description="Read address of the descriptor queue in IP channel 0." range="15:0" property="RO"/>
				<Register offset="0xc808"/>
				<Register offset="0xc908"/>
				<Register offset="0xca08"/>
				<Register offset="0xcb08"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_VLDDESC_CNT" description="IP0_VLDDESC_CNT is the descriptor queue valid descriptor count register for IP channel 0." value="0x00000000" startoffset="0xC80C+0x100*t">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="ip0_vld_cnt" description="Count of valid descriptors in the descriptor queue in IP channel 0." range="15:0" property="RO"/>
				<Register offset="0xc80c"/>
				<Register offset="0xc90c"/>
				<Register offset="0xca0c"/>
				<Register offset="0xcb0c"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_DESC_ADD" description="IPt_DESC_ADD is a descriptor count added to the descriptor queue register for IP channel t." value="0x00000000" startoffset="0xC810+0x100*t">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="ipt_desc_add" description="Count of descriptors added to the descriptor queue for IP channel t." range="15:0" property="RW"/>
				<Register offset="0xc810"/>
				<Register offset="0xc910"/>
				<Register offset="0xca10"/>
				<Register offset="0xcb10"/>
			</RegisterGroup>
			<RegisterGroup name="IPT_DESC_TH_CFG" description="IPt_DESC_TH_CFG is a descriptor queue almost empty threshold register for IP channel t." value="0x00000000" startoffset="0xC814+0x100*t">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="ipt_alemp_th" description="Almost empty threshold of the descriptor queue for IP channel t." range="15:0" property="RW"/>
				<Register offset="0xc814"/>
				<Register offset="0xc914"/>
				<Register offset="0xca14"/>
				<Register offset="0xcb14"/>
			</RegisterGroup>
			<RegisterGroup name="IPT_INT_CNT_CFG" description="IPt_INT_CNT_CFG is a descriptor queue multiple descriptor interrupt thresholdconfiguration register for IP channel t." value="0x00000001" startoffset="0xC818+0x100*t">
				<Member name="reserved" description="Reserved." range="31:4" property="RW"/>
				<Member name="ipt_int_cfg" description="Threshold for reporting multiple descriptors of the descriptor queue for IP channel t." range="3:0" property="RW"/>
				<Register offset="0xc818"/>
				<Register offset="0xc918"/>
				<Register offset="0xca18"/>
				<Register offset="0xcb18"/>
			</RegisterGroup>
			<RegisterGroup name="IPT_SYNC_TH_CFG" description="IP0_SYNC_TH_CFG is a synchronization detection configuration register for IP channel t." value="0x00000037" startoffset="0xC820+0x100*t">
				<Member name="reserved" description="Reserved." range="31:10" property="RW"/>
				<Member name="ipt_sync_type" description="Synchronization detection type of IP channel t.&lt;br&gt;00: nosync_188&lt;br&gt;01: nosync_204&lt;br&gt;10: nosync_188_204. The hardware needs to check whether the packet length is 204 bytes or 188 bytes.&lt;br&gt;11: reserved" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="ipt_loss_th" description="Synchronization loss detection threshold of IP channel t." range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RW"/>
				<Member name="ipt_sync_th" description="Synchronization detection threshold of IP channel t." range="2:0" property="RW"/>
				<Register offset="0xc820"/>
				<Register offset="0xc920"/>
				<Register offset="0xca20"/>
				<Register offset="0xcb20"/>
			</RegisterGroup>
			<RegisterGroup name="IPT_TS_RATE_CFG" description="IPt_TS_RATE_CFG is a TS output rate configuration register for IP channel t." value="0x0000001F" startoffset="0xC830+0x100*t">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="ipt_rate_cfg" description="TS output rate of IP channel t. That is, one byte is output every other n clock cycles. The value of n ranges from 3 to 255." range="7:0" property="RW"/>
				<Register offset="0xc830"/>
				<Register offset="0xc930"/>
				<Register offset="0xca30"/>
				<Register offset="0xcb30"/>
			</RegisterGroup>
			<RegisterGroup name="IPT_TS_OUT_STOP" description="IPt_TS_OUT_STOP is a TS output pause configuration register for IP channel t." value="0x00000001" startoffset="0xC834+0x100*t">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="ipt_stop_en" description="TS output pause configuration for IP channel t." range="0" property="RW"/>
				<Register offset="0xc834"/>
				<Register offset="0xc934"/>
				<Register offset="0xca34"/>
				<Register offset="0xcb34"/>
			</RegisterGroup>
			<RegisterGroup name="IPT_CLRCHN_REQ" description="IPt_CLRCHN_REQ is a channel clear request register for IP channel t." value="0x00000000" startoffset="0xC840+0x100*t">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="ipt_clrchn_req" description="Channel clear request of IP channel 0. After the request is responded, the bit is automatically cleared." range="0" property="RW"/>
				<Register offset="0xc840"/>
				<Register offset="0xc940"/>
				<Register offset="0xca40"/>
				<Register offset="0xcb40"/>
			</RegisterGroup>
			<RegisterGroup name="IPT_IRAW_INT" description="IPt_IRAW_INT is a raw interrupt register for IP channel t." value="0x00000000" startoffset="0xC880+0x100*t">
				<Member name="reserved" description="Reserved." range="31:6" property="RWC"/>
				<Member name="ipt_iraw_desc_out" description="Raw descriptor dequeue interrupt of IP channel t.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="5" property="RWC"/>
				<Member name="ipt_iraw_desc_empty" description="Raw empty descriptor queue interrupt of IP channel t.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="4" property="RWC"/>
				<Member name="ipt_iraw_desc_alemp" description="Raw almost empty description queue interrupt of IP channel t.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="3" property="RWC"/>
				<Member name="ipt_iraw_clr_done" description="Raw channel clear done interrupt of IP channel t.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="2" property="RWC"/>
				<Member name="ipt_iraw_sync_on" description="Raw synchronization interrupt of IP channel t.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="1" property="RWC"/>
				<Member name="ipt_iraw_syn_loss" description="Raw synchronization loss interrupt of IP channel t.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="0" property="RWC"/>
				<Register offset="0xc880"/>
				<Register offset="0xc980"/>
				<Register offset="0xca80"/>
				<Register offset="0xcb80"/>
			</RegisterGroup>
			<RegisterGroup name="IPT_IENA_INT" description="IPt_IENA_INT is an interrupt enable register for IP channel t." value="0x00000000" startoffset="0xC884+0x100*t">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="ipt_iena_all" description="All interrupt enable for IP channel t.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="ipt_iena_desc_out" description="Descriptor dequeue interrupt enable for IP channel t.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="5" property="RW"/>
				<Member name="ipt_iena_desc_empty" description="Empty descriptor queue interrupt enable for IP channel t.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="4" property="RW"/>
				<Member name="ipt_iena_desc_alemp" description="Almost empty descriptor queue interrupt enable for IP channel t.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="3" property="RW"/>
				<Member name="ipt_iena_clr_done" description="Channel clear done interrupt enable for IP channel t.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="2" property="RW"/>
				<Member name="ipt_iena_sync_on" description="Synchronization interrupt enable for IP channel t.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="1" property="RW"/>
				<Member name="ipt_iena_syn_loss" description="Synchronization loss interrupt enable for IP channel t.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="0" property="RW"/>
				<Register offset="0xc884"/>
				<Register offset="0xc984"/>
				<Register offset="0xca84"/>
				<Register offset="0xcb84"/>
			</RegisterGroup>
			<RegisterGroup name="IPT_IINT_INT" description="IPt_IINT_INT is an interrupt status register for IP channel t." value="0x00000000" startoffset="0xC888+0x100*t">
				<Member name="reserved" description="Reserved." range="31:9" property="RO"/>
				<Member name="ipt_iint_all" description="All interrupt status of IP channel t.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="ipt_iint_desc_out" description="Descriptor dequeue interrupt status of IP channel t.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="5" property="RO"/>
				<Member name="ipt_iint_desc_empty" description="Empty descriptor queue interrupt status of IP channel t.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="4" property="RO"/>
				<Member name="ipt_iint_desc_alemp" description="Almost empty descriptor queue interrupt status of IP channel t.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="3" property="RO"/>
				<Member name="ipt_iint_clr_done" description="Channel clear done interrupt status of IP channel t.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="2" property="RO"/>
				<Member name="ipt_iint_sync_on" description="Synchronization interrupt status of IP channel t.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="1" property="RO"/>
				<Member name="ipt_iint_syn_loss" description="Synchronization loss interrupt status of IP channel t.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="0" property="RO"/>
				<Register offset="0xc888"/>
				<Register offset="0xc988"/>
				<Register offset="0xca88"/>
				<Register offset="0xcb88"/>
			</RegisterGroup>
			<RegisterGroup name="IPT_DBG_CNT_EN" description="IPt_DBG_CNT_EN is a debugging counter enable control register for IP channel t." value="0x00000000" startoffset="0xC890+0x100*t">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="ipt_dbg_cnt_en" description="Debugging counter enable for IP channel t.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0xc890"/>
				<Register offset="0xc990"/>
				<Register offset="0xca90"/>
				<Register offset="0xcb90"/>
			</RegisterGroup>
			<RegisterGroup name="IPT_DBG_OUT0" description="IP0_DBG_OUTt is debugging counter 0 register for IP channel t." value="0x00000000" startoffset="0xC894+0x100*t">
				<Member name="ipt_dbg_cnt0" description="Debugging counter 0 for IP channel t." range="31:0" property="RO"/>
				<Register offset="0xc894"/>
				<Register offset="0xc994"/>
				<Register offset="0xca94"/>
				<Register offset="0xcb94"/>
			</RegisterGroup>
			<RegisterGroup name="IPT_DBG_OUT1" description="IPt_DBG_OUT1 is debugging counter 1 register for IP channel t." value="0x00000000" startoffset="0xC898+0x100*t">
				<Member name="ipt_dbg_cnt1" description="Debugging counter 1 for IP channel t." range="31:0" property="RO"/>
				<Register offset="0xc898"/>
				<Register offset="0xc998"/>
				<Register offset="0xca98"/>
				<Register offset="0xcb98"/>
			</RegisterGroup>
			<RegisterGroup name="IPT_DBG_OUT2" description="IPt_DBG_OUT2 is debugging counter 2 register for IP channel t." value="0x00000000" startoffset="0xC89C+0x100*t">
				<Member name="ipt_dbg_cnt2" description="Debugging counter 2 for IP channel t." range="31:0" property="RO"/>
				<Register offset="0xc89c"/>
				<Register offset="0xc99c"/>
				<Register offset="0xca9c"/>
				<Register offset="0xcb9c"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_FQ_WORD0" description="ADDR_FQ_WORD0 is the address register corresponding to word0 of a free queue." value="0x00000000" startoffset="0xD000+0x10*p">
				<Member name="addr_fq_word0" description="Address corresponding to word0 of a free queue." range="31:0" property="RW"/>
				<Register offset="0xd000"/>
				<Register offset="0xd010"/>
				<Register offset="0xd020"/>
				<Register offset="0xd030"/>
				<Register offset="0xd040"/>
				<Register offset="0xd050"/>
				<Register offset="0xd060"/>
				<Register offset="0xd070"/>
				<Register offset="0xd080"/>
				<Register offset="0xd090"/>
				<Register offset="0xd0a0"/>
				<Register offset="0xd0b0"/>
				<Register offset="0xd0c0"/>
				<Register offset="0xd0d0"/>
				<Register offset="0xd0e0"/>
				<Register offset="0xd0f0"/>
				<Register offset="0xd100"/>
				<Register offset="0xd110"/>
				<Register offset="0xd120"/>
				<Register offset="0xd130"/>
				<Register offset="0xd140"/>
				<Register offset="0xd150"/>
				<Register offset="0xd160"/>
				<Register offset="0xd170"/>
				<Register offset="0xd180"/>
				<Register offset="0xd190"/>
				<Register offset="0xd1a0"/>
				<Register offset="0xd1b0"/>
				<Register offset="0xd1c0"/>
				<Register offset="0xd1d0"/>
				<Register offset="0xd1e0"/>
				<Register offset="0xd1f0"/>
				<Register offset="0xd200"/>
				<Register offset="0xd210"/>
				<Register offset="0xd220"/>
				<Register offset="0xd230"/>
				<Register offset="0xd240"/>
				<Register offset="0xd250"/>
				<Register offset="0xd260"/>
				<Register offset="0xd270"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_FQ_WORD1" description="ADDR_FQ_WORD1 is the address register corresponding to word1 of a free queue." value="0x00000000" startoffset="0xD004+0x10*p">
				<Member name="addr_fq_word1" description="Address corresponding to word1 of a free queue." range="31:0" property="RW"/>
				<Register offset="0xd004"/>
				<Register offset="0xd014"/>
				<Register offset="0xd024"/>
				<Register offset="0xd034"/>
				<Register offset="0xd044"/>
				<Register offset="0xd054"/>
				<Register offset="0xd064"/>
				<Register offset="0xd074"/>
				<Register offset="0xd084"/>
				<Register offset="0xd094"/>
				<Register offset="0xd0a4"/>
				<Register offset="0xd0b4"/>
				<Register offset="0xd0c4"/>
				<Register offset="0xd0d4"/>
				<Register offset="0xd0e4"/>
				<Register offset="0xd0f4"/>
				<Register offset="0xd104"/>
				<Register offset="0xd114"/>
				<Register offset="0xd124"/>
				<Register offset="0xd134"/>
				<Register offset="0xd144"/>
				<Register offset="0xd154"/>
				<Register offset="0xd164"/>
				<Register offset="0xd174"/>
				<Register offset="0xd184"/>
				<Register offset="0xd194"/>
				<Register offset="0xd1a4"/>
				<Register offset="0xd1b4"/>
				<Register offset="0xd1c4"/>
				<Register offset="0xd1d4"/>
				<Register offset="0xd1e4"/>
				<Register offset="0xd1f4"/>
				<Register offset="0xd204"/>
				<Register offset="0xd214"/>
				<Register offset="0xd224"/>
				<Register offset="0xd234"/>
				<Register offset="0xd244"/>
				<Register offset="0xd254"/>
				<Register offset="0xd264"/>
				<Register offset="0xd274"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_FQ_WORD2" description="ADDR_FQ_WORD2 is the address register corresponding to word2 of a free queue." value="0x00000000" startoffset="0xD008+0x10*p">
				<Member name="addr_fq_word2" description="Address corresponding to word2 of a free queue." range="31:0" property="RW"/>
				<Register offset="0xd008"/>
				<Register offset="0xd018"/>
				<Register offset="0xd028"/>
				<Register offset="0xd038"/>
				<Register offset="0xd048"/>
				<Register offset="0xd058"/>
				<Register offset="0xd068"/>
				<Register offset="0xd078"/>
				<Register offset="0xd088"/>
				<Register offset="0xd098"/>
				<Register offset="0xd0a8"/>
				<Register offset="0xd0b8"/>
				<Register offset="0xd0c8"/>
				<Register offset="0xd0d8"/>
				<Register offset="0xd0e8"/>
				<Register offset="0xd0f8"/>
				<Register offset="0xd108"/>
				<Register offset="0xd118"/>
				<Register offset="0xd128"/>
				<Register offset="0xd138"/>
				<Register offset="0xd148"/>
				<Register offset="0xd158"/>
				<Register offset="0xd168"/>
				<Register offset="0xd178"/>
				<Register offset="0xd188"/>
				<Register offset="0xd198"/>
				<Register offset="0xd1a8"/>
				<Register offset="0xd1b8"/>
				<Register offset="0xd1c8"/>
				<Register offset="0xd1d8"/>
				<Register offset="0xd1e8"/>
				<Register offset="0xd1f8"/>
				<Register offset="0xd208"/>
				<Register offset="0xd218"/>
				<Register offset="0xd228"/>
				<Register offset="0xd238"/>
				<Register offset="0xd248"/>
				<Register offset="0xd258"/>
				<Register offset="0xd268"/>
				<Register offset="0xd278"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_FQ_WORD3" description="ADDR_FQ_WORD3 is the address register corresponding to word3 of a free queue." value="0x00000000" startoffset="0xD00C+0x10*p">
				<Member name="addr_fq_word3" description="Address corresponding to word3 of a free queue." range="31:0" property="RW"/>
				<Register offset="0xd00c"/>
				<Register offset="0xd01c"/>
				<Register offset="0xd02c"/>
				<Register offset="0xd03c"/>
				<Register offset="0xd04c"/>
				<Register offset="0xd05c"/>
				<Register offset="0xd06c"/>
				<Register offset="0xd07c"/>
				<Register offset="0xd08c"/>
				<Register offset="0xd09c"/>
				<Register offset="0xd0ac"/>
				<Register offset="0xd0bc"/>
				<Register offset="0xd0cc"/>
				<Register offset="0xd0dc"/>
				<Register offset="0xd0ec"/>
				<Register offset="0xd0fc"/>
				<Register offset="0xd10c"/>
				<Register offset="0xd11c"/>
				<Register offset="0xd12c"/>
				<Register offset="0xd13c"/>
				<Register offset="0xd14c"/>
				<Register offset="0xd15c"/>
				<Register offset="0xd16c"/>
				<Register offset="0xd17c"/>
				<Register offset="0xd18c"/>
				<Register offset="0xd19c"/>
				<Register offset="0xd1ac"/>
				<Register offset="0xd1bc"/>
				<Register offset="0xd1cc"/>
				<Register offset="0xd1dc"/>
				<Register offset="0xd1ec"/>
				<Register offset="0xd1fc"/>
				<Register offset="0xd20c"/>
				<Register offset="0xd21c"/>
				<Register offset="0xd22c"/>
				<Register offset="0xd23c"/>
				<Register offset="0xd24c"/>
				<Register offset="0xd25c"/>
				<Register offset="0xd26c"/>
				<Register offset="0xd27c"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_OQ_WORD0" description="ADDR_OQ_WORD0 is the address register corresponding to word0 of an output queue." value="0x00000000" startoffset="0xE000+0x10*q">
				<Member name="addr_oq_word0" description="Address corresponding to word0 of an output queue." range="31:0" property="RW"/>
				<Register offset="0xe000"/>
				<Register offset="0xe010"/>
				<Register offset="0xe020"/>
				<Register offset="0xe030"/>
				<Register offset="0xe040"/>
				<Register offset="0xe050"/>
				<Register offset="0xe060"/>
				<Register offset="0xe070"/>
				<Register offset="0xe080"/>
				<Register offset="0xe090"/>
				<Register offset="0xe0a0"/>
				<Register offset="0xe0b0"/>
				<Register offset="0xe0c0"/>
				<Register offset="0xe0d0"/>
				<Register offset="0xe0e0"/>
				<Register offset="0xe0f0"/>
				<Register offset="0xe100"/>
				<Register offset="0xe110"/>
				<Register offset="0xe120"/>
				<Register offset="0xe130"/>
				<Register offset="0xe140"/>
				<Register offset="0xe150"/>
				<Register offset="0xe160"/>
				<Register offset="0xe170"/>
				<Register offset="0xe180"/>
				<Register offset="0xe190"/>
				<Register offset="0xe1a0"/>
				<Register offset="0xe1b0"/>
				<Register offset="0xe1c0"/>
				<Register offset="0xe1d0"/>
				<Register offset="0xe1e0"/>
				<Register offset="0xe1f0"/>
				<Register offset="0xe200"/>
				<Register offset="0xe210"/>
				<Register offset="0xe220"/>
				<Register offset="0xe230"/>
				<Register offset="0xe240"/>
				<Register offset="0xe250"/>
				<Register offset="0xe260"/>
				<Register offset="0xe270"/>
				<Register offset="0xe280"/>
				<Register offset="0xe290"/>
				<Register offset="0xe2a0"/>
				<Register offset="0xe2b0"/>
				<Register offset="0xe2c0"/>
				<Register offset="0xe2d0"/>
				<Register offset="0xe2e0"/>
				<Register offset="0xe2f0"/>
				<Register offset="0xe300"/>
				<Register offset="0xe310"/>
				<Register offset="0xe320"/>
				<Register offset="0xe330"/>
				<Register offset="0xe340"/>
				<Register offset="0xe350"/>
				<Register offset="0xe360"/>
				<Register offset="0xe370"/>
				<Register offset="0xe380"/>
				<Register offset="0xe390"/>
				<Register offset="0xe3a0"/>
				<Register offset="0xe3b0"/>
				<Register offset="0xe3c0"/>
				<Register offset="0xe3d0"/>
				<Register offset="0xe3e0"/>
				<Register offset="0xe3f0"/>
				<Register offset="0xe400"/>
				<Register offset="0xe410"/>
				<Register offset="0xe420"/>
				<Register offset="0xe430"/>
				<Register offset="0xe440"/>
				<Register offset="0xe450"/>
				<Register offset="0xe460"/>
				<Register offset="0xe470"/>
				<Register offset="0xe480"/>
				<Register offset="0xe490"/>
				<Register offset="0xe4a0"/>
				<Register offset="0xe4b0"/>
				<Register offset="0xe4c0"/>
				<Register offset="0xe4d0"/>
				<Register offset="0xe4e0"/>
				<Register offset="0xe4f0"/>
				<Register offset="0xe500"/>
				<Register offset="0xe510"/>
				<Register offset="0xe520"/>
				<Register offset="0xe530"/>
				<Register offset="0xe540"/>
				<Register offset="0xe550"/>
				<Register offset="0xe560"/>
				<Register offset="0xe570"/>
				<Register offset="0xe580"/>
				<Register offset="0xe590"/>
				<Register offset="0xe5a0"/>
				<Register offset="0xe5b0"/>
				<Register offset="0xe5c0"/>
				<Register offset="0xe5d0"/>
				<Register offset="0xe5e0"/>
				<Register offset="0xe5f0"/>
				<Register offset="0xe600"/>
				<Register offset="0xe610"/>
				<Register offset="0xe620"/>
				<Register offset="0xe630"/>
				<Register offset="0xe640"/>
				<Register offset="0xe650"/>
				<Register offset="0xe660"/>
				<Register offset="0xe670"/>
				<Register offset="0xe680"/>
				<Register offset="0xe690"/>
				<Register offset="0xe6a0"/>
				<Register offset="0xe6b0"/>
				<Register offset="0xe6c0"/>
				<Register offset="0xe6d0"/>
				<Register offset="0xe6e0"/>
				<Register offset="0xe6f0"/>
				<Register offset="0xe700"/>
				<Register offset="0xe710"/>
				<Register offset="0xe720"/>
				<Register offset="0xe730"/>
				<Register offset="0xe740"/>
				<Register offset="0xe750"/>
				<Register offset="0xe760"/>
				<Register offset="0xe770"/>
				<Register offset="0xe780"/>
				<Register offset="0xe790"/>
				<Register offset="0xe7a0"/>
				<Register offset="0xe7b0"/>
				<Register offset="0xe7c0"/>
				<Register offset="0xe7d0"/>
				<Register offset="0xe7e0"/>
				<Register offset="0xe7f0"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_OQ_WORD1" description="ADDR_OQ_WORD1 is the address register corresponding to word1 of an output queue." value="0x00000000" startoffset="0xE004+0x10*q">
				<Member name="addr_oq_word1" description="Address corresponding to word1 of an output queue." range="31:0" property="RW"/>
				<Register offset="0xe004"/>
				<Register offset="0xe014"/>
				<Register offset="0xe024"/>
				<Register offset="0xe034"/>
				<Register offset="0xe044"/>
				<Register offset="0xe054"/>
				<Register offset="0xe064"/>
				<Register offset="0xe074"/>
				<Register offset="0xe084"/>
				<Register offset="0xe094"/>
				<Register offset="0xe0a4"/>
				<Register offset="0xe0b4"/>
				<Register offset="0xe0c4"/>
				<Register offset="0xe0d4"/>
				<Register offset="0xe0e4"/>
				<Register offset="0xe0f4"/>
				<Register offset="0xe104"/>
				<Register offset="0xe114"/>
				<Register offset="0xe124"/>
				<Register offset="0xe134"/>
				<Register offset="0xe144"/>
				<Register offset="0xe154"/>
				<Register offset="0xe164"/>
				<Register offset="0xe174"/>
				<Register offset="0xe184"/>
				<Register offset="0xe194"/>
				<Register offset="0xe1a4"/>
				<Register offset="0xe1b4"/>
				<Register offset="0xe1c4"/>
				<Register offset="0xe1d4"/>
				<Register offset="0xe1e4"/>
				<Register offset="0xe1f4"/>
				<Register offset="0xe204"/>
				<Register offset="0xe214"/>
				<Register offset="0xe224"/>
				<Register offset="0xe234"/>
				<Register offset="0xe244"/>
				<Register offset="0xe254"/>
				<Register offset="0xe264"/>
				<Register offset="0xe274"/>
				<Register offset="0xe284"/>
				<Register offset="0xe294"/>
				<Register offset="0xe2a4"/>
				<Register offset="0xe2b4"/>
				<Register offset="0xe2c4"/>
				<Register offset="0xe2d4"/>
				<Register offset="0xe2e4"/>
				<Register offset="0xe2f4"/>
				<Register offset="0xe304"/>
				<Register offset="0xe314"/>
				<Register offset="0xe324"/>
				<Register offset="0xe334"/>
				<Register offset="0xe344"/>
				<Register offset="0xe354"/>
				<Register offset="0xe364"/>
				<Register offset="0xe374"/>
				<Register offset="0xe384"/>
				<Register offset="0xe394"/>
				<Register offset="0xe3a4"/>
				<Register offset="0xe3b4"/>
				<Register offset="0xe3c4"/>
				<Register offset="0xe3d4"/>
				<Register offset="0xe3e4"/>
				<Register offset="0xe3f4"/>
				<Register offset="0xe404"/>
				<Register offset="0xe414"/>
				<Register offset="0xe424"/>
				<Register offset="0xe434"/>
				<Register offset="0xe444"/>
				<Register offset="0xe454"/>
				<Register offset="0xe464"/>
				<Register offset="0xe474"/>
				<Register offset="0xe484"/>
				<Register offset="0xe494"/>
				<Register offset="0xe4a4"/>
				<Register offset="0xe4b4"/>
				<Register offset="0xe4c4"/>
				<Register offset="0xe4d4"/>
				<Register offset="0xe4e4"/>
				<Register offset="0xe4f4"/>
				<Register offset="0xe504"/>
				<Register offset="0xe514"/>
				<Register offset="0xe524"/>
				<Register offset="0xe534"/>
				<Register offset="0xe544"/>
				<Register offset="0xe554"/>
				<Register offset="0xe564"/>
				<Register offset="0xe574"/>
				<Register offset="0xe584"/>
				<Register offset="0xe594"/>
				<Register offset="0xe5a4"/>
				<Register offset="0xe5b4"/>
				<Register offset="0xe5c4"/>
				<Register offset="0xe5d4"/>
				<Register offset="0xe5e4"/>
				<Register offset="0xe5f4"/>
				<Register offset="0xe604"/>
				<Register offset="0xe614"/>
				<Register offset="0xe624"/>
				<Register offset="0xe634"/>
				<Register offset="0xe644"/>
				<Register offset="0xe654"/>
				<Register offset="0xe664"/>
				<Register offset="0xe674"/>
				<Register offset="0xe684"/>
				<Register offset="0xe694"/>
				<Register offset="0xe6a4"/>
				<Register offset="0xe6b4"/>
				<Register offset="0xe6c4"/>
				<Register offset="0xe6d4"/>
				<Register offset="0xe6e4"/>
				<Register offset="0xe6f4"/>
				<Register offset="0xe704"/>
				<Register offset="0xe714"/>
				<Register offset="0xe724"/>
				<Register offset="0xe734"/>
				<Register offset="0xe744"/>
				<Register offset="0xe754"/>
				<Register offset="0xe764"/>
				<Register offset="0xe774"/>
				<Register offset="0xe784"/>
				<Register offset="0xe794"/>
				<Register offset="0xe7a4"/>
				<Register offset="0xe7b4"/>
				<Register offset="0xe7c4"/>
				<Register offset="0xe7d4"/>
				<Register offset="0xe7e4"/>
				<Register offset="0xe7f4"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_OQ_WORD2" description="ADDR_OQ_WORD2 is the address register corresponding to word2 of an output queue." value="0x00000000" startoffset="0xE008+0x10*q">
				<Member name="addr_oq_word2" description="Address corresponding to word2 of an output queue." range="31:0" property="RW"/>
				<Register offset="0xe008"/>
				<Register offset="0xe018"/>
				<Register offset="0xe028"/>
				<Register offset="0xe038"/>
				<Register offset="0xe048"/>
				<Register offset="0xe058"/>
				<Register offset="0xe068"/>
				<Register offset="0xe078"/>
				<Register offset="0xe088"/>
				<Register offset="0xe098"/>
				<Register offset="0xe0a8"/>
				<Register offset="0xe0b8"/>
				<Register offset="0xe0c8"/>
				<Register offset="0xe0d8"/>
				<Register offset="0xe0e8"/>
				<Register offset="0xe0f8"/>
				<Register offset="0xe108"/>
				<Register offset="0xe118"/>
				<Register offset="0xe128"/>
				<Register offset="0xe138"/>
				<Register offset="0xe148"/>
				<Register offset="0xe158"/>
				<Register offset="0xe168"/>
				<Register offset="0xe178"/>
				<Register offset="0xe188"/>
				<Register offset="0xe198"/>
				<Register offset="0xe1a8"/>
				<Register offset="0xe1b8"/>
				<Register offset="0xe1c8"/>
				<Register offset="0xe1d8"/>
				<Register offset="0xe1e8"/>
				<Register offset="0xe1f8"/>
				<Register offset="0xe208"/>
				<Register offset="0xe218"/>
				<Register offset="0xe228"/>
				<Register offset="0xe238"/>
				<Register offset="0xe248"/>
				<Register offset="0xe258"/>
				<Register offset="0xe268"/>
				<Register offset="0xe278"/>
				<Register offset="0xe288"/>
				<Register offset="0xe298"/>
				<Register offset="0xe2a8"/>
				<Register offset="0xe2b8"/>
				<Register offset="0xe2c8"/>
				<Register offset="0xe2d8"/>
				<Register offset="0xe2e8"/>
				<Register offset="0xe2f8"/>
				<Register offset="0xe308"/>
				<Register offset="0xe318"/>
				<Register offset="0xe328"/>
				<Register offset="0xe338"/>
				<Register offset="0xe348"/>
				<Register offset="0xe358"/>
				<Register offset="0xe368"/>
				<Register offset="0xe378"/>
				<Register offset="0xe388"/>
				<Register offset="0xe398"/>
				<Register offset="0xe3a8"/>
				<Register offset="0xe3b8"/>
				<Register offset="0xe3c8"/>
				<Register offset="0xe3d8"/>
				<Register offset="0xe3e8"/>
				<Register offset="0xe3f8"/>
				<Register offset="0xe408"/>
				<Register offset="0xe418"/>
				<Register offset="0xe428"/>
				<Register offset="0xe438"/>
				<Register offset="0xe448"/>
				<Register offset="0xe458"/>
				<Register offset="0xe468"/>
				<Register offset="0xe478"/>
				<Register offset="0xe488"/>
				<Register offset="0xe498"/>
				<Register offset="0xe4a8"/>
				<Register offset="0xe4b8"/>
				<Register offset="0xe4c8"/>
				<Register offset="0xe4d8"/>
				<Register offset="0xe4e8"/>
				<Register offset="0xe4f8"/>
				<Register offset="0xe508"/>
				<Register offset="0xe518"/>
				<Register offset="0xe528"/>
				<Register offset="0xe538"/>
				<Register offset="0xe548"/>
				<Register offset="0xe558"/>
				<Register offset="0xe568"/>
				<Register offset="0xe578"/>
				<Register offset="0xe588"/>
				<Register offset="0xe598"/>
				<Register offset="0xe5a8"/>
				<Register offset="0xe5b8"/>
				<Register offset="0xe5c8"/>
				<Register offset="0xe5d8"/>
				<Register offset="0xe5e8"/>
				<Register offset="0xe5f8"/>
				<Register offset="0xe608"/>
				<Register offset="0xe618"/>
				<Register offset="0xe628"/>
				<Register offset="0xe638"/>
				<Register offset="0xe648"/>
				<Register offset="0xe658"/>
				<Register offset="0xe668"/>
				<Register offset="0xe678"/>
				<Register offset="0xe688"/>
				<Register offset="0xe698"/>
				<Register offset="0xe6a8"/>
				<Register offset="0xe6b8"/>
				<Register offset="0xe6c8"/>
				<Register offset="0xe6d8"/>
				<Register offset="0xe6e8"/>
				<Register offset="0xe6f8"/>
				<Register offset="0xe708"/>
				<Register offset="0xe718"/>
				<Register offset="0xe728"/>
				<Register offset="0xe738"/>
				<Register offset="0xe748"/>
				<Register offset="0xe758"/>
				<Register offset="0xe768"/>
				<Register offset="0xe778"/>
				<Register offset="0xe788"/>
				<Register offset="0xe798"/>
				<Register offset="0xe7a8"/>
				<Register offset="0xe7b8"/>
				<Register offset="0xe7c8"/>
				<Register offset="0xe7d8"/>
				<Register offset="0xe7e8"/>
				<Register offset="0xe7f8"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_OQ_WORD3" description="ADDR_OQ_WORD3 is the address register corresponding to word3 of an output queue." value="0x00000000" startoffset="0xE00C+0x10*q">
				<Member name="addr_oq_word3" description="Address corresponding to word3 of an output queue." range="31:0" property="RW"/>
				<Register offset="0xe00c"/>
				<Register offset="0xe01c"/>
				<Register offset="0xe02c"/>
				<Register offset="0xe03c"/>
				<Register offset="0xe04c"/>
				<Register offset="0xe05c"/>
				<Register offset="0xe06c"/>
				<Register offset="0xe07c"/>
				<Register offset="0xe08c"/>
				<Register offset="0xe09c"/>
				<Register offset="0xe0ac"/>
				<Register offset="0xe0bc"/>
				<Register offset="0xe0cc"/>
				<Register offset="0xe0dc"/>
				<Register offset="0xe0ec"/>
				<Register offset="0xe0fc"/>
				<Register offset="0xe10c"/>
				<Register offset="0xe11c"/>
				<Register offset="0xe12c"/>
				<Register offset="0xe13c"/>
				<Register offset="0xe14c"/>
				<Register offset="0xe15c"/>
				<Register offset="0xe16c"/>
				<Register offset="0xe17c"/>
				<Register offset="0xe18c"/>
				<Register offset="0xe19c"/>
				<Register offset="0xe1ac"/>
				<Register offset="0xe1bc"/>
				<Register offset="0xe1cc"/>
				<Register offset="0xe1dc"/>
				<Register offset="0xe1ec"/>
				<Register offset="0xe1fc"/>
				<Register offset="0xe20c"/>
				<Register offset="0xe21c"/>
				<Register offset="0xe22c"/>
				<Register offset="0xe23c"/>
				<Register offset="0xe24c"/>
				<Register offset="0xe25c"/>
				<Register offset="0xe26c"/>
				<Register offset="0xe27c"/>
				<Register offset="0xe28c"/>
				<Register offset="0xe29c"/>
				<Register offset="0xe2ac"/>
				<Register offset="0xe2bc"/>
				<Register offset="0xe2cc"/>
				<Register offset="0xe2dc"/>
				<Register offset="0xe2ec"/>
				<Register offset="0xe2fc"/>
				<Register offset="0xe30c"/>
				<Register offset="0xe31c"/>
				<Register offset="0xe32c"/>
				<Register offset="0xe33c"/>
				<Register offset="0xe34c"/>
				<Register offset="0xe35c"/>
				<Register offset="0xe36c"/>
				<Register offset="0xe37c"/>
				<Register offset="0xe38c"/>
				<Register offset="0xe39c"/>
				<Register offset="0xe3ac"/>
				<Register offset="0xe3bc"/>
				<Register offset="0xe3cc"/>
				<Register offset="0xe3dc"/>
				<Register offset="0xe3ec"/>
				<Register offset="0xe3fc"/>
				<Register offset="0xe40c"/>
				<Register offset="0xe41c"/>
				<Register offset="0xe42c"/>
				<Register offset="0xe43c"/>
				<Register offset="0xe44c"/>
				<Register offset="0xe45c"/>
				<Register offset="0xe46c"/>
				<Register offset="0xe47c"/>
				<Register offset="0xe48c"/>
				<Register offset="0xe49c"/>
				<Register offset="0xe4ac"/>
				<Register offset="0xe4bc"/>
				<Register offset="0xe4cc"/>
				<Register offset="0xe4dc"/>
				<Register offset="0xe4ec"/>
				<Register offset="0xe4fc"/>
				<Register offset="0xe50c"/>
				<Register offset="0xe51c"/>
				<Register offset="0xe52c"/>
				<Register offset="0xe53c"/>
				<Register offset="0xe54c"/>
				<Register offset="0xe55c"/>
				<Register offset="0xe56c"/>
				<Register offset="0xe57c"/>
				<Register offset="0xe58c"/>
				<Register offset="0xe59c"/>
				<Register offset="0xe5ac"/>
				<Register offset="0xe5bc"/>
				<Register offset="0xe5cc"/>
				<Register offset="0xe5dc"/>
				<Register offset="0xe5ec"/>
				<Register offset="0xe5fc"/>
				<Register offset="0xe60c"/>
				<Register offset="0xe61c"/>
				<Register offset="0xe62c"/>
				<Register offset="0xe63c"/>
				<Register offset="0xe64c"/>
				<Register offset="0xe65c"/>
				<Register offset="0xe66c"/>
				<Register offset="0xe67c"/>
				<Register offset="0xe68c"/>
				<Register offset="0xe69c"/>
				<Register offset="0xe6ac"/>
				<Register offset="0xe6bc"/>
				<Register offset="0xe6cc"/>
				<Register offset="0xe6dc"/>
				<Register offset="0xe6ec"/>
				<Register offset="0xe6fc"/>
				<Register offset="0xe70c"/>
				<Register offset="0xe71c"/>
				<Register offset="0xe72c"/>
				<Register offset="0xe73c"/>
				<Register offset="0xe74c"/>
				<Register offset="0xe75c"/>
				<Register offset="0xe76c"/>
				<Register offset="0xe77c"/>
				<Register offset="0xe78c"/>
				<Register offset="0xe79c"/>
				<Register offset="0xe7ac"/>
				<Register offset="0xe7bc"/>
				<Register offset="0xe7cc"/>
				<Register offset="0xe7dc"/>
				<Register offset="0xe7ec"/>
				<Register offset="0xe7fc"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_OQ_WORD4" description="ADDR_OQ_WORD4 is the address register corresponding to word4 of an output queue." value="0x00000000" startoffset="0xE800+0x10*q">
				<Member name="addr_oq_word4" description="Address corresponding to word4 of an output queue." range="31:0" property="RW"/>
				<Register offset="0xe800"/>
				<Register offset="0xe810"/>
				<Register offset="0xe820"/>
				<Register offset="0xe830"/>
				<Register offset="0xe840"/>
				<Register offset="0xe850"/>
				<Register offset="0xe860"/>
				<Register offset="0xe870"/>
				<Register offset="0xe880"/>
				<Register offset="0xe890"/>
				<Register offset="0xe8a0"/>
				<Register offset="0xe8b0"/>
				<Register offset="0xe8c0"/>
				<Register offset="0xe8d0"/>
				<Register offset="0xe8e0"/>
				<Register offset="0xe8f0"/>
				<Register offset="0xe900"/>
				<Register offset="0xe910"/>
				<Register offset="0xe920"/>
				<Register offset="0xe930"/>
				<Register offset="0xe940"/>
				<Register offset="0xe950"/>
				<Register offset="0xe960"/>
				<Register offset="0xe970"/>
				<Register offset="0xe980"/>
				<Register offset="0xe990"/>
				<Register offset="0xe9a0"/>
				<Register offset="0xe9b0"/>
				<Register offset="0xe9c0"/>
				<Register offset="0xe9d0"/>
				<Register offset="0xe9e0"/>
				<Register offset="0xe9f0"/>
				<Register offset="0xea00"/>
				<Register offset="0xea10"/>
				<Register offset="0xea20"/>
				<Register offset="0xea30"/>
				<Register offset="0xea40"/>
				<Register offset="0xea50"/>
				<Register offset="0xea60"/>
				<Register offset="0xea70"/>
				<Register offset="0xea80"/>
				<Register offset="0xea90"/>
				<Register offset="0xeaa0"/>
				<Register offset="0xeab0"/>
				<Register offset="0xeac0"/>
				<Register offset="0xead0"/>
				<Register offset="0xeae0"/>
				<Register offset="0xeaf0"/>
				<Register offset="0xeb00"/>
				<Register offset="0xeb10"/>
				<Register offset="0xeb20"/>
				<Register offset="0xeb30"/>
				<Register offset="0xeb40"/>
				<Register offset="0xeb50"/>
				<Register offset="0xeb60"/>
				<Register offset="0xeb70"/>
				<Register offset="0xeb80"/>
				<Register offset="0xeb90"/>
				<Register offset="0xeba0"/>
				<Register offset="0xebb0"/>
				<Register offset="0xebc0"/>
				<Register offset="0xebd0"/>
				<Register offset="0xebe0"/>
				<Register offset="0xebf0"/>
				<Register offset="0xec00"/>
				<Register offset="0xec10"/>
				<Register offset="0xec20"/>
				<Register offset="0xec30"/>
				<Register offset="0xec40"/>
				<Register offset="0xec50"/>
				<Register offset="0xec60"/>
				<Register offset="0xec70"/>
				<Register offset="0xec80"/>
				<Register offset="0xec90"/>
				<Register offset="0xeca0"/>
				<Register offset="0xecb0"/>
				<Register offset="0xecc0"/>
				<Register offset="0xecd0"/>
				<Register offset="0xece0"/>
				<Register offset="0xecf0"/>
				<Register offset="0xed00"/>
				<Register offset="0xed10"/>
				<Register offset="0xed20"/>
				<Register offset="0xed30"/>
				<Register offset="0xed40"/>
				<Register offset="0xed50"/>
				<Register offset="0xed60"/>
				<Register offset="0xed70"/>
				<Register offset="0xed80"/>
				<Register offset="0xed90"/>
				<Register offset="0xeda0"/>
				<Register offset="0xedb0"/>
				<Register offset="0xedc0"/>
				<Register offset="0xedd0"/>
				<Register offset="0xede0"/>
				<Register offset="0xedf0"/>
				<Register offset="0xee00"/>
				<Register offset="0xee10"/>
				<Register offset="0xee20"/>
				<Register offset="0xee30"/>
				<Register offset="0xee40"/>
				<Register offset="0xee50"/>
				<Register offset="0xee60"/>
				<Register offset="0xee70"/>
				<Register offset="0xee80"/>
				<Register offset="0xee90"/>
				<Register offset="0xeea0"/>
				<Register offset="0xeeb0"/>
				<Register offset="0xeec0"/>
				<Register offset="0xeed0"/>
				<Register offset="0xeee0"/>
				<Register offset="0xeef0"/>
				<Register offset="0xef00"/>
				<Register offset="0xef10"/>
				<Register offset="0xef20"/>
				<Register offset="0xef30"/>
				<Register offset="0xef40"/>
				<Register offset="0xef50"/>
				<Register offset="0xef60"/>
				<Register offset="0xef70"/>
				<Register offset="0xef80"/>
				<Register offset="0xef90"/>
				<Register offset="0xefa0"/>
				<Register offset="0xefb0"/>
				<Register offset="0xefc0"/>
				<Register offset="0xefd0"/>
				<Register offset="0xefe0"/>
				<Register offset="0xeff0"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_OQ_WORD5" description="ADDR_OQ_WORD5 is the address register corresponding to word5 of an output queue." value="0x00000000" startoffset="0xE804+0x10*q">
				<Member name="addr_oq_word5" description="Address corresponding to word5 of an output queue." range="31:0" property="RW"/>
				<Register offset="0xe804"/>
				<Register offset="0xe814"/>
				<Register offset="0xe824"/>
				<Register offset="0xe834"/>
				<Register offset="0xe844"/>
				<Register offset="0xe854"/>
				<Register offset="0xe864"/>
				<Register offset="0xe874"/>
				<Register offset="0xe884"/>
				<Register offset="0xe894"/>
				<Register offset="0xe8a4"/>
				<Register offset="0xe8b4"/>
				<Register offset="0xe8c4"/>
				<Register offset="0xe8d4"/>
				<Register offset="0xe8e4"/>
				<Register offset="0xe8f4"/>
				<Register offset="0xe904"/>
				<Register offset="0xe914"/>
				<Register offset="0xe924"/>
				<Register offset="0xe934"/>
				<Register offset="0xe944"/>
				<Register offset="0xe954"/>
				<Register offset="0xe964"/>
				<Register offset="0xe974"/>
				<Register offset="0xe984"/>
				<Register offset="0xe994"/>
				<Register offset="0xe9a4"/>
				<Register offset="0xe9b4"/>
				<Register offset="0xe9c4"/>
				<Register offset="0xe9d4"/>
				<Register offset="0xe9e4"/>
				<Register offset="0xe9f4"/>
				<Register offset="0xea04"/>
				<Register offset="0xea14"/>
				<Register offset="0xea24"/>
				<Register offset="0xea34"/>
				<Register offset="0xea44"/>
				<Register offset="0xea54"/>
				<Register offset="0xea64"/>
				<Register offset="0xea74"/>
				<Register offset="0xea84"/>
				<Register offset="0xea94"/>
				<Register offset="0xeaa4"/>
				<Register offset="0xeab4"/>
				<Register offset="0xeac4"/>
				<Register offset="0xead4"/>
				<Register offset="0xeae4"/>
				<Register offset="0xeaf4"/>
				<Register offset="0xeb04"/>
				<Register offset="0xeb14"/>
				<Register offset="0xeb24"/>
				<Register offset="0xeb34"/>
				<Register offset="0xeb44"/>
				<Register offset="0xeb54"/>
				<Register offset="0xeb64"/>
				<Register offset="0xeb74"/>
				<Register offset="0xeb84"/>
				<Register offset="0xeb94"/>
				<Register offset="0xeba4"/>
				<Register offset="0xebb4"/>
				<Register offset="0xebc4"/>
				<Register offset="0xebd4"/>
				<Register offset="0xebe4"/>
				<Register offset="0xebf4"/>
				<Register offset="0xec04"/>
				<Register offset="0xec14"/>
				<Register offset="0xec24"/>
				<Register offset="0xec34"/>
				<Register offset="0xec44"/>
				<Register offset="0xec54"/>
				<Register offset="0xec64"/>
				<Register offset="0xec74"/>
				<Register offset="0xec84"/>
				<Register offset="0xec94"/>
				<Register offset="0xeca4"/>
				<Register offset="0xecb4"/>
				<Register offset="0xecc4"/>
				<Register offset="0xecd4"/>
				<Register offset="0xece4"/>
				<Register offset="0xecf4"/>
				<Register offset="0xed04"/>
				<Register offset="0xed14"/>
				<Register offset="0xed24"/>
				<Register offset="0xed34"/>
				<Register offset="0xed44"/>
				<Register offset="0xed54"/>
				<Register offset="0xed64"/>
				<Register offset="0xed74"/>
				<Register offset="0xed84"/>
				<Register offset="0xed94"/>
				<Register offset="0xeda4"/>
				<Register offset="0xedb4"/>
				<Register offset="0xedc4"/>
				<Register offset="0xedd4"/>
				<Register offset="0xede4"/>
				<Register offset="0xedf4"/>
				<Register offset="0xee04"/>
				<Register offset="0xee14"/>
				<Register offset="0xee24"/>
				<Register offset="0xee34"/>
				<Register offset="0xee44"/>
				<Register offset="0xee54"/>
				<Register offset="0xee64"/>
				<Register offset="0xee74"/>
				<Register offset="0xee84"/>
				<Register offset="0xee94"/>
				<Register offset="0xeea4"/>
				<Register offset="0xeeb4"/>
				<Register offset="0xeec4"/>
				<Register offset="0xeed4"/>
				<Register offset="0xeee4"/>
				<Register offset="0xeef4"/>
				<Register offset="0xef04"/>
				<Register offset="0xef14"/>
				<Register offset="0xef24"/>
				<Register offset="0xef34"/>
				<Register offset="0xef44"/>
				<Register offset="0xef54"/>
				<Register offset="0xef64"/>
				<Register offset="0xef74"/>
				<Register offset="0xef84"/>
				<Register offset="0xef94"/>
				<Register offset="0xefa4"/>
				<Register offset="0xefb4"/>
				<Register offset="0xefc4"/>
				<Register offset="0xefd4"/>
				<Register offset="0xefe4"/>
				<Register offset="0xeff4"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_OQ_WORD6" description="ADDR_OQ_WORD6 is the address register corresponding to word6 of an output queue." value="0x00000000" startoffset="0xE808+0x10*q">
				<Member name="addr_oq_word6" description="Address corresponding to word6 of an output queue." range="31:0" property="RW"/>
				<Register offset="0xe808"/>
				<Register offset="0xe818"/>
				<Register offset="0xe828"/>
				<Register offset="0xe838"/>
				<Register offset="0xe848"/>
				<Register offset="0xe858"/>
				<Register offset="0xe868"/>
				<Register offset="0xe878"/>
				<Register offset="0xe888"/>
				<Register offset="0xe898"/>
				<Register offset="0xe8a8"/>
				<Register offset="0xe8b8"/>
				<Register offset="0xe8c8"/>
				<Register offset="0xe8d8"/>
				<Register offset="0xe8e8"/>
				<Register offset="0xe8f8"/>
				<Register offset="0xe908"/>
				<Register offset="0xe918"/>
				<Register offset="0xe928"/>
				<Register offset="0xe938"/>
				<Register offset="0xe948"/>
				<Register offset="0xe958"/>
				<Register offset="0xe968"/>
				<Register offset="0xe978"/>
				<Register offset="0xe988"/>
				<Register offset="0xe998"/>
				<Register offset="0xe9a8"/>
				<Register offset="0xe9b8"/>
				<Register offset="0xe9c8"/>
				<Register offset="0xe9d8"/>
				<Register offset="0xe9e8"/>
				<Register offset="0xe9f8"/>
				<Register offset="0xea08"/>
				<Register offset="0xea18"/>
				<Register offset="0xea28"/>
				<Register offset="0xea38"/>
				<Register offset="0xea48"/>
				<Register offset="0xea58"/>
				<Register offset="0xea68"/>
				<Register offset="0xea78"/>
				<Register offset="0xea88"/>
				<Register offset="0xea98"/>
				<Register offset="0xeaa8"/>
				<Register offset="0xeab8"/>
				<Register offset="0xeac8"/>
				<Register offset="0xead8"/>
				<Register offset="0xeae8"/>
				<Register offset="0xeaf8"/>
				<Register offset="0xeb08"/>
				<Register offset="0xeb18"/>
				<Register offset="0xeb28"/>
				<Register offset="0xeb38"/>
				<Register offset="0xeb48"/>
				<Register offset="0xeb58"/>
				<Register offset="0xeb68"/>
				<Register offset="0xeb78"/>
				<Register offset="0xeb88"/>
				<Register offset="0xeb98"/>
				<Register offset="0xeba8"/>
				<Register offset="0xebb8"/>
				<Register offset="0xebc8"/>
				<Register offset="0xebd8"/>
				<Register offset="0xebe8"/>
				<Register offset="0xebf8"/>
				<Register offset="0xec08"/>
				<Register offset="0xec18"/>
				<Register offset="0xec28"/>
				<Register offset="0xec38"/>
				<Register offset="0xec48"/>
				<Register offset="0xec58"/>
				<Register offset="0xec68"/>
				<Register offset="0xec78"/>
				<Register offset="0xec88"/>
				<Register offset="0xec98"/>
				<Register offset="0xeca8"/>
				<Register offset="0xecb8"/>
				<Register offset="0xecc8"/>
				<Register offset="0xecd8"/>
				<Register offset="0xece8"/>
				<Register offset="0xecf8"/>
				<Register offset="0xed08"/>
				<Register offset="0xed18"/>
				<Register offset="0xed28"/>
				<Register offset="0xed38"/>
				<Register offset="0xed48"/>
				<Register offset="0xed58"/>
				<Register offset="0xed68"/>
				<Register offset="0xed78"/>
				<Register offset="0xed88"/>
				<Register offset="0xed98"/>
				<Register offset="0xeda8"/>
				<Register offset="0xedb8"/>
				<Register offset="0xedc8"/>
				<Register offset="0xedd8"/>
				<Register offset="0xede8"/>
				<Register offset="0xedf8"/>
				<Register offset="0xee08"/>
				<Register offset="0xee18"/>
				<Register offset="0xee28"/>
				<Register offset="0xee38"/>
				<Register offset="0xee48"/>
				<Register offset="0xee58"/>
				<Register offset="0xee68"/>
				<Register offset="0xee78"/>
				<Register offset="0xee88"/>
				<Register offset="0xee98"/>
				<Register offset="0xeea8"/>
				<Register offset="0xeeb8"/>
				<Register offset="0xeec8"/>
				<Register offset="0xeed8"/>
				<Register offset="0xeee8"/>
				<Register offset="0xeef8"/>
				<Register offset="0xef08"/>
				<Register offset="0xef18"/>
				<Register offset="0xef28"/>
				<Register offset="0xef38"/>
				<Register offset="0xef48"/>
				<Register offset="0xef58"/>
				<Register offset="0xef68"/>
				<Register offset="0xef78"/>
				<Register offset="0xef88"/>
				<Register offset="0xef98"/>
				<Register offset="0xefa8"/>
				<Register offset="0xefb8"/>
				<Register offset="0xefc8"/>
				<Register offset="0xefd8"/>
				<Register offset="0xefe8"/>
				<Register offset="0xeff8"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_OQ_WORD7" description="ADDR_OQ_WORD7 is the address register corresponding to word7 of an output queue." value="0x00000000" startoffset="0xE80C+0x10*q">
				<Member name="addr_oq_word7" description="Address corresponding to word7 of an output queue." range="31:0" property="RW"/>
				<Register offset="0xe80c"/>
				<Register offset="0xe81c"/>
				<Register offset="0xe82c"/>
				<Register offset="0xe83c"/>
				<Register offset="0xe84c"/>
				<Register offset="0xe85c"/>
				<Register offset="0xe86c"/>
				<Register offset="0xe87c"/>
				<Register offset="0xe88c"/>
				<Register offset="0xe89c"/>
				<Register offset="0xe8ac"/>
				<Register offset="0xe8bc"/>
				<Register offset="0xe8cc"/>
				<Register offset="0xe8dc"/>
				<Register offset="0xe8ec"/>
				<Register offset="0xe8fc"/>
				<Register offset="0xe90c"/>
				<Register offset="0xe91c"/>
				<Register offset="0xe92c"/>
				<Register offset="0xe93c"/>
				<Register offset="0xe94c"/>
				<Register offset="0xe95c"/>
				<Register offset="0xe96c"/>
				<Register offset="0xe97c"/>
				<Register offset="0xe98c"/>
				<Register offset="0xe99c"/>
				<Register offset="0xe9ac"/>
				<Register offset="0xe9bc"/>
				<Register offset="0xe9cc"/>
				<Register offset="0xe9dc"/>
				<Register offset="0xe9ec"/>
				<Register offset="0xe9fc"/>
				<Register offset="0xea0c"/>
				<Register offset="0xea1c"/>
				<Register offset="0xea2c"/>
				<Register offset="0xea3c"/>
				<Register offset="0xea4c"/>
				<Register offset="0xea5c"/>
				<Register offset="0xea6c"/>
				<Register offset="0xea7c"/>
				<Register offset="0xea8c"/>
				<Register offset="0xea9c"/>
				<Register offset="0xeaac"/>
				<Register offset="0xeabc"/>
				<Register offset="0xeacc"/>
				<Register offset="0xeadc"/>
				<Register offset="0xeaec"/>
				<Register offset="0xeafc"/>
				<Register offset="0xeb0c"/>
				<Register offset="0xeb1c"/>
				<Register offset="0xeb2c"/>
				<Register offset="0xeb3c"/>
				<Register offset="0xeb4c"/>
				<Register offset="0xeb5c"/>
				<Register offset="0xeb6c"/>
				<Register offset="0xeb7c"/>
				<Register offset="0xeb8c"/>
				<Register offset="0xeb9c"/>
				<Register offset="0xebac"/>
				<Register offset="0xebbc"/>
				<Register offset="0xebcc"/>
				<Register offset="0xebdc"/>
				<Register offset="0xebec"/>
				<Register offset="0xebfc"/>
				<Register offset="0xec0c"/>
				<Register offset="0xec1c"/>
				<Register offset="0xec2c"/>
				<Register offset="0xec3c"/>
				<Register offset="0xec4c"/>
				<Register offset="0xec5c"/>
				<Register offset="0xec6c"/>
				<Register offset="0xec7c"/>
				<Register offset="0xec8c"/>
				<Register offset="0xec9c"/>
				<Register offset="0xecac"/>
				<Register offset="0xecbc"/>
				<Register offset="0xeccc"/>
				<Register offset="0xecdc"/>
				<Register offset="0xecec"/>
				<Register offset="0xecfc"/>
				<Register offset="0xed0c"/>
				<Register offset="0xed1c"/>
				<Register offset="0xed2c"/>
				<Register offset="0xed3c"/>
				<Register offset="0xed4c"/>
				<Register offset="0xed5c"/>
				<Register offset="0xed6c"/>
				<Register offset="0xed7c"/>
				<Register offset="0xed8c"/>
				<Register offset="0xed9c"/>
				<Register offset="0xedac"/>
				<Register offset="0xedbc"/>
				<Register offset="0xedcc"/>
				<Register offset="0xeddc"/>
				<Register offset="0xedec"/>
				<Register offset="0xedfc"/>
				<Register offset="0xee0c"/>
				<Register offset="0xee1c"/>
				<Register offset="0xee2c"/>
				<Register offset="0xee3c"/>
				<Register offset="0xee4c"/>
				<Register offset="0xee5c"/>
				<Register offset="0xee6c"/>
				<Register offset="0xee7c"/>
				<Register offset="0xee8c"/>
				<Register offset="0xee9c"/>
				<Register offset="0xeeac"/>
				<Register offset="0xeebc"/>
				<Register offset="0xeecc"/>
				<Register offset="0xeedc"/>
				<Register offset="0xeeec"/>
				<Register offset="0xeefc"/>
				<Register offset="0xef0c"/>
				<Register offset="0xef1c"/>
				<Register offset="0xef2c"/>
				<Register offset="0xef3c"/>
				<Register offset="0xef4c"/>
				<Register offset="0xef5c"/>
				<Register offset="0xef6c"/>
				<Register offset="0xef7c"/>
				<Register offset="0xef8c"/>
				<Register offset="0xef9c"/>
				<Register offset="0xefac"/>
				<Register offset="0xefbc"/>
				<Register offset="0xefcc"/>
				<Register offset="0xefdc"/>
				<Register offset="0xefec"/>
				<Register offset="0xeffc"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="JPEG" i2cSupport="false">
			<Module baseAddress="0x60100000"/>
			<RegisterGroup name="JPEG_DEC_START" value="0x00000002" startoffset="0x00">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="rst_busy" description="JPEG reset.&lt;br&gt;0: The JPEG is reset.&lt;br&gt;1: The JPEG is being reset." range="1" property="RO"/>
				<Member name="jpeg_dec_start" description="JPEG decoding start. When 1 is written to this register, the JPEG decoder is started for decoding. After decoding starts, the register is cleared automatically." range="0" property="RW"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="JPEG_RESUME_START" value="0x00000000" startoffset="0x04">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="last_resume_in_pic" description="Indicates whether the streams are the last segment of resumed streams of the current frame.&lt;br&gt;0: no&lt;br&gt;1: yes&lt;br&gt;Note: This bit must be configured no matter whether the decoder needs to be restarted by resuming streams." range="1" property="RW"/>
				<Member name="jpeg_resume_start" description="JPEG stream resuming start. When 1 is written to this register, streams start to be resumed to the JPEG decoder. After stream resuming starts, the register is cleared automatically." range="0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="VHB_STRIDE" value="0x00000000" startoffset="0x0C">
				<Member name="vhb_uv_stride" description="UV component stride, a multiple of 64 bytes." range="31:22" property="RW"/>
				<Member name="reserved" description="Reserved." range="21:16" property="-"/>
				<Member name="vhb_y_stride" description="Y component stride, a multiple of 64 bytes." range="15:6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:0" property="-"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="PICTURE_SIZE" value="0x00000000" startoffset="0x10">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="pic_height_in_mcu" description="Picture height, in the unit of minimum coded unit (MCU)." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="-"/>
				<Member name="pic_width_in_mcu" description="Picture width, in the unit of MCU." range="9:0" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="PICTURE_TYPE" value="0x00000000" startoffset="0x14">
				<Member name="reserved" description="Reserved." range="31:3" property="-"/>
				<Member name="pic_type" description="Picture type.&lt;br&gt;000: YUV400&lt;br&gt;001: reserved&lt;br&gt;010: reserved&lt;br&gt;011: YUV420&lt;br&gt;100: YUV422 1x2&lt;br&gt;101: YUV422 2x1&lt;br&gt;110: YUV444&lt;br&gt;111: reserved" range="2:0" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="BITBUFFER_STADDR" value="0x00000000" startoffset="0x20">
				<Member name="bb_staddr" description="Storage start address of the stream buffer, a multiple of 64 bytes." range="32:6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:0" property="-"/>
				<Register offset="0x20"/>
			</RegisterGroup>
			<RegisterGroup name="BITBUFFER_ENDADDR" value="0x00000000" startoffset="0x24">
				<Member name="bb_endaddr" description="Storage end address of the stream buffer, a multiple of 64 bytes." range="31:6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:0" property="-"/>
				<Register offset="0x24"/>
			</RegisterGroup>
			<RegisterGroup name="BITSTREAMS_STADDR" value="0x00000000" startoffset="0x28">
				<Member name="bs_staddr" description="Stream storage start address, in the unit of byte." range="31:0" property="RW"/>
				<Register offset="0x28"/>
			</RegisterGroup>
			<RegisterGroup name="BITSTREAMS_ENDADDR" value="0x00000000" startoffset="0x2C">
				<Member name="bs_endaddr" description="Stream storage end address, in the unit of byte." range="31:0" property="RW"/>
				<Register offset="0x2C"/>
			</RegisterGroup>
			<RegisterGroup name="PICTURE_YSTADDR" value="0x00000000" startoffset="0x30">
				<Member name="pic_ystaddr" description="Luminance address of the current reconstruction frame, that is, storage address of the Y component of a reconstruction picture (128-byte aligned)." range="31:6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:0" property="-"/>
				<Register offset="0x30"/>
			</RegisterGroup>
			<RegisterGroup name="PICTURE_UVSTADDR" value="0x00000000" startoffset="0x34">
				<Member name="pic_uvstaddr" description="Chrominance address of the current reconstruction frame, that is, storage address of U component and V component of a reconstruction picture (128-byte aligned)." range="31:6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:0" property="-"/>
				<Register offset="0x34"/>
			</RegisterGroup>
			<RegisterGroup name="FREQ_SCALE" value="0x000000B0" startoffset="0x40">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="outstanding" description="Number of AXI outstanding commands. The actual value is the configured value minus 1." range="7:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="-"/>
				<Member name="freq_scale" description="Decoding scaling.&lt;br&gt;00: 1&lt;br&gt;01: 1/2&lt;br&gt;10: 1/4&lt;br&gt;11: 1/8" range="1:0" property="RW"/>
				<Register offset="0x40"/>
			</RegisterGroup>
			<RegisterGroup name="JPEG_INT" value="0x00000000" startoffset="0x100">
				<Member name="reserved" description="Reserved." range="31:5" property="-"/>
				<Member name="int_over_time" description="Decoding timeout interrupt, active high. This bit is cleared when 1 is written." range="4" property="RW"/>
				<Member name="debug_state" description="State bit, for debugging. In high-level mode, this bit is cleared when 1 is written." range="3" property="RW"/>
				<Member name="int_bs_res" description="Stream exhaust interrupt, active high. This bit is cleared when 1 is written." range="2" property="RW"/>
				<Member name="int_dec_err" description="Decoding error interrupt, active high. This bit is cleared when 1 is written." range="1" property="RW"/>
				<Member name="int_dec_fnsh" description="Current picture decoding completion interrupt, active high. This bit is cleared when 1 is written." range="0" property="RW"/>
				<Register offset="0x100"/>
			</RegisterGroup>
			<RegisterGroup name="INT_MASK" value="0x00000000" startoffset="0x104">
				<Member name="reserved" description="Reserved." range="31:5" property="-"/>
				<Member name="intm_over_time" description="Decoding timeout interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="intm_bs_res" description="Stream exhaust interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="2" property="RW"/>
				<Member name="intm_dec_err" description="Decoding error interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="1" property="RW"/>
				<Member name="intm_dec_fnsh" description="Decoding completion interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="0" property="RW"/>
				<Register offset="0x104"/>
			</RegisterGroup>
			<RegisterGroup name="DEBUG1" value="0x00FFFFFF" startoffset="0x108">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="debug1" description="Debugging bit. When the register works properly, do not change its value." range="23:0" property="RW"/>
				<Register offset="0x108"/>
			</RegisterGroup>
			<RegisterGroup name="QUANT_TABLE" value="0x00000000" startoffset="0x200" endoffset="0x2FC">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="qtab_cr" description="Quantization table of the Cr component." range="23:16" property="RW"/>
				<Member name="qtab_cb" description="Quantization table of the Cb component." range="15:8" property="RW"/>
				<Member name="qtab_y" description="Quantization table of the Y component." range="7:0" property="RW"/>
				<Register offset="0x200"/>
				<Register offset="0x204"/>
				<Register offset="0x208"/>
				<Register offset="0x20c"/>
				<Register offset="0x210"/>
				<Register offset="0x214"/>
				<Register offset="0x218"/>
				<Register offset="0x21c"/>
				<Register offset="0x220"/>
				<Register offset="0x224"/>
				<Register offset="0x228"/>
				<Register offset="0x22c"/>
				<Register offset="0x230"/>
				<Register offset="0x234"/>
				<Register offset="0x238"/>
				<Register offset="0x23c"/>
				<Register offset="0x240"/>
				<Register offset="0x244"/>
				<Register offset="0x248"/>
				<Register offset="0x24c"/>
				<Register offset="0x250"/>
				<Register offset="0x254"/>
				<Register offset="0x258"/>
				<Register offset="0x25c"/>
				<Register offset="0x260"/>
				<Register offset="0x264"/>
				<Register offset="0x268"/>
				<Register offset="0x26c"/>
				<Register offset="0x270"/>
				<Register offset="0x274"/>
				<Register offset="0x278"/>
				<Register offset="0x27c"/>
				<Register offset="0x280"/>
				<Register offset="0x284"/>
				<Register offset="0x288"/>
				<Register offset="0x28c"/>
				<Register offset="0x290"/>
				<Register offset="0x294"/>
				<Register offset="0x298"/>
				<Register offset="0x29c"/>
				<Register offset="0x2a0"/>
				<Register offset="0x2a4"/>
				<Register offset="0x2a8"/>
				<Register offset="0x2ac"/>
				<Register offset="0x2b0"/>
				<Register offset="0x2b4"/>
				<Register offset="0x2b8"/>
				<Register offset="0x2bc"/>
				<Register offset="0x2c0"/>
				<Register offset="0x2c4"/>
				<Register offset="0x2c8"/>
				<Register offset="0x2cc"/>
				<Register offset="0x2d0"/>
				<Register offset="0x2d4"/>
				<Register offset="0x2d8"/>
				<Register offset="0x2dc"/>
				<Register offset="0x2e0"/>
				<Register offset="0x2e4"/>
				<Register offset="0x2e8"/>
				<Register offset="0x2ec"/>
				<Register offset="0x2f0"/>
				<Register offset="0x2f4"/>
				<Register offset="0x2f8"/>
				<Register offset="0x2fc"/>
			</RegisterGroup>
			<RegisterGroup name="HDC_TABLE" value="0x00000000" startoffset="0x300" endoffset="0x32C">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="hdc_ch" description="Chrominance Huffman table." range="23:12" property="RW"/>
				<Member name="hdc_lu" description="Luminance Huffman table." range="11:0" property="RW"/>
				<Register offset="0x300"/>
				<Register offset="0x304"/>
				<Register offset="0x308"/>
				<Register offset="0x30c"/>
				<Register offset="0x310"/>
				<Register offset="0x314"/>
				<Register offset="0x318"/>
				<Register offset="0x31c"/>
				<Register offset="0x320"/>
				<Register offset="0x324"/>
				<Register offset="0x328"/>
				<Register offset="0x32c"/>
			</RegisterGroup>
			<RegisterGroup name="HAC_MIN_TABLE" value="0x00000000" startoffset="0x340" endoffset="0x35C">
				<Member name="hac_ch_mincode" description="Chrominance Huffman AC mincode memory (odd)." range="31:24" property="RW"/>
				<Member name="hac_ch_mincode" description="Chrominance Huffman AC mincode memory (even)." range="23:16" property="RW"/>
				<Member name="hac_lu_mincode" description="Luminance Huffman AC mincode memory (odd)." range="15:8" property="RW"/>
				<Member name="hac_lu_mincode" description="Luminance Huffman AC mincode memory (even)." range="7:0" property="RW"/>
				<Register offset="0x340"/>
				<Register offset="0x344"/>
				<Register offset="0x348"/>
				<Register offset="0x34c"/>
				<Register offset="0x350"/>
				<Register offset="0x354"/>
				<Register offset="0x358"/>
				<Register offset="0x35c"/>
			</RegisterGroup>
			<RegisterGroup name="HAC_BASE_TABLE" value="0x00000000" startoffset="0x360" endoffset="0x37C">
				<Member name="hac_ch_base" description="Chrominance Huffman AC base memory (odd)." range="31:24" property="RW"/>
				<Member name="hac_ch_base" description="Chrominance Huffman AC base memory (even)." range="23:16" property="RW"/>
				<Member name="hac_lu_base" description="Luminance Huffman AC base memory (odd)." range="15:8" property="RW"/>
				<Member name="hac_lu_base" description="Luminance Huffman AC base memory (even)." range="7:0" property="RW"/>
				<Register offset="0x360"/>
				<Register offset="0x364"/>
				<Register offset="0x368"/>
				<Register offset="0x36c"/>
				<Register offset="0x370"/>
				<Register offset="0x374"/>
				<Register offset="0x378"/>
				<Register offset="0x37c"/>
			</RegisterGroup>
			<RegisterGroup name="HAC_SYMBOL_TABLE" value="0x00000000" startoffset="0x400" endoffset="0x6BC">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="hac_ch_sym" description="Chrominance Huffman AC symbol memory." range="15:8" property="RW"/>
				<Member name="hac_lu_sym" description="Luminance Huffman AC symbol memory." range="7:0" property="RW"/>
				<Register offset="0x400"/>
				<Register offset="0x404"/>
				<Register offset="0x408"/>
				<Register offset="0x40c"/>
				<Register offset="0x410"/>
				<Register offset="0x414"/>
				<Register offset="0x418"/>
				<Register offset="0x41c"/>
				<Register offset="0x420"/>
				<Register offset="0x424"/>
				<Register offset="0x428"/>
				<Register offset="0x42c"/>
				<Register offset="0x430"/>
				<Register offset="0x434"/>
				<Register offset="0x438"/>
				<Register offset="0x43c"/>
				<Register offset="0x440"/>
				<Register offset="0x444"/>
				<Register offset="0x448"/>
				<Register offset="0x44c"/>
				<Register offset="0x450"/>
				<Register offset="0x454"/>
				<Register offset="0x458"/>
				<Register offset="0x45c"/>
				<Register offset="0x460"/>
				<Register offset="0x464"/>
				<Register offset="0x468"/>
				<Register offset="0x46c"/>
				<Register offset="0x470"/>
				<Register offset="0x474"/>
				<Register offset="0x478"/>
				<Register offset="0x47c"/>
				<Register offset="0x480"/>
				<Register offset="0x484"/>
				<Register offset="0x488"/>
				<Register offset="0x48c"/>
				<Register offset="0x490"/>
				<Register offset="0x494"/>
				<Register offset="0x498"/>
				<Register offset="0x49c"/>
				<Register offset="0x4a0"/>
				<Register offset="0x4a4"/>
				<Register offset="0x4a8"/>
				<Register offset="0x4ac"/>
				<Register offset="0x4b0"/>
				<Register offset="0x4b4"/>
				<Register offset="0x4b8"/>
				<Register offset="0x4bc"/>
				<Register offset="0x4c0"/>
				<Register offset="0x4c4"/>
				<Register offset="0x4c8"/>
				<Register offset="0x4cc"/>
				<Register offset="0x4d0"/>
				<Register offset="0x4d4"/>
				<Register offset="0x4d8"/>
				<Register offset="0x4dc"/>
				<Register offset="0x4e0"/>
				<Register offset="0x4e4"/>
				<Register offset="0x4e8"/>
				<Register offset="0x4ec"/>
				<Register offset="0x4f0"/>
				<Register offset="0x4f4"/>
				<Register offset="0x4f8"/>
				<Register offset="0x4fc"/>
				<Register offset="0x500"/>
				<Register offset="0x504"/>
				<Register offset="0x508"/>
				<Register offset="0x50c"/>
				<Register offset="0x510"/>
				<Register offset="0x514"/>
				<Register offset="0x518"/>
				<Register offset="0x51c"/>
				<Register offset="0x520"/>
				<Register offset="0x524"/>
				<Register offset="0x528"/>
				<Register offset="0x52c"/>
				<Register offset="0x530"/>
				<Register offset="0x534"/>
				<Register offset="0x538"/>
				<Register offset="0x53c"/>
				<Register offset="0x540"/>
				<Register offset="0x544"/>
				<Register offset="0x548"/>
				<Register offset="0x54c"/>
				<Register offset="0x550"/>
				<Register offset="0x554"/>
				<Register offset="0x558"/>
				<Register offset="0x55c"/>
				<Register offset="0x560"/>
				<Register offset="0x564"/>
				<Register offset="0x568"/>
				<Register offset="0x56c"/>
				<Register offset="0x570"/>
				<Register offset="0x574"/>
				<Register offset="0x578"/>
				<Register offset="0x57c"/>
				<Register offset="0x580"/>
				<Register offset="0x584"/>
				<Register offset="0x588"/>
				<Register offset="0x58c"/>
				<Register offset="0x590"/>
				<Register offset="0x594"/>
				<Register offset="0x598"/>
				<Register offset="0x59c"/>
				<Register offset="0x5a0"/>
				<Register offset="0x5a4"/>
				<Register offset="0x5a8"/>
				<Register offset="0x5ac"/>
				<Register offset="0x5b0"/>
				<Register offset="0x5b4"/>
				<Register offset="0x5b8"/>
				<Register offset="0x5bc"/>
				<Register offset="0x5c0"/>
				<Register offset="0x5c4"/>
				<Register offset="0x5c8"/>
				<Register offset="0x5cc"/>
				<Register offset="0x5d0"/>
				<Register offset="0x5d4"/>
				<Register offset="0x5d8"/>
				<Register offset="0x5dc"/>
				<Register offset="0x5e0"/>
				<Register offset="0x5e4"/>
				<Register offset="0x5e8"/>
				<Register offset="0x5ec"/>
				<Register offset="0x5f0"/>
				<Register offset="0x5f4"/>
				<Register offset="0x5f8"/>
				<Register offset="0x5fc"/>
				<Register offset="0x600"/>
				<Register offset="0x604"/>
				<Register offset="0x608"/>
				<Register offset="0x60c"/>
				<Register offset="0x610"/>
				<Register offset="0x614"/>
				<Register offset="0x618"/>
				<Register offset="0x61c"/>
				<Register offset="0x620"/>
				<Register offset="0x624"/>
				<Register offset="0x628"/>
				<Register offset="0x62c"/>
				<Register offset="0x630"/>
				<Register offset="0x634"/>
				<Register offset="0x638"/>
				<Register offset="0x63c"/>
				<Register offset="0x640"/>
				<Register offset="0x644"/>
				<Register offset="0x648"/>
				<Register offset="0x64c"/>
				<Register offset="0x650"/>
				<Register offset="0x654"/>
				<Register offset="0x658"/>
				<Register offset="0x65c"/>
				<Register offset="0x660"/>
				<Register offset="0x664"/>
				<Register offset="0x668"/>
				<Register offset="0x66c"/>
				<Register offset="0x670"/>
				<Register offset="0x674"/>
				<Register offset="0x678"/>
				<Register offset="0x67c"/>
				<Register offset="0x680"/>
				<Register offset="0x684"/>
				<Register offset="0x688"/>
				<Register offset="0x68c"/>
				<Register offset="0x690"/>
				<Register offset="0x694"/>
				<Register offset="0x698"/>
				<Register offset="0x69c"/>
				<Register offset="0x6a0"/>
				<Register offset="0x6a4"/>
				<Register offset="0x6a8"/>
				<Register offset="0x6ac"/>
				<Register offset="0x6b0"/>
				<Register offset="0x6b4"/>
				<Register offset="0x6b8"/>
				<Register offset="0x6bc"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="PGD" i2cSupport="false">
			<Module baseAddress="0x10150000"/>
			<RegisterGroup name="DEC_START" description="DEC_START is a PNG enable register." value="0x00000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="png_dec_start" description="PNG decoding enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;After the PNG decoding is enabled, this bit is cleared automatically." range="0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="RESUME_START" description="RESUME_START is a stream resuming start register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="png_resume_start" description="Stream resuming enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;After the stream resuming is enabled, this bit is cleared automatically." range="0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="STRIDE" description="STRIDE is a final picture storage stride register." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="ahb_stride" description="Line stride (16-byte aligned)." range="15:0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="PNG_SIZE" description="PNG_SIZE is a picture size register." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:29" property="RW"/>
				<Member name="png_width" description="Picture width (in pixels). The actual value is subtracted 1 from the width." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RW"/>
				<Member name="png_height" description="Picture height (in pixels). The actual value is subtracted 1 from the height." range="12:0" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="PNG_TYPE" description="PNG_TYPE is a picture attribute register." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:19" property="RW"/>
				<Member name="stream_type" description="Input stream type select.&lt;br&gt;0: chunk&lt;br&gt;1: Z-lib stream" range="18" property="RW"/>
				<Member name="png_fun_sel" description="PGD function select.&lt;br&gt;0: act as the PNG decoder&lt;br&gt;1: act as the Z-lib decoder" range="17" property="RW"/>
				<Member name="png_interlace_type" description="Pass extraction select.&lt;br&gt;0: No pass is extracted.&lt;br&gt;1: Passes are extracted from seven passes." range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" property="RW"/>
				<Member name="png_color_type" description="Picture type.&lt;br&gt;000: gray picture&lt;br&gt;010: true color picture&lt;br&gt;011: index color picture&lt;br&gt;100: gray picture with α channel data&lt;br&gt;110: true color picture with α channel data&lt;br&gt;Other values: reserved" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" property="RW"/>
				<Member name="png_bitdepth" description="Bit depth.&lt;br&gt;0x1: 1 bit&lt;br&gt;0x2: 2 bits&lt;br&gt;0x4: 4 bits&lt;br&gt;0x8: 8 bits&lt;br&gt;0x10: 16 bits&lt;br&gt;Other values: reserved" range="4:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="FMT_OUT" description="FMT_OUT is a format conversion register." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="fmt_8_4_para" description="4-bit format that is converted from the 8-bit format.&lt;br&gt;000: ARGB4444&lt;br&gt;001: ARGB1555&lt;br&gt;010: RGB565&lt;br&gt;011: RGB555&lt;br&gt;100: RGB444&lt;br&gt;Other values: reserved" range="21:19" property="RW"/>
				<Member name="fmt_add_a_para" description="Transparent color processing mode when channel A is added.&lt;br&gt;0: do not use the transparent color&lt;br&gt;1: use the transparent color" range="18" property="RW"/>
				<Member name="fmt_16_8_para" description="Processing mode when a 16-bit format is converted into an 8-bit format.&lt;br&gt;0: discard the lower eight bits&lt;br&gt;1: process based on the formula H8 + ((L8 - H8 &gt; 128) ? 1:0)&lt;br&gt;Where, H8 indicates upper eight bits, and L8 indicates lower eight bits." range="17" property="RW"/>
				<Member name="fmt_8_para" description="Mode of stuffing lower bits when a 1-bit, 2-bit, or 4-bit format is converted into an 8-bit format.&lt;br&gt;0: stuff with 0&lt;br&gt;1: stuff the previous valid bit repeatedly" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RW"/>
				<Member name="fmt_8_4" description="Mode of converting a format into a 4-bit format.&lt;br&gt;0: no reversion&lt;br&gt;1: set bit[7:0] to ARGB8888, and convert the format into a 4-bit format" range="9" property="RW"/>
				<Member name="fmt_16_8" description="Bit depth conversion.&lt;br&gt;0: no reversion&lt;br&gt;1: convert the 16-bit depth into the 8-bit depth" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RW"/>
				<Member name="fmt_swap_a" description="A sequence change (8 bits or 16 bits).&lt;br&gt;0: no change&lt;br&gt;1: ABGR -&gt; BGRA/AGray -&gt; GrayA" range="6" property="RW"/>
				<Member name="fmt_swap_rgb" description="RGB sequence change (8 bits or 16 bits).&lt;br&gt;0: no change&lt;br&gt;1: BGR -&gt; RGB" range="5" property="RW"/>
				<Member name="fmt_del_a" description="Processing mode when channel A is deleted (8 bits or 16 bits).&lt;br&gt;0: no conversion&lt;br&gt;1: –A" range="4" property="RW"/>
				<Member name="fmt_add_a" description="Processing mode when channel A is added (8 bits or 16 bits).&lt;br&gt;0: no conversion&lt;br&gt;1: +A" range="3" property="RW"/>
				<Member name="fmt_gray_rgb" description="Conversion from a gray picture to an RGB picture (8 bits or 16 bits).&lt;br&gt;0: no conversion&lt;br&gt;1: Gray -&gt; BGR/AGray -&gt; ABGR" range="2" property="RW"/>
				<Member name="fmt_124_8" description="Conversion from a 1-bit/2-bit/4-bit gray picture to an 8-bit gray picture.&lt;br&gt;0: no conversion&lt;br&gt;1: 1 bit/2 bits/4 bits -&gt; 8 bits" range="1" property="RW"/>
				<Member name="fmt_byte_rev" description="Arrangement of a 1-bit/2-bit/4-bit pixel in a byte.&lt;br&gt;0: no change&lt;br&gt;1: change the arrangement" range="0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="BITBUFFER_STADDR" description="BITBUFFER_STADDR is a stream buffer start address register." value="0x00000000" startoffset="0x0020">
				<Member name="bb_staddr" description="Storage start address (in bytes, and 16-byte aligned) of the stream buffer." range="31:0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="BITBUFFER_ENDADDR" description="BITBUFFER_ENDADDR is a stream buffer end address register." value="0x00000000" startoffset="0x0024">
				<Member name="bb_endaddr" description="Storage end address (in bytes, and 16-byte aligned) of the stream buffer." range="31:0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="BITSTERAMS_STADDR" description="BITSTERAMS_STADDR is a stream start address register." value="0x00000000" startoffset="0x0028">
				<Member name="bs_staddr" description="Start address (in bytes) for storing streams." range="31:0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="BITSTERAMS_ENDADDR" description="BITSTERAMS_ENDADDR is a stream end address register." value="0x00000000" startoffset="0x002C">
				<Member name="bs_endddr" description="End address (in bytes) for storing streams." range="31:0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="PASS0_STADDR" description="PASS0_STADDR is the storage address register of the pass 0 reconstructed picture." value="0x00000000" startoffset="0x0030">
				<Member name="pass_0_staddr" description="Address (in bytes and 16-byte aligned) for storing the pass 0 reconstructed picture." range="31:0" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="PASS1_STADDR" description="PASS1_STADDR is the storage address register of the pass 1 reconstructed picture." value="0x00000000" startoffset="0x0034">
				<Member name="pass_1_staddr" description="Address (in bytes and 16-byte aligned) for storing the pass 1 reconstructed picture." range="31:0" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="PASS2_STADDR" description="PASS2_STADDR is the storage address register of the pass 2 reconstructed picture." value="0x00000000" startoffset="0x0038">
				<Member name="pass_2_staddr" description="Address (in bytes and 16-byte aligned) for storing the pass 2 reconstructed picture." range="31:0" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="PASS3_STADDR" description="PASS3_STADDR is the storage address register of the pass 3 reconstructed picture." value="0x00000000" startoffset="0x003C">
				<Member name="pass_3_staddr" description="Address (in bytes and 16-byte aligned) for storing the pass 3 reconstructed picture." range="31:0" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="PASS4_STADDR" description="PASS4_STADDR is the storage address register of the pass 4 reconstructed picture." value="0x00000000" startoffset="0x0040">
				<Member name="pass_4_staddr" description="Address (in bytes and 16-byte aligned) for storing the pass 4 reconstructed picture." range="31:0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="PASS5_STADDR" description="PASS5_STADDR is the storage address register of the pass 5 reconstructed picture." value="0x00000000" startoffset="0x0044">
				<Member name="pass_5_staddr" description="Address (in bytes and 16-byte aligned) for storing the pass 5 reconstructed picture." range="31:0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="PASS6_STADDR" description="PASS6_STADDR is the storage address register of the pass 6 reconstructed picture." value="0x00000000" startoffset="0x0048">
				<Member name="pass_6_staddr" description="Address (in bytes and 16-byte aligned) for storing the pass 6 reconstructed picture." range="31:0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="FINAL_STADDR" description="FINAL_STADDR is a reconstructed picture start address register." value="0x00000000" startoffset="0x004C">
				<Member name="final_st_adr" description="Start address (in bytes and 16-byte aligned) for storing the final reconstructed picture." range="31:0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="FINAL_ENDADDR" description="FINAL_ENDADDR is the reconstructed picture end address register." value="0x00000000" startoffset="0x0050">
				<Member name="final_end_adr" description="End address (in bytes and 16-byte aligned) for storing the final reconstructed picture." range="31:0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="PASS0_STRIDE" description="PASS0_STRIDE is pass 0 storage stride register." value="0x00000000" startoffset="0x005C">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="pass_0_stride" description="Pass 0 stride (16-byte aligned)." range="15:0" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="PASS1_STRIDE" description="PASS1_STRIDE is pass 1 storage stride register." value="0x00000000" startoffset="0x0060">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="pass_1_stride" description="Pass 1 stride (16-byte aligned)." range="15:0" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="PASS2_STRIDE" description="PASS2_STRIDE is pass 2 storage stride register." value="0x00000000" startoffset="0x0064">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="pass_2_stride" description="Pass 2 stride (16-byte aligned)." range="15:0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="PASS3_STRIDE" description="PASS3_STRIDE is pass 3 storage stride register." value="0x00000000" startoffset="0x0068">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="pass_3_stride" description="Pass 3 stride (16-byte aligned)." range="15:0" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="PASS4_STRIDE" description="PASS4_STRIDE is pass 4 storage stride register." value="0x00000000" startoffset="0x006C">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="pass_4_stride" description="Pass 4 stride (16-byte aligned)." range="15:0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="PASS5_STRIDE" description="PASS5_STRIDE is pass 5 storage stride register." value="0x00000000" startoffset="0x0070">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="pass_5_stride" description="Pass 5 stride (16-byte aligned)." range="15:0" property="RW"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="PASS6_STRIDE" description="PASS6_STRIDE is pass 6 storage stride register." value="0x00000000" startoffset="0x0074">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="pass_6_stride" description="Pass 6 stride (16-byte aligned)." range="15:0" property="RW"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="PNG_TRANS_COLOR0" description="PNG_TRANS_COLOR0 is the transparent color RG register." value="0x00000000" startoffset="0x0078">
				<Member name="trans_color_g" description="Transparent color G. The lower eight bits are valid in 8-bit format." range="31:16" property="RW"/>
				<Member name="trans_color_r" description="Transparent color R. The lower eight bits are valid in 8-bit format." range="15:0" property="RW"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="PNG_TRANS_COLOR1" description="PNG_TRANS_COLOR1 is the transparent color B register." value="0x00000000" startoffset="0x007C">
				<Member name="alpha" description="Stuffed value of channel A when channel A is added. The lower eight bits are valid in 8-bit format." range="31:16" property="RW"/>
				<Member name="trans_color_b" description="Values of the transparent color B and the transparent color of the gray picture. The lower eight bits are valid in 8-bit format." range="15:0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="RDC_ST_ADDR" description="RDC_ST_ADDR is a staggered storage start address register." value="0x00000000" startoffset="0x0080">
				<Member name="rdc_st_addr" description="Staggered storage start address. The buffer size is fixed at 32 KB for the PNG decoder." range="31:0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="FLT_ST_ADDR" description="FLT_ST_ADDR is an FLT upper adjacent storage start address register." value="0x00000000" startoffset="0x0088">
				<Member name="flt_st_addr" description="Start address (16-byte aligned) of the buffer for storing upper adjacent data of the FLT module." range="31:0" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="FLT_END_ADDR" description="FLT_END_ADDR is an FLT upper adjacent storage end address register." value="0x00000000" startoffset="0x008C">
				<Member name="flt_end_addr" description="End address of the buffer for storing upper adjacent data of the FLT module." range="31:0" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="PGD_AXI_COEF" description="PGD_AXI_COEF is an AXI configuration information register." value="0x00000000" startoffset="0x0090">
				<Member name="reserved" description="Reserved." range="31:21" property="RW"/>
				<Member name="pgd_rpt_num" description="Maximum number of times of arbitrating a port continuously. The recommended value is 2 or 3." range="20:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RW"/>
				<Member name="pgd_wr_osd" description="AXI write outstanding." range="11:8" property="RW"/>
				<Member name="pgd_rd_osd" description="AXI read outstanding." range="7:4" property="RW"/>
				<Member name="pgd_axi_id" description="AXI ID." range="3:0" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="PGD_AXI_TO" description="PGD_AXI_TO is an AXI timeout register." value="0x00000000" startoffset="0x0094">
				<Member name="reserved" description="Reserved." range="31:26" property="RW"/>
				<Member name="rd_to" description="Timeout occurred when a port is read." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RW"/>
				<Member name="wr_to" description="Timeout occurred when a port is written." range="9:0" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="INT" description="INT is an interrupt query register." value="0x00000000" startoffset="0x0100">
				<Member name="int_idat_crc_err" description="Interrupt indicating that an IDAT CRC error occurs.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this bit." range="31" property="RW"/>
				<Member name="int_adler_err" description="Interrupt indicating that an Adler32 error occurs.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this bit." range="30" property="RW"/>
				<Member name="int_zlib_cm_err" description="Interrupt indicating that the Z-lib streams are not compressed in deflate mode.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this bit." range="29" property="RW"/>
				<Member name="int_zlib_cinfo_err" description="Interrupt indicating that the size of the Z-lib stream deflate window is greater than 32 KB.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this bit." range="28" property="RW"/>
				<Member name="int_zlib_fdict_err" description="Interrupt indicating that the field of the Z-lib stream dictionary is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this bit." range="27" property="RW"/>
				<Member name="reserved" description="Reserved." range="26" property="RW"/>
				<Member name="int_zlib_btype_err" description="Interrupt indicating that the block type of the Z-lib stream is 3.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this bit." range="25" property="RW"/>
				<Member name="int_zlib_lenth_err" description="Interrupt indicating that an error occurs when the length of the uncompressed Z-lib stream is checked.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this bit." range="24" property="RW"/>
				<Member name="int_zlib_hlit_err" description="Interrupt indicating that the length of the dynamic Huffman literal table for decompressing the Z-lib stream is longer than 29.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this bit." range="23" property="RW"/>
				<Member name="int_zlib_hdist_err" description="Interrupt indicating that the length of the dynamic Huffman distance table for decompressing the Z-lib stream is longer than 31.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this bit." range="22" property="RW"/>
				<Member name="int_huff_dec_err" description="Interrupt indicating that there is no corresponding Huffman code.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this bit." range="21" property="RW"/>
				<Member name="int_dec_cpy_err" description="Interrupt indicating that the number of copy times is not 0 after the tables are decoded.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this bit." range="20" property="RW"/>
				<Member name="int_flt_type_err" description="Interrupt indicating that the filtering type is greater than 4 during filtering.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this bit." range="19" property="RW"/>
				<Member name="int_rdc_buf_err" description="Interrupt indicating that the end address is exceeded when the RDC module writes to a buffer.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this bit." range="18" property="RW"/>
				<Member name="int_flt_buf_err" description="Interrupt indicating that the end address is exceeded when the FLT module writes to a buffer.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this bit." range="17" property="RW"/>
				<Member name="int_fmt_buf_err" description="Interrupt indicating that the end address is exceeded when the FMT module writes to a buffer.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this bit." range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:3" property="RW"/>
				<Member name="int_dec_err" description="Interrupt indicating that a decoding error occurs.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this bit." range="2" property="RW"/>
				<Member name="int_bs_res" description="Interrupt indicating that the streams are used up.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this bit." range="1" property="RW"/>
				<Member name="int_dec_fnsh" description="Interrupt indicating that the current picture is decoded.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this bit." range="0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="INT_MASK" description="INT_MASK is an interrupt mask register." value="0x00000000" startoffset="0x0104">
				<Member name="intm_idat_crc_err" description="Mask of the interrupt indicating that an IDAT CRC error occurs.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="31" property="RW"/>
				<Member name="intm_adler_err" description="Mask of the interrupt indicating that an Adler32 error occurs.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="30" property="RW"/>
				<Member name="intm_zlib_cm_err" description="Mask of the interrupt indicating that the Z-lib streams are not compressed in deflate mode.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="29" property="RW"/>
				<Member name="intm_zlib_cinfo_err" description="Mask of the interrupt indicating that the size of the Z-lib stream deflate window is greater than 32 KB.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="28" property="RW"/>
				<Member name="intm_zlib_fdict_err" description="Mask of the interrupt indicating that the field of the Z-lib stream dictionary is 1.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="27" property="RW"/>
				<Member name="reserved" description="Reserved." range="26" property="RW"/>
				<Member name="intm_zlib_btype_err" description="Mask of the interrupt indicating that the block type of the Z-lib stream is 3.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="25" property="RW"/>
				<Member name="intm_zlib_lenth_err" description="Mask of the interrupt indicating that an error occurs when the length of the uncompressed Z-lib stream is checked.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="24" property="RW"/>
				<Member name="intm_zlib_hlit_err" description="Mask of the interrupt indicating that the length of the dynamic Huffman literal table for decompressing the Z-lib stream is longer than 29.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="23" property="RW"/>
				<Member name="intm_zlib_hdist_err" description="Mask of the interrupt indicating that the length of the dynamic Huffman distance table for decompressing the Z-lib stream is longer than 31.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="22" property="RW"/>
				<Member name="intm_huff_dec_err" description="Mask of the interrupt indicating that there is no corresponding Huffman code.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="21" property="RW"/>
				<Member name="intm_dec_cpy_err" description="Mask of the interrupt indicating that the number of copy times is not 0 after the tables are decoded.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="20" property="RW"/>
				<Member name="intm_flt_type_err" description="Mask of the interrupt indicating that the filtering type is greater than 4 during filtering.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="19" property="RW"/>
				<Member name="intm_rdc_buf_err" description="Interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;This interrupt indicates that the end address is exceeded when the RDC module writes to a buffer." range="18" property="RW"/>
				<Member name="intm_flt_buf_err" description="Interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;This interrupt indicates that the end address is exceeded when the FLT module writes to a buffer." range="17" property="RW"/>
				<Member name="intm_fmt_buf_err" description="Interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;This interrupt indicates that the end address is exceeded when the FMT module writes to a buffer." range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:2" property="RW"/>
				<Member name="intm_bs_res" description="Mask of the interrupt indicating that the streams are used up.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" property="RW"/>
				<Member name="intm_dec_fnsh" description="Mask of the interrupt indicating that the decoding is complete.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" property="RW"/>
				<Register offset="0x0104"/>
			</RegisterGroup>
			<RegisterGroup name="STOP_ERR" description="STOP_ERR is an error stop register." value="0x00000000" startoffset="0x0108">
				<Member name="stop_idat_crc_err" description="Whether to continue to perform decoding when an IDAT CRC error occurs.&lt;br&gt;0: continue to perform decoding&lt;br&gt;1: stop decoding" range="31" property="RW"/>
				<Member name="stop_adler_err" description="Whether to continue to perform decoding when an Adler32 error occurs.&lt;br&gt;0: continue to perform decoding&lt;br&gt;1: stop decoding" range="30" property="RW"/>
				<Member name="stop_zlib_cm_err" description="Whether to continue to perform decoding when the Z-lib streams are not compressed in deflate mode.&lt;br&gt;0: continue to perform decoding&lt;br&gt;1: stop decoding" range="29" property="RW"/>
				<Member name="stop_zlib_cinfo_err" description="Whether to continue to perform decoding when the size of the Z-lib stream deflate window is greater than 32 KB.&lt;br&gt;0: continue to perform decoding&lt;br&gt;1: stop decoding" range="28" property="RW"/>
				<Member name="stop_zlib_fdict_err" description="Whether to continue to perform decoding when the field of the Z-lib stream dictionary is 1.&lt;br&gt;0: continue to perform decoding&lt;br&gt;1: stop decoding" range="27" property="RW"/>
				<Member name="reserved" description="Reserved." range="26" property="RW"/>
				<Member name="stop_zlib_btype_err" description="Whether to continue to perform decoding when the block type of the Z-lib stream is 3.&lt;br&gt;0: continue to perform decoding&lt;br&gt;1: stop decoding" range="25" property="RW"/>
				<Member name="stop_zlib_lenth_err" description="Whether to continue to perform decoding when the length of the uncompressed Z-lib stream is checked.&lt;br&gt;0: continue to perform decoding&lt;br&gt;1: stop decoding" range="24" property="RW"/>
				<Member name="stop_zlib_hlit_err" description="Whether to continue to perform decoding when the length of the dynamic Huffman literal table for decompressing the Z-lib stream is longer than 29.&lt;br&gt;0: continue to perform decoding&lt;br&gt;1: stop decoding" range="23" property="RW"/>
				<Member name="stop_zlib_hdist_err" description="Whether to continue to perform decoding when the length of the dynamic Huffman distance table for decompressing the Z-lib stream is longer than 31.&lt;br&gt;0: continue to perform decoding&lt;br&gt;1: stop decoding" range="22" property="RW"/>
				<Member name="stop_huff_dec_err" description="Whether to continue to perform decoding when there is no corresponding Huffman code.&lt;br&gt;0: continue to perform decoding&lt;br&gt;1: stop decoding" range="21" property="RW"/>
				<Member name="stop_dec_cpy_err" description="Whether to continue to perform decoding when the number of copy times is not 0 after the tables are decoded.&lt;br&gt;0: continue to perform decoding&lt;br&gt;1: stop decoding" range="20" property="RW"/>
				<Member name="stop_flt_type_err" description="Whether to continue to perform decoding when the filtering type is greater than 4 during filtering.&lt;br&gt;0: continue to perform decoding&lt;br&gt;1: stop decoding" range="19" property="RW"/>
				<Member name="stop_rdc_buf_err" description="Whether to continue to perform decoding if the end address is exceeded when the RDC module writes to a buffer.&lt;br&gt;0: continue to perform decoding&lt;br&gt;1: stop decoding" range="18" property="RW"/>
				<Member name="stop_flt_buf_err" description="Whether to continue to perform decoding if the end address is exceeded when the FLT module writes to a buffer.&lt;br&gt;0: continue to perform decoding&lt;br&gt;1: stop decoding" range="17" property="RW"/>
				<Member name="stop_fmt_buf_err" description="Whether to continue to perform decoding if the end address is exceeded when the FMT module writes to a buffer.&lt;br&gt;0: continue to perform decoding&lt;br&gt;1: stop decoding" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:0" property="RW"/>
				<Register offset="0x0108"/>
			</RegisterGroup>
			<RegisterGroup name="CHUNK_IDAT_CNT" description="CHUNK_IDAT_CNT is an error count register." value="0x00000000" startoffset="0x010C">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="chunk_idat_err_cnt" description="Count of error IDAT chunks." range="15:8" property="RW"/>
				<Member name="chunk_idat_cnt" description="Total count of IDAT chunks." range="7:0" property="RW"/>
				<Register offset="0x010C"/>
			</RegisterGroup>
			<RegisterGroup name="RST_BUSY" description="RST_BUSY is soft reset readback register." value="0x00000001" startoffset="0x0110">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="rst_busy" description="Soft reset status.&lt;br&gt;0: reset&lt;br&gt;1: not reset" range="0" property="RW"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="TDE" i2cSupport="false">
			<Module baseAddress="0x10120000"/>
			<RegisterGroup name="TDE_VER" description="TDE_VER is the TDE version register." value="0x20080228" startoffset="0x800">
				<Member name="version" description="TDE version register" range="31:0" property="RO"/>
				<Register offset="0x800"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_RST" description="TDE_RST is the soft reset register. TDE_RST is to soft-reset the TDE (excluding the registerthat is accessible to the CPU). The TDE is in the idle status." value="0x00000000" startoffset="0x804">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="reset" description="Soft reset. After the reset takes effect, this bit is set to 0 automatically through the hardware." range="0" property="RW"/>
				<Register offset="0x804"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_CTRL" description="TDE_CTRL is the global control register. TDE_CTRL is used to control the internaloperations of the TDE.Note:The CPU can read or write four global control signals at random. The four global control signals do notalways take effect." value="0x00000000" startoffset="0x808">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="susp1" description="Suspend operation 1&lt;br&gt;0: Suspend operation 1 does not take effect.&lt;br&gt;1: Perform the suspend operation after the node command is complete.&lt;br&gt;The TDE is in suspend status. After the control bit is cleared by software, the TDE continues the internal operations." range="3" property="RW"/>
				<Member name="susp2" description="Suspend operation 2&lt;br&gt;0: Suspend operation 2 does not take effect.&lt;br&gt;1: The task is suspended after the current line operation is complete (the vertical resize and anti-flicker need to complete this command).&lt;br&gt;The TDE is in suspend status. After the control bit is cleared by software, the TDE continues the internal operations." range="2" property="RW"/>
				<Member name="susp3" description="Suspend operation 3&lt;br&gt;0: Suspend operation 3 does not take effect.&lt;br&gt;1: Perform the suspend operation after the latest node command is read.&lt;br&gt;The TDE is in suspend status. After the control bit is cleared by software, the TDE continues the internal operations." range="1" property="RW"/>
				<Member name="aqstart" description="AQ start task enable&lt;br&gt;0: not start&lt;br&gt;1: Write 1 to start the TDE task. After the TDE is started, this bit is set to 0 automatically by hardware.&lt;br&gt;When the TDE is in idle status, the AQ is enabled, and AQ start is set to 1, the AQ operation is started." range="0" property="RW"/>
				<Register offset="0x808"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_SQ_ADDR" description="TDE_SQ_ADDR is the instruction pointer register of the current SQ node. TDE_SQ_ADDRis used to display the current SQ node.Note:When the SQ is in operating status, TDE_SQ_ADDR is saved as the instruction pointer of thecurrent running SQ node.When the SQ is not in operating status, TDE_SQ_ADDR is saved as the last SQ node instructionpointer processed by the previous SQ." value="0x00000000" startoffset="0x80C">
				<Member name="cur_sq_node_addr" description="Start address for reporting the current node of the SQ" range="31:0" property="RO"/>
				<Register offset="0x80C"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_AQ_ADDR" description="TDE_AQ_ADDR is the instruction pointer register of the current AQ node. TDE_AQ_ADDRis used to display the current AQ node.Note:When the AQ is in operating status, TDE_AQ_ADDR is saved as the instruction pointer of thecurrent running AQ node.When the AQ is not in operating status, TDE_AQ_ADDR is saved as the last AQ node instructionpointer processed by the previous AQ." value="0x00000000" startoffset="0x810">
				<Member name="cur_aq_node_addr" description="Start address for reporting the current node of the AQ" range="31:0" property="RO"/>
				<Register offset="0x810"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_STA" description="TDE_STA is the operating status register. TDE_STA is used to display the internal operatingstatus of the TDE." value="0x00000000" startoffset="0x814">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="line_num" description="Number of lines that the current node has completed.&lt;br&gt;Note: line_num takes effect only when the TDE is normally or abnormally suspended; otherwise, line_num is invalid." range="27:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:4" property="-"/>
				<Member name="link_empty" description="Empty queue indicator." range="3" property="RO"/>
				<Member name="aqsq_exec" description="Internal working mode indicator of the TDE.&lt;br&gt;0: AQ processing mode&lt;br&gt;1: SQ processing mode" range="2" property="RO"/>
				<Member name="dq_busy" description="DMA queue idle indicator." range="1" property="RO"/>
				<Member name="busy" description="TDE busy indicator&lt;br&gt;0: idle&lt;br&gt;1: busy" range="0" property="RO"/>
				<Register offset="0x814"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_INT" description="TDE_INT is the interrupt status register. TDE_INT is used to display the internal interruptstatus of the TDE.Note:The AQ and SQ interrupts do not occur at the same time. Configure the four AQ and SQ interrupts in thefollowing sequence: link_compld &gt; node_compld &gt; line_susp &gt; rdy2start" value="0x00000000" startoffset="0x818">
				<Member name="error" description="An error occurs during the TDE processing, resulting in suspension.&lt;br&gt;Note: The error interrupt is not controlled by the interrupt mask register. Therefore, it is always valid." range="31" property="WC"/>
				<Member name="reserved" description="Reserved." range="30:20" property="-"/>
				<Member name="aq_rdy2start" description="After reading the latest node command, the AQ is suspended and interrupted." range="19" property="WC"/>
				<Member name="aq_line_susp" description="The current line of the current node in the AQ is suspended and interrupted." range="18" property="WC"/>
				<Member name="aq_node_compld" description="After the operations of the current node in the AQ are complete, the AQ is interrupted." range="17" property="WC"/>
				<Member name="aq_link_compld" description="After all the operations of the AQ are complete, the AQ is interrupted." range="16" property="WC"/>
				<Member name="reserved" description="Reserved." range="15:5" property="-"/>
				<Member name="sq_update" description="AQ requests for header update." range="4" property="WC"/>
				<Member name="sq_rdy2start" description="After reading the latest node command, the SQ is suspended and interrupted." range="3" property="WC"/>
				<Member name="sq_line_susp" description="The current line of the current node in the SQ is suspended and interrupted." range="2" property="WC"/>
				<Member name="sq_node_compld" description="After the operations of the current node in the SQ are complete, the SQ is interrupted." range="1" property="WC"/>
				<Member name="sq_link_compld" description="After all the operations of the SQ are complete, the SQ is interrupted." range="0" property="WC"/>
				<Register offset="0x818"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_AQ_CTRL" value="0x00000000" startoffset="0x82C">
				<Member name="reserved" description="Reserved." range="31:25" property="-"/>
				<Member name="aq_en" description="AQ enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="aq_oper_mode" description="AQ re-trigger mode&lt;br&gt;0x0: Start the next AQ after the current AQ is complete.&lt;br&gt;0x4: Start the next AQ after the current line of the current AQ node is complete.&lt;br&gt;Other values: reserved." range="23:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:0" property="-"/>
				<Register offset="0x82C"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_AQ_NADDR" description="TDE_AQ_NADDR is the AQ header pointer register." value="0x00000000" startoffset="0x830">
				<Member name="next_aq_node_addr" description="Start address for configuring the next node of the AQ.&lt;br&gt;Note: The start address must be 128-bit aligned, that is, the lower four bits of the address must be 0." range="31:0" property="RW"/>
				<Register offset="0x830"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_AQ_UPDATE" description="TDE_AQ_UPDATE is the AQ header update parameter flag register." value="0x00000000" startoffset="0x834">
				<Member name="next_aq_update_ind" description="Indication of the register to be updated by the next AQ node&lt;br&gt;For example, the value configured in this register is 0010_0000_1011_0001_0000_0000_0100_1110, which indicates that the registers to be updated in the next node are registers 1, 2, 3, 6, 16, 20, 21, 23, and 29. (For details about the registers, see Table 8-1.)" range="31:0" property="RW"/>
				<Register offset="0x834"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_NADDR" description="TDE_NADDR is the next instruction pointer register of the current operation." value="0x00000000" startoffset="0x838">
				<Member name="next_node_addr" description="Start address for configuring the next node of a queue." range="31:0" property="RO"/>
				<Register offset="0x838"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_UPDATE" description="TDE_UPDATE is the update parameter flag register of the next instruction of the currentoperation." value="0x00000000" startoffset="0x83C">
				<Member name="next_update_ind" description="Indication of the register to be updated by the next node of a queue.&lt;br&gt;For example, the value configured in this register is 0010_0000_1011_0001_0000_0000_0100_1110, which indicates that the registers to be updated in the next node are registers 1, 2, 3, 6, 16, 20, 21, 23, and 29. (For details of the registers, see Table 8-1.)" range="31:0" property="RO"/>
				<Register offset="0x83C"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_BUS_LIMITER" description="TDE_BUS_LIMITER is the bus traffic control register." value="0x80440000" startoffset="0x844">
				<Member name="clk_ctrl_en" description="TDE clock control enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:24" property="-"/>
				<Member name="r_outstd_max" description="Read channel outstanding." range="23:20" property="RW"/>
				<Member name="w_outstd_max" description="Write channel outstanding." range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="-"/>
				<Member name="bw_cnt" description="Clock cycle inserted between two bus requests." range="9:0" property="RW"/>
				<Register offset="0x844"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_BUS_MONITOR" description="TDE_BUS_MONITOR is the watchdog counter register." value="0x01000000" startoffset="0x848">
				<Member name="watchdog_cnt" description="Watchdog counter. Threshold of the watchdog counter. If the value of the internal watchdog counter of the TDE is greater than the threshold, the watchdog counter reports the TDE for suspension and interrupt." range="31:0" property="RW"/>
				<Register offset="0x848"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_AQ_UPDATE2" description="TDE_AQ_UPDATE2 is the AQ header update parameter flag register 2." value="0x00000000" startoffset="0x85C">
				<Member name="reserved" description="Reserved." range="31:13" property="-"/>
				<Member name="next_aq_update2_ind" description="Indication of the register to be updated by the next AQ node.&lt;br&gt;For example, the value configured in this register is 0010_0000_1011_0001_0000_0000_0100_1110, which indicates that the registers to be updated in the next node are registers 1, 2, 3, 6, 16, 20, 21, 23, and 29. (For details about the registers, see Table 8-1.)" range="12:0" property="RW"/>
				<Register offset="0x85C"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_UPDATE2" description="TDE_UPDATE2 is the update parameter flag register 2 of the next instruction of the currentoperation." value="0x00000000" startoffset="0x860">
				<Member name="reserved" description="Reserved." range="31:13" property="-"/>
				<Member name="next_update2_ind" description="Indication of the register to be updated by the next node of a queue.&lt;br&gt;For example, the value configured in this register is 0010_0000_1011_0001_0000_0000_0100_1110, which indicates that the registers to be updated in the next node are registers 1, 2, 3, 6, 16, 20, 21, 23, and 29. (For details about the registers, see Table 8-1.)" range="12:0" property="RO"/>
				<Register offset="0x860"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_REQ_TH" description="TDE_REQ_TH is the request threshold control register." value="0x00000000" startoffset="0x868">
				<Member name="reserved" description="Reserved." range="31:25" property="-"/>
				<Member name="req_th_en" description="Request threshold enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="req_th_3" description="Request threshold 3." range="23:18" property="RW"/>
				<Member name="req_th_2" description="Request threshold 2." range="17:12" property="RW"/>
				<Member name="req_th_1" description="Request threshold 1." range="11:6" property="RW"/>
				<Member name="req_th_0" description="Request threshold 0." range="5:0" property="RW"/>
				<Register offset="0x868"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_INS" value="0x00000000" startoffset="0x880">
				<Member name="last_block_flag" description="Flag of the last block.&lt;br&gt;1: last block&lt;br&gt;0: not last block" range="31" property="RO"/>
				<Member name="first_block_flag" description="Flag of the first block.&lt;br&gt;1: first block&lt;br&gt;0: not first block" range="30" property="RO"/>
				<Member name="block_flag" description="Block flag.&lt;br&gt;0: block does not exist&lt;br&gt;1: block exists" range="29" property="RO"/>
				<Member name="ocsc_conv" description="Output CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RO"/>
				<Member name="sq_irq_mask" description="0x00: interrupt mask&lt;br&gt;0x01: enable SQ line suspension or line interrupt&lt;br&gt;0x02: enable the suspension and interrupt when the SQ reads the latest node command but does not start the picture operation&lt;br&gt;0x04: enable the interrupt when the operations of the current SQ node are complete&lt;br&gt;0x08: enable the interrupt when the operations of the SQ are complete&lt;br&gt;0x10: enable the interrupt when the SQ header is updated&lt;br&gt;Other values: reserved" range="27:23" property="RO"/>
				<Member name="aq_irq_mask" description="0x0: interrupt mask&lt;br&gt;0x1: enable AQ line suspension or line interrupt&lt;br&gt;0x2: enable the suspension and interrupt when the AQ reads the latest node command but does not start the picture operation&lt;br&gt;0x4: enable the interrupt when the operations of the current AQ node are complete&lt;br&gt;0x8: enable the interrupt when the operations of the AQ are complete&lt;br&gt;Other values: reserved" range="22:19" property="RO"/>
				<Member name="mb_en" description="Macroblock operation enable." range="18" property="RO"/>
				<Member name="mb_mode" description="Macroblock processing mode.&lt;br&gt;000: high-quality luminance 2D filtering resize, VF/FF/HF&lt;br&gt;010: high-quality chroma 2D filtering resize or up-sampling, VF/HF&lt;br&gt;100: perform luminance and chroma combination after the chroma vertical and horizontal high-quality up-sampling (2D)&lt;br&gt;110: perform luminance and chroma combination (by copying chroma line, horizontal up-sampling of chroma, or not performing any operation on the chroma) and perform the luminance and chroma filtering resize (2D)&lt;br&gt;001: luminance hybrid mode&lt;br&gt;Others: reserved" range="17:15" property="RO"/>
				<Member name="clip" description="Clip enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RO"/>
				<Member name="icsc_sel" description="Input CSC selection.&lt;br&gt;0: src2 uses icsc&lt;br&gt;1: src1 uses icsc" range="13" property="RO"/>
				<Member name="color_key" description="Colorkey enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RO"/>
				<Member name="clut" description="CLUT enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" property="RO"/>
				<Member name="reserved" description="Reserved." range="10" property="-"/>
				<Member name="y2_en" description="Channel Y2 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RO"/>
				<Member name="y1_en" description="Channel Y1 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="_d_rsz" description="2D resize filter enable of the source bitmap 2 channel.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RO"/>
				<Member name="ics_conv" description="Input CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RO"/>
				<Member name="src2_mod" description="Source bitmap 2 operating mode.&lt;br&gt;00: source bitmap 2 prohibited&lt;br&gt;01: source bitmap 2 comes from the picture data in the memory&lt;br&gt;10: source bitmap 2 comes from the pattern data in the memory&lt;br&gt;11: source bitmap 2 comes from the color fill register" range="4:3" property="RO"/>
				<Member name="src1_mod" description="Source bitmap 1 operating mode.&lt;br&gt;000: source bitmap 1 prohibited&lt;br&gt;001: source bitmap 1 comes from the picture data in the memory (except direct copy)&lt;br&gt;011: source bitmap 1 comes from the color fill register (except direct filling)&lt;br&gt;101: perform the direct transfer function for source bitmap 1&lt;br&gt;111: perform the direct filling function for source bitmap 1&lt;br&gt;Other values: reserved" range="2:0" property="RO"/>
				<Register offset="0x880"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_S1_ADDR" description="TDE_S1_ADDR is the base address register of the source bitmap 1." value="0x00000000" startoffset="0x884">
				<Member name="s1_base_addr" description="Base address of source bitmap 1, namely, the address of the bitmap with the coordinate (0,0).&lt;br&gt;Byte and sub byte data type: The base address must be on the border of the byte. Pitch can be any multiple of byte.&lt;br&gt;Halfword data type: The base address must be on the border of halfword. Pitch must be a multiple of 2 x byte.&lt;br&gt;24-bit data type: The base address must be on the border of word. Pitch must be a multiple of 4 x byte.&lt;br&gt;Word data type: The base address must be on the border of word. Pitch must be a multiple of 4 x byte.&lt;br&gt;YCbCr422 data type: The base address must be on the border of word. Pitch must be a multiple of 4 x byte." range="31:0" property="RO"/>
				<Register offset="0x884"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_S1_TYPE" description="TDE_S1_TYPE is the type register of the source bitmap 1." value="0x00000000" startoffset="0x888">
				<Member name="reserved" description="Reserved." range="31:30" property="-"/>
				<Member name="rgb_exp" description="RGB extension mode.&lt;br&gt;0: stuff lower bits with 0&lt;br&gt;1: copy the values of upper bits to lower bits" range="29" property="RO"/>
				<Member name="reserved" description="Reserved." range="28:26" property="-"/>
				<Member name="v_scan_ord" description="Vertical scanning direction.&lt;br&gt;0: from top to bottom&lt;br&gt;1: from bottom to top" range="25" property="RO"/>
				<Member name="h_scan_ord" description="Horizontal scanning direction.&lt;br&gt;0: left to right&lt;br&gt;1: right to left" range="24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:22" property="-"/>
				<Member name="alpha_range" description="8-bit alpha range.&lt;br&gt;0: 0 to 128&lt;br&gt;1: 0 to 255" range="21" property="RO"/>
				<Member name="s1_color_fmt" description="Source bitmap 1 pixel format.&lt;br&gt;0x00: RGB444&lt;br&gt;0x01: RGB555&lt;br&gt;0x02: RGB565&lt;br&gt;0x03: RGB888&lt;br&gt;0x04: ARGB4444&lt;br&gt;0x05: ARGB1555&lt;br&gt;0x06: ARGB8565&lt;br&gt;0x07: ARGB8888&lt;br&gt;0x08: CLUT1 (the most significant bit (MSB) relates to the most right pixel, similar to little endian)&lt;br&gt;0x09: CLUT2 (the MSB relates to the most right pixel, similar to little endian)&lt;br&gt;0x0A: CLUT4 (the MSB relates to the most right pixel, similar to little endian)&lt;br&gt;0x0B: CLUT8&lt;br&gt;0x0C: ACLUT44&lt;br&gt;0x0D: ACLUT88&lt;br&gt;0x10: A1 (the MSB relates to the most right pixel, similar to little endian)&lt;br&gt;0x11: A8&lt;br&gt;0x12: YCbCr888&lt;br&gt;0x13: AYCbCr8888&lt;br&gt;0x14: YCbCr422 (start pixel X-coordinate is an even number and the pixel width is an even number&lt;br&gt;0x16: byte&lt;br&gt;0x17: halfword&lt;br&gt;0x18: YCbCr400MB&lt;br&gt;0x19: YCbCr422MBH(1*2) (start pixel X-coordinate is an even number and the pixel width is an even number)&lt;br&gt;0x1A: YCbCr422MBV(2*1)&lt;br&gt;0x1B: YCbCr420MB (start pixel X-coordinate is an even number and the pixel width is an even number)&lt;br&gt;0x1C: YCbCr444MB&lt;br&gt;Other values: reserved" range="20:16" property="RO"/>
				<Member name="pitch" description="Source bitmap 1 stride.&lt;br&gt;Byte and sub byte data type: The base address must be on the border of the byte. Pitch can be any multiple of byte.&lt;br&gt;Halfword data type: The base address must be on the border of halfword. Pitch must be a multiple of 2 x byte.&lt;br&gt;Word data type: The base address must be on the border of word. Pitch must be a multiple of 4 x byte.&lt;br&gt;YCbCr422 data type: The base address must be on the border of word. Pitch must be a multiple of 4 x byte." range="15:0" property="RO"/>
				<Register offset="0x888"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_S1_XY" description="TDE_S1_XY is the start position register of the source bitmap 1." value="0x00000000" startoffset="0x88C">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="y_coord" description="Y-coordinate of the picture to be processed by source bitmap 1 (related to vertical scanning direction)." range="27:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="x_coord" description="X-coordinate of the picture to be processed by source bitmap 1 (related to horizontal scanning direction)." range="11:0" property="RO"/>
				<Register offset="0x88C"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_S1_FILL" description="TDE_S1_FILL is the filling color register of the source bitmap 1." value="0x00000000" startoffset="0x890">
				<Member name="s1_color_fill" description="Filling color of the source bitmap 1.&lt;br&gt;Direct filling mode: Fill a pixel value according to the format of the picture supported by source bitmap 1. Lower-bit alignment is required for the filling position, for example, fill the 1bpp pixel into s1_color_fill bit[0].&lt;br&gt;Color filling mode: Use the ARGB or AYCbCr 32-bit true color configured in the software." range="31:0" property="RO"/>
				<Register offset="0x890"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_S2_ADDR" description="TDE_S2_ADDR is the base address register of the source bitmap 2." value="0x00000000" startoffset="0x894">
				<Member name="s2_base_addr" description="Base address of source bitmap 2, namely, the address of the bitmap with the coordinate (0,0).&lt;br&gt;Byte and sub byte data type: The base address must be on the border of the byte. Pitch can be any multiple of byte.&lt;br&gt;Halfword data type: The base address must be on the border of halfword. Pitch must be a multiple of 2 x byte.&lt;br&gt;Word data type: The base address must be on the border of word. Pitch must be a multiple of 4 x byte.&lt;br&gt;YCbCr422 data type: The base address must be on the border of word. Pitch must be a multiple of 4 x byte." range="31:0" property="RO"/>
				<Register offset="0x894"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_S2_TYPE" description="TDE_S2_TYPE is the type register of the source bitmap 2." value="0x00000000" startoffset="0x898">
				<Member name="reserved" description="Reserved." range="31:30" property="RO"/>
				<Member name="rgb_exp" description="RGB extension mode.&lt;br&gt;0: stuff lower bits with 0&lt;br&gt;1: copy the values of upper bits to lower bits" range="29" property="RO"/>
				<Member name="reserved" description="Reserved." range="28:26" property="RO"/>
				<Member name="v_scan_ord" description="Vertical scanning direction.&lt;br&gt;0: from top to bottom&lt;br&gt;1: from bottom to top" range="25" property="RO"/>
				<Member name="h_scan_ord" description="Horizontal scanning direction.&lt;br&gt;0: left to right&lt;br&gt;1: right to left" range="24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23" property="RO"/>
				<Member name="colorize_en" description="Colorize enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" property="RO"/>
				<Member name="alpha_range" description="8-bit alpha range.&lt;br&gt;0: 0 to 128&lt;br&gt;1: 0 to 255" range="21" property="RO"/>
				<Member name="s2_color_fmt" description="Source bitmap 2 pixel format.&lt;br&gt;0x00: RGB444&lt;br&gt;0x01: RGB555&lt;br&gt;0x02: RGB565&lt;br&gt;0x03: RGB888&lt;br&gt;0x04: ARGB4444&lt;br&gt;0x05: ARGB1555&lt;br&gt;0x06: ARGB8565&lt;br&gt;0x07: ARGB8888&lt;br&gt;0x08: CLUT4 (the MSB relates to the most right pixel)&lt;br&gt;0x09: CLUT2 (the MSB relates to the most right pixel)&lt;br&gt;0x0A: CLUT4 (the MSB relates to the most right pixel)&lt;br&gt;0x0B: CLUT8&lt;br&gt;0x0C: ACLUT44&lt;br&gt;0x0D: ACLUT88&lt;br&gt;0x10: A1 (the MSB relates to the most right pixel)&lt;br&gt;0x11: A8&lt;br&gt;0x12: YCbCr888&lt;br&gt;0x13: AYCbCr8888&lt;br&gt;0x14: YCbCr422 (start pixel X-coordinate is an even number and the pixel width is an even number)&lt;br&gt;0x18: YCbCr400MB&lt;br&gt;0x19: YCbCr422MBH(1*2) (start pixel X-coordinate is an even number and the pixel width is an even number)&lt;br&gt;0x1A: YCbCr422MBV(2*1)&lt;br&gt;0x1B: YCbCr420MB (start pixel X-coordinate is an even number and the pixel width is an even number)&lt;br&gt;0x1C: YCbCr444MB&lt;br&gt;Other values: reserved" range="20:16" property="RO"/>
				<Member name="pitch" description="Source bitmap 2 stride.&lt;br&gt;Byte and sub byte data type: The base address must be on the border of the byte. Pitch can be any multiple of byte.&lt;br&gt;Halfword data type: The base address must be on the border of halfword. Pitch must be a multiple of 2 x byte.&lt;br&gt;24-bit data type: The base address must be on the border of word. Pitch must be a multiple of 4 x byte.&lt;br&gt;Word data type: The base address must be on the border of word. Pitch must be a multiple of 4 x byte.&lt;br&gt;YCbCr422 data type: The base address must be on the border of word. Pitch must be a multiple of 4 x byte." range="15:0" property="RO"/>
				<Register offset="0x898"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_S2_XY" description="TDE_S2_XY is the start position register of the source bitmap 2." value="0x00000000" startoffset="0x89C">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="y_coord" description="Y-coordinate of the picture to be processed by source bitmap 2 (related to vertical scanning direction)." range="27:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="x_coord" description="X-coordinate of the picture to be processed by source bitmap 2 (related to horizontal scanning direction)." range="11:0" property="RO"/>
				<Register offset="0x89C"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_S2_SIZE" value="0x00000000" startoffset="0x8A0">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="s2_height" description="Height of source bitmap 2 picture." range="27:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="s2_width" description="Width of source bitmap 2 picture." range="11:0" property="RO"/>
				<Register offset="0x8A0"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_S2_FILL" description="TDE_S2_FILL is the filling color register of the source bitmap 2." value="0x00000000" startoffset="0x8A4">
				<Member name="s2_color_fill" description="Filling color of the source bitmap 2.&lt;br&gt;Color filling mode: Use the ARGB or AYCbCr 32-bit true color configured in the software." range="31:0" property="RO"/>
				<Register offset="0x8A4"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_TAR_ADDR" description="TDE_TAR_ADDR is the base address register of the target bitmap." value="0x00000000" startoffset="0x8A8">
				<Member name="target_base_addr" description="Base address of the target picture, namely, the address of the bitmap with the coordinate (0,0)&lt;br&gt;Byte and sub byte data type: The base address must be on the border of the byte. Pitch can be any multiple of byte.&lt;br&gt;Halfword data type: The base address must be on the border of halfword. Pitch must be a multiple of 2 x byte.&lt;br&gt;Word data type: The base address must be on the border of word. Pitch must be a multiple of 4 x byte.&lt;br&gt;YCbCr422 data type: The base address must be on the border of word. Pitch must be a multiple of 4 x byte." range="31:0" property="RO"/>
				<Register offset="0x8A8"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_TAR_TYPE" description="TDE_TAR_TYPE is the type register of the target bitmap." value="0x00000000" startoffset="0x8AC">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="dfe_firstline_oe" description="Output enable of the first line of anti-flicker.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="28" property="RO"/>
				<Member name="dfe_lastline_oe" description="Output enable of the last line of anti-flicker.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="27" property="RO"/>
				<Member name="rgb_round" description="RGB rounding mode.&lt;br&gt;0: round-up mode&lt;br&gt;1: 2%2 jitter" range="26" property="RO"/>
				<Member name="v_scan_ord" description="Vertical scanning direction.&lt;br&gt;0: from top to bottom&lt;br&gt;1: from bottom to top" range="25" property="RO"/>
				<Member name="h_scan_ord" description="Horizontal scanning direction.&lt;br&gt;0: left to right&lt;br&gt;1: right to left" range="24" property="RO"/>
				<Member name="alpha_from" description="Alpha source of the output data.&lt;br&gt;00: Value alpha is contained in the output data type. Alpha is the result of alpha blending resize or anti-flicker calculation.&lt;br&gt;01: Value alpha is contained in the output data type. Alpha comes from source bitmap 1.&lt;br&gt;10: Value alpha is contained in the output data type. Alpha comes from source bitmap 2.&lt;br&gt;11: Value alpha in the bitmap comes from the global alpha inside the chip.&lt;br&gt;Note: alpha_from takes effect except for alu_mode 4, 5, and 8 modes." range="23:22" property="RO"/>
				<Member name="alpha_range" description="8-bit alpha range.&lt;br&gt;0: 0 to 128&lt;br&gt;1: 0 to 255" range="21" property="RO"/>
				<Member name="target_color_fmt" description="Pixel format of target picture.&lt;br&gt;0x00: RGB444&lt;br&gt;0x01: RGB555&lt;br&gt;0x02: RGB565&lt;br&gt;0x03: RGB888&lt;br&gt;0x04: ARGB4444&lt;br&gt;0x05: ARGB1555&lt;br&gt;0x06: ARGB8565&lt;br&gt;0x07: ARGB8888&lt;br&gt;0x08: CLUT4 (the MSB relates to the most right pixel)&lt;br&gt;0x09: CLUT2 (the MSB relates to the most right pixel)&lt;br&gt;0x0A: CLUT4 (the MSB relates to the most right pixel)&lt;br&gt;0x0B: CLUT8&lt;br&gt;0x0C: ACLUT44&lt;br&gt;0x0D: ACLUT88&lt;br&gt;0x10: A1 (the MSB relates to the most right pixel)&lt;br&gt;0x11: A8&lt;br&gt;0x12: YCbCr888&lt;br&gt;0x13: AYCbCr8888&lt;br&gt;0x14: YCbCr422 (start pixel X-coordinate is an even number and the pixel width is an even number&lt;br&gt;0x16: byte&lt;br&gt;0x17: halfword&lt;br&gt;0x18: YCbCr400MB&lt;br&gt;0x19: YCbCr422MBH(1*2) (start pixel X-coordinate is an even number and the pixel width is an even number&lt;br&gt;0x1A: YCbCr422MBV(2*1)&lt;br&gt;0x1B: YCbCr420MB (start pixel X-coordinate is an even number and the pixel width is an even number)&lt;br&gt;0x1C: YCbCr444MB&lt;br&gt;Other values: reserved&lt;br&gt;Note: Bytes must be aligned for the output subbyte format data." range="20:16" property="RO"/>
				<Member name="pitch" description="Target figure stride.&lt;br&gt;Byte and sub byte data type: The base address must be on the border of the byte. Pitch can be any multiple of byte.&lt;br&gt;Halfword data type: The base address must be on the border of halfword. Pitch must be a multiple of 2 x byte.&lt;br&gt;24-bit data type: The base address must be on the border of word. Pitch must be a multiple of 4 x byte.&lt;br&gt;Word data type: The base address must be on the border of word. Pitch must be a multiple of 4 x byte.&lt;br&gt;YCbCr422 data type: The base address must be on the border of word. Pitch must be a multiple of 4 x byte." range="15:0" property="RO"/>
				<Register offset="0x8AC"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_TAR_XY" description="TDE_TAR_XY is the start position register of the target bitmap." value="0x00000000" startoffset="0x8B0">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="y_coord" description="Y-coordinate of the target picture (related to vertical scanning direction)." range="27:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="x_coord" description="X-coordinate of the target picture (related to horizontal scanning direction)." range="11:0" property="RO"/>
				<Register offset="0x8B0"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_TS_SIZE" description="TDE_TS_SIZE is the size register of the target bitmap (source bitmap 1).Note:In the case of non-macroblock operation, if the source bitmap 1 operation is involved, the size ofsource bitmap 1 is the same as that of the target bitmap.In the case of macroblock operation, the size of source bitmap 1 is related to the TDE_S2_SIZEregister. For details, see the TDE_S2_SIZE register." value="0x00000000" startoffset="0x8B4">
				<Member name="alpha_threshold_hi" description="When the output data is in ARGB1555 format, alpha_threshold (alpha_threshold_hi is high four bit and alpha_threshold_lo is low four bit) is used as the judgment threshold. When the output alpha is greater than or equal to alpha_threshold, the output 1-bit alpha value is 1; otherwise, the output 1-bit alpha value is 0." range="31:28" property="RO"/>
				<Member name="s1_height" description="Height of the output target/source bitmap 1 picture. (The size of the source bitmap 1 is always the same as that of the target picture.)" range="27:16" property="RO"/>
				<Member name="alpha_threshold_lo" description="When the output data is in ARGB1555 format, alpha_threshold (alpha_threshold_hi is high four bit and alpha_threshold_lo is low four bit) is used as the judgment threshold. When the output alpha is greater than or equal to alpha_threshold, the output 1-bit alpha value is 1; otherwise, the output 1-bit alpha value is 0." range="15:12" property="RO"/>
				<Member name="s1_width" description="Width of the output target/source bitmap 1 picture. (The size of the source bitmap 1 is always the same as that of the target picture.)" range="11:0" property="RO"/>
				<Register offset="0x8B4"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_COLOR_CONV" description="TDE_COLOR_CONV is the CLUT and CSC control register." value="0x00000000" startoffset="0x8B8">
				<Member name="alpha1" description="In ARGB1555 mode, if the RGB extension mode rgb_exp is 1, the alpha value is 1. When the alpha is extended to 8 bits, the alpha value is alpha1. The value ranges from 0x00 to 0xff. 0x00 indicates full transparent and 0xff indicates not transparent." range="31:24" property="RO"/>
				<Member name="alpha0" description="In ARGB1555 mode, if the RGB extension mode rgb_exp is 1, the alpha value is 0. When the alpha is extended to 8 bits, the alpha value is alpha0. The value ranges from 0x00 to 0xff. 0x00 indicates full transparent and 0xff indicates not transparent." range="23:16" property="RO"/>
				<Member name="icsc_custom_en" description="Customized input CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled. Use the customized CSC parameter." range="15" property="RO"/>
				<Member name="icsc_reload" description="Customized parameter update enable of input CSC.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RO"/>
				<Member name="ocsc_custom_en" description="Customized output CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled. Use the customized CSC parameter." range="13" property="RO"/>
				<Member name="ocsc_reload" description="Customized parameter update enable of output CSC.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RO"/>
				<Member name="reserved" description="Reserved." range="11" property="-"/>
				<Member name="clut_reload" description="CLUT update enable.&lt;br&gt;0: CLUT is not updated&lt;br&gt;1: CLUT reads the update in the memory" range="10" property="RO"/>
				<Member name="clut_mod" description="CLUT use mode.&lt;br&gt;0: convert CLUT index value to the true color&lt;br&gt;1: perform color correction by using the CLUT" range="9" property="RO"/>
				<Member name="reserved" description="Reserved." range="8:7" property="-"/>
				<Member name="out_chroma_fmt" description="Output chromatic color format.&lt;br&gt;0: unsigned integer (0 to 255)&lt;br&gt;1: 2 complement (~128 to +127)" range="6" property="RO/LLU"/>
				<Member name="out_color_space" description="Matrix used for output color conversion&lt;br&gt;0: picture matrix&lt;br&gt;1: video matrix" range="5" property="RO/LLU"/>
				<Member name="out_colorimetry" description="Output color conversion standard.&lt;br&gt;0: ITU-R BT.601&lt;br&gt;1: ITU-R BT.709" range="4" property="RO/LLU"/>
				<Member name="in_chroma_fmt" description="Input chromatic color format.&lt;br&gt;0: unsigned integer (0 to 255)&lt;br&gt;1: 2 complement (~128 to +127)" range="3" property="RO/LLU"/>
				<Member name="in_color_space" description="Matrix used for input color conversion&lt;br&gt;0: picture matrix&lt;br&gt;1: video matrix" range="2" property="RO/LLU"/>
				<Member name="in_rgb2yc" description="Input color conversion direction.&lt;br&gt;0: convert from YC to RGB&lt;br&gt;1: convert from RGB to YC" range="1" property="RO"/>
				<Member name="in_colorimetry" description="Input color conversion standard.&lt;br&gt;0: ITU-R BT.601&lt;br&gt;1: ITU-R BT.709" range="0" property="RO/LLU"/>
				<Register offset="0x8B8"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_CLUT_ADDR" description="TDE_CLUT_ADDR is the CLUT memory address register." value="0x00000000" startoffset="0x8BC">
				<Member name="clut_addr" description="Initial address of the color palette in word alignment." range="31:0" property="RO"/>
				<Register offset="0x8BC"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_2D_RSZ" description="TDE_2D_RSZ is the filter and resize control register." value="0x00000000" startoffset="0x8C0">
				<Member name="reserved" description="Reserved." range="31:27" property="-"/>
				<Member name="dfe_alpha_disable" description="Alpha anti-flicker enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="26" property="RO"/>
				<Member name="hf_coef_reload" description="Horizontal filter coefficient update enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" property="RO"/>
				<Member name="vf_coef_reload" description="Vertical filter coefficient update enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:19" property="RO"/>
				<Member name="coef_sym" description="Filter coefficient property.&lt;br&gt;1: asymmetric&lt;br&gt;0: symmetric" range="18" property="RO"/>
				<Member name="hf_ring_en" description="Mean value filter enable in the case of horizontal filter enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RO"/>
				<Member name="vf_ring_en" description="Mean value filter enable in the case of vertical filter enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:14" property="-"/>
				<Member name="alp_border_en" description="Alpha border processing enable.&lt;br&gt;00: disabled in horizontal and vertical directions&lt;br&gt;01: enabled in horizontal directions&lt;br&gt;10: enabled in vertical directions&lt;br&gt;11: enabled in horizontal and vertical directions" range="13:12" property="RO"/>
				<Member name="reserved" description="Reserved." range="11:10" property="-"/>
				<Member name="dfe_mod" description="Anti-flicker mode.&lt;br&gt;00: perform anti-flicker by using the fixed coefficient 0&lt;br&gt;01: use adaptive anti-flicker filter&lt;br&gt;10: use anti-flicker by using the test mode&lt;br&gt;11: reserved" range="9:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="vf_mod" description="Vertical filter mode.&lt;br&gt;00: disabled&lt;br&gt;01: vertical filter for the color channel&lt;br&gt;10: vertical filter for the alpha channel&lt;br&gt;11: vertical filter for the alpha channel and the color channel" range="5:4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:2" property="-"/>
				<Member name="hf_mod" description="Horizontal filter mode.&lt;br&gt;00: disabled&lt;br&gt;01: horizontal filter for the color channel&lt;br&gt;10: horizontal filter for the alpha channel&lt;br&gt;11: horizontal filter for the alpha channel and the color channel" range="1:0" property="RO"/>
				<Register offset="0x8C0"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_HF_COEF_ADDR" description="TDE_HF_COEF_ADDR is the memory address register of the horizontal filter coefficient." value="0x00000000" startoffset="0x8C4">
				<Member name="hf_coef_addr" description="Initial address of the horizontal filter coefficient" range="31:0" property="RO"/>
				<Register offset="0x8C4"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_VF_COEF_ADDR" description="TDE_VF_COEF_ADDR is the memory address register of the vertical filter coefficient." value="0x00000000" startoffset="0x8C8">
				<Member name="vf_coef_addr" description="Initial address of the vertical filter coefficient" range="31:0" property="RO"/>
				<Register offset="0x8C8"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_RSZ_HSTEP" description="TDE_RSZ_HSTEP is the horizontal resize coefficient register.Note:Vertical and horizontal resize step = (Size of source bitmap 2 - 1) + (Size of target bitmap -1). In the caseof macroblock operation, the size of the source bitmap 2 may be the value of the luminance or chroma.For details, see the TDE_S2_SIZE register." value="0x00000000" startoffset="0x8CC">
				<Member name="reserved" description="Reserved." range="31:20" property="-"/>
				<Member name="h_step" description="Resize step in horizontal direction (4-bit integer and 12-bit decimal)" range="19:0" property="RO"/>
				<Register offset="0x8CC"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_RSZ_Y_OFST" description="TDE_RSZ_Y_OFST is the phase offset register of the vertical filter." value="0x00000000" startoffset="0x8D0">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="v_ofst" description="The offset of output initial pixel to input initial pixel in vertical direction &lt;s,4,12&gt; (1-bit sign bit, 4-bit integer, 12-bit decimal)&lt;br&gt;Caution:&lt;br&gt;In the case of non-macroblock operation, v_ofst is 0.&lt;br&gt;In the case of macroblock operation, v_ofst is &lt;s,4,12&gt;." range="16:0" property="RO"/>
				<Register offset="0x8D0"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_RSZ_X_OFST" description="TDE_RSZ_X_OFST is the phase offset register of the horizontal filter." value="0x00000000" startoffset="0x8D4">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="h_ofst" description="The offset of output initial line to input initial line in horizontal direction &lt;s,4,12&gt; (1-bit sign bit, 4-bit integer, 12-bit decimal)&lt;br&gt;Note:&lt;br&gt;In the case of non-macroblock operation, h_ofst is an integer of &lt;u,4,12&gt;.&lt;br&gt;In the case of macroblock operation, h_ofst is &lt;s,4,12&gt;." range="16:0" property="RO"/>
				<Register offset="0x8D4"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_DFE_COEF0" description="TDE_DFE_COEF0 indicates the anti-flicker coefficient 0 register." value="0x00000000" startoffset="0x8D8">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="threshold0" description="If the luminance difference of three adjacent lines is less than the value, use group 0 coefficients." range="27:24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:16" property="-"/>
				<Member name="coef0_cur_line" description="Current line (line K) coefficients of group 0 anti-flicker, unsigned integer. The coefficients include 1-bit integer, 6-bit decimal, and &lt;u,1,6&gt;. The lower seven bits are valid." range="15:8" property="RO"/>
				<Member name="coef0_next_line" description="Previous line (line K-1) and the next line (line K+1) coefficients of group 0 anti-flicker, unsigned integer. The coefficients include 5-bit decimal and &lt;u,0,5&gt;. The lower five bits are valid." range="7:0" property="RO"/>
				<Register offset="0x8D8"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_DFE_COEF1" description="TDE_DFE_COEF1 indicates the anti-flicker coefficient 1 register." value="0x00000000" startoffset="0x8DC">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="threshold1" description="If the luminance difference of three adjacent lines is less than theshold1 but equal to or greater than threshold0, use group 1 coefficients." range="27:24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:16" property="-"/>
				<Member name="coef1_cur_line" description="Current line (line K) coefficients of group 1 anti-flicker, unsigned integer. The coefficients include 1-bit integer, 6-bit decimal, and &lt;u,1,6&gt;. The lower seven bits are valid." range="15:8" property="RO"/>
				<Member name="coef1_next_line" description="Previous line (line K-1) and the next line (line K+1) coefficients of group 1 anti-flicker, unsigned integer. The coefficients include 5-bit decimal and &lt;u,0,5&gt;. The lower five bits are valid." range="7:0" property="RO"/>
				<Register offset="0x8DC"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_DFE_COEF2" description="TDE_DFE_COEF2 indicates the anti-flicker coefficient 2 register." value="0x00000000" startoffset="0x8E0">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="threshold2" description="If the luminance difference of three adjacent lines is less than threshold1, use group 2 coefficients." range="27:24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:16" property="-"/>
				<Member name="coef2_cur_line" description="Current line (line K) coefficients of group 2 anti-flicker, unsigned integer. The coefficients include 1-bit integer, 6-bit decimal, and &lt;u,1,6&gt;. The lower seven bits are valid." range="15:8" property="RO"/>
				<Member name="coef2_next_line" description="Previous line (line K-1) and the next line (line K+1) coefficients of group 2 anti-flicker, unsigned integer. The coefficients include 5-bit decimal and &lt;u,0,5&gt;. The lower five bits are valid." range="7:0" property="RO"/>
				<Register offset="0x8E0"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_DFE_COEF3" description="TDE_DFE_COEF3 indicates the anti-flicker coefficient 3 register." value="0x00000000" startoffset="0x8E4">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="coef3_cur_line" description="Current line (line K) coefficients of group 3 anti-flicker, unsigned integer. The coefficients include 1-bit integer and 6-bit decimal. The lower seven bits are valid." range="15:8" property="RO"/>
				<Member name="coef3_next_line" description="Previous line (line K-1) and the next line (line K+1) coefficients of group 3 anti-flicker, unsigned integer. The coefficients include 5-bit. The lower five bits are valid." range="7:0" property="RO"/>
				<Register offset="0x8E4"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_ALU" description="TDE_ALU is the ALU and colorkey control register." value="0x00000000" startoffset="0x8E8">
				<Member name="reserved" description="Reserved." range="31" property="-"/>
				<Member name="ck_sel" description="Colorkey input selection.&lt;br&gt;00: colorkey operation on source bitmap 1&lt;br&gt;01: reserved&lt;br&gt;10: colorkey operation on source bitmap 2 before CLUT&lt;br&gt;11: colorkey operation on source bitmap 2 after CLUT" range="30:29" property="RO"/>
				<Member name="ck_alpha_mod" description="Alpha component operating mode in colorkey.&lt;br&gt;00: colorkey meets Alphamin ( Alpha ( Alphamax&lt;br&gt;01: colorkey meets Alpha &lt; Alphamin or lpha &gt; Alphamax&lt;br&gt;10: ignore alpha component in colorkey judgment&lt;br&gt;11: reserved" range="28:27" property="RO"/>
				<Member name="ck_r_mod" description="Red component operating mode in colorkey.&lt;br&gt;00: colorkey meets Rmin ( R ( Rmax&lt;br&gt;01: colorkey meets R &lt; Rmin and R &gt; Rmax&lt;br&gt;10: ignore red component in colorkey judgment&lt;br&gt;11: reserved" range="26:25" property="RO"/>
				<Member name="ck_g_mod" description="Green component operating mode in colorkey.&lt;br&gt;00: colorkey meets Gmin ( G ( Gmax&lt;br&gt;01: colorkey meets G &lt; Gmin and G &gt; Gmax&lt;br&gt;10: ignore green component in colorkey judgment&lt;br&gt;11: reserved" range="24:23" property="RO"/>
				<Member name="ck_b_mod" description="Blue component operating mode in colorkey.&lt;br&gt;00: colorkey meets Bmin ( B ( Bmax&lt;br&gt;01: colorkey meets B &lt; Bmin and B &gt; Bmax&lt;br&gt;10: ignore blue component in colorkey judgment&lt;br&gt;11: reserved" range="22:21" property="RO"/>
				<Member name="global_alpha" description="Global alpha value. Default value: 0x80.&lt;br&gt;If the bitmap contains alpha, multiply this alpha with the pixel alpha to get the alpha value of the alpha blending operation. If the bitmap does not contain alpha, take this alpha as the alpha value of the alpha blending operation. The value ranges from 0x00 to 0xff. 0x00 indicates full transparent and 0xff indicates not transparent." range="20:13" property="RO"/>
				<Member name="rgb_rop_mod" description="ROP mode of RGB component." range="12:9" property="RO"/>
				<Member name="alpha_rop_mod" description="ROP mode of alpha component." range="8:5" property="RO"/>
				<Member name="alpha_threshold_en" description="Alpha threshold enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RO"/>
				<Member name="alu_mod" description="ALU operating mode.&lt;br&gt;0x0: src1 bypass&lt;br&gt;0x1: logical mode&lt;br&gt;0x2: blending mode&lt;br&gt;0x3: reserved&lt;br&gt;0x4: clipmask in logical mode, first pass&lt;br&gt;0x5: clipmask in blending mode&lt;br&gt;0x6: MB concatenation&lt;br&gt;0x7: src2 bypass&lt;br&gt;0x8: clipmask in logical mode, second pass&lt;br&gt;Other values: reserved" range="3:0" property="RO"/>
				<Register offset="0x8E8"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_CK_MIN" description="TDE_CK_MIN is the colorkey 1 register." value="0x00000000" startoffset="0x8EC">
				<Member name="alpha_min" description="Minimum alpha value in the case of colorkey comparison. The value ranges from 0x00 to 0xff. 0x00 indicates full transparent and 0xff indicates not transparent." range="31:24" property="RO"/>
				<Member name="red_min" description="Minimum value of red component in the case of colorkey comparison." range="23:16" property="RO"/>
				<Member name="green_min" description="Minimum value of green component in the case of colorkey comparison." range="15:8" property="RO"/>
				<Member name="blue_min" description="Minimum value of blue component in the case of colorkey comparison (the filling position of index value during comparison)." range="7:0" property="RO"/>
				<Register offset="0x8EC"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_CK_MAX" description="TDE_CK_MAX is the colorkey 2 register." value="0x00000000" startoffset="0x8F0">
				<Member name="alpha_max" description="Maximum alpha value in the case of colorkey comparison. The value ranges from 0x00 to 0xff. 0x00 indicates full transparent and 0xff indicates not transparent." range="31:24" property="RO"/>
				<Member name="red_max" description="Maximum value of red component in the case of colorkey comparison." range="23:16" property="RO"/>
				<Member name="green_max" description="Maximum value of green component in the case of colorkey comparison." range="15:8" property="RO"/>
				<Member name="blue_max" description="Maximum value of blue component in the case of colorkey comparison (the filling position of index value during comparison)." range="7:0" property="RO"/>
				<Register offset="0x8F0"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_CLIP_START" description="TDE_CLIP_START is the start position register of clip." value="0x00000000" startoffset="0x8F4">
				<Member name="clip_mod" description="Clip operating mode.&lt;br&gt;0: The area to be updated is in the rectangular indicator scope (including border)&lt;br&gt;1: The area to be updated is out of the rectangular indicator scope (excluding border)" range="31" property="RO"/>
				<Member name="reserved" description="Reserved." range="30:28" property="-"/>
				<Member name="y_start" description="Start Y coordinate in the window to be clipped." range="27:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="x_start" description="Start X coordinate in the window to be clipped." range="11:0" property="RO"/>
				<Register offset="0x8F4"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_CLIP_STOP" description="TDE_CLIP_STOP is the end position register of clip." value="0x00000000" startoffset="0x8F8">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="y_stop" description="Stop Y coordinate in the window to be clipped." range="27:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="x_stop" description="Stop X coordinate in the window to be clipped." range="11:0" property="RO"/>
				<Register offset="0x8F8"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_Y1_ADDR" description="TDE_Y1_ADDR is the start address register of channel Y1." value="0x00000000" startoffset="0x8FC">
				<Member name="y1_base_addr" description="Base address of auxiliary channel (Y) of source bitmap 1, namely, the address of the bitmap with the coordinate (0,0)." range="31:0" property="RO"/>
				<Register offset="0x8FC"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_Y1_PITCH" description="TDE_Y1_PITCH is the line offset register of channel Y1." value="0x00000000" startoffset="0x900">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="y1_pitch" description="Stride of auxiliary channel (Y) of source bitmap 1 (only lower 14 bits are allowed)." range="15:0" property="RO"/>
				<Register offset="0x900"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_Y2_ADDR" description="TDE_Y2_PITCH is the line offset register of channel Y2." value="0x00000000" startoffset="0x904">
				<Member name="y2_base_addr" description="Base address of auxiliary channel (Y) of source bitmap 2, namely, the address of the bitmap with the coordinate (0,0)." range="31:0" property="RO"/>
				<Register offset="0x904"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_Y2_PITCH" description="TDE_Y2_PITCH is the line offset register of channel Y2." value="0x00000000" startoffset="0x908">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="y2_pitch" description="Stride of auxiliary channel (Y) of source bitmap 2 (only lower 14 bits are allowed)." range="15:0" property="RO"/>
				<Register offset="0x908"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_RSZ_VSTEP" description="TDE_RSZ_VSTEP is the vertical resize coefficient register.Note:Vertical and horizontal resize step = (Size of source bitmap 2 - 1) + (Size of target bitmap -1). In the caseof macroblock operation, the size of the source bitmap 2 may be the value of the luminance or chroma.For details, see the TDE_S2_SIZE register." value="0x00000000" startoffset="0x90C">
				<Member name="reserved" description="Reserved." range="31:20" property="-"/>
				<Member name="v_step" description="Resize step in horizontal direction (8-bit integer and 12-bit decimal)." range="19:0" property="RO"/>
				<Register offset="0x90C"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_ARGB_ORDER" description="TDE_ARGB_ORDER is the ARGB order register." value="0x00000000" startoffset="0x910">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="tar_argb_order" description="ARGB order of source bitmap 1 (descending order).&lt;br&gt;0x00: ARGB&lt;br&gt;0x01: ARBG&lt;br&gt;0x02: AGRB&lt;br&gt;0x03: AGBR&lt;br&gt;0x04: ABRG&lt;br&gt;0x05: ABGR&lt;br&gt;&lt;br&gt;0x06: RAGB&lt;br&gt;0x07: RABG&lt;br&gt;0x08: RGAB&lt;br&gt;0x09: RGBA&lt;br&gt;0x0a: RBAG&lt;br&gt;0x0b: RBGA&lt;br&gt;&lt;br&gt;0x0c: GRAB&lt;br&gt;0x0d: GRBA&lt;br&gt;0x0e: GARB&lt;br&gt;0x0f: GABR&lt;br&gt;0x10: GBRA&lt;br&gt;0x11: GBAR&lt;br&gt;&lt;br&gt;0x12: BRGA&lt;br&gt;0x13: BRAG&lt;br&gt;0x14: BGRA&lt;br&gt;0x15: BGAR&lt;br&gt;0x16: BARG&lt;br&gt;0x17: BAGR&lt;br&gt;Other values: reserved" range="20:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="src2_argb_order" description="ARGB order of source bitmap 1 (descending order).&lt;br&gt;0x00: ARGB&lt;br&gt;0x01: ARBG&lt;br&gt;0x02: AGRB&lt;br&gt;0x03: AGBR&lt;br&gt;0x04: ABRG&lt;br&gt;0x05: ABGR&lt;br&gt;&lt;br&gt;0x06: RAGB&lt;br&gt;0x07: RABG&lt;br&gt;0x08: RGAB&lt;br&gt;0x09: RGBA&lt;br&gt;0x0a: RBAG&lt;br&gt;0x0b: RBGA&lt;br&gt;&lt;br&gt;0x0c: GRAB&lt;br&gt;0x0d: GRBA&lt;br&gt;0x0e: GARB&lt;br&gt;0x0f: GABR&lt;br&gt;0x10: GBRA&lt;br&gt;0x11: GBAR&lt;br&gt;&lt;br&gt;0x12: BRGA&lt;br&gt;0x13: BRAG&lt;br&gt;0x14: BGRA&lt;br&gt;0x15: BGAR&lt;br&gt;0x16: BARG&lt;br&gt;0x17: BAGR&lt;br&gt;Other values: reserved" range="12:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="src1_argb_order" description="ARGB order of source bitmap 1 (descending order).&lt;br&gt;0x00: ARGB&lt;br&gt;0x01: ARBG&lt;br&gt;0x02: AGRB&lt;br&gt;0x03: AGBR&lt;br&gt;0x04: ABRG&lt;br&gt;0x05: ABGR&lt;br&gt;&lt;br&gt;0x06: RAGB&lt;br&gt;0x07: RABG&lt;br&gt;0x08: RGAB&lt;br&gt;0x09: RGBA&lt;br&gt;0x0a: RBAG&lt;br&gt;0x0b: RBGA&lt;br&gt;&lt;br&gt;0x0c: GRAB&lt;br&gt;0x0d: GRBA&lt;br&gt;0x0e: GARB&lt;br&gt;0x0f: GABR&lt;br&gt;0x10: GBRA&lt;br&gt;0x11: GBAR&lt;br&gt;&lt;br&gt;0x12: BRGA&lt;br&gt;0x13: BRAG&lt;br&gt;0x14: BGRA&lt;br&gt;0x15: BGAR&lt;br&gt;0x16: BARG&lt;br&gt;0x17: BAGR&lt;br&gt;Other values: reserved" range="4:0" property="RO"/>
				<Register offset="0x910"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_CK_MASK" description="TDE_CK_MASK is the colorkey mask register." value="0xFFFFFFFF" startoffset="0x914">
				<Member name="alpha_mask" description="Mask of colorkey A component." range="31:24" property="RO"/>
				<Member name="red_mask" description="Mask of colorkey R component." range="23:16" property="RO"/>
				<Member name="green_mask" description="Mask of colorkey G component." range="15:8" property="RO"/>
				<Member name="blue_mask" description="Mask of colorkey B component." range="7:0" property="RO"/>
				<Register offset="0x914"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_COLORIZE" description="TDE_COLORIZE is the colorize adjustment register." value="0x00000000" startoffset="0x918">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="colorize_r" description="Colorize R component." range="23:16" property="RO"/>
				<Member name="colorize_g" description="Colorize G component." range="15:8" property="RO"/>
				<Member name="colorize_b" description="Colorize B component." range="7:0" property="RO"/>
				<Register offset="0x918"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_ALPHA_BLEND" description="TDE_ALPHA_BLEND is the alpha blending configuration register." value="0x00000000" startoffset="0x91C">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="blend_rop_en" description="ROP enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RO"/>
				<Member name="src2_globalalpha_en" description="SRC2 global alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RO"/>
				<Member name="src2_pixelalpha_en" description="SRC2 pixel alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RO"/>
				<Member name="src2_multiglobal_en" description="SRC2 premultiply global alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RO"/>
				<Member name="src2_premulti_en" description="SRC2 premultiply enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RO"/>
				<Member name="src2_blend_mode" description="SRC2 blending mode.&lt;br&gt;0x0: ZERO&lt;br&gt;0x1: ONE&lt;br&gt;0x2: SRC2COLOR&lt;br&gt;0x3: INVSRC2COLOR&lt;br&gt;0x4: SRC2ALPHA&lt;br&gt;0x5: INVSRC2ALPHA&lt;br&gt;0x6: SRC1COLOR&lt;br&gt;0x7: INVSRC1COLOR&lt;br&gt;0x8: SRC1ALPHA&lt;br&gt;0x9: INVSRC1ALPHA&lt;br&gt;0xa: SRC2ALPHASAT&lt;br&gt;Other values: reserved" range="11:8" property="RO"/>
				<Member name="src1_globalalpha_en" description="SRC1 global alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RO"/>
				<Member name="src1_pixelalpha_en" description="SRC1 pixel alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RO"/>
				<Member name="src1_multiglobal_en" description="SRC1 premultiply global alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RO"/>
				<Member name="src1_premulti_en" description="SRC1 premultiply enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RO"/>
				<Member name="src1_blend_mode" description="SRC1 blending mode.&lt;br&gt;0x0: ZERO&lt;br&gt;0x1: ONE&lt;br&gt;0x2: SRC2COLOR&lt;br&gt;0x3: INVSRC2COLOR&lt;br&gt;0x4: SRC2ALPHA&lt;br&gt;0x5: INVSRC2ALPHA&lt;br&gt;0x6: SRC1COLOR&lt;br&gt;0x7: INVSRC1COLOR&lt;br&gt;0x8: SRC1ALPHA&lt;br&gt;0x9: INVSRC1ALPHA&lt;br&gt;0xa: SRC2ALPHASAT&lt;br&gt;Other values: reserved" range="3:0" property="RO"/>
				<Register offset="0x91C"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_ICSC_ADDR" description="TDE_ICSC_ADDR is the customized parameter table address register of the input CSC." value="0x00000000" startoffset="0x920">
				<Member name="icsc_addr" description="Start address of input CSC parameters, 128-bit alignment." range="31:0" property="RO"/>
				<Register offset="0x920"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_OCSC_ADDR" description="TDE_OCSC_ADDR is the customized parameter table address register of the output CSC." value="0x00000000" startoffset="0x924">
				<Member name="ocsc_addr" description="Start address of output CSC parameters, 128-bit alignment." range="31:0" property="RO"/>
				<Register offset="0x924"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="ADAC" i2cSupport="false">
			<Module baseAddress="0x10200000"/>
			<RegisterGroup name="PERI_ADAC0" description="PERI_ADAC0 is an AUDIO_DAC control register." value="0x00000082" startoffset="0x0038">
				<Member name="reserved" description="Description information." range="31:23" property="RW"/>
				<Member name="hsmute_r" description="Reserved." range="22" property="RW"/>
				<Member name="hsmute_l" description="Reserved." range="21" property="RW"/>
				<Member name="lmmute_r" description="Mute control of the audio-right channel.&lt;br&gt;0: unmute&lt;br&gt;1: mute" range="20" property="RW"/>
				<Member name="lmmute_l" description="Mute control of the audio-left channel.&lt;br&gt;0: unmute&lt;br&gt;1: mute" range="19" property="RW"/>
				<Member name="latch" description="Synchronization triggering control and valid at the rising edge.&lt;br&gt;Note: The function of the rising edge of the latch level is triggered. The latch-related registers are effective at the same time." range="18" property="RW"/>
				<Member name="ctr" description="Selection of a test mode.&lt;br&gt;00: normal working&lt;br&gt;10: digital filter transparent transmission&lt;br&gt;Other values: reserved" range="17:16" property="RW"/>
				<Member name="reserved" range="15" property="RW"/>
				<Member name="pdz" description="Power-down control of the DAC analog power.&lt;br&gt;0: power-down of the analog power&lt;br&gt;1: normal working" range="14" property="RW"/>
				<Member name="pdauxdrvrz" description="Output driver power-down control of the audio-right channel of the DAC.&lt;br&gt;0: power-down of the analog power&lt;br&gt;1: normal working" range="13" property="RW"/>
				<Member name="pdauxdrvlz" description="Output driver power-down control of the audio-left channel of the DAC.&lt;br&gt;0: power-down of the analog power&lt;br&gt;1: normal working" range="12" property="RW"/>
				<Member name="pdhsdrvrz" description="Reserved." range="11" property="RW"/>
				<Member name="pdhsdrvlz" description="Reserved." range="10" property="RW"/>
				<Member name="pddacrz" description="Power-down control of the audio-right channel of the DAC.&lt;br&gt;0: power-down of the analog power&lt;br&gt;1: normal working" range="9" property="RW"/>
				<Member name="pddaclz" description="Power-down control of the audio-left channel of the DAC.&lt;br&gt;0: power-down of the analog power&lt;br&gt;1: normal working" range="8" property="RW"/>
				<Member name="i2sfs" description="Selection of a sampling frequency.&lt;br&gt;0000: 8 kHz&lt;br&gt;0001: 11.025 kHz&lt;br&gt;0010: 12 kHz&lt;br&gt;0011: 16 kHz&lt;br&gt;0100: 22.05 kHz&lt;br&gt;0101: 24 kHz&lt;br&gt;0110: 32 kHz&lt;br&gt;0111: 44.1 kHz&lt;br&gt;1000: 48 kHz&lt;br&gt;1001: 88.2 kHz&lt;br&gt;1010: 96 kHz&lt;br&gt;1011: 192 kHz&lt;br&gt;Other values: reserved" range="7:4" property="RW"/>
				<Member name="i2smode" description="Selection of an I2S interface mode.&lt;br&gt;001: I2S justified&lt;br&gt;010: Left justified&lt;br&gt;011: Burst 1 format&lt;br&gt;100: Burst 2 format&lt;br&gt;101: Mono Burst 1 format&lt;br&gt;110: Mono Burst 2 format&lt;br&gt;111: reserved" range="3:1" property="RW"/>
				<Member name="mclksel" description="Selection of a DAC working clock.&lt;br&gt;0: 256(FS&lt;br&gt;1: 384(FS" range="0" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_ADAC1" description="PERI_ADAC1 is an AUDIO_DAC control register." value="0x00005454" startoffset="0x003C">
				<Member name="pbmix" description="Description information." range="31:16" property="RW"/>
				<Member name="lmvol" description="Volume control.&lt;br&gt;Bits [15:8] control the volume of the audio-left channel.&lt;br&gt;0x00: –126 dB&lt;br&gt;0x01: –124.5 dB&lt;br&gt;…&lt;br&gt;0x53: –1.5 dB&lt;br&gt;0x54: 0 dB&lt;br&gt;0x55: reserved&lt;br&gt;Bits [7:0] control the volume of the audio-right channel.&lt;br&gt;0x00: –126 dB&lt;br&gt;0x01: –124.5 dB&lt;br&gt;…&lt;br&gt;0x53: –1.5 dB&lt;br&gt;0x54: 0 dB&lt;br&gt;0x55: reserved" range="15:0" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="AO" i2cSupport="false">
			<Module baseAddress="0x10160000"/>
			<RegisterGroup name="AO_INT" description="AO_INT is an AO interrupt status register (soft reset)." value="0x00000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:27" property="-"/>
				<Member name="pcmo_over_st" description="PCMO buffer overflow interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="26" property="W1C"/>
				<Member name="iram_over_st" description="IATPRAM data overflow interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="25" property="W1C"/>
				<Member name="ichnl_over_st" description="IPCM channel overflow interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="24" property="W1C"/>
				<Member name="mfifo_low_st" description="MFIFO no data interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="23" property="W1C"/>
				<Member name="dfifo_low_st" description="DFIFO no data interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="22" property="W1C"/>
				<Member name="cfifo_low_st" description="CFIFO no data interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="21" property="W1C"/>
				<Member name="mchnl_low_st" description="MPCM channel underflow interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="20" property="W1C"/>
				<Member name="dchnl_low_st" description="DPCM channel underflow interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="19" property="W1C"/>
				<Member name="cchnl_low_st" description="CPCM channel underflow interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="18" property="W1C"/>
				<Member name="fade_stc" description="CPCM fade-in and fade-out or mute done interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="17" property="W1C"/>
				<Member name="fade_std" description="DPCM fade-in and fade-out or mute done interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="16" property="W1C"/>
				<Member name="fade_stm" description="MPCM fade-in and fade-out or mute done interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="15" property="W1C"/>
				<Member name="pts_stc" description="Valid PTS interrupt C.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="14" property="W1C"/>
				<Member name="pts_std" description="Valid PTS interrupt D.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="13" property="W1C"/>
				<Member name="pts_stm" description="Valid PTS interrupt M.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="12" property="W1C"/>
				<Member name="i2s_ctrl_ok" description="I2S_CTRL write done answer interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="11" property="W1C"/>
				<Member name="bustest_finish" description="Bus test done answer interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" property="W1C"/>
				<Member name="pes_lowflow_st" description="PES buffer no data interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="W1C"/>
				<Member name="chg_mod_st" description="Interrupt that occurs when the audio channel mode of code streams changes.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="W1C"/>
				<Member name="chg_smp_st" description="Interrupt that occurs when the sampling rate of code streams changes.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="W1C"/>
				<Member name="err_pes_len_st" description="PES packet length error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="W1C"/>
				<Member name="err_alloc_st" description="Allocation exception interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="W1C"/>
				<Member name="err_length_st" description="Interrupt that occurs when the previous frame of data decoded by the decoder is incorrect.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="W1C"/>
				<Member name="err_crc_st" description="Code stream CRC error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="W1C"/>
				<Member name="err_short_st" description="Interrupt that occurs when the frame length is shorter than the length indicated by the frame header.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="W1C"/>
				<Member name="err_hdr_st" description="Interrupt that occurs when the code stream header information is invalid.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="W1C"/>
				<Member name="dec_done_st" description="Decoding done interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="W1C"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="AO_INT_M" description="AO_INT_M is an AO interrupt mask register (hard reset)." value="0x07FFFFFF" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:27" property="-"/>
				<Member name="pcmo_over_m" description="PCMO buffer overflow interrupt mask.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="26" property="W1C"/>
				<Member name="iram_over_st_m" description="IATPRAM data overflow interrupt mask.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="25" property="W1C"/>
				<Member name="ichnl_over_st_m" description="IPCM channel overflow interrupt mask.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="24" property="W1C"/>
				<Member name="mfifo_low_st_m" description="MFIFO no data interrupt mask.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="23" property="W1C"/>
				<Member name="dfifo_low_st_m" description="DFIFO no data interrupt mask.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="22" property="W1C"/>
				<Member name="cfifo_low_st_m" description="CFIFO no data interrupt mask.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="21" property="W1C"/>
				<Member name="mchnl_low_st_m" description="MPCM channel underflow interrupt mask.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="20" property="W1C"/>
				<Member name="dchnl_low_st_m" description="DPCM channel underflow interrupt mask.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="19" property="W1C"/>
				<Member name="cchnl_low_st_m" description="CPCM channel underflow interrupt mask.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="18" property="W1C"/>
				<Member name="fade_stc_m" description="Mask of a CPCM fade-in and fade-out or mute done interrupt.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="17" property="W1C"/>
				<Member name="fade_std_m" description="Mask of a DPCM fade-in and fade-out or mute done interrupt.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="16" property="W1C"/>
				<Member name="fade_stm_m" description="Mask of an MPCM fade-in and fade-out or mute done interrupt.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="15" property="W1C"/>
				<Member name="pts_stc_m" description="Mask of valid PTS interrupt C.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="14" property="W1C"/>
				<Member name="pts_std_m" description="Mask of valid PTS interrupt D.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="13" property="W1C"/>
				<Member name="pts_stm_m" description="Mask of valid PTS interrupt M.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="12" property="W1C"/>
				<Member name="i2s_ctrl_ok_m" description="AO_I2S_CTRL write done answer interrupt mask.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="11" property="W1C"/>
				<Member name="bustest_finish_m" description="Bus test done answer interrupt mask.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="10" property="W1C"/>
				<Member name="pes_lowflow_m" description="PES buffer no data interrupt mask.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="9" property="W1C"/>
				<Member name="chg_mod_m" description="Mask of an interrupt that occurs when the audio channel mode of code streams changes.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="8" property="W1C"/>
				<Member name="chg_smp_m" description="Mask of an interrupt that occurs when the sampling rate of code streams changes.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="7" property="W1C"/>
				<Member name="err_pes_len_m" description="PES packet length error interrupt mask.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="6" property="W1C"/>
				<Member name="err_alloc_m" description="Allocation exception interrupt mask.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="5" property="W1C"/>
				<Member name="err_length_m" description="Mask of an interrupt that occurs when the previous frame of data decoded by the decoder is incorrect.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="4" property="W1C"/>
				<Member name="err_crc_m" description="Code stream CRC error interrupt mask.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="3" property="W1C"/>
				<Member name="err_short_m" description="Mask of an interrupt that occurs when the frame length is shorter than the length indicated by the frame header.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="2" property="W1C"/>
				<Member name="err_hdr_m" description="Mask of an interrupt that occurs when the code stream header information is invalid.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="1" property="W1C"/>
				<Member name="dec_done_m" description="Decoding done interrupt mask.&lt;br&gt;0: An interrupt is reported.&lt;br&gt;1: No interrupt is reported." range="0" property="W1C"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="AO_VERSION" description="AO_VERSION is a version register (hard reset)." value="0x20091226" startoffset="0x0008">
				<Member name="ao_verison" description="Version." range="31:0" property="RO"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="AO_PCM_FORMAT" description="AO_PCM_FORMAT is a PCM control register (soft reset)." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:23" property="-"/>
				<Member name="mute_cpcm_cmd" description="CPCM channel mute command.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="22" property="RW"/>
				<Member name="pause_cpcm_cmd" description="CPCM channel pause command.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="21" property="RW"/>
				<Member name="pause_cpcm_clr" description="CPCM channel pause or mute cancel command.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19" property="-"/>
				<Member name="mute_dpcm_cmd" description="DPCM channel mute command.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="18" property="RW"/>
				<Member name="pause_dpcm_cmd" description="DPCM channel pause command.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="17" property="RW"/>
				<Member name="pause_dpcm_clr" description="DPCM channel pause or mute cancel command.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="mute_mpcm_cmd" description="MPCM channel mute command.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="14" property="RW"/>
				<Member name="pause_mpcm_cmd" description="MPCM channel pause command.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="13" property="RW"/>
				<Member name="pause_mpcm_clr" description="MPCM channel pause or mute cancel command.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="-"/>
				<Member name="mpcm_format" description="MPCM channel output video format.&lt;br&gt;000: PCM 24 bit format&lt;br&gt;001: PCM 20 bit format&lt;br&gt;010: PCM 18 bit format&lt;br&gt;011: PCM 16 bit format&lt;br&gt;Other values: reserved" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="dpcm_format" description="DPCM channel output audio format.&lt;br&gt;000: PCM 24 bit format&lt;br&gt;001: PCM 20 bit format&lt;br&gt;010: PCM 18 bit format&lt;br&gt;011: PCM 16 bit format&lt;br&gt;Other values: reserved" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="cpcm_format" description="CPCM channel output audio format.&lt;br&gt;000: PCM 24 bit format&lt;br&gt;001: PCM 20 bit format&lt;br&gt;010: PCM 18 bit format&lt;br&gt;011: PCM 16 bit format&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="AO_I2S_CTRL" description="AO_I2S_CTRL is an I2S control register (hard reset)." value="0x00000000" startoffset="0x0010">
				<Member name="pcm_precision" description="Selection of the width of the recording PCM mode.&lt;br&gt;0: 8-bit mode&lt;br&gt;1: 16-bit mode" range="31" property="RW"/>
				<Member name="pcm_mode" description="Selection of the recording PCM mode.&lt;br&gt;0: standard mode&lt;br&gt;1: self-defined mode" range="30" property="RW"/>
				<Member name="spdif_bypass" description="Selection of S/PDIF transparent transmission.&lt;br&gt;0: not transparent transmission, and the data source comes from a CPCM channel and a DPCM channel.&lt;br&gt;1: transparent transmission, and the data source comes from an MPCM channel." range="29" property="RW"/>
				<Member name="i2s_record_en" description="Recording enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="i2s_ring_sel" description="Selection of an I2S inloop channel.&lt;br&gt;11: I2S0 output loopback&lt;br&gt;10: I2S1 output loopback&lt;br&gt;Others: not loopback" range="27:26" property="RW"/>
				<Member name="i2s_in_format" description="I2S data input format.&lt;br&gt;0: I2S format&lt;br&gt;1: PCM format" range="25" property="RW"/>
				<Member name="i2s_ring_ctrl" description="I2S loopback channel test.&lt;br&gt;0: not loopback&lt;br&gt;1: loopback" range="24" property="RW"/>
				<Member name="multi_i2s1_en" description="MULTI_I2S1 output enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="multi_i2s2_en" description="MULTI_I2S2 output enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" property="RW"/>
				<Member name="multi_i2s3_en" description="MULTI_I2S3 output enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="multi_i2s4_en" description="MULTI_I2S4 output enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="spdif_en" description="S/PDIF output enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" property="RW"/>
				<Member name="dac2_en" description="I2S 1 output enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="dac1_en" description="I2S 0 output enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="multi_bypass" description="Transparent transmission enable of MULTI_I2S output.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="ch_sel2" description="I2S 2 output audio-left and audio-right channel control.&lt;br&gt;000: The two audio channels play normally.&lt;br&gt;001: The two audio channels play the audio on the audio-left channel.&lt;br&gt;010: The two audio channels play the audio on the audio-right channel.&lt;br&gt;011: The two audio channels are interchanged.&lt;br&gt;100: The output of the audio-left and audio-right channels is the sum of the output of the audio-left channel and the output of the audio-right channel.&lt;br&gt;101: The audio-left channel is muted, and the audio-right channel plays the audio on the original audio-right channel.&lt;br&gt;110: The audio-right channel is muted, and the audio-left channel plays the audio on the original audio-left channel.&lt;br&gt;111: The audio-left and audio-right channels are muted." range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="-"/>
				<Member name="spdif_ch_sel" description="S/PDIF output audio-left and audio-right channel control.&lt;br&gt;000: The two audio channels play normally.&lt;br&gt;001: The two audio channels play the audio on the audio-left channel.&lt;br&gt;010: The two audio channels play the audio on the audio-right channel.&lt;br&gt;011: The two audio channels are interchanged.&lt;br&gt;100: The output of the audio-left and audio-right channels is the sum of the output of the audio-left channel and the output of the audio-right channel.&lt;br&gt;101: The audio-left channel is muted, and the audio-right channel plays the audio on the original audio-right channel.&lt;br&gt;110: The audio-right channel is muted, and the audio-left channel plays the audio on the original audio-left channel.&lt;br&gt;111: The audio-left and audio-right channels are muted." range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="ch_sel1" description="I2S 1 audio-left and audio-right channel control.&lt;br&gt;000: The two audio channels play normally.&lt;br&gt;001: The two audio channels play the audio on the audio-left channel.&lt;br&gt;010: The two audio channels play the audio on the audio-right channel.&lt;br&gt;011: The two audio channels are interchanged.&lt;br&gt;100: The output of the audio-left and audio-right channels is the sum of the output of the audio-left channel and the output of the audio-right channel.&lt;br&gt;101: The audio-left channel is muted, and the audio-right channel plays the audio on the original audio-right channel.&lt;br&gt;110: The audio-right channel is muted, and the audio-left channel plays the audio on the original audio-left channel.&lt;br&gt;111: The audio-left and audio-right channels are muted." range="6:4" property="RW"/>
				<Member name="ext1_ch_sel" description="Selection of an MULTI_I2S1 output mode.&lt;br&gt;00: MULTI_I2S1&lt;br&gt;01: I2S1&lt;br&gt;10: I2S2&lt;br&gt;11: MULTI_I2S1" range="3:2" property="RW"/>
				<Member name="precision" description="I2S output data precision.&lt;br&gt;00: 16 bits&lt;br&gt;01: 18 bits&lt;br&gt;10: 20 bits&lt;br&gt;11: 24 bits" range="1:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="AO_FADE_CTRL" description="AO_FADE_CTRL is a fade-in and fade-out control register (soft reset)." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="cpcm_fifo_level" description="Level setting of the CPCM FIFO.&lt;br&gt;00: The level of the CPCM FIFO is 56.&lt;br&gt;01: The level of the CPCM FIFO is 48.&lt;br&gt;10: The level of the CPCM FIFO is 40.&lt;br&gt;11: The level of the CPCM FIFO is 32." range="20:19" property="RW"/>
				<Member name="mpcm_fade_clr" description="Clear of the volume_real_mpcm value. The hardware automatically clears the value of this bit.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="18" property="WO"/>
				<Member name="dpcm_fade_clr" description="Clear of the volume_real_dpcm value. The hardware automatically clears the value of this bit.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="17" property="WO"/>
				<Member name="cpcm_fade_clr" description="Clear of the volume_real_cpcm value. The hardware automatically clears the value of this bit.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="16" property="WO"/>
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="mpcm_fade_mask" description="Mask of fade-in and fade-out of an MPCM channel.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="14" property="RW"/>
				<Member name="dpcm_fade_mask" description="Mask of fade-in and fade-out of a DPCM channel.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="13" property="RW"/>
				<Member name="cpcm_fade_mask" description="Mask of fade-in and fade-out of a CPCM channel.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="12" property="RW"/>
				<Member name="lim_rate_mpcm" description="Fade-in and fade-out rate control of an MPCM channel.&lt;br&gt;0000: The rate changes once for one sampling point.&lt;br&gt;0001: The rate changes once for two sampling points.&lt;br&gt;0010: The rate changes once for four sampling points.&lt;br&gt;0011: The rate changes once for eight sampling points.&lt;br&gt;0100: The rate changes once for 16 sampling points.&lt;br&gt;0101: The rate changes once for 32 sampling points.&lt;br&gt;0110: The rate changes once for 64 sampling points.&lt;br&gt;0111: The rate changes once for 128 sampling points.&lt;br&gt;1000: The rate changes once for 256 sampling points.&lt;br&gt;1001: The rate changes once for 384 sampling points.&lt;br&gt;1010: The rate changes once for 512 sampling points.&lt;br&gt;1011: The rate changes once for 768 sampling points.&lt;br&gt;1100: The rate changes once for 1024 sampling points.&lt;br&gt;1101: The rate changes once for 1536 sampling points.&lt;br&gt;1110: The rate changes once for 2048 sampling points.&lt;br&gt;1111: The rate changes once for 3584 sampling points." range="11:8" property="RW"/>
				<Member name="lim_rate_dpcm" description="Fade-in and fade-out rate control of a DPCM channel.&lt;br&gt;The values are the same as the values of lim_rate_mpcm." range="7:4" property="RW"/>
				<Member name="lim_rate_cpcm" description="Fade-in and fade-out rate control of a CPCM channel.&lt;br&gt;The values are the same as the values of lim_rate_mpcm." range="3:0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="AO_FADE_STATE" description="AO_FADE_STATE is a fade-in and fade-out status register (soft reset)." value="0x00282828" startoffset="0x0018">
				<Member name="reserved" description="Reserved." range="31:23" property="-"/>
				<Member name="volume_real_mpcm" description="Actual volume of an MPCM sound source.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;......&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7F: +6 dB" range="22:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="volume_real_dpcm" description="Actual volume of a DPCM sound source.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;...&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7F: +6 dB" range="14:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="volume_real_cpcm" description="Actual volume of a CPCM sound source.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;…&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7F: +6 dB" range="6:0" property="RO"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="AO_PTSM" description="AO_PTSM is an MPCM PTS data register (soft reset)." value="0x00000000" startoffset="0x0020">
				<Member name="ao_pts_datam" description="PTS data on an MPCM channel." range="31:0" property="RO"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="AO_PTSD" description="AO_PTSD is a DPCM PTS data register (soft reset)." value="0x00000000" startoffset="0x0024">
				<Member name="ao_pts_datad" description="PTS data on a DPCM channel." range="31:0" property="RO"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="AO_PTSC" description="AO_PTSC is a CPCM PTS data register (soft reset)." value="0x00000000" startoffset="0x0028">
				<Member name="ao_pts_datac" description="PTS data on a CPCM channel." range="31:0" property="RO"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="AO_MIXING_CTRL1" description="AO_MIXING_CTRL1 is mixing control register 1 (soft reset)." value="0x00000000" startoffset="0x002C">
				<Member name="reserved" description="Reserved." range="31:30" property="-"/>
				<Member name="al_ctrl" description="Input source control of I2S1 output audio-left channel mixing.&lt;br&gt;Bit[29] indicates interchange of mixing coefficients.&lt;br&gt;Bit[28] indicates that the CPCM input is available.&lt;br&gt;Bit[27] indicates that the DPCM input is available.&lt;br&gt;Bit[26] indicates that the MPCM input is available if the left and right of the CPCM input data are C0 and C1 respectively, the left and right of the DPCM input data are D0 and D1 respectively, and the left and right of the MPCM input data are M0 and M1 respectively. The mixing coefficients are A1 and A2. In the case of bit[29] = 0, the corresponding expressions of the output and the value of bit[28:24] are as follows:&lt;br&gt;00101: OUT = 0 * A1 + M1 * A2&lt;br&gt;00110: OUT = M0 * A1 + 0 * A2&lt;br&gt;00111: OUT = M0 * A1 + M1 * A2&lt;br&gt;01001: OUT = 0 * A1 + D1 * A2&lt;br&gt;01010: OUT = D0 * A1 + 0 * A2&lt;br&gt;01011: OUT = D0 * A1 + D1 * A2&lt;br&gt;10001: OUT = 0 * A1 + C1 * A2&lt;br&gt;10010: OUT = C0 * A1 + 0 * A2&lt;br&gt;10011: OUT = C0 * A1 + C1 * A2&lt;br&gt;01100: OUT = D0 * A1 + M0 * A2&lt;br&gt;01101: OUT = D0 * A1 + M1 * A2&lt;br&gt;01110: OUT = D1 * A1 + M0 * A2&lt;br&gt;01111: OUT = D1 * A1 + M1 * A2&lt;br&gt;10100: OUT = C0 * A1 + M0 * A2&lt;br&gt;10101: OUT = C0 * A1 + M1 * A2&lt;br&gt;10110: OUT = C1 * A1 + M0 * A2&lt;br&gt;10111: OUT = C1 * A1 + M1 * A2&lt;br&gt;11000: OUT = C0 * A1 + D0 * A2&lt;br&gt;11001: OUT = C0 * A1 + D1 * A2&lt;br&gt;11010: OUT = C1 * A1 + D0 * A2&lt;br&gt;11011: OUT = C1 * A1 + D1 * A2&lt;br&gt;000xx: OUT = 0&lt;br&gt;Others: invalid configuration, and OUT = 0&lt;br&gt;Note: In the case of bit[29] = 1, A1 and A2 in the preceding expressions are interchanged." range="29:24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:22" property="RW"/>
				<Member name="ar_ctrl" description="Input source control of I2S1 output audio-right channel mixing.&lt;br&gt;Bit[21] indicates interchange of mixing coefficients.&lt;br&gt;Bit[20] indicates that the CPCM input is available.&lt;br&gt;Bit[19] indicates that the DPCM input is available.&lt;br&gt;Bit[18] indicates that the MPCM input is available if the left and right of the CPCM input data are C0 and C1 respectively, the left and right of the DPCM input data are D0 and D1 respectively, and the left and right of the MPCM input data are M0 and M1 respectively. The mixing coefficients are A1 and A2. In the case of bit[21] = 0, the corresponding expressions of the output and the value of bit[20:16] are as follows:&lt;br&gt;00101: OUT = 0 * A1 + M1 * A2&lt;br&gt;00110: OUT = M0 * A1 + 0 * A2&lt;br&gt;00111: OUT = M0 * A1 + M1 * A2&lt;br&gt;01001: OUT = 0 * A1 + D1 * A2&lt;br&gt;01010: OUT = D0 * A1 + 0 * A2&lt;br&gt;01011: OUT = D0 * A1 + D1 * A2&lt;br&gt;10001: OUT = 0 * A1 + C1 * A2&lt;br&gt;10010: OUT = C0 * A1 + 0 * A2&lt;br&gt;10011: OUT = C0 * A1 + C1 * A2&lt;br&gt;01100: OUT = D0 * A1 + M0 * A2&lt;br&gt;01101: OUT = D0 * A1 + M1 * A2&lt;br&gt;01110: OUT = D1 * A1 + M0 * A2&lt;br&gt;01111: OUT = D1 * A1 + M1 * A2&lt;br&gt;10100: OUT = C0 * A1 + M0 * A2&lt;br&gt;10101: OUT = C0 * A1 + M1 * A2&lt;br&gt;10110: OUT = C1 * A1 + M0 * A2&lt;br&gt;10111: OUT = C1 * A1 + M1 * A2&lt;br&gt;11000: OUT = C0 * A1 + D0 * A2&lt;br&gt;11001: OUT = C0 * A1 + D1 * A2&lt;br&gt;11010: OUT = C1 * A1 + D0 * A2&lt;br&gt;11011: OUT = C1 * A1 + D1 * A2&lt;br&gt;000xx: OUT = 0&lt;br&gt;Others: invalid configuration, and OUT = 0&lt;br&gt;Note: In the case of bit[21] = 1, A1 and A2 in the preceding expressions are interchanged." range="21:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RW"/>
				<Member name="dl_ctrl" description="Input source control of S/PDIF output audio-left channel mixing.&lt;br&gt;Bit[13] indicates interchange of mixing coefficients.&lt;br&gt;Bit[12] indicates that the CPCM input is available.&lt;br&gt;Bit[11] indicates that the DPCM input is available.&lt;br&gt;Bit[10] indicates that the MPCM input is available if the left and right of the CPCM input data are C0 and C1 respectively, the left and right of the DPCM input data are D0 and D1 respectively, and the left and right of the MPCM input data are M0 and M1 respectively. The mixing coefficients are A1 and A2. In the case of bit[13] = 0, the corresponding expressions of the output and the value of bit[12:8] are as follows:&lt;br&gt;00101: OUT = 0 * A1 + M1 * A2&lt;br&gt;00110: OUT = M0 * A1 + 0 * A2&lt;br&gt;00111: OUT = M0 * A1 + M1 * A2&lt;br&gt;01001: OUT = 0 * A1 + D1 * A2&lt;br&gt;01010: OUT = D0 * A1 +0 * A2&lt;br&gt;01011: OUT = D0 * A1 + D1 * A2&lt;br&gt;10001: OUT = 0 * A1 + C1 * A2&lt;br&gt;10010: OUT = C0 * A1 + 0 * A2&lt;br&gt;10011: OUT = C0 * A1 + C1 * A2&lt;br&gt;01100: OUT = D0 * A1 + M0 * A2&lt;br&gt;01101: OUT = D0 * A1 + M1 * A2&lt;br&gt;01110: OUT = D1 * A1 + M0 * A2&lt;br&gt;01111: OUT = D1 * A1 + M1 * A2&lt;br&gt;10100: OUT = C0 * A1 + M0 * A2&lt;br&gt;10101: OUT = C0 * A1 + M1 * A2&lt;br&gt;10110: OUT = C1 * A1 + M0 * A2&lt;br&gt;10111: OUT = C1 * A1 + M1 * A2&lt;br&gt;11000: OUT = C0 * A1 + D0 * A2&lt;br&gt;11001: OUT = C0 * A1 + D1 * A2&lt;br&gt;11010: OUT = C1 * A1 + D0 * A2&lt;br&gt;11011: OUT = C1 * A1 + D1 * A2&lt;br&gt;000xx: OUT = 0&lt;br&gt;Others: invalid configuration, and OUT = 0&lt;br&gt;Note: In the case of bit[13] = 1, A1 and A2 in the preceding expressions are interchanged." range="13:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="dr_ctrl" description="Input source control of S/PDIF output audio-right channel mixing.&lt;br&gt;Bit[5] indicates interchange of mixing coefficients.&lt;br&gt;Bit[4] indicates that the CPCM input is available.&lt;br&gt;Bit[3] indicates that the DPCM input is available.&lt;br&gt;Bit[2] indicates that the MPCM input is available if the left and right of the CPCM input data are C0 and C1 respectively, the left and right of the DPCM input data are D0 and D1 respectively, and the left and right of the MPCM input data are M0 and M1 respectively. The mixing coefficients are A1 and A2. In the case of bit[5] = 0, the corresponding expressions of the output and the value of bit[4:0] are as follows:&lt;br&gt;00101: OUT = 0 * A1 + M1 * A2&lt;br&gt;00110: OUT = M0 * A1 + 0 * A2&lt;br&gt;00111: OUT = M0 * A1 + M1 * A2&lt;br&gt;01001: OUT = 0 * A1 + D1 * A2&lt;br&gt;01010: OUT = D0 * A1 + 0 * A2&lt;br&gt;01011: OUT = D0 * A1 + D1 * A2&lt;br&gt;10001: OUT= 0 * A1 + C1 * A2&lt;br&gt;10010: OUT = C0 * A1 + 0 * A2&lt;br&gt;10011: OUT = C0 * A1 + C1 * A2&lt;br&gt;01100: OUT = D0 * A1 + M0 * A2&lt;br&gt;01101: OUT = D0 * A1 + M1 * A2&lt;br&gt;01110: OUT = D1 * A1 + M0 * A2&lt;br&gt;01111: OUT = D1 * A1 + M1 * A2&lt;br&gt;10100: OUT = C0 * A1 + M0 * A2&lt;br&gt;10101: OUT = C0 * A1 + M1 * A2&lt;br&gt;10110: OUT = C1 * A1 + M0 * A2&lt;br&gt;10111: OUT = C1 * A1 + M1 * A2&lt;br&gt;11000: OUT = C0 * A1 + D0 * A2&lt;br&gt;11001: OUT = C0 * A1 + D1 * A2&lt;br&gt;11010: OUT = C1 * A1 + D0 * A2&lt;br&gt;11011: OUT = C1 * A1 + D1 * A2&lt;br&gt;000xx: OUT=0&lt;br&gt;Others: invalid configuration, and OUT = 0&lt;br&gt;Note: In the case of bit[5] = 1, A1 and A2 in the preceding expressions are interchanged." range="5:0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="AO_MIXING_CTRL2" description="AO_MIXING_CTRL2 is mixing control register 2 (soft reset)." value="0x00000000" startoffset="0x0030">
				<Member name="ext_cpcm_chsel" description="Selection of an MULTI_I2S audio mixing channel.&lt;br&gt;00: MULTI_I2S1 is selected for audio mixing.&lt;br&gt;01: MULTI_I2S2 is selected for audio mixing.&lt;br&gt;10: MULTI_I2S3 is selected for audio mixing.&lt;br&gt;11: MULTI_I2S4 is selected for audio mixing." range="31:30" property="-"/>
				<Member name="ml_ctrl" description="Input source control of MULTI_I2Sx output audio-left channel mixing. Note: In MULTI_I2Sx, x is selected by ext_cpcm_chsel.&lt;br&gt;Bit[29] indicates interchange of mixing coefficients.&lt;br&gt;Bit[28] indicates that the cpcm_ext input is available.&lt;br&gt;Bit[27] indicates that the DPCM input is available.&lt;br&gt;Bit[26] indicates that the MPCM input is available if the left and right of the CPCM input data are C0 and C1 respectively, the left and right of the DPCM input data are D0 and D1 respectively, and the left and right of the MPCM input data are M0 and M1 respectively. The mixing coefficients are A1 and A2. In the case of bit[29] = 0, the corresponding expressions of the output and the value of bit[28:24] are as follows:&lt;br&gt;00101: OUT = 0 * A1 + M1 * A2&lt;br&gt;00110: OUT = M0 * A1 + 0 * A2&lt;br&gt;00111: OUT = M0 * A1 + M1 * A2&lt;br&gt;01001: OUT = 0 * A1 + D1 * A2&lt;br&gt;01010: OUT = D0 * A1 + 0 * A2&lt;br&gt;01011: OUT = D0 * A1 + D1 * A2&lt;br&gt;10001: OUT = 0 * A1 + C1 * A2&lt;br&gt;10010: OUT = C0 * A1 + 0 * A2&lt;br&gt;10011: OUT = C0 * A1 + C1 * A2&lt;br&gt;01100: OUT = D0 * A1 + M0 * A2&lt;br&gt;01101: OUT = D0 * A1 + M1 * A2&lt;br&gt;01110: OUT = D1 * A1 + M0 * A2&lt;br&gt;01111: OUT = D1 * A1 + M1 * A2&lt;br&gt;10100: OUT = C0 * A1 + M0 * A2&lt;br&gt;10101: OUT = C0 * A1 + M1 * A2&lt;br&gt;10110: OUT = C1 * A1 + M0 * A2&lt;br&gt;10111: OUT = C1 * A1 + M1 * A2&lt;br&gt;11000: OUT = C0 * A1 + D0 * A2&lt;br&gt;11001: OUT = C0 * A1 + D1 * A2&lt;br&gt;11010: OUT = C1 * A1 + D0 * A2&lt;br&gt;11011: OUT = C1 * A1 + D1 * A2&lt;br&gt;000xx: OUT = 0&lt;br&gt;Others: invalid configuration, and OUT = 0&lt;br&gt;Note: In the case of bit[29] = 1, A1 and A2 in the preceding expressions are interchanged." range="29:24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:22" property="RW"/>
				<Member name="mr_ctrl" description="Input source control of MULTI_I2Sx output audio-right channel mixing. Note: In MULTI_I2Sx, x is selected by ext_cpcm_chsel.&lt;br&gt;Bit[21] indicates interchange of mixing coefficients.&lt;br&gt;Bit[20] indicates that the CPCM input is available.&lt;br&gt;Bit[19] indicates that the DPCM input is available.&lt;br&gt;Bit[18] indicates that the MPCM input is available if the left and right of the CPCM input data are C0 and C1 respectively, the left and right of the DPCM input data are D0 and D1 respectively, and the left and right of the MPCM input data are M0 and M1 respectively. The mixing coefficients are A1 and A2. In the case of bit[21] = 0, the corresponding expressions of the output and the value of bit[20:16] are as follows:&lt;br&gt;00101: OUT = 0 * A1 + M1 * A2&lt;br&gt;00110: OUT = M0 * A1 + 0 * A2&lt;br&gt;00111: OUT = M0 * A1 + M1 * A2&lt;br&gt;01001: OUT = 0 * A1 + D1 * A2&lt;br&gt;01010: OUT = D0 * A1 + 0 * A2&lt;br&gt;01011: OUT = D0 * A1 + D1 * A2&lt;br&gt;10001: OUT = 0 * A1 + C1 * A2&lt;br&gt;10010: OUT = C0 * A1 + 0 * A2&lt;br&gt;10011: OUT = C0 * A1 + C1 * A2&lt;br&gt;01100: OUT = D0 * A1 + M0 * A2&lt;br&gt;01101: OUT = D0 * A1 + M1 * A2&lt;br&gt;01110: OUT = D1 * A1 + M0 * A2&lt;br&gt;01111: OUT = D1 * A1 +M1 * A2&lt;br&gt;10100: OUT = C0 * A1 + M0 * A2&lt;br&gt;10101: OUT = C0 * A1 + M1 * A2&lt;br&gt;10110: OUT = C1 * A1 + M0 * A2&lt;br&gt;10111: OUT = C1 * A1 + M1 * A2&lt;br&gt;11000: OUT = C0 * A1 + D0 * A2&lt;br&gt;11001: OUT = C0 * A1 + D1 * A2&lt;br&gt;11010: OUT = C1 * A1 + D0 * A2&lt;br&gt;11011: OUT = C1 * A1 + D1 * A2&lt;br&gt;000xx: OUT = 0&lt;br&gt;Others: invalid configuration, and OUT = 0&lt;br&gt;Note: In the case of bit[21] = 1, A1 and A2 in the preceding expressions are interchanged." range="21:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RW"/>
				<Member name="al2_ctrl" description="Input source control of I2S2 output audio-left channel mixing.&lt;br&gt;Bit[13] indicates interchange of mixing coefficients.&lt;br&gt;Bit[12] indicates that the CPCM input is available.&lt;br&gt;Bit[11] indicates that the DPCM input is available.&lt;br&gt;Bit[10] indicates that the MPCM input is available if the left and right of the CPCM input data are C0 and C1 respectively, the left and right of the DPCM input data are D0 and D1 respectively, and the left and right of the MPCM input data are M0 and M1 respectively. The mixing coefficients are A1 and A2. In the case of bit[13] = 0, the corresponding expressions of the output and the value of bit[12:8] are as follows:&lt;br&gt;0b00101: OUT = 0 * A1 + M1 * A2&lt;br&gt;0b00110: OUT = M0 * A1 + 0 * A2&lt;br&gt;0b00111: OUT = M0 * A1 + M1 * A2&lt;br&gt;0b01001: OUT = 0 * A1 + D1 * A2&lt;br&gt;0b01010: OUT = D0 * A1 + 0 * A2&lt;br&gt;0b01011: OUT = D0 * A1 + D1 * A2&lt;br&gt;0b10001: OUT = 0 * A1 + C1 * A2&lt;br&gt;0b10010: OUT = C0 * A1 + 0 * A2&lt;br&gt;0b10011: OUT = C0 * A1 + C1 * A2&lt;br&gt;0b01100: OUT = D0 * A1 + M0 * A2&lt;br&gt;0b01101: OUT = D0 * A1 + M1 * A2&lt;br&gt;0b01110: OUT = D1 * A1 + M0 * A2&lt;br&gt;0b01111: OUT = D1 * A1 + M1 * A2&lt;br&gt;0b10100: OUT = C0 * A1 + M0 * A2&lt;br&gt;0b10101: OUT = C0 * A1 + M1 * A2&lt;br&gt;0b10110: OUT = C1 * A1 + M0 * A2&lt;br&gt;0b10111: OUT = C1 * A1 + M1 * A2&lt;br&gt;0b11000: OUT = C0 * A1 + D0 * A2&lt;br&gt;0b11001: OUT = C0 * A1 + D1 * A2&lt;br&gt;0b11010: OUT = C1 * A1 + D0 * A2&lt;br&gt;0b11011: OUT = C1 * A1 + D1 * A2&lt;br&gt;0b000xx: OUT=0&lt;br&gt;Others: invalid configuration, and OUT = 0&lt;br&gt;Note: In the case of bit[13] = 1, A1 and A2 in the preceding expressions are interchanged." range="13:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="ar2_ctrl" description="Input source control of I2S2 output audio-right channel mixing.&lt;br&gt;Bit[5] indicates interchange of mixing coefficients.&lt;br&gt;Bit[4] indicates that the CPCM input is available.&lt;br&gt;Bit[3] indicates that the DPCM input is available.&lt;br&gt;Bit[2] indicates that the MPCM input is available if the left and right of the CPCM input data are C0 and C1 respectively, the left and right of the DPCM input data are D0 and D1 respectively, and the left and right of the MPCM input data are M0 and M1 respectively. The mixing coefficients are A1 and A2. In the case of bit[5] = 0, the corresponding expressions of the output and the value of bit[4:0] are as follows:&lt;br&gt;00101: OUT = 0 * A1 + M1 * A2&lt;br&gt;00110: OUT = M0 * A1 + 0 * A2&lt;br&gt;00111: OUT = M0 * A1 + M1 * A2&lt;br&gt;01001: OUT = 0 * A1 + D1 * A2&lt;br&gt;01010: OUT = D0 * A1 + 0 * A2&lt;br&gt;01011: OUT = D0 * A1 + D1 * A2&lt;br&gt;10001: OUT = 0 * A1 + C1 * A2&lt;br&gt;10010: OUT = C0 * A1 + 0 * A2&lt;br&gt;10011: OUT = C0 * A1 + C1 * A2&lt;br&gt;01100: OUT = D0 * A1 + M0 * A2&lt;br&gt;01101: OUT = D0 * A1 + M1 * A2&lt;br&gt;01110: OUT = D1 * A1 + M0 * A2&lt;br&gt;01111: OUT = D1 * A1 + M1 * A2&lt;br&gt;10100: OUT = C0 * A1 + M0 * A2&lt;br&gt;10101: OUT = C0 * A1 + M1 * A2&lt;br&gt;10110: OUT = C1 * A1 + M0 * A2&lt;br&gt;10111: OUT = C1 * A1 + M1 * A2&lt;br&gt;11000: OUT = C0 * A1 + D0 * A2&lt;br&gt;11001: OUT = C0 * A1 + D1 * A2&lt;br&gt;11010: OUT = C1 * A1 + D0 * A2&lt;br&gt;11011: OUT = C1 * A1 + D1 * A2&lt;br&gt;000xx: OUT = 0&lt;br&gt;Others: invalid configuration, and OUT = 0&lt;br&gt;Note: In the case of bit[5] = 1, A1 and A2 in the preceding expressions are interchanged." range="5:0" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="AO_VOLD_CTRL" description="AO_VOLD_CTRL is an S/PDIF volume control register (soft reset)." value="0x28280000" startoffset="0x0034">
				<Member name="alpha1_ds" description="Sign of S/PDIF output audio channel mixing coefficient 1.&lt;br&gt;0: positive number&lt;br&gt;1: negative number" range="31" property="RW"/>
				<Member name="alpha1_d_real" description="Index of S/PDIF audio channel mixing coefficient 1." range="30:24" property="RO"/>
				<Member name="alpha2_ds" description="Sign of S/PDIF audio channel mixing coefficient 2.&lt;br&gt;0: positive number&lt;br&gt;1: negative number" range="23" property="RW"/>
				<Member name="alpha2_d_real" description="Index of S/PDIF audio channel mixing coefficient 2." range="22:16" property="RO"/>
				<Member name="alpha1_dch" description="Command for changing S/PDIF volume 1.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="15" property="WO"/>
				<Member name="alpha1_d" description="Target value of changing S/PDIF volume 1.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;...&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7F: +6 dB" range="14:8" property="RW"/>
				<Member name="alpha2_dch" description="Command for changing S/PDIF volume 2.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="7" property="WO"/>
				<Member name="alpha2_d" description="Target value of changing S/PDIF volume 2.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;...&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7F: +6 dB" range="6:0" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="AO_VOLA_CTRL1" description="AO_VOLA_CTRL1 is an I2S 1 output volume control register." value="0x28280000" startoffset="0x0038">
				<Member name="alpha1_a1s" description="Sign of I2S 1 output audio channel mixing coefficient 1.&lt;br&gt;0: positive number&lt;br&gt;1: negative number" range="31" property="RW"/>
				<Member name="alpha1_a1_real" description="Index of I2S 1 output audio channel mixing coefficient 1." range="30:24" property="RO"/>
				<Member name="alpha1_a2s" description="Sign of I2S 1 output audio channel mixing coefficient 2.&lt;br&gt;0: positive number&lt;br&gt;1: negative number" range="23" property="RW"/>
				<Member name="alpha1_a2_real" description="Index of I2S 1 output audio channel mixing coefficient 2.&lt;br&gt;The audio-left and audio-right channels of the analog output use the preceding mixing parameters and use the same formula. The only difference is that A and B use different input sources." range="22:16" property="RO"/>
				<Member name="alpha1_a1ch" description="Command for changing I2S 1 volume 1.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="15" property="WO"/>
				<Member name="alpha1_a1" description="Target value of changing I2S 1 volume 1.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;…&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7F: +6 dB" range="14:8" property="RW"/>
				<Member name="alpha1_a2ch" description="Command for changing I2S 1 volume 2.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="7" property="WO"/>
				<Member name="alpha1_a2" description="Target value of changing I2S 1 volume 2.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;...&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7F: +6 dB" range="6:0" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="AO_VOLA_CTRL2" description="AO_VOLA_CTRL2 is an I2S 2 output volume control register." value="0x28280000" startoffset="0x003C">
				<Member name="alpha2_a1s" description="Sign of I2S 2 output audio channel mixing coefficient 1.&lt;br&gt;0: positive number&lt;br&gt;1: negative number" range="31" property="RW"/>
				<Member name="alpha2_a1_real" description="Index of I2S 2 output audio channel mixing coefficient 1." range="30:24" property="RO"/>
				<Member name="alpha2_a2s" description="Sign of I2S 2 output audio channel mixing coefficient 2.&lt;br&gt;0: positive number&lt;br&gt;1: negative number" range="23" property="RW"/>
				<Member name="alpha2_a2_real" description="Index of I2S 2 output audio channel mixing coefficient 2.&lt;br&gt;The audio-left and audio-right channels of the analog output use the preceding mixing parameters and use the same formula. The only difference is that A and B use different input sources." range="22:16" property="RO"/>
				<Member name="alpha2_a1ch" description="Command for changing I2S 2 volume 1.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="15" property="WO"/>
				<Member name="alpha2_a1" description="Target value of changing I2S 2 volume 1.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;…&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7F: +6 dB" range="14:8" property="RW"/>
				<Member name="alpha2_a2ch" description="Command for changing I2S 2 volume 2.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="7" property="WO"/>
				<Member name="alpha2_a2" description="Target value of changing I2S 2 volume 2.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;…&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7F: +6 dB" range="6:0" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="AO_RD_CTRL" description="AO_RD_CTRL is a PCM operation control register (hard reset)." value="0x00000007" startoffset="0x0040">
				<Member name="reserved" description="Reserved." range="31:20" property="-"/>
				<Member name="es_endian_mod" description="Big and small endian mode of the ES.&lt;br&gt;B0, B1, B2, and B3 are data stored from the lower-bit addresses of the memory to the upper-bit addresses. Based on the value of a bit of endian_mode, the data word read value is as follows:&lt;br&gt;0: B0B1B2B3&lt;br&gt;1: B3B2B1B0" range="19" property="RW"/>
				<Member name="pcmo_endian_mod" description="Big and small endian mode of the PCMO.&lt;br&gt;B0, B1, B2, and B3 are data stored from the lower-bit addresses of the memory to the upper-bit addresses. Based on the value of a bit of endian_mode, the data word read value is as follows:&lt;br&gt;0: B0B1B2B3&lt;br&gt;1: B3B2B1B0" range="18" property="RW"/>
				<Member name="soft_pcmo_flag" description="Multiplexing setting of a CPCM buffer and a PCMO buffer.&lt;br&gt;0: The write pointer of the CPCM buffer uses audio_cpcm_wptr.&lt;br&gt;The read pointer of the PCMO buffer uses audio_pcmo_rptr.&lt;br&gt;1: The write pointer of the CPCM buffer uses audio_pcmo_wptr.&lt;br&gt;The read pointer of the PCMO buffer uses audio_cpcm_rptr." range="17" property="RW"/>
				<Member name="soft_ipcm_flag" description="Multiplexing setting of a CPCM buffer and an IPCM buffer.&lt;br&gt;0: The write pointer of the CPCM buffer uses audio_cpcm_wptr.&lt;br&gt;The read pointer of the IPCM buffer uses audio_ipcm_rptr.&lt;br&gt;1: The write pointer of the CPCM buffer uses audio_ipcm_wptr.&lt;br&gt;The read pointer of the IPCM buffer uses audio_cpcm_rptr." range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="volume_a1_mask" description="Mask of the command for changing the volume of analog channel 1.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="14" property="RW"/>
				<Member name="volume_a2_mask" description="Mask of the command for changing the volume of analog channel 2.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="13" property="RW"/>
				<Member name="volume_d_mask" description="Mask of the command for changing the volume of a digital channel.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="12" property="RW"/>
				<Member name="volume_m_mask" description="Mask of the command for changing the volume of an extended I2S channel.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="11" property="RW"/>
				<Member name="volume_a1_clr" description="Command for clearing the volume of analog channel 1.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="10" property="RW"/>
				<Member name="volume_a2_clr" description="Command for clearing the volume of analog channel 2.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="9" property="RW"/>
				<Member name="volume_d_clr" description="Command for clearing the volume of a digital channel.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="8" property="RW"/>
				<Member name="volume_m_clr" description="Command for clearing the volume of an extended I2S channel.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="7" property="RW"/>
				<Member name="endian_mode" description="Control of the big and small endian mode of IPCM, MPCM, DPCM, and CPCM from upper bits to lower bits.&lt;br&gt;B0, B1, B2, and B3 are data stored from the lower-bit addresses of the memory to the upper-bit addresses. Based on the value of a bit of endian_mode, the data word read value is as follows:&lt;br&gt;0: B0B1B2B3&lt;br&gt;1: B3B2B1B0" range="6:3" property="RW"/>
				<Member name="cpcm_stall" description="CPCM data control.&lt;br&gt;0: Permit preparation of CPCM data.&lt;br&gt;1: Stop preparation of CPCM data." range="2" property="RW"/>
				<Member name="dpcm_stall" description="DPCM data control.&lt;br&gt;0: Permit preparation of DPCM data.&lt;br&gt;1: Stop preparation of DPCM data." range="1" property="RW"/>
				<Member name="mpcm_stall" description="MPCM data control.&lt;br&gt;0: Permit preparation of MPCM data.&lt;br&gt;1: Stop preparation of MPCM data." range="0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="AO_FSM" description="AO_FSM is an AO state machine register (soft reset)." value="0xF0000000" startoffset="0x0044">
				<Member name="rst_busy" description="Status of the soft reset of a module.&lt;br&gt;0: completed&lt;br&gt;1: uncompleted" range="31" property="RO"/>
				<Member name="cpcm_fifo_aempty" description="cpcm_fifo almost empty flag.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="30" property="RO"/>
				<Member name="dpcm_fifo_aempty" description="dpcm_fifo almost empty flag.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="29" property="RO"/>
				<Member name="mpcm_fifo_aempty" description="mpcm_fifo almost empty flag.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="28" property="RO"/>
				<Member name="reserved" description="Reserved." range="27:19" property="-"/>
				<Member name="ext_cpcm_chnum" description="Number of extended CPCM multi-audio channels.&lt;br&gt;000: zero extended channels &lt;br&gt;001: two extended channels &lt;br&gt;010: four extended channels &lt;br&gt;011: six extended channels &lt;br&gt;100: eight extended channels" range="18:16" property="RO"/>
				<Member name="ao_pcm_stateb" description="State machine of the ao_pcmbypass module." range="15:12" property="RO"/>
				<Member name="ao_dma_state" description="State machine of the ao_dma module." range="11:8" property="RO"/>
				<Member name="ao_pcm_state" description="State machine of the ao_pcm module." range="7:0" property="RO"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="AO_CPCM_START" description="AO_CPCM_START is a CPCM buffer start address register (hard reset)." value="0x00000000" startoffset="0x0048">
				<Member name="ao_cpcm_start" description="Start address of a CPCM cycle buffer.&lt;br&gt;Note: The address is 8-word aligned. That is, the lower five bits must be set to 0." range="31:0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="AO_CPCM_END" description="AO_CPCM_END is a CPCM buffer end address register (hard reset)." value="0x00000000" startoffset="0x004C">
				<Member name="ao_cpcm_end" description="End address of a CPCM cycle buffer.&lt;br&gt;Note: The address is 8-word aligned. That is, the lower five bits must be set to 0." range="31:0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="AO_CPCM_WPTR" description="AO_CPCM_WPTR is a CPCM buffer write pointer register (hard reset)." value="0x00000000" startoffset="0x0050">
				<Member name="ao_cpcm_wptr" description="Write pointer of a CPCM cycle buffer.&lt;br&gt;Note: Bit[31] is a reversal bit. Bit[30:0] indicates a physical address. The address must be a word address." range="31:0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="AO_CPCM_RPTR" description="AO_CPCM_RPTR is a CPCM buffer read pointer register (hard reset)." value="0x00000000" startoffset="0x0054">
				<Member name="ao_cpcm_rptr" description="Read pointer of a CPCM cycle buffer.&lt;br&gt;Note: Bit[31] is a reversal bit. Bit[30:0] indicates a physical address. The address must be a word address." range="31:0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="AO_DPCM_START" description="AO_DPCM_START is a DPCM buffer start address register (hard reset)." value="0x00000000" startoffset="0x0058">
				<Member name="ao_dpcm_start" description="Start address of a DPCM cycle buffer." range="31:0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="AO_DPCM_END" description="AO_DPCM_END is a DPCM buffer end address register (hard reset)." value="0x00000000" startoffset="0x005C">
				<Member name="ao_dpcm_end" description="End address of a DPCM cycle buffer." range="31:0" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="AO_DPCM_WPTR" description="AO_DPCM_WPTR is a DPCM buffer write pointer register (hard reset)." value="0x00000000" startoffset="0x0060">
				<Member name="ao_dpcm_wptr" description="Write pointer of a DPCM cycle buffer." range="31:0" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="AO_DPCM_RPTR" description="AO_DPCM_RPTR is a DPCM buffer read pointer register (hard reset)." value="0x00000000" startoffset="0x0064">
				<Member name="ao_dpcm_rptr" description="Read pointer of a DPCM cycle buffer." range="31:0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="AO_MPCM_START" description="AO_MPCM_START is an MPCM buffer start address register (hard reset)." value="0x00000000" startoffset="0x0068">
				<Member name="ao_mpcm_start" description="Start address of an MPCM cycle buffer." range="31:0" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="AO_MPCM_END" description="AO_MPCM_END is an MPCM buffer end address register (hard reset)." value="0x00000000" startoffset="0x006C">
				<Member name="ao_mpcm_end" description="End address of an MPCM cycle buffer." range="31:0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="AO_MPCM_WPTR" description="AO_MPCM_WPTR is an MPCM buffer write pointer register (hard reset)." value="0x00000000" startoffset="0x0070">
				<Member name="ao_mpcm_wptr" description="Write pointer of an MPCM cycle buffer." range="31:0" property="RW"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="AO_MPCM_RPTR" description="AO_MPCM_RPTR is an MPCM buffer read pointer register (hard reset)." value="0x00000000" startoffset="0x0074">
				<Member name="ao_mpcm_rptr" description="Read pointer of an MPCM cycle buffer." range="31:0" property="RW"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="AO_IPCM_START" description="AO_IPCM_START is an IPCM buffer start address register (hard reset)." value="0x00000000" startoffset="0x0078">
				<Member name="ao_ipcm_start" description="Reserved." range="31:0" property="RW"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="AO_IPCM_END" description="AO_IPCM_END is an IPCM buffer end address register (hard reset)." value="0x00000000" startoffset="0x007C">
				<Member name="ao_ipcm_end" description="Reserved." range="31:0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="AO_IPCM_WPTR" description="AO_IPCM_WPTR is an IPCM buffer write pointer register (hard reset)." value="0x00000000" startoffset="0x0080">
				<Member name="ao_ipcm_wptr" description="Reserved." range="31:0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="AO_IPCM_RPTR" description="AO_IPCM_RPTR is an IPCM buffer read pointer register (hard reset)." value="0x00000000" startoffset="0x0084">
				<Member name="ao_ipcm_rptr" description="Reserved." range="31:0" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="AO_CLFLOW_CNT" description="AO_CLFLOW_CNT is a CPCM buffer underflow threshold register (hard reset)." value="0x00000000" startoffset="0x0088">
				<Member name="ao_clflow_cnt" description="Underflow threshold of a CPCM cycle buffer." range="31:0" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="AO_DLFLOW_CNT" description="AO_DLFLOW_CNT is a DPCM buffer underflow threshold register (hard reset)." value="0x00000000" startoffset="0x008C">
				<Member name="ao_dlflow_cnt" description="Underflow threshold of a DPCM cycle buffer." range="31:0" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="AO_MLFLOW_CNT" description="AO_MLFLOW_CNT is an MPCM buffer underflow threshold register (hard reset)." value="0x00000000" startoffset="0x0090">
				<Member name="ao_mlflow_cnt" description="Underflow threshold of an MPCM cycle buffer." range="31:0" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="AO_IUFLOW_CNT" description="AO_IUFLOW_CNT is an IPCM buffer underflow threshold register (hard reset)." value="0x00000000" startoffset="0x0094">
				<Member name="ao_iuflow_cnt" description="Underflow threshold of an IPCM cycle buffer." range="31:0" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="AO_SW_VERSION" description="AO_SW_VERSION is a software driver version register (hard reset)." value="0x00000000" startoffset="0x0098">
				<Member name="ao_verison" description="Software driver version." range="31:0" property="RW"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
			<RegisterGroup name="AO_VOLM_CTRL" description="AO_VOLM_CTRL is a MULTI_I2S volume control register." value="0x28280000" startoffset="0x009C">
				<Member name="alpha1_ms" description="Sign of MULTI_I2S output audio channel mixing coefficient 1.&lt;br&gt;0: positive number&lt;br&gt;1: negative number" range="31" property="RW"/>
				<Member name="alpha1_m_real" description="Index of MULTI_I2S output audio channel mixing coefficient 1. This coefficient is used to adjust the volumes of the extended audio-left and audio-right channels." range="30:24" property="RO"/>
				<Member name="alpha2_ms" description="Sign of MULTI_I2S output audio channel mixing coefficient 2.&lt;br&gt;0: positive number&lt;br&gt;1: negative number" range="23" property="RW"/>
				<Member name="alpha2_m_real" description="Index of MULTI_I2S output audio channel mixing coefficient 2.&lt;br&gt;The audio-left and audio-right channels of the analog output use the preceding mixing parameters and use the same formula. The only difference is that A and B use different input sources." range="22:16" property="RO"/>
				<Member name="alpha1_mch" description="Command for changing MULTI_I2S volume 1.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="15" property="WO"/>
				<Member name="alpha1_m" description="Target value of changingMULTI_I2S volume 1.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;...&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7F: +6 dB" range="14:8" property="RW"/>
				<Member name="alpha2_mch" description="Command for changing MULTI_I2S volume 2.&lt;br&gt;0: The command is invalid.&lt;br&gt;1: The command is valid." range="7" property="WO"/>
				<Member name="alpha2_m" description="Target value of changingMULTI_I2S volume 2.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;...&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7F: +6 dB" range="6:0" property="RW"/>
				<Register offset="0x009C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SIO" i2cSupport="false">
			<Module baseAddress="0x60150000"/>
			<RegisterGroup name="SIO_VERSION" description="SIO_VERSION is an SIO version register and used to record the version number of the SIOand perform the self-test for the SIO." value="0x00000013" startoffset="0x03C">
				<Member name="reserved" description="Reserved." range="31:9" property="reserved"/>
				<Member name="sio_loop" description="Selection of the SIO cycle mode or the normal mode.&lt;br&gt;0: normal mode&lt;br&gt;1: SIO transmit and receive data loopback mode. It is used to perform the self-test for the SIO. In this mode, the receive serial data line of the SIO is directly connected to the transmit serial data line of the SIO at the external interface of the SIO." range="8" property="RW"/>
				<Member name="vesion" description="Version number of the SIO." range="7:0" property="RO"/>
				<Register offset="0x03C"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_MODE" description="It is an SIO mode register and used to select the basic operating mode of the SIO.In master mode, the CRG transmits clock and synchronization signals to the CODEC andthe SIO.In slave mode, the external CODEC transmits clock and synchronization signals to theSIO.Selection of the I2S or PCM master/slave mode is specified by the system control registersPERI_CRG19, PERI_CRG21, and PERI_CRG23. For details, see &quot;Description of SystemRegisters.&quot;" value="0x00000000" startoffset="0x040">
				<Member name="reserved" description="Reserved." range="31:7" property="reserved"/>
				<Member name="clk_edge" description="Selection of the edge of the sampling data clock in PCM multi-channel receive mode.&lt;br&gt;0: The falling edge is valid.&lt;br&gt;1: The rising edge is valid." range="6" property="RW"/>
				<Member name="chn_num" description="Selection of the number of multi-channel receive channels.&lt;br&gt;00: 2 chn&lt;br&gt;01: 4 chn&lt;br&gt;10: 8 chn&lt;br&gt;11: 16 chn" range="5:4" property="RW"/>
				<Member name="ext_rec_en" description="In standard mode, the I2S receives data from two audio channels, namely, the audio-left channel and the audio-right channel. The PCM receives data from one audio channel.&lt;br&gt;In multi-channel receive mode, for the I2S or PCM, the number of receive channels can be configured. In this mode, the data width of a channel must be 8 bits or 16 bits.&lt;br&gt;0: standard I2S or PCM receive mode&lt;br&gt;1: extended I2S or PCM multi-channel receive mode." range="3" property="RW"/>
				<Member name="reserved" description="It is reserved and must be set to 0." range="2" property="reserved"/>
				<Member name="pcm_mode" description="PCM timing mode.&lt;br&gt;0: standard mode&lt;br&gt;1: self-defined mode" range="1" property="RW"/>
				<Member name="sio_mode" description="Selection of the PCM or I2S mode.&lt;br&gt;0: I2S mode&lt;br&gt;1: PCM mode" range="0" property="RW"/>
				<Register offset="0x040"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_INTSTATUS" value="0x00000000" startoffset="0x044">
				<Member name="reserved" description="Reserved." range="31:6" property="reserved"/>
				<Member name="tx_left_fifo_under" description="In I2S mode, status of an audio-left channel transmit FIFO underflow interrupt. In PCM mode, invalid.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="tx_right_fifo_under" description="In I2S mode, status of an audio-right channel transmit FIFO underflow interrupt. In PCM mode, status of a PCM transmit FIFO underflow interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="rx_left_fifo_over" description="In I2S mode, status of an audio-left channel receive FIFO overflow interrupt. In PCM mode, invalid.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="rx_right_fifo_over" description="In I2S mode, status of an audio-right channel receive FIFO overflow interrupt. In PCM mode, status of a PCM receive FIFO underflow interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="tx_intr" description="Status of an interrupt that occurs when the transmit FIFO is below the threshold.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="rx_intr" description="Status of an interrupt that occurs when the receive FIFO is above the threshold.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x044"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_INTCLR" description="It is an SIO interrupt clear register. Interrupts can be cleared by bit." value="0x00000000" startoffset="0x048">
				<Member name="reserved" description="Reserved." range="31:6" property="reserved"/>
				<Member name="tx_left_fifo_under" description="In I2S mode, clear of an audio-left channel transmit FIFO underflow interrupt. In PCM mode, invalid.&lt;br&gt;0: No interrupt is cleared.&lt;br&gt;1: An interrupt is cleared." range="5" property="WO"/>
				<Member name="tx_right_fifo_under" description="In I2S mode, clear of an audio-right channel transmit FIFO underflow interrupt. In PCM mode, clear of a PCM transmit FIFO underflow interrupt.&lt;br&gt;0: No interrupt is cleared.&lt;br&gt;1: An interrupt is cleared." range="4" property="WO"/>
				<Member name="rx_left_fifo_over" description="In I2S mode, clear of an audio-left channel receive FIFO overflow interrupt. In PCM mode, invalid.&lt;br&gt;0: No interrupt is cleared.&lt;br&gt;1: An interrupt is cleared." range="3" property="WO"/>
				<Member name="rx_right_fifo_over" description="In I2S mode, clear of an audio-right channel receive FIFO overflow interrupt. In PCM mode, clear of a PCM receive FIFO underflow interrupt.&lt;br&gt;0: No interrupt is cleared.&lt;br&gt;1: An interrupt is cleared." range="2" property="WO"/>
				<Member name="tx_intr" description="Clear of an interrupt that occurs when the transmit FIFO is below the threshold.&lt;br&gt;0: No interrupt is cleared.&lt;br&gt;1: An interrupt is cleared." range="1" property="WO"/>
				<Member name="rx_intr" description="Clear of an interrupt that occurs when the receive FIFO is above the threshold.&lt;br&gt;0: No interrupt is cleared.&lt;br&gt;1: An interrupt is cleared." range="0" property="WO"/>
				<Register offset="0x048"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_I2S_LEFT_XD" description="SIO_I2S_LEFT_XD is an I2S audio-left channel data transmit register.When data is written to the register, valid data should be arranged in the low-bit area of theregister. For example, if the data width is 8 bits, bit[7:0] is valid, and bit[31:8] is invalid; if thedata width is 16 bits, bit[15:0] is valid, and bit[31:16] is invalid. The bits that exceed the validdata width are automatically set to 0 by the SIO module." value="0x00000000" startoffset="0x04C">
				<Member name="tx_left_data" description="Audio-left channel transmit data." range="31:0" property="WO"/>
				<Register offset="0x04C"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_I2S_RIGHT_XD" description="SIO_I2S_RIGHT_XD is an I2S audio-right channel data transmit register. The PCM datatransmit register is multiplexed with the I2S audio-right channel data transmit register.When data is written to the register, valid data should be arranged in the low-bit area of theregister. For example, if the data width is 8 bits, bit[7:0] is valid, and bit[31:8] is invalid; if thedata width is 16 bits, bit[15:0] is valid, and bit[31:16] is invalid. The bits that exceed the validdata width are automatically set to 0 by the SIO module." value="0x00000000" startoffset="0x050">
				<Member name="tx_right_data" description="Audio-right channel transmit data." range="31:0" property="WO"/>
				<Register offset="0x050"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_PCM_XD" description="SIO_PCM_XD is a PCM data transmit register. The PCM data transmit register ismultiplexed with the I2S audio-right channel data transmit register.When valid data is written to the register, valid data should be arranged in the low-bit area ofthe register. For example, if the data width is 8 bits, bit[7:0] is valid, and bit[31:8] is invalid; ifthe data width is 16 bits, bit[15:0] is valid, and bit[31:16] is invalid. The bits that exceed thevalid data width are automatically set to 0 by the SIO module." value="0x00000000" startoffset="0x050">
				<Member name="reserved" description="Reserved." range="31:16" property="reserved"/>
				<Member name="tx_data" description="PCM transmit data." range="15:0" property="WO"/>
				<Register offset="0x050"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_I2S_LEFT_RD" description="SIO_I2S_LEFT_RD is an I2S audio-left channel data receive register.The SIP module arranges the received valid data in the low-bit area of the register. Forexample, if the data width is 8 bits, bit[7:0] is valid, and bit[31:8] is invalid; if the data widthis 16 bits, bit[15:0] is valid, and bit[31:16] is invalid. The bits that exceed the valid data widthare automatically set to 0 by the SIO module." value="0x00000000" startoffset="0x054">
				<Member name="rx_left_data" description="Data received on the I2S audio-left channel." range="31:0" property="RO"/>
				<Register offset="0x054"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_I2S_RIGHT_RD" description="SIO_I2S_RIGHT_RD is an I2S audio-right channel data receive register. The PCM datareceive register is multiplexed with the I2S audio-right channel data receive register.The SIP module arranges the received valid data in the low-bit area of the register. Forexample, if the data width is 8 bits, bit[7:0] is valid, and bit[31:8] is invalid; if the data widthis 16 bits, bit[15:0] is valid, and bit[31:16] is invalid. The bits that exceed the valid data widthare automatically set to 0 by the SIO module." value="0x00000000" startoffset="0x058">
				<Member name="rx_right_data" description="Data received on the I2S audio-right channel." range="31:0" property="RO"/>
				<Register offset="0x058"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_PCM_RD" description="SIO_PCM_RD is a PCM data receive register. The PCM data receive register is multiplexedwith the I2S audio-right channel data receive register.The SIP module arranges the received valid data in the low-bit area of the register. Forexample, if the data width is 8 bits, bit[7:0] is valid, and bit[31:8] is invalid; if the data widthis 16 bits, bit[15:0] is valid, and bit[31:16] is invalid. The bits that exceed the valid data widthare automatically set to 0 by the SIO module." value="0x00000000" startoffset="0x058">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="rx_data" description="Data received by the PCM." range="15:0" property="RO"/>
				<Register offset="0x058"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_CT_SET" description="To facilitate the bit operation for the SIO control register, 0x05C is the address of the settingregister in the SIO. If the corresponding bit of the register is set to 1, the corresponding bit isset to 1. It is invalid if the corresponding bit of the register is set to 0. The attribute of theregister is read and write." value="0x00008000" startoffset="0x05C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="rst_n" description="Reset of an I2S or a PCM channel; valid at the low level.&lt;br&gt;It resets the I2S or PCM receive and transmit module (including the FIFO). Therefore, the transmit and receive FIFO status register becomes 0. The CPU interface register module is not reset." range="15" property="RW"/>
				<Member name="intr_en" description="Global interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="rx_enable" description="Receive channel enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="tx_enable" description="Transmit channel enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="rx_fifo_disable" description="Receive FIFO disable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="11" property="RW"/>
				<Member name="tx_fifo_disable" description="Transmit FIFO disable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="10" property="RW"/>
				<Member name="rx_data_merge_en" description="Data receive combination enable; valid only in the I2S mode when the data width is 16 bits.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If this bit is set to 1, data on the audio-left channel and data on the audio-right channel combine 32-bit data, and the 32-bit data is stored in the FIFO. The 16-bit data on the audio-left channel occupies the upper 16 bits. The 16-bit data on the audio-right channel occupies the lower 16 bits. Therefore, the FIFO usage can be improved to support long-time buffering.&lt;br&gt;The CPU reads data from the receive FIFO by adhering to the following sequence: The CPU reads 32-bit data (16-bit data on the audio-left channel and 16-bit data on the audio-right channel) from the FIFO on the audio-left channel and reads 32-bit data from the FIFO on the audio-right channel, and so on." range="9" property="RW"/>
				<Member name="tx_data_merge_en" description="Data transmit combination enable; valid only in the I2S mode when the data width is 16 bits.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If this bit is set to 1, data on the audio-left channel and data on the audio-right channel combine 32-bit data, and the 32-bit data is stored in the FIFO. The 16-bit data on the audio-left channel occupies the upper 16 bits. The 16-bit data on the audio-right channel occupies the lower 16 bits. Therefore, the FIFO usage can be improved to support long-time buffering.&lt;br&gt;In this case, the CPU writes data into the transmit FIFO by adhering to the following sequence: The CPU writes 32-bit data (16-bit data on the audio-left channel and 16-bit data on the audio-right channel) into the FIFO on the audio-left channel and writes 32-bit data into the FIFO on the audio-right channel, and so on." range="8" property="RW"/>
				<Member name="rx_fifo_threshold" description="Receive FIFO threshold.&lt;br&gt;If the condition rx_right_depth ≥ (rx_fifo_threshold + 1) is met, a receive interrupt and a DMA request are reported." range="7:4" property="RW"/>
				<Member name="tx_fifo_threshold" description="Transmit FIFO threshold.&lt;br&gt;If the condition tx_right_depth &lt; (tx_fifo_threshold + 1) is met, a transmit interrupt and a DMA request are reported." range="3:0" property="RW"/>
				<Register offset="0x05C"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_CT_CLR" description="To facilitate the bit operation for the SIO control register, in the SIO, 0x060 is the address ofthe clear register. If the corresponding bit of the register is set to 1, the corresponding bit iscleared. It is invalid if the corresponding bit of the register is set to 0. The attribute of theregister is write only." value="0x00008000" startoffset="0x05C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="rst_n" description="Reset of an I2S or a PCM channel; valid at the low level.&lt;br&gt;It resets the I2S or PCM receive and transmit module (including the FIFO). Therefore, the transmit and receive FIFO status register becomes 0. The CPU interface register module is not reset." range="15" property="RW"/>
				<Member name="intr_en" description="Global interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="rx_enable" description="Receive channel enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="tx_enable" description="Transmit channel enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="rx_fifo_disable" description="Receive FIFO disable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="11" property="RW"/>
				<Member name="tx_fifo_disable" description="Transmit FIFO disable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="10" property="RW"/>
				<Member name="rx_data_merge_en" description="Data receive combination enable; valid only in the I2S mode when the data width is 16 bits.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If this bit is set to 1, data on the audio-left channel and data on the audio-right channel combine 32-bit data, and the 32-bit data is stored in the FIFO. The 16-bit data on the audio-left channel occupies the upper 16 bits. The 16-bit data on the audio-right channel occupies the lower 16 bits. Therefore, the FIFO usage can be improved to support long-time buffering.&lt;br&gt;The CPU reads data from the receive FIFO by adhering to the following sequence: The CPU reads 32-bit data (16-bit data on the audio-left channel and 16-bit data on the audio-right channel) from the FIFO on the audio-left channel and reads 32-bit data from the FIFO on the audio-right channel, and so on." range="9" property="RW"/>
				<Member name="tx_data_merge_en" description="Data transmit combination enable; valid only in the I2S mode when the data width is 16 bits.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If this bit is set to 1, data on the audio-left channel and data on the audio-right channel combine 32-bit data, and the 32-bit data is stored in the FIFO. The 16-bit data on the audio-left channel occupies the upper 16 bits. The 16-bit data on the audio-right channel occupies the lower 16 bits. Therefore, the FIFO usage can be improved to support long-time buffering.&lt;br&gt;In this case, the CPU writes data into the transmit FIFO by adhering to the following sequence: The CPU writes 32-bit data (16-bit data on the audio-left channel and 16-bit data on the audio-right channel) into the FIFO on the audio-left channel and writes 32-bit data into the FIFO on the audio-right channel, and so on." range="8" property="RW"/>
				<Member name="rx_fifo_threshold" description="Receive FIFO threshold.&lt;br&gt;If the condition rx_right_depth ≥ (rx_fifo_threshold + 1) is met, a receive interrupt and a DMA request are reported." range="7:4" property="RW"/>
				<Member name="tx_fifo_threshold" description="Transmit FIFO threshold.&lt;br&gt;If the condition tx_right_depth &lt; (tx_fifo_threshold + 1) is met, a transmit interrupt and a DMA request are reported." range="3:0" property="RW"/>
				<Register offset="0x05C"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_RX_STA" description="SIO_RX_STA is an SIO receive status register." value="0x00000000" startoffset="0x068">
				<Member name="reserved" description="Reserved." range="31:10" property="-"/>
				<Member name="rx_left_depth" description="Receive FIFO depth on the audio-left channel.&lt;br&gt;It is valid only in I2S mode." range="9:5" property="RO"/>
				<Member name="rx_right_depth" description="Receive FIFO depth on the audio-right channel in I2S mode.&lt;br&gt;Receive FIFO depth of the PCM in PCM mode." range="4:0" property="RO"/>
				<Register offset="0x068"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_TX_STA" description="SIO_TX_STA is an SIO transmit status register." value="0x00000000" startoffset="0x06C">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="tx_left_depth" description="Transmit FIFO depth on the audio-left channel.&lt;br&gt;It is valid only in I2S mode." range="9:5" property="RO"/>
				<Member name="tx_right_depth" description="Transmit FIFO depth on the audio-right channel in I2S mode.&lt;br&gt;Transmit FIFO depth of the PCM in PCM mode." range="4:0" property="RO"/>
				<Register offset="0x06C"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_DATA_WIDTH_SET" description="The register is used to set the data width in I2S or PCM mode." value="0x00000009" startoffset="0x078">
				<Member name="reserved" description="Reserved." range="31:6" property="-"/>
				<Member name="rx_mode" description="Length of received data.&lt;br&gt;000: 8 bits&lt;br&gt;001: 16 bits&lt;br&gt;010: 18 bits&lt;br&gt;011: 20 bits&lt;br&gt;100: 24 bits&lt;br&gt;101: 32 bits&lt;br&gt;110~111: reserved&lt;br&gt;In I2S mode, 16 bits, 18 bits, 20 bits, 24 bits, and 32bits are supported.&lt;br&gt;In PCM mode, 8 bits and 16 bits are supported.&lt;br&gt;For multi-channel receive, in I2S or PCM mode, only 8 bits and 16 bits are supported." range="5:3" property="RW"/>
				<Member name="tx_mode" description="Length of transmitted data.&lt;br&gt;In I2S mode,&lt;br&gt;000: reserved&lt;br&gt;001: 16 bits&lt;br&gt;010: 18 bits&lt;br&gt;011: 20 bits&lt;br&gt;100: 24 bits&lt;br&gt;101: 32 bits&lt;br&gt;110~111: reserved&lt;br&gt;In PCM mode,&lt;br&gt;000: 8 bits&lt;br&gt;001: 16 bits&lt;br&gt;010: 32 bits&lt;br&gt;011: 64 bits&lt;br&gt;100: 128 bits&lt;br&gt;101~111: reserved" range="2:0" property="RW"/>
				<Register offset="0x078"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_I2S_START_POS" description="SIO_I2S_START_POS is an I2S audio-left and audio-right channel start positionconfiguration control register.In I2S mode, after combination of the data operation addresses of the audio-left channel andthe data operation addresses of the audio-right channel is enabled, the register controls thestart access channel (from the audio-left channel or from the audio-right channel)." value="0x00000000" startoffset="0x07C">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="start_pos_write" description="In the case of writing data into the transmit FIFO,&lt;br&gt;0: The access is started from the audio-left channel&lt;br&gt;1: The access is started from the audio-right channel" range="1" property="RW"/>
				<Member name="start_pos_read" description="In the case of reading data from the receive FIFO,&lt;br&gt;0: The access is started from the audio-left channel&lt;br&gt;1: The access is started from the audio-right channel" range="0" property="RW"/>
				<Register offset="0x07C"/>
			</RegisterGroup>
			<RegisterGroup name="I2S_POS_FLAG" description="I2S_POS_FLAG is an I2S audio-left and audio-right channel operation current position statusregister.In I2S mode, after combination of the data operation addresses of the audio-left channel andthe data operation addresses of the audio-right channel is enabled, the register indicates thenext access channel (from the audio-left channel or from the audio-right channel)." value="0x00000000" startoffset="0x080">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="start_pos_write" description="In the case of writing data into the transmit FIFO,&lt;br&gt;0: The next access is started from the audio-left channel&lt;br&gt;1: The next access is started from the audio-right channel" range="1" property="RO"/>
				<Member name="start_pos_read" description="In the case of reading data from the receive FIFO,&lt;br&gt;0: The next access is started from the audio-left channel&lt;br&gt;1: The next access is started from the audio-right channel" range="0" property="RO"/>
				<Register offset="0x080"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_SIGNED_EXT" value="0x00000000" startoffset="0x084">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="signed_ext_en" description="Upper-bit data sign extension enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x084"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_I2S_POS_MERGE_EN" value="0x00000000" startoffset="0x088">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="merge_en" description="In I2S mode, combination enable of operation addresses on the audio-left and audio-right channels.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x088"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_INTMASK" description="SIO_INTMASK is an interrupt mask register." value="0x00000000" startoffset="0x08C">
				<Member name="reserved" description="Reserved." range="31:6" property="-"/>
				<Member name="tx_left_fifo_under" description="In I2S mode, audio-left channel transmit FIFO underflow interrupt mask. In PCM mode, this bit is invalid.&lt;br&gt;0: not masked&lt;br&gt;1: masked." range="5" property="RW"/>
				<Member name="tx_right_fifo_under" description="In I2S mode, audio-right channel transmit FIFO underflow interrupt mask. In PCM mode, PCM transmit FIFO underflow interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="4" property="RW"/>
				<Member name="rx_left_fifo_over" description="In I2S mode, audio-left channel receive FIFO overflow interrupt mask. In PCM mode, this bit is invalid.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="3" property="RW"/>
				<Member name="rx_right_fifo_over" description="In I2S mode, audio-right channel receive FIFO overflow interrupt mask. In PCM mode, PCM receive FIFO underflow interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="2" property="RW"/>
				<Member name="tx_intr" description="Mask of an interrupt that occurs when the transmit FIFO is below the threshold.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="1" property="RW"/>
				<Member name="rx_intr" description="Mask of an interrupt that occurs when the receive FIFO is above the threshold.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="0" property="RW"/>
				<Register offset="0x08C"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_I2S_DUAL_RX_CHN" description="SIO_I2S_DUAL_TX_CHN is a received data read register after combination of operationaddresses on the I2S audio-left and audio-right channels is enabled." value="0x00000000" startoffset="0x0A0">
				<Member name="rx_data" description="Received data." range="31:0" property="RO"/>
				<Register offset="0x0A0"/>
			</RegisterGroup>
			<RegisterGroup name="SIO_I2S_DUAL_TX_CHN" description="SIO_I2S_DUAL_TX_CHN is a transmitted data write register after combination of operationaddresses on the I2S audio-left and audio-right channels is enabled." value="0x00000000" startoffset="0x0C0">
				<Member name="tx_data" description="Transmitted data." range="31:0" property="WO"/>
				<Register offset="0x0C0"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="VIU" i2cSupport="false">
			<Module baseAddress="0x60130000"/>
			<RegisterGroup name="VIN_PORT_CFG" description="VIn_PORT_CFG is a port configuration register and used to configure parameters of eachexternal port." value="0x00000000" startoffset="0x0000+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="port_scan_mode" description="Port data input mode.&lt;br&gt;bit[11]&lt;br&gt;0: luminance and chroma hybrid mode&lt;br&gt;Note: Bit[11] must be set to 0.&lt;br&gt;bit[10]&lt;br&gt;0: interlaced input mode&lt;br&gt;1: progressive input mode" range="11:10" property="RW"/>
				<Member name="port_cap_mode" description="Port data receive mode.&lt;br&gt;00: BT.656 mode&lt;br&gt;01: BT.601 mode&lt;br&gt;10: digital camera mode&lt;br&gt;Other values: reserved" range="9:8" property="RW"/>
				<Member name="port_mux_mode" description="Operating mode of port multi-channel time division multiplexing input.&lt;br&gt;00: single-channel D1&lt;br&gt;Other values: reserved&lt;br&gt;Note: This bit must be set to 00." range="7:6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5" property="RO"/>
				<Member name="port_vsync" description="Configuration signal of the VI_P_VSYNC_FIELD pin.&lt;br&gt;0: field number (odd or even field) or line valid signal&lt;br&gt;Field number in BT.601 mode.&lt;br&gt;Line valid signal when a camera interface is available.&lt;br&gt;1: vertical synchronization pulse" range="4" property="RW"/>
				<Member name="port_vsync_neg" description="Polarity configuration of the VI_P_VSYNC_FIELD pin.&lt;br&gt;0: The high level is active.&lt;br&gt;In pulse mode (port_vsync=1), a positive pulse indicates a synchronization pulse.&lt;br&gt;In field number mode (port_vsync=0), the high level indicates an even field, and the low level indicates an odd field.&lt;br&gt;In line valid mode, the high level indicates that the line is valid.&lt;br&gt;1: The low level is active.&lt;br&gt;In pulse mode (port_vsync=1), a negative pulse indicates a synchronization pulse.&lt;br&gt;In field number mode (port_vsync=0), the low level indicates an even field, and the high level indicates an odd field.&lt;br&gt;In line valid mode, the low level indicates that the line is valid." range="3" property="RW"/>
				<Member name="port_hsync" description="Configuration signal of the VI_P_HSYNC_VD pin.&lt;br&gt;0: VI_P_HSYNC_VD is a data valid signal.&lt;br&gt;1: VI_P_HSYNC_VD is a horizontal synchronization pulse signal.&lt;br&gt;Note: The bit is set to 1 when a 16-bit synchronization interface is available." range="2" property="RW"/>
				<Member name="port_hsync_neg" description="Polarity configuration of the VI_P_HSYNC_VD pin.&lt;br&gt;0: The high level is active.&lt;br&gt;In pulse mode (port_hsync=1), a positive pulse indicates a synchronization pulse.&lt;br&gt;In data valid mode (port_hsync=0), the high level indicates that the data is valid.&lt;br&gt;1: The low level is active.&lt;br&gt;In pulse mode (port_hsync=1), a negative pulse indicates a synchronization pulse.&lt;br&gt;In data valid mode (port_hsync=0), the low level indicates that the data is valid." range="1" property="RW"/>
				<Member name="port_en" description="Port enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0"/>
				<Register offset="0x1000"/>
				<Register offset="0x2000"/>
				<Register offset="0x3000"/>
				<Register offset="0x4000"/>
				<Register offset="0x5000"/>
				<Register offset="0x6000"/>
				<Register offset="0x7000"/>
				<Register offset="0x8000"/>
				<Register offset="0x9000"/>
				<Register offset="0xa000"/>
				<Register offset="0xb000"/>
				<Register offset="0xc000"/>
				<Register offset="0xd000"/>
				<Register offset="0xe000"/>
				<Register offset="0xf000"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_CH_CFG" description="VIn_CH_CFG is a channel configuration register and used to configure parameters of eachinternal channel." value="0x00001480" startoffset="0x0004+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:27" property="RO"/>
				<Member name="fix_code" description="Maximum bit configuration of the BT.656 timing reference code.&lt;br&gt;0: fixed at 1&lt;br&gt;1: fixed at 0" range="26" property="RW"/>
				<Member name="yc_channel" description="Y/C configuration of the current channel.&lt;br&gt;0: The current channel is a luminance Y channel.&lt;br&gt;1: The current channel is a chroma C channel.&lt;br&gt;Note: This bit is valid only in Y/C separation mode." range="25" property="RW"/>
				<Member name="seav_f_neg" description="Field indicator bit (F) polarity of the BT.656 timing reference code.&lt;br&gt;0: 1st field:F = 0, 2nd field:F = 1 (standard)&lt;br&gt;1: 1st field:F = 1, 2nd field:F = 0 (non-standard)" range="24" property="RW"/>
				<Member name="chrom_swap" description="Swap function enable of channel data.&lt;br&gt;0: output in normal mode&lt;br&gt;1: byte reverse order in the halfword&lt;br&gt;Note: This function is used only in the high definition (HD) mode of Y/C separation input. Channel 4 and channel 12 are used to transmit chroma. The chroma storage sequence can be adjusted as follows:&lt;br&gt;0: The chroma storage sequence is Cr1Cb1Cr0Cb0.&lt;br&gt;1: The chroma storage sequence is Cb1Cr1Cb0Cr0." range="23" property="RW"/>
				<Member name="ch_id_en" description="Detection enable of a channel number.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This function is used when the corresponding port works in two or four-channel TDM mode." range="22" property="RW"/>
				<Member name="reserved" description="Reserved." range="21:19" property="RO"/>
				<Member name="even_line_sel" description="Selection of a picture chroma data capture line in an even field.&lt;br&gt;000: Only the data in odd lines is collected.&lt;br&gt;001: Only the data in even lines is collected.&lt;br&gt;010: The data in odd and even lines is collected.&lt;br&gt;011: Only the data in line 0 and line 3 is collected for every four lines. It is used only in the field storage mode (store_mode is set to 0).&lt;br&gt;100: Only the data in line 1 and line 2 is collected for every four lines. It is used only in the field storage mode (store_mode is set to 0).&lt;br&gt;Other values: reserved&lt;br&gt;Note: The line number starts from 0. The interlaced capture function is valid only for the chroma component. The data in odd and even lines is collected for the luminance component so that YcbCr 4:2:0 data is obtained. When the input mode is a frame mode (DC mode or progressive HD mode), even_line_sel controls the chroma line loss. When the storage mode is a frame mode, it is not allowed that only the data in odd lines is collected in the odd field and only the data in even lines is collected in the even field. It is recommended that only the data in even lines is collected in the odd field and only the data in odd lines is collected in the even field. In HD mode, only channel 2 or 6 needs to be configured." range="18:16" property="RW"/>
				<Member name="odd_line_sel" description="Selection of a picture chroma data capture line in an odd field.&lt;br&gt;000: Only the data in odd lines is collected.&lt;br&gt;001: Only the data in even lines is collected.&lt;br&gt;010: The data in odd and even lines is collected.&lt;br&gt;011: Only the data in line 0 and line 3 is collected for every four lines. It is used only in the field storage mode (store_mode is set to 0).&lt;br&gt;100: Only the data in line 1 and line 2 is collected for every four lines. It is used only in the field storage mode (store_mode is set to 0).&lt;br&gt;Other values: reserved&lt;br&gt;Note: The line number starts from 0. The interlaced capture function is valid only for the chroma component. The data in odd and even lines is collected for the luminance component so that YcbCr 4:2:0 data is obtained. When the input mode is a frame mode (DC mode or progressive HD mode), odd_line_sel is invalid. When the storage mode is a frame mode, it is not allowed that only the data in odd lines is collected in the odd field and only the data in even lines is collected in the even field. It is recommended that only the data in even lines is collected in the odd field and only the data in odd lines is collected in the even field. In HD mode, only channel 2 or 6 needs to be configured." range="15:13" property="RW"/>
				<Member name="correct_en" description="SAV/EAV data check enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="down_scaling" description="1/2 horizontal scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This function is not supported in HD mode of Y/C separation input." range="11" property="RW"/>
				<Member name="chroma_resample" description="Chroma resampling.&lt;br&gt;0: disabled&lt;br&gt;1: enabled (conversion from the co-sited format to the interspersed format)&lt;br&gt;Note: Chroma resampling supports only conversion from the co-sited format to the interspersed format. In HD mode of Y/C separation input, this function is not supported." range="10" property="RW"/>
				<Member name="store_method" description="Storage method.&lt;br&gt;00: planar Y/Cb/Cr&lt;br&gt;01: semi-planar YCbCr&lt;br&gt;10: package YCbCr4:2:2&lt;br&gt;11: raw data, and it is used only in the HD mode of Y/C separation input." range="9:8" property="RW"/>
				<Member name="cap_sel" description="Selection of a picture data capture field.&lt;br&gt;00: Collect data only in the odd field (top).&lt;br&gt;01: Collect data only in the even field (bottom).&lt;br&gt;10: Collect data in the odd and even fields.&lt;br&gt;Other values: reserved" range="7:6" property="RW"/>
				<Member name="cap_seq" description="Support bit of the YCbCr input sequence.&lt;br&gt;00: CbYCrY&lt;br&gt;01: CrYCbY&lt;br&gt;10: YCbYCr&lt;br&gt;11: YCrYCb" range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="store_mode" description="Storage mode.&lt;br&gt;0: field storage mode&lt;br&gt;1: frame storage mode&lt;br&gt;Note: If port input is in progressive mode, this bit must be set to the field storage mode." range="2" property="RW"/>
				<Member name="data_width" description="Data width.&lt;br&gt;00: 8 bits&lt;br&gt;10: 10 bits&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x4"/>
				<Register offset="0x1004"/>
				<Register offset="0x2004"/>
				<Register offset="0x3004"/>
				<Register offset="0x4004"/>
				<Register offset="0x5004"/>
				<Register offset="0x6004"/>
				<Register offset="0x7004"/>
				<Register offset="0x8004"/>
				<Register offset="0x9004"/>
				<Register offset="0xa004"/>
				<Register offset="0xb004"/>
				<Register offset="0xc004"/>
				<Register offset="0xd004"/>
				<Register offset="0xe004"/>
				<Register offset="0xf004"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_CH_CTRL" description="VIn_CH_CTRL is a control register and controls start and end of data capture.VIn_CH_CTRL can be used to enable the VIU and control the interrupt of reg_newer." value="0x00000000" startoffset="0x0008+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="debug_en" description="Test mode enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;The read-back value of the register is 0 when the test mode is disabled." range="15" property="RW"/>
				<Member name="lum_strh_en" description="Luminance stretch enable signal.&lt;br&gt;0: Luminance stretch is not performed.&lt;br&gt;1: Luminance stretch is performed.&lt;br&gt;Note: Luminance stretch cannot be performed in the luminance and chroma separation input mode." range="14" property="RW"/>
				<Member name="anc1_en" description="Capture enable of data block 1 in a blank area.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="anc0_en" description="Capture enable of data block 0 in a blank area.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:8" property="RO"/>
				<Member name="block3_en" description="Block mask 3 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="block2_en" description="Block mask 2 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="block1_en" description="Block mask 1 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="block0_en" description="Block mask 0 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" property="RO"/>
				<Member name="ch_en" description="VIU channel enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: During switching between any modes (multi-channel switching or switching from the BT.656 mode to the BT.601 mode), the bit must be set to 0. The bit is set to 1 after the switching." range="0" property="RW"/>
				<Register offset="0x8"/>
				<Register offset="0x1008"/>
				<Register offset="0x2008"/>
				<Register offset="0x3008"/>
				<Register offset="0x4008"/>
				<Register offset="0x5008"/>
				<Register offset="0x6008"/>
				<Register offset="0x7008"/>
				<Register offset="0x8008"/>
				<Register offset="0x9008"/>
				<Register offset="0xa008"/>
				<Register offset="0xb008"/>
				<Register offset="0xc008"/>
				<Register offset="0xd008"/>
				<Register offset="0xe008"/>
				<Register offset="0xf008"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_REG_NEWER" description="VIn_REG_NEWER is a channel register configuration done register and used to indicatewhether the next field or frame register of a channel is configured." value="0x00000000" startoffset="0x000C+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="reg_newer" description="Preparation status of the next field or frame register.&lt;br&gt;0: The next field or frame register for receiving data is not prepared. The hardware aborts the reception of the next field or frame.&lt;br&gt;1: The next field or frame register for receiving data is prepared. When detecting the start of the next field or frame, the hardware starts to receive the next filed data.&lt;br&gt;Note: After the hardware of the VIU automatically updates the internal working register, it automatically clears the bit." range="0" property="RW"/>
				<Register offset="0xc"/>
				<Register offset="0x100c"/>
				<Register offset="0x200c"/>
				<Register offset="0x300c"/>
				<Register offset="0x400c"/>
				<Register offset="0x500c"/>
				<Register offset="0x600c"/>
				<Register offset="0x700c"/>
				<Register offset="0x800c"/>
				<Register offset="0x900c"/>
				<Register offset="0xa00c"/>
				<Register offset="0xb00c"/>
				<Register offset="0xc00c"/>
				<Register offset="0xd00c"/>
				<Register offset="0xe00c"/>
				<Register offset="0xf00c"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_CAP_START" value="0x00000000" startoffset="0x0010+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="start_y" description="Number of a line from which a picture starts to be captured." range="23:12" property="RW"/>
				<Member name="start_x" description="Number of a pixel from which a picture starts to be captured." range="11:0" property="RW"/>
				<Register offset="0x10"/>
				<Register offset="0x1010"/>
				<Register offset="0x2010"/>
				<Register offset="0x3010"/>
				<Register offset="0x4010"/>
				<Register offset="0x5010"/>
				<Register offset="0x6010"/>
				<Register offset="0x7010"/>
				<Register offset="0x8010"/>
				<Register offset="0x9010"/>
				<Register offset="0xa010"/>
				<Register offset="0xb010"/>
				<Register offset="0xc010"/>
				<Register offset="0xd010"/>
				<Register offset="0xe010"/>
				<Register offset="0xf010"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_CAP_SIZE" description="VIn_CAP_SIZE is a picture capture size register." value="0x001202D0" startoffset="0x0014+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="height" description="Height of a captured picture (unit: line).&lt;br&gt;In frame storage mode, the captured picture height is a half of the actual height of a frame picture. The data in two fields captured by the VI forms a frame of pictures.&lt;br&gt;The minimum capture height supported by the VI is one line." range="23:12" property="RW"/>
				<Member name="width" description="One line width of a captured picture (unit: pixel).&lt;br&gt;The minimum capture width supported by the VI is four pixels." range="11:0" property="RW"/>
				<Register offset="0x14"/>
				<Register offset="0x1014"/>
				<Register offset="0x2014"/>
				<Register offset="0x3014"/>
				<Register offset="0x4014"/>
				<Register offset="0x5014"/>
				<Register offset="0x6014"/>
				<Register offset="0x7014"/>
				<Register offset="0x8014"/>
				<Register offset="0x9014"/>
				<Register offset="0xa014"/>
				<Register offset="0xb014"/>
				<Register offset="0xc014"/>
				<Register offset="0xd014"/>
				<Register offset="0xe014"/>
				<Register offset="0xf014"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_Y_STORESIZE" description="VI_Y_STORESIZE is a component Y data storage size register." value="0x000F00A0" startoffset="0x0018+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="y_height" description="Data storage height of component Y (unit: line).&lt;br&gt;Note: In luminance and chroma separation mode, if the chroma channel outputs YCbCr4:2:0 data, the chroma height should be set to one half of the luminance." range="23:12" property="RW"/>
				<Member name="y_width" description="The data storage width of component Y decreases by 1. (The unit is 128 bits. The line end of less than 128 bits is rounded up to 128 bits.)" range="11:0" property="RW"/>
				<Register offset="0x18"/>
				<Register offset="0x1018"/>
				<Register offset="0x2018"/>
				<Register offset="0x3018"/>
				<Register offset="0x4018"/>
				<Register offset="0x5018"/>
				<Register offset="0x6018"/>
				<Register offset="0x7018"/>
				<Register offset="0x8018"/>
				<Register offset="0x9018"/>
				<Register offset="0xa018"/>
				<Register offset="0xb018"/>
				<Register offset="0xc018"/>
				<Register offset="0xd018"/>
				<Register offset="0xe018"/>
				<Register offset="0xf018"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_U_STORESIZE" description="VIn_U_STORESIZE is a component Cb data storage size register. This register is notapplicable in package storage mode. In the semi-planar YCbCr data format, the registerindicates the chroma storage size. In the planar YCbCr data format, the register indicates thestorage size of component Cb." value="0x000F00A0" startoffset="0x001C+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="c_height" description="Data storage height (unit: line) of the chroma component in semi-planar YCbCr mode.&lt;br&gt;Data storage height (unit: line) of component Cb in planar YCbCr mode.&lt;br&gt;It is invalid in package storage mode and raw data receive mode." range="23:12" property="RW"/>
				<Member name="c_width" description="In semi-planar YCbCr mode, the data storage width of the chroma component decreases by 1. (The unit is 128 bits. The line end of less than 128 bits is rounded up to 128 bits.)&lt;br&gt;Data storage width (unit: word; the width of less than one word is rounded up to one word) of component Cb in planar YCbCr mode.&lt;br&gt;It is invalid in package storage mode and raw data receive mode." range="11:0" property="RW"/>
				<Register offset="0x1c"/>
				<Register offset="0x101c"/>
				<Register offset="0x201c"/>
				<Register offset="0x301c"/>
				<Register offset="0x401c"/>
				<Register offset="0x501c"/>
				<Register offset="0x601c"/>
				<Register offset="0x701c"/>
				<Register offset="0x801c"/>
				<Register offset="0x901c"/>
				<Register offset="0xa01c"/>
				<Register offset="0xb01c"/>
				<Register offset="0xc01c"/>
				<Register offset="0xd01c"/>
				<Register offset="0xe01c"/>
				<Register offset="0xf01c"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_V_STORESIZE" description="VIn_V_STORESIZE is a component Cr data storage size register." value="0x000F00A0" startoffset="0x0020+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="v_height" description="Data storage height of component Cr (unit: line)." range="23:12" property="RW"/>
				<Member name="v_width" description="The data storage width of component Cr decreases by 1. (The unit is 128 bits. The line end of less than 128 bits is rounded up to 128 bits.)&lt;br&gt;It is invalid in semi-planar YCbCr storage mode, package YCbCr storage mode, and raw data receive mode." range="11:0" property="RW"/>
				<Register offset="0x20"/>
				<Register offset="0x1020"/>
				<Register offset="0x2020"/>
				<Register offset="0x3020"/>
				<Register offset="0x4020"/>
				<Register offset="0x5020"/>
				<Register offset="0x6020"/>
				<Register offset="0x7020"/>
				<Register offset="0x8020"/>
				<Register offset="0x9020"/>
				<Register offset="0xa020"/>
				<Register offset="0xb020"/>
				<Register offset="0xc020"/>
				<Register offset="0xd020"/>
				<Register offset="0xe020"/>
				<Register offset="0xf020"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_LINE_OFFSET" description="VIn_LINE_OFFSET is a picture storage stride register and used to set the storage stride sizeof captured data. The unit is word, and separate control is performed for each channel." value="0x00000000" startoffset="0x0024+n*0x1000">
				<Member name="yline_offset" description="The unit is 128 bits. (The actual stride is 4-bit left stride of yline_offset.)&lt;br&gt;In raw data storage mode, only the stride is valid.&lt;br&gt;In package YCbCr4:2:2 storage mode, only the stride is valid.&lt;br&gt;In planar Y/C or planar Y/Cb/Cr storage mode, it indicates the line stride of Y." range="31:20" property="RW"/>
				<Member name="uline_offset" description="The unit is 128 bits. (The actual stride is 4-bit left stride of uline_offset.)&lt;br&gt;In raw data storage mode, the stride is invalid.&lt;br&gt;In package YCbCr4:2:2 storage mode, the stride is invalid.&lt;br&gt;In planar Y/C storage mode, it indicates the line stride of component C.&lt;br&gt;In planar Y/Cb/Cr storage mode, it indicates the line stride of component Cb." range="19:10" property="RW"/>
				<Member name="vline_offset" description="The unit is 128 bits. (The actual stride is 4-bit left stride of vline_offset.)&lt;br&gt;In raw data storage mode, the stride is invalid.&lt;br&gt;In package YCbCr4:2:2 storage mode, the stride is invalid.&lt;br&gt;In planar Y/C storage mode, the stride is invalid.&lt;br&gt;In planarY/Cb/Cr storage mode, it indicates the line stride of component Cr." range="9:0" property="RW"/>
				<Register offset="0x24"/>
				<Register offset="0x1024"/>
				<Register offset="0x2024"/>
				<Register offset="0x3024"/>
				<Register offset="0x4024"/>
				<Register offset="0x5024"/>
				<Register offset="0x6024"/>
				<Register offset="0x7024"/>
				<Register offset="0x8024"/>
				<Register offset="0x9024"/>
				<Register offset="0xa024"/>
				<Register offset="0xb024"/>
				<Register offset="0xc024"/>
				<Register offset="0xd024"/>
				<Register offset="0xe024"/>
				<Register offset="0xf024"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_YBASE_ADDR" description="VIn_YBASE_ADDR0 is a component Y base address 0 register and used to set the startstorage address of component Y. The last three bits are set to 0." value="0x00000000" startoffset="0x0028+n*0x1000">
				<Member name="vi_ybase_addr" description="Base address of channel Y.&lt;br&gt;The least significant four bits are set to 0, and 128 bits are aligned.&lt;br&gt;In raw data storage mode, only the address is valid.&lt;br&gt;In package YCbCr4:2:2 storage mode, only the address is valid.&lt;br&gt;In planar Y/C or planar Y/Cb/Cr storage mode, it indicates the start address of component Y." range="31:0" property="RW"/>
				<Register offset="0x28"/>
				<Register offset="0x1028"/>
				<Register offset="0x2028"/>
				<Register offset="0x3028"/>
				<Register offset="0x4028"/>
				<Register offset="0x5028"/>
				<Register offset="0x6028"/>
				<Register offset="0x7028"/>
				<Register offset="0x8028"/>
				<Register offset="0x9028"/>
				<Register offset="0xa028"/>
				<Register offset="0xb028"/>
				<Register offset="0xc028"/>
				<Register offset="0xd028"/>
				<Register offset="0xe028"/>
				<Register offset="0xf028"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_UBASE_ADDR" description="VIn_UBASE_ADDR is a component Cb base address 0 register and used to set the startstorage address of component Cb. The last three bits are set to 0." value="0x00000000" startoffset="0x002C+n*0x1000">
				<Member name="vi_ubase_addr" description="Base address of channel Cb.&lt;br&gt;The least significant four bits are set to 0, and 128 bits are aligned.&lt;br&gt;In raw data storage mode, the address is invalid.&lt;br&gt;In package YCbCr4:2:2 storage mode, the address is invalid.&lt;br&gt;In planar Y/C storage mode, it indicates the start address of component C.&lt;br&gt;In planar Y/Cb/Cr or planar Y/Cb/Cr storage mode, it indicates the start address of component Cb." range="31:0" property="RW"/>
				<Register offset="0x2c"/>
				<Register offset="0x102c"/>
				<Register offset="0x202c"/>
				<Register offset="0x302c"/>
				<Register offset="0x402c"/>
				<Register offset="0x502c"/>
				<Register offset="0x602c"/>
				<Register offset="0x702c"/>
				<Register offset="0x802c"/>
				<Register offset="0x902c"/>
				<Register offset="0xa02c"/>
				<Register offset="0xb02c"/>
				<Register offset="0xc02c"/>
				<Register offset="0xd02c"/>
				<Register offset="0xe02c"/>
				<Register offset="0xf02c"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_VBASE_ADDR" description="VIn_VBASE_ADDR0 is a component Cr base address 0 register and used to set the startstorage address of component Cr. The last three bits are set to 0." value="0x00000000" startoffset="0x0030+n*0x1000">
				<Member name="vi_vbase_addr" description="Base address of channel Cr.&lt;br&gt;The least significant four bits are set to 0, and 128 bits are aligned.&lt;br&gt;In raw data storage mode, the address is invalid.&lt;br&gt;In package YCbCr4:2:2 storage mode, the address is invalid.&lt;br&gt;In planar Y/C storage mode, the address is invalid.&lt;br&gt;In planar Y/Cb/Cr storage mode, it indicates the start address of component Cr." range="31:0" property="RW"/>
				<Register offset="0x30"/>
				<Register offset="0x1030"/>
				<Register offset="0x2030"/>
				<Register offset="0x3030"/>
				<Register offset="0x4030"/>
				<Register offset="0x5030"/>
				<Register offset="0x6030"/>
				<Register offset="0x7030"/>
				<Register offset="0x8030"/>
				<Register offset="0x9030"/>
				<Register offset="0xa030"/>
				<Register offset="0xb030"/>
				<Register offset="0xc030"/>
				<Register offset="0xd030"/>
				<Register offset="0xe030"/>
				<Register offset="0xf030"/>
			</RegisterGroup>
			<RegisterGroup name="VI_INT_DLY_CNT" description="VI_INT_DLY_CNT is an interrupt delay counter register." value="0x00000000" startoffset="0x0034+n*0x1000">
				<Member name="int_dly_cnt" description="Interrupt delay counter.&lt;br&gt;The counter considers the bus clock as a unit. When the register value is counted, the VIU reports an interrupt if an interrupt occurs on 16 channels." range="31:0" property="RW"/>
				<Register offset="0x34"/>
				<Register offset="0x1034"/>
				<Register offset="0x2034"/>
				<Register offset="0x3034"/>
				<Register offset="0x4034"/>
				<Register offset="0x5034"/>
				<Register offset="0x6034"/>
				<Register offset="0x7034"/>
				<Register offset="0x8034"/>
				<Register offset="0x9034"/>
				<Register offset="0xa034"/>
				<Register offset="0xb034"/>
				<Register offset="0xc034"/>
				<Register offset="0xd034"/>
				<Register offset="0xe034"/>
				<Register offset="0xf034"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_INT_EN" description="VIn_INT_EN is an interrupt enable register." value="0x00000000" startoffset="0x0038+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:9" property="RO"/>
				<Member name="chdiv_err_int_en" description="Channel allocation error indicator interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="ntsc_pal_trans_int_en" description="Format conversion interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="frame_pulse_int_en" description="Field start interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="reg_update_int_en" description="Register update interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="proc_err_int_en" description="Protection bit error interrupt enable in BT.656 mode.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="err_int_en" description="Bus error interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="field_throw_int_en" description="Field or frame loss interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="buf_ovf_int_en" description="Internal FIFO overflow error interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="cc_int_en" description="Data capture completion (CC) interrupt enable.&lt;br&gt;0: Enable the interrupt after a field of pictures are captured.&lt;br&gt;1: Enable the interrupt after a frame of pictures are captured." range="0" property="RW"/>
				<Register offset="0x38"/>
				<Register offset="0x1038"/>
				<Register offset="0x2038"/>
				<Register offset="0x3038"/>
				<Register offset="0x4038"/>
				<Register offset="0x5038"/>
				<Register offset="0x6038"/>
				<Register offset="0x7038"/>
				<Register offset="0x8038"/>
				<Register offset="0x9038"/>
				<Register offset="0xa038"/>
				<Register offset="0xb038"/>
				<Register offset="0xc038"/>
				<Register offset="0xd038"/>
				<Register offset="0xe038"/>
				<Register offset="0xf038"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_INT_STATUS" description="VIn_INT_STATUS is an interrupt status register. If the corresponding bit of the interruptstatus register is set to 1, the interrupt bit is cleared. Separate control is performed for eachchannel. The register is used for interaction of software and hardware and can be masked." value="0x00000000" startoffset="0x003C+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:9" property="RO"/>
				<Member name="chdiv_err_int" description="Status of a channel allocation error indicator interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="WC"/>
				<Member name="ntsc_pal_trans_int" description="Status of a format conversion interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Note: A format conversion interrupt is reported when the format changes. The format N or P is not restricted. If the number of input data valid lines changes, it considers that the format is converted." range="7" property="WC"/>
				<Member name="frame_pulse_int" description="Status of a field start interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="WC"/>
				<Member name="reg_update_int" description="Status of a working register update interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;If VIn_CH_CFG[store_mode] is set to 1, an interrupt is generated after a frame of pictures is captured.&lt;br&gt;If VIn_CH_CFG[store_mode] is set to 0, an interrupt is generated after a field of pictures is captured." range="5" property="WC"/>
				<Member name="proc_err_int" description="Status of a protection bit error interrupt in BT.656 mode.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="WC"/>
				<Member name="error_int" description="Status of an AHB bus error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="WC"/>
				<Member name="field_throw_int" description="Status of a field data loss interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Note: If the configuration is to capture data only in the odd field or capture data only in the even field, the hardware does not report information about a field data loss." range="2" property="WC"/>
				<Member name="buf_ovf_int" description="Status of an internal buffer FIFO overflow interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="WC"/>
				<Member name="cc_int" description="Status of a current picture data CC interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;If VIn_CH_CFG[store_mode] is set to 0, an interrupt is generated after a field of pictures is captured.&lt;br&gt;If VIn_CH_CFG[store_mode] is set to 1, an interrupt is generated after a frame of pictures is captured." range="0" property="WC"/>
				<Register offset="0x3c"/>
				<Register offset="0x103c"/>
				<Register offset="0x203c"/>
				<Register offset="0x303c"/>
				<Register offset="0x403c"/>
				<Register offset="0x503c"/>
				<Register offset="0x603c"/>
				<Register offset="0x703c"/>
				<Register offset="0x803c"/>
				<Register offset="0x903c"/>
				<Register offset="0xa03c"/>
				<Register offset="0xb03c"/>
				<Register offset="0xc03c"/>
				<Register offset="0xd03c"/>
				<Register offset="0xe03c"/>
				<Register offset="0xf03c"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_RAW_INT" description="VIn_RAW_INT is a raw interrupt status register. If the corresponding bit of the interruptstatus register is set to 1, the interrupt bit is cleared. Separate control is performed for variouschannels. The register is used for debugging and cannot be masked." value="0x00000000" startoffset="0x0040+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:9" property="RO"/>
				<Member name="chdiv_err_raw_int" description="Status of a channel allocation error indicator raw interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="ntsc_pal_trans_raw_int" description="Status of a format conversion raw interrupt.&lt;br&gt;0: No raw interrupt is generated.&lt;br&gt;1: A raw interrupt is generated.&lt;br&gt;Note: A format conversion interrupt is reported when the format changes. The format N or P is not restricted. If the number of input data valid lines changes, it considers that the format is converted." range="7" property="RO"/>
				<Member name="frame_pulse_raw_int" description="Status of a field start raw interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="reg_update_raw_int" description="Status of a working register update raw interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="proc_err_raw_int" description="Status of a protection bit error raw interrupt in BT.656 mode.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="error_raw_int" description="Status of an AHB bus error raw interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="field_throw_raw_int" description="Status of a field data loss raw interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="buf_ovf_raw_int" description="Status of an internal buffer FIFO overflow raw interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="cc_raw_int" description="Status of the current picture data CC raw interrupt.&lt;br&gt;0: Enable the raw interrupt after a field of pictures are captured.&lt;br&gt;1: Enable the raw interrupt after a frame of pictures are captured.&lt;br&gt;If store_mode is set to 0, an interrupt is generated after a field of pictures is captured.&lt;br&gt;If store_mode is set to 1, an interrupt is generated after a frame of pictures is captured." range="0" property="RO"/>
				<Register offset="0x40"/>
				<Register offset="0x1040"/>
				<Register offset="0x2040"/>
				<Register offset="0x3040"/>
				<Register offset="0x4040"/>
				<Register offset="0x5040"/>
				<Register offset="0x6040"/>
				<Register offset="0x7040"/>
				<Register offset="0x8040"/>
				<Register offset="0x9040"/>
				<Register offset="0xa040"/>
				<Register offset="0xb040"/>
				<Register offset="0xc040"/>
				<Register offset="0xd040"/>
				<Register offset="0xe040"/>
				<Register offset="0xf040"/>
			</RegisterGroup>
			<RegisterGroup name="VI_INT_INDICATOR" description="VI_INT_INDICATOR is an interrupt indicator register and used to indicate which of the 16channels generates an interrupt." value="0x00000000" startoffset="0x0044">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="ch1_int_indicator" description="Channel 1 interrupt indicator.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="ch0_int_indicator" description="Channel 0 interrupt indicator.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="VI_RAW_INT_INDICATOR" description="VI_RAW_INT_INDICATOR is a raw interrupt indicator register and used to indicate whichof the 16 channels generates a raw interrupt." value="0x00000000" startoffset="0x0048+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="ch1_raw_int_indicator" description="Channel 1 raw interrupt indicator.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="ch0_raw_int_indicator" description="Channel 0 raw interrupt indicator.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x48"/>
				<Register offset="0x1048"/>
				<Register offset="0x2048"/>
				<Register offset="0x3048"/>
				<Register offset="0x4048"/>
				<Register offset="0x5048"/>
				<Register offset="0x6048"/>
				<Register offset="0x7048"/>
				<Register offset="0x8048"/>
				<Register offset="0x9048"/>
				<Register offset="0xa048"/>
				<Register offset="0xb048"/>
				<Register offset="0xc048"/>
				<Register offset="0xd048"/>
				<Register offset="0xe048"/>
				<Register offset="0xf048"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_STATUS" description="VIn_STATUS is a status register." value="0x00000020" startoffset="0x004C+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:20" property="RO"/>
				<Member name="act_height" description="Number of lines of valid pixel data in a detected field." range="19:8" property="RO"/>
				<Member name="vi_busy" description="Current working status of the VIU&lt;br&gt;0: idle&lt;br&gt;1: busy" range="7" property="RO"/>
				<Member name="field2" description="Odd or even field which the currently received data is in.&lt;br&gt;0: odd field&lt;br&gt;1: even field" range="6" property="RO"/>
				<Member name="snooze" description="Dormancy status of the VIU.&lt;br&gt;0: non-dormant&lt;br&gt;1: dormant" range="5" property="RO"/>
				<Member name="proc_err" description="Status of a protection bit.&lt;br&gt;0: correct&lt;br&gt;1: incorrect" range="4" property="RO"/>
				<Member name="bus_err" description="Status of a bus.&lt;br&gt;0: correct&lt;br&gt;1: incorrect" range="3" property="RO"/>
				<Member name="frame_loss" description="Whether the VIU losses data of a field.&lt;br&gt;0: not lost&lt;br&gt;1: lost" range="2" property="RO"/>
				<Member name="buf_ovf" description="Whether a buffer overflow occurs in the VIU.&lt;br&gt;0: No overflow occurs.&lt;br&gt;1: An overflow occurs." range="1" property="RO"/>
				<Member name="picture_done" description="Whether the VIU completes reception of data in the current field.&lt;br&gt;0: The reception is not completed.&lt;br&gt;1: The reception is completed." range="0" property="RO"/>
				<Register offset="0x4c"/>
				<Register offset="0x104c"/>
				<Register offset="0x204c"/>
				<Register offset="0x304c"/>
				<Register offset="0x404c"/>
				<Register offset="0x504c"/>
				<Register offset="0x604c"/>
				<Register offset="0x704c"/>
				<Register offset="0x804c"/>
				<Register offset="0x904c"/>
				<Register offset="0xa04c"/>
				<Register offset="0xb04c"/>
				<Register offset="0xc04c"/>
				<Register offset="0xd04c"/>
				<Register offset="0xe04c"/>
				<Register offset="0xf04c"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_LUM_ADDER" description="VIn_LUM_ADDER is a luminance statistics register and used to collect statistics ofluminance information of the entire active picture, but not used to capture the picture arealuminance." value="0x00000000" startoffset="0x0050+n*0x1000">
				<Member name="vi_lum_adder" description="Luminance value adder." range="31:0" property="RO"/>
				<Register offset="0x50"/>
				<Register offset="0x1050"/>
				<Register offset="0x2050"/>
				<Register offset="0x3050"/>
				<Register offset="0x4050"/>
				<Register offset="0x5050"/>
				<Register offset="0x6050"/>
				<Register offset="0x7050"/>
				<Register offset="0x8050"/>
				<Register offset="0x9050"/>
				<Register offset="0xa050"/>
				<Register offset="0xb050"/>
				<Register offset="0xc050"/>
				<Register offset="0xd050"/>
				<Register offset="0xe050"/>
				<Register offset="0xf050"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_LUM_STRH" value="0x00000000" startoffset="0x0054+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:30" property="RO"/>
				<Member name="m1" description="Average luminance value 1." range="29:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:18" property="RO"/>
				<Member name="m0" description="Average luminance value 0." range="17:8" property="RW"/>
				<Member name="k" description="Luminance stretch coefficient." range="7:0" property="RW"/>
				<Register offset="0x54"/>
				<Register offset="0x1054"/>
				<Register offset="0x2054"/>
				<Register offset="0x3054"/>
				<Register offset="0x4054"/>
				<Register offset="0x5054"/>
				<Register offset="0x6054"/>
				<Register offset="0x7054"/>
				<Register offset="0x8054"/>
				<Register offset="0x9054"/>
				<Register offset="0xa054"/>
				<Register offset="0xb054"/>
				<Register offset="0xc054"/>
				<Register offset="0xd054"/>
				<Register offset="0xe054"/>
				<Register offset="0xf054"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_LUM_DIFF_ADDER" value="0x00000000" startoffset="0x0058+n*0x1000">
				<Member name="lum_diff_adder" description="Luminance difference value adder. (In HD 720p mode, the luminance difference value adder of channel 0 is the luminance difference value adder of input pictures, and the luminance difference value adder of channel 4 is invalid). The value of the luminance difference adder sum register is written to the register when the next frame or frame starts." range="31:0" property="RO"/>
				<Register offset="0x58"/>
				<Register offset="0x1058"/>
				<Register offset="0x2058"/>
				<Register offset="0x3058"/>
				<Register offset="0x4058"/>
				<Register offset="0x5058"/>
				<Register offset="0x6058"/>
				<Register offset="0x7058"/>
				<Register offset="0x8058"/>
				<Register offset="0x9058"/>
				<Register offset="0xa058"/>
				<Register offset="0xb058"/>
				<Register offset="0xc058"/>
				<Register offset="0xd058"/>
				<Register offset="0xe058"/>
				<Register offset="0xf058"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_BLOCK0_START" description="VIn_BLOCK0_START is a cover block 0 start position register." value="0x00000000" startoffset="0x005C+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="block0_starty" description="Filled line number of start picture block 0." range="23:12" property="RW"/>
				<Member name="block0_startx" description="Filled pixel number of start picture block 0." range="11:0" property="RW"/>
				<Register offset="0x5c"/>
				<Register offset="0x105c"/>
				<Register offset="0x205c"/>
				<Register offset="0x305c"/>
				<Register offset="0x405c"/>
				<Register offset="0x505c"/>
				<Register offset="0x605c"/>
				<Register offset="0x705c"/>
				<Register offset="0x805c"/>
				<Register offset="0x905c"/>
				<Register offset="0xa05c"/>
				<Register offset="0xb05c"/>
				<Register offset="0xc05c"/>
				<Register offset="0xd05c"/>
				<Register offset="0xe05c"/>
				<Register offset="0xf05c"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_BLOCK1_START" description="VIn_BLOCK1_START is a cover block 1 start position register." value="0x00000000" startoffset="0x0060+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="block1_starty" description="Filled line number of start picture block 1." range="23:12" property="RW"/>
				<Member name="block1_startx" description="Filled pixel number of start picture block 1." range="11:0" property="RW"/>
				<Register offset="0x60"/>
				<Register offset="0x1060"/>
				<Register offset="0x2060"/>
				<Register offset="0x3060"/>
				<Register offset="0x4060"/>
				<Register offset="0x5060"/>
				<Register offset="0x6060"/>
				<Register offset="0x7060"/>
				<Register offset="0x8060"/>
				<Register offset="0x9060"/>
				<Register offset="0xa060"/>
				<Register offset="0xb060"/>
				<Register offset="0xc060"/>
				<Register offset="0xd060"/>
				<Register offset="0xe060"/>
				<Register offset="0xf060"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_BLOCK2_START" description="VIn_BLOCK2_START is a cover block 2 start position register." value="0x00000000" startoffset="0x0064+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="block2_starty" description="Filled line number of start picture block 2." range="23:12" property="RW"/>
				<Member name="block2_startx" description="Filled pixel number of start picture block 2." range="11:0" property="RW"/>
				<Register offset="0x64"/>
				<Register offset="0x1064"/>
				<Register offset="0x2064"/>
				<Register offset="0x3064"/>
				<Register offset="0x4064"/>
				<Register offset="0x5064"/>
				<Register offset="0x6064"/>
				<Register offset="0x7064"/>
				<Register offset="0x8064"/>
				<Register offset="0x9064"/>
				<Register offset="0xa064"/>
				<Register offset="0xb064"/>
				<Register offset="0xc064"/>
				<Register offset="0xd064"/>
				<Register offset="0xe064"/>
				<Register offset="0xf064"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_BLOCK3_START" description="VIn_BLOCK3_START is a cover block 3 start position register." value="0x00000000" startoffset="0x0068+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="block3_starty" description="Filled line number of start picture block 3." range="23:12" property="RW"/>
				<Member name="block3_startx" description="Filled pixel number of start picture block 3." range="11:0" property="RW"/>
				<Register offset="0x68"/>
				<Register offset="0x1068"/>
				<Register offset="0x2068"/>
				<Register offset="0x3068"/>
				<Register offset="0x4068"/>
				<Register offset="0x5068"/>
				<Register offset="0x6068"/>
				<Register offset="0x7068"/>
				<Register offset="0x8068"/>
				<Register offset="0x9068"/>
				<Register offset="0xa068"/>
				<Register offset="0xb068"/>
				<Register offset="0xc068"/>
				<Register offset="0xd068"/>
				<Register offset="0xe068"/>
				<Register offset="0xf068"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_BLOCK0_SIZE" description="VIn_BLOCK0_SIZE is a cover block 0 size register." value="0x00000000" startoffset="0x006C+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="block0_height" description="Filled height of picture block 0 (unit: line)." range="23:12" property="RW"/>
				<Member name="block0_width" description="Filled width of picture block 0 (unit: pixel)." range="11:0" property="RW"/>
				<Register offset="0x6c"/>
				<Register offset="0x106c"/>
				<Register offset="0x206c"/>
				<Register offset="0x306c"/>
				<Register offset="0x406c"/>
				<Register offset="0x506c"/>
				<Register offset="0x606c"/>
				<Register offset="0x706c"/>
				<Register offset="0x806c"/>
				<Register offset="0x906c"/>
				<Register offset="0xa06c"/>
				<Register offset="0xb06c"/>
				<Register offset="0xc06c"/>
				<Register offset="0xd06c"/>
				<Register offset="0xe06c"/>
				<Register offset="0xf06c"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_BLOCK1_SIZE" description="VIn_BLOCK1_SIZE is a cover block 1 size register." value="0x00000000" startoffset="0x0070+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="block1_height" description="Filled height of picture block 1 (unit: line)." range="23:12" property="RW"/>
				<Member name="block1_width" description="Filled width of picture block 1 (unit: pixel)." range="11:0" property="RW"/>
				<Register offset="0x70"/>
				<Register offset="0x1070"/>
				<Register offset="0x2070"/>
				<Register offset="0x3070"/>
				<Register offset="0x4070"/>
				<Register offset="0x5070"/>
				<Register offset="0x6070"/>
				<Register offset="0x7070"/>
				<Register offset="0x8070"/>
				<Register offset="0x9070"/>
				<Register offset="0xa070"/>
				<Register offset="0xb070"/>
				<Register offset="0xc070"/>
				<Register offset="0xd070"/>
				<Register offset="0xe070"/>
				<Register offset="0xf070"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_BLOCK2_SIZE" description="VIn_BLOCK2_SIZE is a cover block 2 size register." value="0x00000000" startoffset="0x0074+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="block2_height" description="Filled height of picture block 2 (unit: line)." range="23:12" property="RW"/>
				<Member name="block2_width" description="Filled width of picture block 2 (unit: pixel)." range="11:0" property="RW"/>
				<Register offset="0x74"/>
				<Register offset="0x1074"/>
				<Register offset="0x2074"/>
				<Register offset="0x3074"/>
				<Register offset="0x4074"/>
				<Register offset="0x5074"/>
				<Register offset="0x6074"/>
				<Register offset="0x7074"/>
				<Register offset="0x8074"/>
				<Register offset="0x9074"/>
				<Register offset="0xa074"/>
				<Register offset="0xb074"/>
				<Register offset="0xc074"/>
				<Register offset="0xd074"/>
				<Register offset="0xe074"/>
				<Register offset="0xf074"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_BLOCK3_SIZE" description="VIn_BLOCK3_SIZE is a cover block 3 size register." value="0x00000000" startoffset="0x0078+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="block3_height" description="Filled height of picture block 3 (unit: line)." range="23:12" property="RW"/>
				<Member name="block3_width" description="Filled width of picture block 3 (unit: pixel)." range="11:0" property="RW"/>
				<Register offset="0x78"/>
				<Register offset="0x1078"/>
				<Register offset="0x2078"/>
				<Register offset="0x3078"/>
				<Register offset="0x4078"/>
				<Register offset="0x5078"/>
				<Register offset="0x6078"/>
				<Register offset="0x7078"/>
				<Register offset="0x8078"/>
				<Register offset="0x9078"/>
				<Register offset="0xa078"/>
				<Register offset="0xb078"/>
				<Register offset="0xc078"/>
				<Register offset="0xd078"/>
				<Register offset="0xe078"/>
				<Register offset="0xf078"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_BLOCK0_COLOR" description="VIn_BLOCK0_COLOR is a cover block 0 filled color register.Pay attention to the following two points for color filling.The filled picture color must be data in the YCbCr format.When the VIU is configured with multiple cover blocks, and the overlay part is availablebetween various blocks, the color of the overlay output part is covered based on thepriority sequence 0, 1, 2, and 3. That is, the priority of filled block 0 is the highest, andthe priority of filled block 3 is the lowest." value="0x00000000" startoffset="0x007C">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="block0_y" description="Component Y of the filled color of picture block 0." range="23:16" property="RW"/>
				<Member name="block0_u" description="Component Cb of the filled color of picture block 0." range="15:8" property="RW"/>
				<Member name="block0_v" description="Component Cr of the filled color of picture block 0." range="7:0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_BLOCK1_COLOR" description="VIn_BLOCK1_COLOR is a cover block 1 filled color register." value="0x00000000" startoffset="0x0080+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="block1_y" description="Component Y of the filled color of picture block 1." range="23:16" property="RW"/>
				<Member name="block1_u" description="Component Cb of the filled color of picture block 1." range="15:8" property="RW"/>
				<Member name="block1_v" description="Component Cr of the filled color of picture block 1." range="7:0" property="RW"/>
				<Register offset="0x80"/>
				<Register offset="0x1080"/>
				<Register offset="0x2080"/>
				<Register offset="0x3080"/>
				<Register offset="0x4080"/>
				<Register offset="0x5080"/>
				<Register offset="0x6080"/>
				<Register offset="0x7080"/>
				<Register offset="0x8080"/>
				<Register offset="0x9080"/>
				<Register offset="0xa080"/>
				<Register offset="0xb080"/>
				<Register offset="0xc080"/>
				<Register offset="0xd080"/>
				<Register offset="0xe080"/>
				<Register offset="0xf080"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_BLOCK2_COLOR" description="VIn_BLOCK2_COLOR is a cover block 2 filled color register." value="0x00000000" startoffset="0x0084+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="block2_y" description="Component Y of the filled color of picture block 2." range="23:16" property="RW"/>
				<Member name="block2_u" description="Component Cb of the filled color of picture block 2." range="15:8" property="RW"/>
				<Member name="block2_v" description="Component Cr of the filled color of picture block 2." range="7:0" property="RW"/>
				<Register offset="0x84"/>
				<Register offset="0x1084"/>
				<Register offset="0x2084"/>
				<Register offset="0x3084"/>
				<Register offset="0x4084"/>
				<Register offset="0x5084"/>
				<Register offset="0x6084"/>
				<Register offset="0x7084"/>
				<Register offset="0x8084"/>
				<Register offset="0x9084"/>
				<Register offset="0xa084"/>
				<Register offset="0xb084"/>
				<Register offset="0xc084"/>
				<Register offset="0xd084"/>
				<Register offset="0xe084"/>
				<Register offset="0xf084"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_BLOCK3_COLOR" description="VIn_BLOCK3_COLOR is a cover block 3 filled color register." value="0x00000000" startoffset="0x0088+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="block3_y" description="Component Y of the filled color of picture block 3." range="23:16" property="RW"/>
				<Member name="block3_u" description="Component Cb of the filled color of picture block 3." range="15:8" property="RW"/>
				<Member name="block3_v" description="Component Cr of the filled color of picture block 3." range="7:0" property="RW"/>
				<Register offset="0x88"/>
				<Register offset="0x1088"/>
				<Register offset="0x2088"/>
				<Register offset="0x3088"/>
				<Register offset="0x4088"/>
				<Register offset="0x5088"/>
				<Register offset="0x6088"/>
				<Register offset="0x7088"/>
				<Register offset="0x8088"/>
				<Register offset="0x9088"/>
				<Register offset="0xa088"/>
				<Register offset="0xb088"/>
				<Register offset="0xc088"/>
				<Register offset="0xd088"/>
				<Register offset="0xe088"/>
				<Register offset="0xf088"/>
			</RegisterGroup>
			<RegisterGroup name="VI_ANC0_START" description="VIn_ANC0_START is a blank-area data block 0 start location register." value="0x00000000" startoffset="0x009C+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="anc0_loc" description="Blank area of blank area data.&lt;br&gt;00: front blank area in an odd field&lt;br&gt;01: back blank area in an odd field&lt;br&gt;10: front blank area in an even field&lt;br&gt;11: back blank area in an even field&lt;br&gt;Note: In progressive mode, only the front blank area in an odd field is available. In DC mode, data in a blank area cannot be received." range="25:24" property="RW"/>
				<Member name="anc0_vos" description="Distance from the start of a blank area to the line of blank area data (unit: line)." range="23:12" property="RW"/>
				<Member name="anc0_hos" description="Horizontal offset from the start of line valid data to the start of blank area data (unit: clock)." range="11:0" property="RW"/>
				<Register offset="0x9c"/>
				<Register offset="0x109c"/>
				<Register offset="0x209c"/>
				<Register offset="0x309c"/>
				<Register offset="0x409c"/>
				<Register offset="0x509c"/>
				<Register offset="0x609c"/>
				<Register offset="0x709c"/>
				<Register offset="0x809c"/>
				<Register offset="0x909c"/>
				<Register offset="0xa09c"/>
				<Register offset="0xb09c"/>
				<Register offset="0xc09c"/>
				<Register offset="0xd09c"/>
				<Register offset="0xe09c"/>
				<Register offset="0xf09c"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_ANC0_SIZE" description="VIn_ANC0_SIZE is a blank-area data block 0 size register." value="0x00000000" startoffset="0x00A0+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="anc0_size" description="Size of a blank-area data block (unit: clock)." range="11:0" property="RW"/>
				<Register offset="0xa0"/>
				<Register offset="0x10a0"/>
				<Register offset="0x20a0"/>
				<Register offset="0x30a0"/>
				<Register offset="0x40a0"/>
				<Register offset="0x50a0"/>
				<Register offset="0x60a0"/>
				<Register offset="0x70a0"/>
				<Register offset="0x80a0"/>
				<Register offset="0x90a0"/>
				<Register offset="0xa0a0"/>
				<Register offset="0xb0a0"/>
				<Register offset="0xc0a0"/>
				<Register offset="0xd0a0"/>
				<Register offset="0xe0a0"/>
				<Register offset="0xf0a0"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_ANC1_START" description="VIn_ANC1_START is a blank-area data block 1 start location register." value="0x00000000" startoffset="0x00A4+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="anc1_loc" description="Blank area of blank area data.&lt;br&gt;00: front blank area in an odd field&lt;br&gt;01: back blank area in an odd field&lt;br&gt;10: front blank area in an even field&lt;br&gt;11: back blank area in an even field&lt;br&gt;Note: In progressive mode, only the front blank area in an odd field is available. In DC mode, data in a blank area cannot be received." range="25:24" property="RW"/>
				<Member name="anc1_vos" description="Distance from the start of a blank area to the line of blank area data (unit: line)." range="23:12" property="RW"/>
				<Member name="anc1_hos" description="Horizontal offset from the start of line valid data to the start of blank area data (unit: clock)." range="11:0" property="RW"/>
				<Register offset="0xa4"/>
				<Register offset="0x10a4"/>
				<Register offset="0x20a4"/>
				<Register offset="0x30a4"/>
				<Register offset="0x40a4"/>
				<Register offset="0x50a4"/>
				<Register offset="0x60a4"/>
				<Register offset="0x70a4"/>
				<Register offset="0x80a4"/>
				<Register offset="0x90a4"/>
				<Register offset="0xa0a4"/>
				<Register offset="0xb0a4"/>
				<Register offset="0xc0a4"/>
				<Register offset="0xd0a4"/>
				<Register offset="0xe0a4"/>
				<Register offset="0xf0a4"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_ANC1_SIZE" description="VIn_ANC1_SIZE is a blank-area data block 1 size register." value="0x00000000" startoffset="0x00A8+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="anc1_size" description="Size of a blank-area data block (unit: clock)" range="11:0" property="RW"/>
				<Register offset="0xa8"/>
				<Register offset="0x10a8"/>
				<Register offset="0x20a8"/>
				<Register offset="0x30a8"/>
				<Register offset="0x40a8"/>
				<Register offset="0x50a8"/>
				<Register offset="0x60a8"/>
				<Register offset="0x70a8"/>
				<Register offset="0x80a8"/>
				<Register offset="0x90a8"/>
				<Register offset="0xa0a8"/>
				<Register offset="0xb0a8"/>
				<Register offset="0xc0a8"/>
				<Register offset="0xd0a8"/>
				<Register offset="0xe0a8"/>
				<Register offset="0xf0a8"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_ANC0_WORD" value="0x00000000" startoffset="0x00AC+n*0x1000">
				<Member name="vin_anc0_word" description="First word data storage register of the blank area data 1 group." range="31:0" property="RO"/>
				<Register offset="0xac"/>
				<Register offset="0x10ac"/>
				<Register offset="0x20ac"/>
				<Register offset="0x30ac"/>
				<Register offset="0x40ac"/>
				<Register offset="0x50ac"/>
				<Register offset="0x60ac"/>
				<Register offset="0x70ac"/>
				<Register offset="0x80ac"/>
				<Register offset="0x90ac"/>
				<Register offset="0xa0ac"/>
				<Register offset="0xb0ac"/>
				<Register offset="0xc0ac"/>
				<Register offset="0xd0ac"/>
				<Register offset="0xe0ac"/>
				<Register offset="0xf0ac"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_ANC1_WORD" value="0x00000000" startoffset="0x00CC+n*0x1000">
				<Member name="vin_anc1_word" description="First word data storage register of the blank area data 2 group." range="31:0" property="RO"/>
				<Register offset="0xcc"/>
				<Register offset="0x10cc"/>
				<Register offset="0x20cc"/>
				<Register offset="0x30cc"/>
				<Register offset="0x40cc"/>
				<Register offset="0x50cc"/>
				<Register offset="0x60cc"/>
				<Register offset="0x70cc"/>
				<Register offset="0x80cc"/>
				<Register offset="0x90cc"/>
				<Register offset="0xa0cc"/>
				<Register offset="0xb0cc"/>
				<Register offset="0xc0cc"/>
				<Register offset="0xd0cc"/>
				<Register offset="0xe0cc"/>
				<Register offset="0xf0cc"/>
			</RegisterGroup>
			<RegisterGroup name="VI_P0_VSYNC1" description="When port 0 works in BT.601 mode, VI_P0_VSYNC1 is a vertical synchronizationconfiguration register of the first field. The register is valid only for channel 0. When port 0works in 16-bit synchronization interface mode, and horizontal synchronization uses the pulsemode, VI_P0_VSYNC1 is a vertical synchronization configuration register. The register isvalid for channels 0 and 4." value="0x0001511F" startoffset="0x00EC+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="act1_voff" description="In BT.601 mode, vertical distance from the start of the first field to an active picture; in 16-bit synchronization interface mode, vertical distance from the start of the frame to an active picture. The unit is line. The value is the actual number of lines subtracting 1. Default value: 21." range="23:12" property="RW"/>
				<Member name="act1_height" description="In BT.601 mode, height of an active picture in the first field; in 16-bit synchronization interface mode, height of an active picture. The unit is line. The value is the actual number of lines subtracting 1. Default value: 287." range="11:0" property="RW"/>
				<Register offset="0xec"/>
				<Register offset="0x10ec"/>
				<Register offset="0x20ec"/>
				<Register offset="0x30ec"/>
				<Register offset="0x40ec"/>
				<Register offset="0x50ec"/>
				<Register offset="0x60ec"/>
				<Register offset="0x70ec"/>
				<Register offset="0x80ec"/>
				<Register offset="0x90ec"/>
				<Register offset="0xa0ec"/>
				<Register offset="0xb0ec"/>
				<Register offset="0xc0ec"/>
				<Register offset="0xd0ec"/>
				<Register offset="0xe0ec"/>
				<Register offset="0xf0ec"/>
			</RegisterGroup>
			<RegisterGroup name="VI_P0_VSYNC2" description="When port 0 works in BT.601 mode, VI_P0_VSYNC2 is a vertical synchronizationconfiguration register of the second field. The register is valid only for channel 0." value="0x0001611F" startoffset="0x00F0+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="act2_voff" description="Vertical distance from the start of the second field to an active picture (unit: line).&lt;br&gt;The value is the actual number of lines subtracting 1. Default value: 22." range="23:12" property="RW"/>
				<Member name="act2_height" description="Height of an active picture in the second field (unit: line).&lt;br&gt;The value is the actual number of lines subtracting 1. Default value: 287." range="11:0" property="RW"/>
				<Register offset="0xf0"/>
				<Register offset="0x10f0"/>
				<Register offset="0x20f0"/>
				<Register offset="0x30f0"/>
				<Register offset="0x40f0"/>
				<Register offset="0x50f0"/>
				<Register offset="0x60f0"/>
				<Register offset="0x70f0"/>
				<Register offset="0x80f0"/>
				<Register offset="0x90f0"/>
				<Register offset="0xa0f0"/>
				<Register offset="0xb0f0"/>
				<Register offset="0xc0f0"/>
				<Register offset="0xd0f0"/>
				<Register offset="0xe0f0"/>
				<Register offset="0xf0f0"/>
			</RegisterGroup>
			<RegisterGroup name="VI_P0_HSYNC" description="VI_P0_HSYNC is a horizontal synchronization configuration register. When port 0 works inBT.601 mode, the register is valid only for channel 0. When port 0 works in 16-bitsynchronization interface mode, and horizontal synchronization uses the pulse mode, theregister is valid for channels 0 and 4." value="0x0004159F" startoffset="0x00F4+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="act_hoff" description="Distance from the end of the previous line to the active data area of the line (unit: clock).&lt;br&gt;In BT.601 mode, the value is two times of the number of pixels subtracting 1. Default value: 263.&lt;br&gt;In 16-bit synchronization interface mode, the value is the number of pixels subtracting 1." range="23:12" property="RW"/>
				<Member name="act_width" description="Width of an active picture (unit: clock).&lt;br&gt;In BT.601 mode, the value is two times of the number of pixels subtracting 1. Default value: 1439 (720 pixels).&lt;br&gt;In 16-bit synchronization interface mode, the value is the number of pixels subtracting 1." range="11:0" property="RW"/>
				<Register offset="0xf4"/>
				<Register offset="0x10f4"/>
				<Register offset="0x20f4"/>
				<Register offset="0x30f4"/>
				<Register offset="0x40f4"/>
				<Register offset="0x50f4"/>
				<Register offset="0x60f4"/>
				<Register offset="0x70f4"/>
				<Register offset="0x80f4"/>
				<Register offset="0x90f4"/>
				<Register offset="0xa0f4"/>
				<Register offset="0xb0f4"/>
				<Register offset="0xc0f4"/>
				<Register offset="0xd0f4"/>
				<Register offset="0xe0f4"/>
				<Register offset="0xf0f4"/>
			</RegisterGroup>
			<RegisterGroup name="VI_PRIO_CFG" description="VI_PRIO_CFG is a priority configuration register of 16 channels in the VIU. Each channelcan be configured with either of two priority levels." value="0x00140000" startoffset="0x00F8+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:20" property="RO"/>
				<Member name="outstanding_max" description="Maximum number of AXI bus outstanding." range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:0" property="RO"/>
				<Register offset="0xf8"/>
				<Register offset="0x10f8"/>
				<Register offset="0x20f8"/>
				<Register offset="0x30f8"/>
				<Register offset="0x40f8"/>
				<Register offset="0x50f8"/>
				<Register offset="0x60f8"/>
				<Register offset="0x70f8"/>
				<Register offset="0x80f8"/>
				<Register offset="0x90f8"/>
				<Register offset="0xa0f8"/>
				<Register offset="0xb0f8"/>
				<Register offset="0xc0f8"/>
				<Register offset="0xd0f8"/>
				<Register offset="0xe0f8"/>
				<Register offset="0xf0f8"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_LUM_COEF0" description="VIn_LUM_COEF0 is luminance filtering coefficient register 0.The format of the filtering coefficient is as follows: The most significant bit is the sign bit,and the least significant nine bits are the absolute value of the coefficient.The sum of lum_coef0–lum_coef7 is 512.In the case of 1/2 scaling, the recommended values of the luminance filtering coefficient (forlum_coef0–lum_coef7) are –16, 0, 145, 254, 145, 0, –16, and 0." value="0x00000210" startoffset="0x00FC+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="lum_coef1" description="Luminance filtering coefficient 1. Default value: 0." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="lum_coef0" description="Luminance filtering coefficient 0. Default value: –16." range="9:0" property="RW"/>
				<Register offset="0xfc"/>
				<Register offset="0x10fc"/>
				<Register offset="0x20fc"/>
				<Register offset="0x30fc"/>
				<Register offset="0x40fc"/>
				<Register offset="0x50fc"/>
				<Register offset="0x60fc"/>
				<Register offset="0x70fc"/>
				<Register offset="0x80fc"/>
				<Register offset="0x90fc"/>
				<Register offset="0xa0fc"/>
				<Register offset="0xb0fc"/>
				<Register offset="0xc0fc"/>
				<Register offset="0xd0fc"/>
				<Register offset="0xe0fc"/>
				<Register offset="0xf0fc"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_LUM_COEF1" description="VIn_LUM_COEF1 is luminance filtering coefficient register 1.The filtering coefficient is represented in a supplemental code. The most significant bit is thesign bit." value="0x00FE0091" startoffset="0x0100+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="lum_coef3" description="Luminance filtering coefficient 3. Default value: 254." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="lum_coef2" description="Luminance filtering coefficient 2. Default value: 145." range="9:0" property="RW"/>
				<Register offset="0x100"/>
				<Register offset="0x1100"/>
				<Register offset="0x2100"/>
				<Register offset="0x3100"/>
				<Register offset="0x4100"/>
				<Register offset="0x5100"/>
				<Register offset="0x6100"/>
				<Register offset="0x7100"/>
				<Register offset="0x8100"/>
				<Register offset="0x9100"/>
				<Register offset="0xa100"/>
				<Register offset="0xb100"/>
				<Register offset="0xc100"/>
				<Register offset="0xd100"/>
				<Register offset="0xe100"/>
				<Register offset="0xf100"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_LUM_COEF2" description="VIn_LUM_COEF2 is luminance filtering coefficient register 2.The filtering coefficient is represented in a supplemental code. The most significant bit is thesign bit." value="0x00000091" startoffset="0x0104+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="lum_coef5" description="Luminance filtering coefficient 5. Default value: 0." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="lum_coef4" description="Luminance filtering coefficient 4. Default value: 145." range="9:0" property="RW"/>
				<Register offset="0x104"/>
				<Register offset="0x1104"/>
				<Register offset="0x2104"/>
				<Register offset="0x3104"/>
				<Register offset="0x4104"/>
				<Register offset="0x5104"/>
				<Register offset="0x6104"/>
				<Register offset="0x7104"/>
				<Register offset="0x8104"/>
				<Register offset="0x9104"/>
				<Register offset="0xa104"/>
				<Register offset="0xb104"/>
				<Register offset="0xc104"/>
				<Register offset="0xd104"/>
				<Register offset="0xe104"/>
				<Register offset="0xf104"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_LUM_COEF3" description="VIn_LUM_COEF3 is luminance filtering coefficient register 3.The filtering coefficient is represented in a supplemental code. The most significant bit is thesign bit." value="0x00000210" startoffset="0x0108+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="lum_coef7" description="Luminance filtering coefficient 7. Default value: 0." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="lum_coef6" description="Luminance filtering coefficient 6. Default value: -16." range="9:0" property="RW"/>
				<Register offset="0x108"/>
				<Register offset="0x1108"/>
				<Register offset="0x2108"/>
				<Register offset="0x3108"/>
				<Register offset="0x4108"/>
				<Register offset="0x5108"/>
				<Register offset="0x6108"/>
				<Register offset="0x7108"/>
				<Register offset="0x8108"/>
				<Register offset="0x9108"/>
				<Register offset="0xa108"/>
				<Register offset="0xb108"/>
				<Register offset="0xc108"/>
				<Register offset="0xd108"/>
				<Register offset="0xe108"/>
				<Register offset="0xf108"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_CHROMA_COEF0" description="VIn_CHROMA_COEF0 is chroma filtering coefficient register 0.The format of the filtering coefficient is as follows: The most significant bit is the sign bit,and the least significant nine bits are the absolute value of the coefficient.The sum of chroma_coef0–chroma_coef3 is 512.In the case of 1/2 scaling, the recommended values of the chroma filtering coefficient (forchroma_coef0–chroma_coef3) are 148, 171, 148, and 45.In the case of chroma resampling, the recommended values of the chroma filtering coefficient(for chroma_coef0–chroma_coef3) are –32, 416, 160, and –32." value="0x00AB0094" startoffset="0x010C+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="chroma_coef1" description="Chroma filtering coefficient 1. Default value: 171." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="chroma_coef0" description="Chroma filtering coefficient 0. Default value: 148." range="9:0" property="RW"/>
				<Register offset="0x10c"/>
				<Register offset="0x110c"/>
				<Register offset="0x210c"/>
				<Register offset="0x310c"/>
				<Register offset="0x410c"/>
				<Register offset="0x510c"/>
				<Register offset="0x610c"/>
				<Register offset="0x710c"/>
				<Register offset="0x810c"/>
				<Register offset="0x910c"/>
				<Register offset="0xa10c"/>
				<Register offset="0xb10c"/>
				<Register offset="0xc10c"/>
				<Register offset="0xd10c"/>
				<Register offset="0xe10c"/>
				<Register offset="0xf10c"/>
			</RegisterGroup>
			<RegisterGroup name="VIN_CHROMA_COEF1" description="VIn_CHROMA_COEF1 is chroma filtering coefficient register 1.The filtering coefficient is represented in a supplemental code. The most significant bit is thesign bit." value="0x002D0094" startoffset="0x0110+n*0x1000">
				<Member name="reserved" description="Reserved." range="31:26" property="RO"/>
				<Member name="chroma_coef3" description="Chroma filtering coefficient 3. Default value: 45." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RO"/>
				<Member name="chroma_coef2" description="Chroma filtering coefficient 2. Default value: 148." range="9:0" property="RW"/>
				<Register offset="0x110"/>
				<Register offset="0x1110"/>
				<Register offset="0x2110"/>
				<Register offset="0x3110"/>
				<Register offset="0x4110"/>
				<Register offset="0x5110"/>
				<Register offset="0x6110"/>
				<Register offset="0x7110"/>
				<Register offset="0x8110"/>
				<Register offset="0x9110"/>
				<Register offset="0xa110"/>
				<Register offset="0xb110"/>
				<Register offset="0xc110"/>
				<Register offset="0xd110"/>
				<Register offset="0xe110"/>
				<Register offset="0xf110"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="VOU" i2cSupport="false">
			<Module baseAddress="0x10110000"/>
			<RegisterGroup name="VOCTRL" description="VOCTRL is a VO control register. A surface bus applies for the arbitration mode." value="0x00000000" startoffset="0x0000">
				<Member name="vo_ck_gt_en" description="Reserved." range="31:20" property="-"/>
				<Member name="outstd_wid0" description="Outstanding of ID0 written by an AXI bus." range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="vo_id_sel" description="Selection of a VOU VHD ID.&lt;br&gt;0: The VHD selects a real-time mode ID (0).&lt;br&gt;1: The VHD selects an offline mode ID (1)." range="12" property="RW"/>
				<Member name="outstd_rid0" description="Outstanding of ID0 read by an AXI bus." range="11:8" property="RW"/>
				<Member name="outstd_rid1" description="Outstanding of ID1 read by an AXI bus." range="7:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="VOINTSTA" description="VOINTSTA is a VO interrupt status read-only register." value="0x00000044" startoffset="0x0004">
				<Member name="be_int" description="Bus error interrupt. (AXI_Master)&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31" property="RO"/>
				<Member name="reserved" description="Reserved." range="30:29" property="-"/>
				<Member name="vhd_regup_err_int" description="VHD register update error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="28" property="RO"/>
				<Member name="reserved" description="Reserved." range="27:25" property="-"/>
				<Member name="g1rr_int" description="G1 register update interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="24" property="RO"/>
				<Member name="g0rr_int" description="G0 register update interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="23" property="RO"/>
				<Member name="vhdrr_int" description="VHD register update interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="22" property="RO"/>
				<Member name="vadrr_int" description="VAD register update interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="21" property="RO"/>
				<Member name="vsdrr_int" description="VSD register update interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="20" property="RO"/>
				<Member name="reserved" description="Reserved." range="19:13" property="-"/>
				<Member name="lnk_tend_int" description="Linked-list task done interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="12" property="RO"/>
				<Member name="wbc2_te_int" description="WBC2 task done interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="11" property="RO"/>
				<Member name="reserved" description="Reserved." range="10" property="-"/>
				<Member name="vte_int" description="VHD task done interrupt and WBC1 task done interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="RO"/>
				<Member name="wte_int" description="WBC0 task done interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="dhduf_int" description="HD-channel low-bandwidth alarm interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="dhdvtthd3_int" description="HD-channel vertical timing interrupt 3.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="dhdvtthd2_int" description="HD-channel vertical timing interrupt 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="dhdvtthd1_int" description="HD-channel vertical timing interrupt 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="dsduf_int" description="SD-channel low-bandwidth alarm interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="dsdvtthd3_int" description="SD-channel vertical timing interrupt 3.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="dsdvtthd2_int" description="SD-channel vertical timing interrupt 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="dsdvtthd1_int" description="SD-channel vertical timing interrupt 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="VOMSKINTSTA" description="VOMSKINTSTA is a masked VO interrupt status register. Writing 1 clears this register." value="0x00000000" startoffset="0x0008">
				<Member name="be_int" description="Bus error interrupt. (AXI_Master)&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="31" property="RWC"/>
				<Member name="reserved" description="Reserved." range="30:29" property="-"/>
				<Member name="vhd_regup_err_int" description="VHD register update error interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="28" property="RWC"/>
				<Member name="reserved" description="Reserved." range="27:25" property="-"/>
				<Member name="g1rr_int" description="G1 register update interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="24" property="RWC"/>
				<Member name="g0rr_int" description="G0 register update interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="23" property="RWC"/>
				<Member name="vhdrr_int" description="VHD register update interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="22" property="RWC"/>
				<Member name="vadrr_int" description="VAD register update interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="21" property="RWC"/>
				<Member name="vsdrr_int" description="VSD register update interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="20" property="RWC"/>
				<Member name="reserved" description="Reserved." range="19:13" property="-"/>
				<Member name="lnk_tend_int" description="Linked-list task done interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="12" property="RO"/>
				<Member name="wbc2_te_int" description="WBC2 task done interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="11" property="RO"/>
				<Member name="reserved" description="Reserved." range="10" property="-"/>
				<Member name="vte_int" description="VHD task done interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" property="RWC"/>
				<Member name="wte_int" description="WBC0 task done interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" property="RWC"/>
				<Member name="dhduf_int" description="HD-channel low-bandwidth alarm interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" property="RWC"/>
				<Member name="dhdvtthd3_int" description="HD-channel vertical timing interrupt 3.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" property="RWC"/>
				<Member name="dhdvtthd2_int" description="HD-channel vertical timing interrupt 2.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" property="RWC"/>
				<Member name="dhdvtthd1_int" description="HD-channel vertical timing interrupt 1.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" property="RWC"/>
				<Member name="dsduf_int" description="SD-channel low-bandwidth alarm interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" property="RWC"/>
				<Member name="dsdvtthd3_int" description="SD-channel vertical timing interrupt 3.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" property="RWC"/>
				<Member name="dsdvtthd2_int" description="SD-channel vertical timing interrupt 2.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" property="RWC"/>
				<Member name="dsdvtthd1_int" description="SD-channel vertical timing interrupt 1.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" property="RWC"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="VOINTMSK" description="VOINTMSK is a VOU interrupt mask register. It corresponds to VOINTSTA. If thecorresponding bit is set to 1, the interrupt is not masked; if the corresponding bit is set to 0,the interrupt is masked." value="0x00000000" startoffset="0x000C">
				<Member name="be_intmsk" description="Bus error interrupt. (AXI_Master)" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:29" property="-"/>
				<Member name="vhd_regup_err_intmsk" description="VHD register update error interrupt." range="28" property="RWC"/>
				<Member name="reserved" description="Reserved." range="27:25" property="-"/>
				<Member name="g1rr_intmsk" description="G1 register update interrupt." range="24" property="RW"/>
				<Member name="g0rr_intmsk" description="G0 register update interrupt." range="23" property="RW"/>
				<Member name="vhdrr_intmsk" description="VHD register update interrupt." range="22" property="RW"/>
				<Member name="vadrr_intmsk" description="VAD register update interrupt." range="21" property="RW"/>
				<Member name="vsdrr_intmsk" description="VSD register update interrupt." range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:13" property="-"/>
				<Member name="lnk_tend_intmsk" description="Linked-list task done interrupt." range="12" property="RO"/>
				<Member name="wbc2_te_intmsk" description="WBC2 task done interrupt." range="11" property="RO"/>
				<Member name="reserved" description="Reserved." range="10" property="-"/>
				<Member name="vte_intmsk" description="VHD task done interrupt." range="9" property="RW"/>
				<Member name="wte_intmsk" description="WBC0 task done interrupt." range="8" property="RW"/>
				<Member name="dhduf_intmsk" description="HD-channel low-bandwidth alarm interrupt." range="7" property="RW"/>
				<Member name="dhdvtthd3_intmsk" description="HD-channel vertical timing interrupt 3." range="6" property="RW"/>
				<Member name="dhdvtthd2_intmsk" description="HD-channel vertical timing interrupt 2." range="5" property="RW"/>
				<Member name="dhdvtthd1_intmsk" description="HD-channel vertical timing interrupt 1." range="4" property="RW"/>
				<Member name="dsduf_intmsk" description="SD-channel low-bandwidth alarm interrupt." range="3" property="RW"/>
				<Member name="dsdvtthd3_intmsk" description="SD-channel vertical timing interrupt 3." range="2" property="RW"/>
				<Member name="dsdvtthd2_intmsk" description="SD-channel vertical timing interrupt 2." range="1" property="RW"/>
				<Member name="dsdvtthd1_intmsk" description="SD-channel vertical timing interrupt 1." range="0" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="VOMUX" description="VOMUX is a VO output interface multiplex register." value="0x0004057F" startoffset="0x001C">
				<Member name="sync_sel" description="Selection of Vo_vsync/vo_hsync/vo_dv data.&lt;br&gt;00: fixed zero&lt;br&gt;01: SD sync signal&lt;br&gt;10: direct digital interface&lt;br&gt;11: SYNC from HD_DATE (dv is fixed to zero)" range="31:30" property="RW"/>
				<Member name="data_sel2" description="Selection of Vo_pdata[23:16] data. (Default value: 00)&lt;br&gt;00: hd bt.1120 2 component Y&lt;br&gt;01: hd separated mode 2 component Y&lt;br&gt;10: hd bt.1120 3 component Y&lt;br&gt;11: hd separated mode 3 component Y/R" range="29:28" property="RW"/>
				<Member name="data_sel1" description="Selection of Vo_pdata[15:8] data. (Default value: 00)&lt;br&gt;00: hd bt.1120 2component C&lt;br&gt;01: hd separated mode component C&lt;br&gt;10: hd bt.1120 3 component Cb&lt;br&gt;11: hd separated mode component Cb/G" range="27:26" property="RW"/>
				<Member name="data_sel0" description="Selection of Vo_pdata[7:0] data. (Default value: 00)&lt;br&gt;00: sd bt.656&lt;br&gt;01: sd CEA 861-D 8bits YC Mux (bt.601)&lt;br&gt;10: hd bt.1120 3 component Cr&lt;br&gt;11: hd separated mode component Cr/B" range="25:24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23" property="-"/>
				<Member name="vsync_neg" description="Vertical synchronization negative phase enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" property="RW"/>
				<Member name="hsync_neg" description="Horizontal synchronization negative phase enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="dv_neg" description="Data valid negative phase enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19" property="-"/>
				<Member name="hdmi_vid" description="Selection of an HDMI video output format.&lt;br&gt;RGB and YCbCr selection is obtained by configuring a DHD channel. (Default value: 100)&lt;br&gt;000: YCbCr444, 30-bit synchronization embedding mode&lt;br&gt;001: YCbCr444, 30-bit synchronization separation mode&lt;br&gt;010: RGB444, 30-bit synchronization embedding mode&lt;br&gt;011: RGB444, 30-bit synchronization separation mode&lt;br&gt;100: YCbCr422, 20-bit synchronization embedding mode&lt;br&gt;101: YCbCr422, 20-bit synchronization separation mode&lt;br&gt;110: YCbCr422, 10-bit synchronization embedding mode&lt;br&gt;111: YCbCr422, 10-bit synchronization separation mode&lt;br&gt;Other values: reserved" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="-"/>
				<Member name="dhd_to_sd" description="Selection of an SD output analog modulation mode. Not used and fixed to 0.&lt;br&gt;0: DHD to HDDATE, and a DHD channel outputs VGA or YpbPr&lt;br&gt;1: DSD to HDDATE, and a DSD channel outputs VGA or YpbPr." range="13" property="RW"/>
				<Member name="dsd_to_hd" description="Selection of an HD output analog modulation mode. When a DHD channel outputs 576i/480i, the bit is set to 1. In this case, the clock selection of an HD channel comes from 54 MHz.&lt;br&gt;0: DSD to SDDATE, and a DSD channel outputs CVBS/S-Video/YpbPr.&lt;br&gt;1: DHD to SDDATE, and a DHD channel outputs CVBS/S-Video/YpbPr." range="12" property="RW"/>
				<Member name="dac5_sel" description="Selection of a DAC5 output mode. (Default value: 01)&lt;br&gt;00: DAC5 debug mode output&lt;br&gt;01: DAC5 SD analog video output (SDATE)&lt;br&gt;10: DAC5 digital analog video output&lt;br&gt;11: DAC5 HD analog video output (HDATE)" range="11:10" property="RW"/>
				<Member name="dac4_sel" description="Selection of a DAC4 output mode. (Default value: 01)&lt;br&gt;00: DAC4 debug mode output&lt;br&gt;01: DAC4 SD analog video output (SDATE)&lt;br&gt;10: DAC4 digital analog video output&lt;br&gt;11: DAC4 HD analog video output (HDATE)" range="9:8" property="RW"/>
				<Member name="dac3_sel" description="Selection of the DAC3 output mode. (Default value: 01)&lt;br&gt;00: DAC3 debug mode output&lt;br&gt;01: DAC3 SD analog video output (SDATE)&lt;br&gt;10: DAC3 digital analog video output&lt;br&gt;11: DAC3 HD analog video output (HDATE)" range="7:6" property="RW"/>
				<Member name="dac2_sel" description="Selection of a DAC2 output mode. (Default value: 11).&lt;br&gt;00: DAC2 debug mode output&lt;br&gt;01: DAC2 SD analog video output (SDATE)&lt;br&gt;10: DAC2 digital analog video output&lt;br&gt;11: DAC2 HD analog video output (HDATE)" range="5:4" property="RW"/>
				<Member name="dac1_sel" description="Selection of a DAC1 output mode. (Default value: 11)&lt;br&gt;00: DAC1 debug mode output&lt;br&gt;01: DAC1 SD analog video output (SDATE)&lt;br&gt;10: DAC1 digital analog video output&lt;br&gt;11: DAC1 HD analog video output (HDATE)" range="3:2" property="RW"/>
				<Member name="dac0_sel" description="Selection of the DAC0 output mode. (Default value: 11)&lt;br&gt;00: DAC0 debug mode output&lt;br&gt;01: DAC0 SD analog video output (SDATE)&lt;br&gt;10: DAC0 digital analog video output&lt;br&gt;11: DAC0 HD analog video output (HDATE)" range="1:0" property="RW"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="VOLNKLSTCTRL" description="VOLNKLSTCTRL is a VOU linked-list control register." value="0x00000000" startoffset="0x0024">
				<Member name="lnk_en" description="Linked-list enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:18" property="-"/>
				<Member name="lnk_fst_node_num" description="Number of the first node in a linked-list." range="17:8" property="RW"/>
				<Member name="lnk_fst_num" description="Number of words to be updated for the first node of a linked-list. For example, if 10 registers need to be updated, four words are required. Information about the next node uses one word. Therefore, five words need to be configured. The configured value is the actual value subtracting 1." range="7:0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="VOLNKLSTADDR" description="VOLNKLSTADDR is a VOU linked-list start address register." value="0x00000000" startoffset="0x0028">
				<Member name="lnk_addr" description="128-bit word-aligned start address (in bytes) of a linked list." range="31:0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="VOLNKLSTSTRT" description="VOLNKLSTSTRT is a VOU linked-list start register." value="0x00000000" startoffset="0x002C">
				<Member name="lnk_start" description="Start of a linked-list.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:0" property="-"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="VOLNKLSTPENDINGSTA" description="VOLNKLSTPENDINGSTA is VOU linked-list pending status register 1." value="0x00000000" startoffset="0x0030">
				<Member name="addr_pendig" description="Start address of a pending node in a linked-list." range="31:0" property="RO"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="VOLNKLSTWORKINGSTA" description="VOLNKLSTPENDINGSTA is VOU linked-list working status register 1." value="0x00000000" startoffset="0x0034">
				<Member name="addr_working" description="Start address of a working node in a linked-list." range="31:0" property="RO"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="VOLNKLSTENDSTA" description="VOLNKLSTENDSTA is VOU linked-list end status register 1." value="0x00000000" startoffset="0x0038">
				<Member name="addr_end" description="Start address of a working end node in a linked-list." range="31:0" property="RO"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="VOLNKLSTNUMSTA" description="VOLNKLSTNUMSTA is a VOU linked-list node number status register." value="-" startoffset="0x003C">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="node_num_end" description="Number of a recently working end node." range="23:16" property="RO"/>
				<Member name="node_num_working" description="Number of a working task node." range="15:8" property="RO"/>
				<Member name="node_num_pending" description="Node number of a task to be executed." range="7:0" property="RO"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="DACCTRL0_2" description="DACCTRL0_2 is a DAC0~DAC2 control register." value="0x0003FFFF" startoffset="0x00E0">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="enextref" description="DAC0~DAC2 EXTREF enable." range="28" property="RW"/>
				<Member name="envbg" description="DAC0~DAC2 VBG enable." range="27" property="RW"/>
				<Member name="endac2" description="DAC2 power down control enable." range="26" property="RW"/>
				<Member name="endac1" description="DAC1 power down control enable." range="25" property="RW"/>
				<Member name="endac0" description="DAC0 power down control enable." range="24" property="RW"/>
				<Member name="enctr2" description="DAC2 analog offset test control." range="23:18" property="RW"/>
				<Member name="dac2gc" description="DAC2 output current (full scale current) gain control." range="17:12" property="RW"/>
				<Member name="dac1gc" description="DAC1 output current (full scale current) gain control." range="11:6" property="RW"/>
				<Member name="dac0gc" description="DAC0 output current (full scale current) gain control." range="5:0" property="RW"/>
				<Register offset="0x00E0"/>
			</RegisterGroup>
			<RegisterGroup name="DACCTRL3_5" description="DACCTRL3_5 is a DAC3~DAC5 control register." value="0x0003FFFF" startoffset="0x00E4">
				<Member name="reserved" description="Reserved." range="31:29" property="RO"/>
				<Member name="enextref" description="DAC3~DAC5 EXTREF enable." range="28" property="RW"/>
				<Member name="envbg" description="DAC3~DAC5 VBG enable." range="27" property="RW"/>
				<Member name="endac5" description="DAC5 power down control enable." range="26" property="RW"/>
				<Member name="endac4" description="DAC4 power down control enable." range="25" property="RW"/>
				<Member name="endac3" description="DAC3 power down control enable." range="24" property="RW"/>
				<Member name="enctr5" description="DAC5 analog offset test control." range="23:18" property="RW"/>
				<Member name="dac5gc" description="DAC5 output current (full scale current) gain control." range="17:12" property="RW"/>
				<Member name="dac4gc" description="DAC4 output current (full scale current) gain control." range="11:6" property="RW"/>
				<Member name="dac3gc" description="DAC3 output current (full scale current) gain control." range="5:0" property="RW"/>
				<Register offset="0x00E4"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCTRL" description="VHDCTRL is a layer-related information configuration register and is a non-instant register." value="0x00000000" startoffset="0x0100">
				<Member name="surface_en" description="Surface enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:29" property="-"/>
				<Member name="mute_en" description="VHD mute enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="wbc1_en" description="VHD write back enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="wbc1_int_en" description="WBC1 interrupt generation enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="26" property="RW"/>
				<Member name="ofl_inter" description="Progressive or interlaced information of WBC1 at the data extraction point of the VHD when the VHD is offline.&lt;br&gt;0: progressive information&lt;br&gt;1: interlaced information" range="25" property="RW"/>
				<Member name="ofl_btm" description="Top or bottom field information of interlaced output of WBC1 at the data extraction point of the VHD when the VHD is offline.&lt;br&gt;0: top field information&lt;br&gt;1: bottom field information" range="24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:20" property="-"/>
				<Member name="ifir_mode" description="Horizontal chroma IFIR mode.&lt;br&gt;00: reserved&lt;br&gt;01: chroma IFIR copy mode&lt;br&gt;10: dual linear interpolation&lt;br&gt;11: 8-tap FIR" range="19:18" property="RW"/>
				<Member name="reserved" description="Reserved." range="17" property="-"/>
				<Member name="bfield_first" description="Bottom field first (T: top field; B: bottom field).&lt;br&gt;0: top field first, T0B0T1B1… (T0B0 is one frame.)&lt;br&gt;1: bottom field first, B0T0B1T0… (B0T0 is one frame.)" range="16" property="RW"/>
				<Member name="lm_rmode" description="Progressive or interlaced read mode of luminance.&lt;br&gt;00: reserved&lt;br&gt;01: Frame buffer data is read progressively.&lt;br&gt;10: Data in the top field is read during interlaced read of data.&lt;br&gt;11: Data in the bottom field is read during interlaced read of data." range="15:14" property="RW"/>
				<Member name="chm_rmode" description="Progressive or interlaced read mode of chroma.&lt;br&gt;00: reserved&lt;br&gt;01: Frame buffer data is read progressively.&lt;br&gt;10: Data in the top field is read during interlaced read of data.&lt;br&gt;11: Data in the bottom field is read during interlaced read of data." range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:4" property="-"/>
				<Member name="ifmt" description="Data input format.&lt;br&gt;0x1: SPYCbCr400&lt;br&gt;0x3: SPYCbCr420&lt;br&gt;0x4: SPYCbCr422&lt;br&gt;0x5: SPYCbCr444&lt;br&gt;0x9: PackageUYVY(Cb0Y0Cr0Y1); (only VDC_HD is unsupported.)&lt;br&gt;0xA: PackageYUYV(Y0Cb0Y1Cr0); (only VDC_HD is unsupported.)&lt;br&gt;0xB: PackageYVYU(Y0Cr0Y1Cb0); (only VDC_HD is unsupported.)&lt;br&gt;Others: reserved" range="3:0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="VHDUPD" description="VHDUPD is a VHD channel update enable register." value="0x00000000" startoffset="0x0104">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="regup" description="Surface register update. After the software configures the register, the surface register is updated when this bit is set to 1. After the surface register is updated, the hardware automatically clears the value of this bit." range="0" property="RW"/>
				<Register offset="0x0104"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCADDR" description="VHDCADDR is a current frame address register. For the package pixel format, the address isthe frame buffer address. For the semi-planar pixel format, the address is the luminance framebuffer address." value="0x00000000" startoffset="0x0110">
				<Member name="surface_caddr" description="Luminance address of the current frame." range="31:0" property="RW"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCCADDR" description="VHDCCADDR is a current frame chroma address register. For the package pixel format, theaddress is invalid. For the semi-planar pixel format, the address is the chroma frame bufferaddress." value="0x00000000" startoffset="0x0114">
				<Member name="surface_ccaddr" description="Chroma address of the current frame." range="31:0" property="RW"/>
				<Register offset="0x0114"/>
			</RegisterGroup>
			<RegisterGroup name="VHDSTRIDE" description="VHDSTRIDE is a surface stride register." value="0x00000000" startoffset="0x0124">
				<Member name="surface_cstride" description="Stride of a chroma frame buffer (for the semi-planar format, and byte alignment)." range="31:16" property="RW"/>
				<Member name="surface_stride" description="Stride of a frame buffer (stride of a luminance frame buffer. for the semi-planar format, byte alignment)." range="15:0" property="RW"/>
				<Register offset="0x0124"/>
			</RegisterGroup>
			<RegisterGroup name="VHDIRESO" description="VHDIRESO is an input resolution register and is a non-instant register." value="0x00000000" startoffset="0x0128">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="ih" description="Height (unit: line). The value is the actual height subtracting 1.&lt;br&gt;The frame height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="iw" description="Width (unit: pixel). The value is the actual width subtracting 1." range="11:0" property="RW"/>
				<Register offset="0x0128"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCBMPARA" description="VHDCBMPARA is a blending-related parameter register and is a non-instant register." value="0x00000000" startoffset="0x0134">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="galpha" description="Global blending alpha. The value ranges from 0 to 255. The value 255 indicates opaque and the value 0 indicates full transparent." range="7:0" property="RW"/>
				<Register offset="0x0134"/>
			</RegisterGroup>
			<RegisterGroup name="VHDWBC1ADDR" description="VHDWBC1ADDR is a VHD data write back buffer address register and is a non-instantregister. VDC_SD does not have this register." value="0x00000000" startoffset="0x013C">
				<Member name="wbc1addr" description="Data write back buffer address of the VHD." range="31:0" property="RW"/>
				<Register offset="0x013C"/>
			</RegisterGroup>
			<RegisterGroup name="VHDWBC1STRD" description="VHDWBC1STRD is a VHD data write back stride register and is a non-instant register.VDC_SD does not have this register." value="0x00000000" startoffset="0x0140">
				<Member name="wbc1_dft" description="Output data format of WBC1.&lt;br&gt;00: PackageUYVY(Cb0Y0Cr0Y1)&lt;br&gt;01: PackageYUYV(Y0Cb0Y1Cr0)&lt;br&gt;10: PackageYVYU(Y0Cr0Y1Cb0); the sequence is from 0 to 31.&lt;br&gt;11: reserved" range="31:30" property="RW"/>
				<Member name="reserved" description="Reserved." range="29:26" property="-"/>
				<Member name="req_interval" description="Minimum interval of WBC1 bus application. The interval between the end of the nth application and the (n+1)th application has req_interval clock periods." range="25:16" property="RW"/>
				<Member name="wbc1strd" description="Data write back stride of the VHD." range="15:0" property="RW"/>
				<Register offset="0x0140"/>
			</RegisterGroup>
			<RegisterGroup name="VHDDFPOS" description="VHDDFPOS is a first position register of a surface in the display window and is a non-instantregister." value="0x00000000" startoffset="0x0160">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="disp_yfpos" description="Start coordinate of a displayed column.&lt;br&gt;The frame height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="disp_xfpos" description="Start coordinate of a displayed row." range="11:0" property="RW"/>
				<Register offset="0x0160"/>
			</RegisterGroup>
			<RegisterGroup name="VHDDLPOS" description="VHDDLPOS is a last position register of a surface in the display window and is a non-instantregister. The unit is pixel." value="0x00000000" startoffset="0x0164">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="disp_ylpos" description="End coordinate of a displayed column.&lt;br&gt;The frame height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="disp_xlpos" description="End coordinate of a displayed row." range="11:0" property="RW"/>
				<Register offset="0x0164"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVFPOS" description="VHDVFPOS is a first position register of actual surface content in the display window and isa non-instant register. The unit is pixel." value="0x00000000" startoffset="0x0168">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="video_yfpos" description="Start coordinate of a video content column.&lt;br&gt;The frame height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="video_xfpos" description="Start coordinate of a video content row." range="11:0" property="RW"/>
				<Register offset="0x0168"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVLPOS" description="VHDVLPOS is a last position register of actual surface content in the display window and is anon-instant register. The unit is pixel." value="0x00000000" startoffset="0x016C">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="video_ylpos" description="End coordinate of a video content column.&lt;br&gt;The frame height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="video_xlpos" description="End coordinate of a video content row." range="11:0" property="RW"/>
				<Register offset="0x016C"/>
			</RegisterGroup>
			<RegisterGroup name="VHDBK" description="VHDBK is a video-layer background color register." value="0x00000000" startoffset="0x0170">
				<Member name="vbk_alpha" description="Background filing color 0~255 levels at the video layer." range="31:24" property="RW"/>
				<Member name="vbk_y" description="Component Y." range="23:16" property="RW"/>
				<Member name="vbk_cb" description="Component Cb." range="15:8" property="RW"/>
				<Member name="vbk_cr" description="Component Cr." range="7:0" property="RW"/>
				<Register offset="0x0170"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCIDC" description="VHDCSCIDC is a color space conversion input direct current register and is an instantregister." value="0x00000000" startoffset="0x0180">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="csc_en" description="CSC enable control signal.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2 represented by a supplemental code. Sign bit: most significant bit (MSB)" range="26:18" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1 represented by a supplemental code. Sign bit: MSB" range="17:9" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0 represented by a supplemental code. Sign bit: MSB" range="8:0" property="RW"/>
				<Register offset="0x0180"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCODC" description="VHDCSCODC is a color space conversion output direct current register and is an instantregister." value="0x00000000" startoffset="0x0184">
				<Member name="reserved" description="Reserved." range="31:27" property="-"/>
				<Member name="cscodc2" description="DC parameter of output component 2 represented by a supplemental code. Sign bit: MSB" range="26:18" property="RW"/>
				<Member name="cscodc1" description="DC parameter of output component 1 represented by a supplemental code. Sign bit: MSB" range="17:9" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0 represented by a supplemental code. Sign bit: MSB" range="8:0" property="RW"/>
				<Register offset="0x0184"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCP0" description="VHDCSCP0 is a color space conversion parameter 0 register and is an instant register." value="0x00000000" startoffset="0x0188">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp01" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp00" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x0188"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCP1" description="VHDCSCP1 is a color space conversion parameter 1 register and is an instant register." value="0x00000000" startoffset="0x018C">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp10" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp02" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x018C"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCP2" description="VHDCSCP2 is a color space conversion parameter 2 register and is an instant register." value="0x00000000" startoffset="0x0190">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp12" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp11" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x0190"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCP3" description="VHDCSCP3 is a color space conversion parameter 3 register and is an instant register." value="0x00000000" startoffset="0x0194">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp21" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp20" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x0194"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCP4" description="VHDCSCP4 is a color space conversion parameter 4 register and is an instant register." value="0x00000000" startoffset="0x0198">
				<Member name="reserved" description="Reserved." range="31:13" property="-"/>
				<Member name="cscp22" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x0198"/>
			</RegisterGroup>
			<RegisterGroup name="VHDHSP" description="VHDHSP is a horizontal scaling parameter register and is a non-instant register.The scaling ratio is calculated as follows: Scaling ratio = Input width/Output width" value="0x00001000" startoffset="0x01C0">
				<Member name="hlmsc_en" description="Horizontal luminance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="hchmsc_en" description="Horizontal chroma scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="hlmid_en" description="Horizontal luminance scaling median filtering enable. This bit is valid only when hlfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="hchmid_en" description="Horizontal chroma scaling median filtering enable. This bit is valid only when hchfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:25" property="-"/>
				<Member name="hlfir_en" description="Horizontal luminance scaling mode.&lt;br&gt;0: replication mode (filtering is disabled.)&lt;br&gt;1: filtering mode (filtering is enabled.)" range="24" property="RW"/>
				<Member name="hchfir_en" description="Horizontal chroma scaling mode.&lt;br&gt;0: replication mode (filtering is disabled.)&lt;br&gt;1: filtering mode (filtering is enabled.)" range="23" property="RW"/>
				<Member name="reserved" description="Reserved." range="22:20" property="-"/>
				<Member name="hfir_order" description="Horizontal scaling position.&lt;br&gt;0: Horizontal scaling is in front of vertical scaling.&lt;br&gt;1: Horizontal scaling is behind vertical scaling." range="19" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:16" property="-"/>
				<Member name="hratio" description="Horizontal scaling ratio in the (u,4,12) format." range="15:0" property="RW"/>
				<Register offset="0x01C0"/>
			</RegisterGroup>
			<RegisterGroup name="VHDHLOFFSET" description="VHDHLOFFSET is a horizontal luminance position offset register. It is used for pan-scan. Itis a non-instant register." value="0x00000000" startoffset="0x01C4">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="hor_loffset" description="Offset of a horizontal luminance position in the (s,5,12) format and represented by a supplemental code." range="16:0" property="RW"/>
				<Register offset="0x01C4"/>
			</RegisterGroup>
			<RegisterGroup name="VHDHCOFFSET" description="VHDHCOFFSET is a horizontal chroma position offset register. It is used for pan-scan. It is anon-instant register." value="0x00000000" startoffset="0x01C8">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="hor_coffset" description="Offset of a horizontal chroma position in the (s,5,12) format and represented by a supplemental code." range="16:0" property="RW"/>
				<Register offset="0x01C8"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVSP" description="VHDVSP is a vertical scaling parameter register." value="0x00000000" startoffset="0x01D8">
				<Member name="vlmsc_en" description="Vertical luminance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="vchmsc_en" description="Vertical chroma scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="vlmid_en" description="Vertical luminance scaling median filtering enable. This bit is valid only when vlfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="vchmid_en" description="Vertical chroma scaling median filtering enable. This bit is valid only when vchfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="vsc_luma_tap" description="Vertical luminance scaling order.&lt;br&gt;0: 4-tap FIR&lt;br&gt;1: 2-tap FIR" range="27" property="RW"/>
				<Member name="vsc_chroma_tap" description="Vertical chroma scaling order.&lt;br&gt;0: 4-tap FIR&lt;br&gt;1: 2-tap FIR" range="26" property="RW"/>
				<Member name="chroma_type" description="Proportion between luminance and chroma in the vertical direction.&lt;br&gt;0: 422&lt;br&gt;1: 420" range="25" property="RW"/>
				<Member name="vlfir_en" description="Vertical luminance scaling mode.&lt;br&gt;0: replication mode (filtering is disabled.)&lt;br&gt;1: filtering mode (filtering is enabled.)" range="24" property="RW"/>
				<Member name="vchfir_en" description="Vertical chroma scaling mode.&lt;br&gt;0: replication mode (filtering is disabled.)&lt;br&gt;1: filtering mode (filtering is enabled.)" range="23" property="RW"/>
				<Member name="reserved" description="Reserved." range="22:0" property="-"/>
				<Register offset="0x01D8"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVSR" description="VHDVSR is a vertical scaling ratio register. The scaling ratio is calculated as follows: Scalingratio = Input height/Output height. It is a non-instant register." value="0x00001000" startoffset="0x01DC">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="vratio" description="Vertical scaling ratio in the (u,4,12) format." range="15:0" property="RW"/>
				<Register offset="0x01DC"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVOFFSET" value="0x00000000" startoffset="0x01E0">
				<Member name="vluma_offset" description="Offset of vertical luminance in the (s,4,12) format and represented by a supplemental code." range="31:16" property="RW"/>
				<Member name="vchroma_offset" description="Offset of vertical chroma in the (s,4,12) format and represented by a supplemental code." range="15:0" property="RW"/>
				<Register offset="0x01E0"/>
			</RegisterGroup>
			<RegisterGroup name="VHDZMEORESO" description="VHDZMEORESO is a scaling unit output resolution register and is a non-instant register." value="0x00000000" startoffset="0x01E4">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="oh" description="Height (unit: line). The value is the actual height subtracting 1. &lt;br&gt;In progressive mode, the frame height serves as a reference, and the unit is line.&lt;br&gt;In interlaced mode, the field height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="ow" description="Width (unit: pixel). The value is the actual width subtracting 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x01E4"/>
			</RegisterGroup>
			<RegisterGroup name="VHDZMEIRESO" description="VHDZMEIRESO is a scaling unit input resolution register and is a non-instant register." value="0x00000000" startoffset="0x01E8">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="ih" description="Height (unit: line). The value is the actual height subtracting 1. &lt;br&gt;In progressive mode, the frame height serves as a reference, and the unit is line.&lt;br&gt;In interlaced mode, the field height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="iw" description="Width (unit: pixel). The value is the actual width subtracting 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x01E8"/>
			</RegisterGroup>
			<RegisterGroup name="VHDDIECTRL" description="VHDDIECTRL is a de-interlace operation control register and is a non-instant register." value="0x00000000" startoffset="0x0300">
				<Member name="die_luma_en" description="De-interlace luminance enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="die_chroma_en" description="De-interlace chroma enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="reserved" description="Reserved." range="29:0" property="RW"/>
				<Register offset="0x0300"/>
			</RegisterGroup>
			<RegisterGroup name="VADCTRL" description="VADCTRL is a layer-related information configuration register and is a non-instant register." value="0x00000000" startoffset="0x0500">
				<Member name="surface_en" description="Surface enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:29" property="-"/>
				<Member name="mute_en" description="VAD mute enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:20" property="-"/>
				<Member name="ifir_mode" description="Horizontal chroma IFIR mode.&lt;br&gt;01: chroma IFIR copy mode&lt;br&gt;10: dual linear interpolation&lt;br&gt;11: 8-tap FIR&lt;br&gt;Other values: reserved" range="19:18" property="RW"/>
				<Member name="reserved" description="Reserved." range="17" property="-"/>
				<Member name="bfield_first" description="Bottom field first (T: top field; B: bottom field).&lt;br&gt;0: top field first, T0B0T1B1… (T0B0 is one frame.)&lt;br&gt;1: bottom field first, B0T0B1T0… (B0T0 is one frame.)" range="16" property="RW"/>
				<Member name="lm_rmode" description="Progressive or interlaced read mode of luminance.&lt;br&gt;00: reserved&lt;br&gt;01: Frame buffer data is read progressively.&lt;br&gt;10: Data in the top field is read during interlaced read of data.&lt;br&gt;11: Data in the bottom field is read during interlaced read of data." range="15:14" property="RW"/>
				<Member name="chm_rmode" description="Progressive or interlaced read mode of chroma.&lt;br&gt;00: reserved&lt;br&gt;01: Frame buffer data is read progressively.&lt;br&gt;10: Data in the top field is read during interlaced read of data.&lt;br&gt;11: Data in the bottom field is read during interlaced read of data." range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:4" property="-"/>
				<Member name="ifmt" description="Data input format.&lt;br&gt;0x1: SPYCbCr400&lt;br&gt;0x3: SPYCbCr420&lt;br&gt;0x4: SPYCbCr422&lt;br&gt;0x5: SPYCbCr444&lt;br&gt;0x9: PackageUYVY(Cb0Y0Cr0Y1) (not supported by VDC_HD)&lt;br&gt;0xA: PackageYUYV(Y0Cb0Y1Cr0) (not supported by VDC_HD)&lt;br&gt;0xB: PackageYVYU(Y0Cr0Y1Cb0) (not supported by VDC_HD)&lt;br&gt;Other values: reserved&lt;br&gt;Note: Only VDC_HD of Hi3716M V2XX supports the package data format." range="3:0" property="RW"/>
				<Register offset="0x0500"/>
			</RegisterGroup>
			<RegisterGroup name="VADUPD" description="VADUPD is a VAD channel update enable register." value="0x00000000" startoffset="0x0504">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="regup" description="Surface register update. After the software configures the register, the surface register is updated when this bit is set to 1. After the surface register is updated, the hardware automatically clears the value of this bit." range="0" property="RW"/>
				<Register offset="0x0504"/>
			</RegisterGroup>
			<RegisterGroup name="VADCADDR" description="VADCADDR is a current frame address register. For the package pixel format, the address isthe frame buffer address. For the semi-planar pixel format, the address is the luminance framebuffer address." value="0x00000000" startoffset="0x0510">
				<Member name="surface_caddr" description="Address of the current frame." range="31:0" property="RW"/>
				<Register offset="0x0510"/>
			</RegisterGroup>
			<RegisterGroup name="VADCCADDR" description="VADCCADDR is a current frame chroma address register. For the package pixel format, theaddress is invalid. For the semi-planar pixel format, the address is the chroma frame bufferaddress." value="0x00000000" startoffset="0x0514">
				<Member name="surface_ccaddr" description="Chroma address of the current frame." range="31:0" property="RW"/>
				<Register offset="0x0514"/>
			</RegisterGroup>
			<RegisterGroup name="VADSTRIDE" description="VADSTRIDE is a surface stride register." value="0x00000000" startoffset="0x0524">
				<Member name="surface_cstride" description="Stride of a chroma frame buffer. (Valid for the semi-planar format; unit: word)" range="31:16" property="RW"/>
				<Member name="surface_stride" description="Stride of a frame buffer. (Stride of a luminance frame buffer. Valid for the semi-planar format; unit: word)" range="15:0" property="RW"/>
				<Register offset="0x0524"/>
			</RegisterGroup>
			<RegisterGroup name="VADIRESO" description="VADIRESO is an input resolution register and is a non-instant register." value="0x00000000" startoffset="0x0528">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="ih" description="Height (unit: line). The value is the actual height subtracting 1.&lt;br&gt;The frame height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="iw" description="Width (unit: pixel). The value is the actual width subtracting 1." range="11:0" property="RW"/>
				<Register offset="0x0528"/>
			</RegisterGroup>
			<RegisterGroup name="VADCBMPARA" description="VADCBMPARA is a blending-related parameter register and is a non-instant register." value="0x00000000" startoffset="0x0534">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="galpha" description="Global blending alpha. The value ranges from 0 to 255. The value 255 indicates opaque and the value 0 indicates full transparent." range="7:0" property="RW"/>
				<Register offset="0x0534"/>
			</RegisterGroup>
			<RegisterGroup name="VADDFPOS" description="VADDFPOS is a first position register of a surface in the display window and is a non-instantregister." value="0x00000000" startoffset="0x0560">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="disp_yfpos" description="Start coordinate of a displayed column.&lt;br&gt;The frame height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="disp_xfpos" description="Start coordinate of a displayed row." range="11:0" property="RW"/>
				<Register offset="0x0560"/>
			</RegisterGroup>
			<RegisterGroup name="VADDLPOS" description="VADDLPOS is a last position register of a surface in the display window and is a non-instantregister. The unit is pixel." value="0x00000000" startoffset="0x0564">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="disp_ylpos" description="End coordinate of a displayed column.&lt;br&gt;The frame height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="disp_xlpos" description="End coordinate of a displayed row." range="11:0" property="RW"/>
				<Register offset="0x0564"/>
			</RegisterGroup>
			<RegisterGroup name="VADVFPOS" description="VADVFPOS is a first position register of actual surface content in the display window and isa non-instant register. The unit is pixel." value="0x00000000" startoffset="0x0568">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="video_yfpos" description="Start coordinate of a video content column.&lt;br&gt;The frame height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="video_xfpos" description="Start coordinate of a video content row." range="11:0" property="RW"/>
				<Register offset="0x0568"/>
			</RegisterGroup>
			<RegisterGroup name="VADVLPOS" description="VADVLPOS is a last position register of actual surface content in the display window and is anon-instant register. The unit is pixel." value="0x00000000" startoffset="0x056C">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="video_ylpos" description="End coordinate of a video content column.&lt;br&gt;The frame height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="video_xlpos" description="End coordinate of a video content row." range="11:0" property="RW"/>
				<Register offset="0x056C"/>
			</RegisterGroup>
			<RegisterGroup name="VADBK" description="VADBK is a video-layer background color register." value="0x00000000" startoffset="0x0570">
				<Member name="vbk_alpha" description="Background filing color 0~255 levels at the video layer." range="31:24" property="RW"/>
				<Member name="vbk_y" description="Component Y." range="23:16" property="RW"/>
				<Member name="vbk_cb" description="Component Cb." range="15:8" property="RW"/>
				<Member name="vbk_cr" description="Component Cr." range="7:0" property="RW"/>
				<Register offset="0x0570"/>
			</RegisterGroup>
			<RegisterGroup name="VADCSCIDC" description="VADCSCIDC is a color space conversion input direct current register and is an instant register." value="0x00000000" startoffset="0x0580">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="csc_en" description="CSC enable control signal.&lt;br&gt;0: disabled.&lt;br&gt;1: enabled." range="27" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2 represented by a supplemental code. Sign bit: MSB" range="26:18" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1 represented by a supplemental code. Sign bit: MSB" range="17:9" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0 represented by a supplemental code. Sign bit: MSB" range="8:0" property="RW"/>
				<Register offset="0x0580"/>
			</RegisterGroup>
			<RegisterGroup name="VADCSCODC" description="VADCSCODC is a color space conversion output direct current register and is an instantregister." value="0x00000000" startoffset="0x0584">
				<Member name="reserved" description="Reserved." range="31:27" property="-"/>
				<Member name="cscodc2" description="DC parameter of output component 2 represented by a supplemental code. Sign bit: MSB" range="26:18" property="RW"/>
				<Member name="cscodc1" description="DC parameter of output component 1 represented by a supplemental code. Sign bit: MSB" range="17:9" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0 represented by a supplemental code. Sign bit: MSB" range="8:0" property="RW"/>
				<Register offset="0x0584"/>
			</RegisterGroup>
			<RegisterGroup name="VADCSCP0" description="VADCSCP0 is color space conversion parameter 0 register and is an instant register." value="0x00000000" startoffset="0x0588">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp01" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp00" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x0588"/>
			</RegisterGroup>
			<RegisterGroup name="VADCSCP1" description="VADCSCP1 is a color space conversion parameter 1 register and is an instant register." value="0x00000000" startoffset="0x058C">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp10" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp02" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x058C"/>
			</RegisterGroup>
			<RegisterGroup name="VADCSCP2" description="VADCSCP2 is a color space conversion parameter 2 register and is an instant register." value="0x00000000" startoffset="0x0590">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp12" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp11" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x0590"/>
			</RegisterGroup>
			<RegisterGroup name="VADCSCP3" description="VADCSCP3 is a color space conversion parameter 3 register and is an instant register." value="0x00000000" startoffset="0x0594">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp21" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp20" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x0594"/>
			</RegisterGroup>
			<RegisterGroup name="VADCSCP4" description="VADCSCP4 is a color space conversion parameter 4 register and is an instant register." value="0x00000000" startoffset="0x0598">
				<Member name="reserved" description="Reserved." range="31:13" property="-"/>
				<Member name="cscp22" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x0598"/>
			</RegisterGroup>
			<RegisterGroup name="VADHSP" description="VADHSP is a horizontal scaling parameter register." value="0x00001000" startoffset="0x05C0">
				<Member name="hlmsc_en" description="Horizontal luminance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="hchmsc_en" description="Horizontal chroma scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="hlmid_en" description="Horizontal luminance scaling median filtering enable. This bit is valid only when hlfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="hchmid_en" description="Horizontal chroma scaling median filtering enable. This bit is valid only when hchfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:25" property="-"/>
				<Member name="hlfir_en" description="Horizontal luminance scaling mode.&lt;br&gt;0: replication mode (filtering is disabled.)&lt;br&gt;1: filtering mode (filtering is enabled.)" range="24" property="RW"/>
				<Member name="hchfir_en" description="Horizontal chroma scaling mode.&lt;br&gt;0: replication mode (filtering is disabled.)&lt;br&gt;1: filtering mode (filtering is enabled.)" range="23" property="RW"/>
				<Member name="reserved" description="Reserved." range="22:20" property="-"/>
				<Member name="hfir_order" description="Horizontal scaling position.&lt;br&gt;0: Horizontal scaling is in front of vertical scaling.&lt;br&gt;1: Horizontal scaling is behind vertical scaling." range="19" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:16" property="-"/>
				<Member name="hratio" description="Horizontal scaling ratio in the (u,4,12) format." range="15:0" property="RW"/>
				<Register offset="0x05C0"/>
			</RegisterGroup>
			<RegisterGroup name="VADHLOFFSET" description="VADHLOFFSET is a horizontal luminance position offset register and is a non-instant register.It is used for pan-scan." value="0x00000000" startoffset="0x05C4">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="hor_loffset" description="Offset of a horizontal luminance position in the (s,5,12) format and represented by a supplemental code." range="16:0" property="RW"/>
				<Register offset="0x05C4"/>
			</RegisterGroup>
			<RegisterGroup name="VADHCOFFSET" description="VADHCOFFSET is a horizontal chroma position offset register and is a non-instant register. Itis used for pan-scan." value="0x00000000" startoffset="0x05C8">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="hor_coffset" description="Offset of a horizontal chroma position in the (s,5,12) format and represented by a supplemental code." range="16:0" property="RW"/>
				<Register offset="0x05C8"/>
			</RegisterGroup>
			<RegisterGroup name="VADVSP" description="VADVSP is a vertical scaling parameter register." value="0x00000000" startoffset="0x05D8">
				<Member name="vlmsc_en" description="Vertical luminance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="vchmsc_en" description="Vertical chroma scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="vlmid_en" description="Vertical luminance scaling median filtering enable. This bit is valid only when vlfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="vchmid_en" description="Vertical chroma scaling median filtering enable. This bit is valid only when vchfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="vsc_luma_tap" description="Vertical luminance scaling order.&lt;br&gt;0: 4-tap FIR&lt;br&gt;1: 2-tap FIR" range="27" property="RW"/>
				<Member name="vsc_chroma_tap" description="Vertical chroma scaling order.&lt;br&gt;0: 4-tap FIR&lt;br&gt;1: 2-tap FIR" range="26" property="RW"/>
				<Member name="chroma_type" description="Proportion between luminance and chroma in the vertical direction.&lt;br&gt;0: 422&lt;br&gt;1: 420" range="25" property="RW"/>
				<Member name="vlfir_en" description="Vertical luminance scaling mode.&lt;br&gt;0: replication mode (filtering is disabled.)&lt;br&gt;1: filtering mode (filtering is enabled.)" range="24" property="RW"/>
				<Member name="vchfir_en" description="Vertical chroma scaling mode.&lt;br&gt;0: replication mode (filtering is disabled.)&lt;br&gt;1: filtering mode (filtering is enabled.)" range="23" property="RW"/>
				<Member name="reserved" description="Reserved." range="22:0" property="-"/>
				<Register offset="0x05D8"/>
			</RegisterGroup>
			<RegisterGroup name="VADVSR" description="VADVSR is a vertical scaling ratio register. The scaling ratio is calculated as follows: Scalingratio = Input height/Output height. It is a non-instant register." value="0x00001000" startoffset="0x05DC">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="vratio" description="Vertical scaling ratio in the (u,4,12) format." range="15:0" property="RW"/>
				<Register offset="0x05DC"/>
			</RegisterGroup>
			<RegisterGroup name="VADVOFFSET" description="VADVOFFSET is a vertical scaling luminance offset register. It is used for pan-scan." value="0x00000000" startoffset="0x05E0">
				<Member name="vluma_offset" description="Offset of vertical luminance in the (s,4,12) format and represented by a supplemental code." range="31:16" property="RW"/>
				<Member name="vchroma_offset" description="Offset of vertical chroma in the (s,4,12) format and represented by a supplemental code." range="15:0" property="RW"/>
				<Register offset="0x05E0"/>
			</RegisterGroup>
			<RegisterGroup name="VADZMEORESO" description="VADZMEORESO is a scaling unit output resolution register and is a non-instant register." value="0x00000000" startoffset="0x05E4">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="oh" description="Height (unit: line). The value is the actual height subtracting 1.&lt;br&gt;In progressive mode, the frame height serves as a reference, and the unit is line.&lt;br&gt;In interlaced mode, the field height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="ow" description="Width (unit: pixel). The value is the actual width subtracting 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x05E4"/>
			</RegisterGroup>
			<RegisterGroup name="VADZMEIRESO" description="VADZMEIRESO is a scaling unit input resolution register and is a non-instant register." value="0x00000000" startoffset="0x05E8">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="ih" description="Height (unit: line). The value is the actual height subtracting 1.&lt;br&gt;In progressive mode, the frame height serves as a reference, and the unit is line.&lt;br&gt;In interlaced mode, the field height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="iw" description="Width (unit: pixel). The value is the actual width subtracting 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x05E8"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCTRL" description="VSDCTRL is a layer-related information configuration register and is a non-instant register." value="0x00000000" startoffset="0x0700">
				<Member name="surface_en" description="Surface enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved" range="30:29" property="RW"/>
				<Member name="mute_en" description="Mute enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="reserved" description="Reserved" range="27:20" property="-"/>
				<Member name="ifir_mode" description="Horizontal chroma IFIR mode.&lt;br&gt;01: chroma IFIR copy mode&lt;br&gt;10: dual linear interpolation&lt;br&gt;11: 8-tap FIR&lt;br&gt;Other values: reserved" range="19:18" property="RW"/>
				<Member name="reserved" description="Reserved." range="17" property="-"/>
				<Member name="bfield_first" description="Bottom field first (T: top field; B: bottom field).&lt;br&gt;0: top field first, T0B0T1B1… (T0B0 is one frame.)&lt;br&gt;1: bottom field first, B0T0B1T0… (B0T0 is one frame.)" range="16" property="RW"/>
				<Member name="lm_rmode" description="Progressive or interlaced read mode of luminance.&lt;br&gt;00: reserved&lt;br&gt;01: Frame buffer data is read progressively.&lt;br&gt;10: Data in the top field is read during interlaced read of data.&lt;br&gt;11: Data in the bottom field is read during interlaced read of data." range="15:14" property="RW"/>
				<Member name="chm_rmode" description="Progressive or interlaced read mode of chroma.&lt;br&gt;00: reserved&lt;br&gt;01: Frame buffer data is read progressively.&lt;br&gt;10: Data in the top field is read during interlaced read of data.&lt;br&gt;11: Data in the bottom field is read during interlaced read of data." range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:4" property="-"/>
				<Member name="ifmt" description="Data input format.&lt;br&gt;0x1: SPYCbCr400&lt;br&gt;0x3: SPYCbCr420&lt;br&gt;0x4: SPYCbCr422&lt;br&gt;0x5: SPYCbCr444&lt;br&gt;0x9: PackageUYVY(Cb0Y0Cr0Y1)&lt;br&gt;0xA: PackageYUYV(Y0Cb0Y1Cr0)&lt;br&gt;0xB: PackageYVYU(Y0Cr0Y1Cb0)&lt;br&gt;Others: reserved" range="3:0" property="RW"/>
				<Register offset="0x0700"/>
			</RegisterGroup>
			<RegisterGroup name="VSDUPD" description="VSDUPD is a VSD channel update enable register." value="0x00000000" startoffset="0x0704">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="regup" description="Surface register update. After the software configures the register, the surface register is updated when this bit is set to 1. After the surface register is updated, the hardware automatically clears the value of this bit." range="0" property="RW"/>
				<Register offset="0x0704"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCADDR" description="VSDCADDR is a current frame address register. For the package pixel format, the address isthe frame buffer address. For the semi-planar pixel format, the address is the luminance framebuffer address." value="0x00000000" startoffset="0x0710">
				<Member name="surface_caddr" description="Address of the current frame." range="31:0" property="RW"/>
				<Register offset="0x0710"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCCADDR" description="VSDCCADDR is a current frame chroma address register. For the package pixel format, theaddress is invalid. For the semi-planar pixel format, the address is the chroma frame bufferaddress." value="0x00000000" startoffset="0x0714">
				<Member name="surface_ccaddr" description="Chroma address of the current frame." range="31:0" property="RW"/>
				<Register offset="0x0714"/>
			</RegisterGroup>
			<RegisterGroup name="VSDSTRIDE" description="VSDSTRIDE is a surface stride register." value="0x00000000" startoffset="0x0724">
				<Member name="surface_cstride" description="Stride of a chroma frame buffer (for the semi-planar format, byte alignment)." range="31:16" property="RW"/>
				<Member name="surface_stride" description="Stride of a frame buffer (that is, stride of a luminance frame buffer. for the semi-planar format, byte alignment)." range="15:0" property="RW"/>
				<Register offset="0x0724"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIRESO" description="VSDIRESO is an input resolution register and is a non-instant register." value="0x00000000" startoffset="0x0728">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="ih" description="Height (unit: line). The value is the actual height subtracting 1.&lt;br&gt;The frame height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="iw" description="Width (unit: pixel). The value is the actual width subtracting 1." range="11:0" property="RW"/>
				<Register offset="0x0728"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCBMPARA" description="VSDCBMPARA is a blending-related parameter register and is a non-instant register." value="0x00000000" startoffset="0x0734">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="galpha" description="Value of a blending global alpha. The value ranges from 0 to 255. The value 255 indicates opaque and the value 0 indicates full transparent." range="7:0" property="RW"/>
				<Register offset="0x0734"/>
			</RegisterGroup>
			<RegisterGroup name="VSDDFPOS" description="VSDDFPOS is a first position register of a surface in the display window and is a non-instantregister." value="0x00000000" startoffset="0x0760">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="disp_yfpos" description="Start coordinate of a displayed column.&lt;br&gt;The frame height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="disp_xfpos" description="Start coordinate of a displayed row." range="11:0" property="RW"/>
				<Register offset="0x0760"/>
			</RegisterGroup>
			<RegisterGroup name="VSDDLPOS" description="VSDDLPOS is a last position register of a surface in the display window and is a non-instantregister. The unit is pixel." value="0x00000000" startoffset="0x0764">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="disp_ylpos" description="End coordinate of a displayed column.&lt;br&gt;The frame height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="disp_xlpos" description="End coordinate of a displayed row." range="11:0" property="RW"/>
				<Register offset="0x0764"/>
			</RegisterGroup>
			<RegisterGroup name="VSDVFPOS" description="VSDVFPOS is a first position register of actual surface content in the display window and is anon-instant register. The unit is pixel." value="0x00000000" startoffset="0x0768">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="video_yfpos" description="Start coordinate of a video content column.&lt;br&gt;The frame height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="video_xfpos" description="Start coordinate of a video content row." range="11:0" property="RW"/>
				<Register offset="0x0768"/>
			</RegisterGroup>
			<RegisterGroup name="VSDVLPOS" description="VSDVLPOS is a last position register of actual surface content in the display window and is anon-instant register. The unit is pixel." value="0x00000000" startoffset="0x076C">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="video_ylpos" description="End coordinate of a video content column.&lt;br&gt;The frame height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="video_xlpos" description="End coordinate of a video content row." range="11:0" property="RW"/>
				<Register offset="0x076C"/>
			</RegisterGroup>
			<RegisterGroup name="VSDBK" description="VSDBK is a video-layer background color register." value="0x00000000" startoffset="0x0770">
				<Member name="vbk_alpha" description="Background filing color 0~255 levels at the video layer." range="31:24" property="RW"/>
				<Member name="vbk_y" description="Component Y." range="23:16" property="RW"/>
				<Member name="vbk_cb" description="Component Cb." range="15:8" property="RW"/>
				<Member name="vbk_cr" description="Component Cr." range="7:0" property="RW"/>
				<Register offset="0x0770"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCSCIDC" description="VSDCSCIDC is a color space conversion input direct current register and is an instant register." value="0x00000000" startoffset="0x0780">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="csc_en" description="CSC enable control signal.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2 represented by a supplemental code. Sign bit: MSB" range="26:18" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1 represented by a supplemental code. Sign bit: MSB" range="17:9" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0 represented by a supplemental code. Sign bit: MSB" range="8:0" property="RW"/>
				<Register offset="0x0780"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCSCODC" description="VSDCSCODC is a color space conversion output direct current register and is an instantregister." value="0x00000000" startoffset="0x0784">
				<Member name="reserved" description="Reserved." range="31:27" property="-"/>
				<Member name="cscodc2" description="DC parameter of output component 2 represented by a supplemental code. Sign bit: MSB" range="26:18" property="RW"/>
				<Member name="cscodc1" description="DC parameter of output component 1 represented by a supplemental code. Sign bit: MSB" range="17:9" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0 represented by a supplemental code. Sign bit: MSB" range="8:0" property="RW"/>
				<Register offset="0x0784"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCSCP0" description="VSDCSCP0 is a color space conversion parameter 0 register and is an instant register." value="0x00000000" startoffset="0x0788">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp01" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp00" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x0788"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCSCP1" description="VSDCSCP1 is a color space conversion parameter 1 register and is an instant register." value="0x00000000" startoffset="0x078C">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp10" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp02" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x078C"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCSCP2" description="VSDCSCP2 is a color space conversion parameter 2 register and is an instant register." value="0x00000000" startoffset="0x0790">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp12" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp11" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x0790"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCSCP3" description="VSDCSCP3 is a color space conversion parameter 3 register and is an instant register." value="0x00000000" startoffset="0x0794">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp21" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp20" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x0794"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCSCP4" description="VSDCSCP4 is a color space conversion parameter 4 register and is an instant register." value="0x00000000" startoffset="0x0798">
				<Member name="reserved" description="Reserved." range="31:13" property="-"/>
				<Member name="cscp22" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x0798"/>
			</RegisterGroup>
			<RegisterGroup name="VSDHSP" description="VSDHSP is a horizontal scaling parameter register." value="0x00001000" startoffset="0x07C0">
				<Member name="hlmsc_en" description="Horizontal luminance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="hchmsc_en" description="Horizontal chroma scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="hlmid_en" description="Horizontal luminance scaling median filtering enable. This bit is valid only when hlfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="hchmid_en" description="Horizontal chroma scaling median filtering enable. This bit is valid only when hchfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:25" property="-"/>
				<Member name="hlfir_en" description="Horizontal luminance scaling mode.&lt;br&gt;0: replication mode (filtering is disabled.)&lt;br&gt;1: filtering mode (filtering is enabled.)" range="24" property="RW"/>
				<Member name="hchfir_en" description="Horizontal chroma scaling mode.&lt;br&gt;0: replication mode (filtering is disabled.)&lt;br&gt;1: filtering mode (filtering is enabled.)" range="23" property="RW"/>
				<Member name="reserved" description="Reserved." range="22:20" property="-"/>
				<Member name="hfir_order" description="Horizontal scaling position.&lt;br&gt;0: Horizontal scaling is in front of vertical scaling.&lt;br&gt;1: Horizontal scaling is behind vertical scaling." range="19" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:16" property="-"/>
				<Member name="hratio" description="Horizontal scaling ratio in the (u,4,12) format." range="15:0" property="RW"/>
				<Register offset="0x07C0"/>
			</RegisterGroup>
			<RegisterGroup name="VSDHLOFFSET" description="VSDHLOFFSET is a horizontal luminance position offset register and is a non-instant register.It is used for pan-scan." value="0x00000000" startoffset="0x07C4">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="hor_loffset" description="Offset of a horizontal luminance position in the (s,5,12) format and represented by a supplemental code." range="16:0" property="RW"/>
				<Register offset="0x07C4"/>
			</RegisterGroup>
			<RegisterGroup name="VSDHCOFFSET" description="VSDHCOFFSET is a horizontal chroma position offset register and is a non-instant register. Itis used for pan-scan." value="0x00000000" startoffset="0x07C8">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="hor_coffset" description="Offset of a horizontal chroma position in the (s,5,12) format and represented by a supplemental code." range="16:0" property="RW"/>
				<Register offset="0x07C8"/>
			</RegisterGroup>
			<RegisterGroup name="VSDVSP" description="VSDVSP is a vertical scaling parameter register." value="0x00000000" startoffset="0x07D8">
				<Member name="vlmsc_en" description="Vertical luminance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="vchmsc_en" description="Vertical chroma scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="vlmid_en" description="Vertical luminance scaling median filtering enable. This bit is valid only when vlfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="vchmid_en" description="Vertical chroma scaling median filtering enable. This bit is valid only when vchfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="vsc_luma_tap" description="Vertical luminance scaling order.&lt;br&gt;0: 4-tap FIR&lt;br&gt;1: 2-tap FIR" range="27" property="RW"/>
				<Member name="vsc_chroma_tap" description="Vertical chroma scaling order.&lt;br&gt;0: 4-tap FIR&lt;br&gt;1: 2-tap FIR" range="26" property="RW"/>
				<Member name="chroma_type" description="Proportion between luminance and chroma in the vertical direction.&lt;br&gt;0: 422&lt;br&gt;1: 420" range="25" property="RW"/>
				<Member name="vlfir_en" description="Vertical luminance scaling mode.&lt;br&gt;0: replication mode (filtering is disabled.)&lt;br&gt;1: filtering mode (filtering is enabled.)" range="24" property="RW"/>
				<Member name="vchfir_en" description="Vertical chroma scaling mode.&lt;br&gt;0: replication mode (filtering is disabled.)&lt;br&gt;1: filtering mode (filtering is enabled.)" range="23" property="RW"/>
				<Member name="reserved" description="Reserved." range="22:0" property="-"/>
				<Register offset="0x07D8"/>
			</RegisterGroup>
			<RegisterGroup name="VSDVSR" description="VSDVSR is a vertical scaling ratio register. The scaling ratio is calculated as follows: Scalingratio = Input height/Output height. It is a non-instant register." value="0x00001000" startoffset="0x07DC">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="vratio" description="Vertical scaling ratio in the (u,4,12) format." range="15:0" property="RW"/>
				<Register offset="0x07DC"/>
			</RegisterGroup>
			<RegisterGroup name="VSDVOFFSET" description="VSDVOFFSET is a vertical scaling luminance offset register. It is used for pan-scan." value="0x00000000" startoffset="0x07E0">
				<Member name="vluma_offset" description="Offset of vertical luminance in the (s,4,12) format and represented by a supplemental code." range="31:16" property="RW"/>
				<Member name="vchroma_offset" description="Offset of vertical chroma in the (s,4,12) format and represented by a supplemental code." range="15:0" property="RW"/>
				<Register offset="0x07E0"/>
			</RegisterGroup>
			<RegisterGroup name="VSDZMEORESO" description="VSDZMEORESO is a scaling unit output resolution register and is a non-instant register." value="0x00000000" startoffset="0x07E4">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="oh" description="Height (unit: line). The value is the actual height subtracting 1.&lt;br&gt;In progressive mode, the frame height serves as a reference, and the unit is line.&lt;br&gt;In interlaced mode, the field height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="ow" description="Width (unit: pixel). The value is the actual width subtracting 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x07E4"/>
			</RegisterGroup>
			<RegisterGroup name="VSDZMEIRESO" description="VSDZMEIRESO is a scaling unit input resolution register and is a non-instant register." value="0x00000000" startoffset="0x07E8">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="ih" description="Height (unit: line). The value is the actual height subtracting 1.&lt;br&gt;In progressive mode, the frame height serves as a reference, and the unit is line.&lt;br&gt;In interlaced mode, the field height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="iw" description="Width (unit: pixel). The value is the actual width subtracting 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x07E8"/>
			</RegisterGroup>
			<RegisterGroup name="G0CTRL" description="G0CTRL is a layer-related information configuration register and is a non-instant register." value="0x00000000" startoffset="0x0900">
				<Member name="surface_en" description="Surface enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30" property="-"/>
				<Member name="gmm_en" description="GAMMA enable of G0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="reserved" description="Reserved." range="28" property="-"/>
				<Member name="upd_mode" description="Update mode.&lt;br&gt;0: frame update&lt;br&gt;1: field update" range="27" property="RW"/>
				<Member name="read_mode" description="Data read mode.&lt;br&gt;0: automatic selection based on the interface read mode (progressive read in the case of progressive display; interlaced read in the case of interlaced display)&lt;br&gt;1: forced progressive read" range="26" property="RW"/>
				<Member name="reserved" description="Reserved." range="25:10" property="-"/>
				<Member name="bitext" description="Extension mode of the layer input bitmap bit.&lt;br&gt;0X: lower-bit extension 0&lt;br&gt;10: maximum bit of lower-bit extension&lt;br&gt;11: several maximum bits of lower-bit extension" range="9:8" property="RW"/>
				<Member name="ifmt" description="Data input format.&lt;br&gt;0x00: CLUT 1bpp&lt;br&gt;0x10: CLUT 2bpp&lt;br&gt;0x20: CLUT 4bpp&lt;br&gt;0x30: CLUT 8bpp&lt;br&gt;0x38: ACLUT44&lt;br&gt;0x40: RGB444&lt;br&gt;0x41: RGB555&lt;br&gt;0x42: RGB565&lt;br&gt;0x43: PackageUYVY(Cb0Y0Cr0Y1)&lt;br&gt;0x44: PackageYUYV(Y0Cb0Y1Cr0)&lt;br&gt;0x45: PackageYVYU(Y0Cr0Y1Cb0)&lt;br&gt;0x46: ACLUT88&lt;br&gt;0x48: ARGB4444&lt;br&gt;0x49: ARGB1555&lt;br&gt;0x50: RGB888 (24bpp)&lt;br&gt;0x51: YCbCr888 (24bpp)&lt;br&gt;0x5a: ARGB8565 (24bpp)&lt;br&gt;0x60: KRGB888&lt;br&gt;0x68: ARGB8888&lt;br&gt;0x69: AYCbCr8888&lt;br&gt;0xc8: RGBA4444&lt;br&gt;0xc9: RGBA5551&lt;br&gt;0xda: RGBA5658 (24bpp)&lt;br&gt;0xe8: RGBA8888&lt;br&gt;0xe9: YCbCrA8888&lt;br&gt;Other values: reserved" range="7:0" property="RW"/>
				<Register offset="0x0900"/>
			</RegisterGroup>
			<RegisterGroup name="G0UPD" description="G0UPD is a graphics layer update enable register." value="0x00000000" startoffset="0x0904">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="regup" description="Surface register update. After the software configures the register, the surface register is updated when this bit is set to 1. After the surface register is updated, the hardware automatically clears the value of this bit." range="0" property="RW"/>
				<Register offset="0x0904"/>
			</RegisterGroup>
			<RegisterGroup name="G0ADDR" description="G0ADDR is a graphics layer address register. To calculate the address in the case of thehorizontal pixel offset, see the G0SFPOS description." value="0x00000000" startoffset="0x0908">
				<Member name="surface_addr" description="Address of a surface frame buffer." range="31:0" property="RW"/>
				<Register offset="0x0908"/>
			</RegisterGroup>
			<RegisterGroup name="G0STRIDE" description="G0STRIDE is a graphics layer stride register." value="0x00000000" startoffset="0x090C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="surface_stride" description="Stride of a frame buffer." range="15:0" property="RW"/>
				<Register offset="0x090C"/>
			</RegisterGroup>
			<RegisterGroup name="G0CBMPARA" description="G0CBMPARA is a blending-related parameter register and is a non-instant register." value="0x00000000" startoffset="0x0910">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="key_mode" description="Colorkey mode.&lt;br&gt;0: If Keymin is equal to or smaller than Pixel, and Pixel is equal to or smaller than Keymax, set the color to the colorkey.&lt;br&gt;1: If Pixel is equal to or smaller than Keymin or Pixel is equal to or larger than Keymax, set the color to the colorkey." range="15" property="RW"/>
				<Member name="key_en" description="Colorkey enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="premult_en" description="Whether the input bitmap is a pre-multiplying map.&lt;br&gt;0: no&lt;br&gt;1: yes" range="13" property="RW"/>
				<Member name="palpha_en" description="Pixel alpha enable." range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:9" property="RW"/>
				<Member name="palpha_range" description="Value range of the pixel alpha.&lt;br&gt;0: The α range of the pixel is 0~128.&lt;br&gt;1: The α range of the pixel is 0~255." range="8" property="RW"/>
				<Member name="galpha" description="Value of a blending global alpha. The value ranges from 0 to 255. The value 255 indicates opaque and the value 0 indicates full transparent." range="7:0" property="RW"/>
				<Register offset="0x0910"/>
			</RegisterGroup>
			<RegisterGroup name="G0CKEYMAX" description="G0CKEYMAX is a colorkey maximum value register and is a non-instant register." value="0x00000000" startoffset="0x0914">
				<Member name="va0" description="Value of alpha0. If the data format is alphaRGB1555, and the alpha value is 0, the value of this bit is used for replacement." range="31:24" property="RW"/>
				<Member name="keyr_max" description="Maximum value of colorkey component R." range="23:16" property="RW"/>
				<Member name="keyg_max" description="Maximum value of colorkey component G." range="15:8" property="RW"/>
				<Member name="keyb_max" description="Maximum value of colorkey component B." range="7:0" property="RW"/>
				<Register offset="0x0914"/>
			</RegisterGroup>
			<RegisterGroup name="G0CKEYMIN" description="G0CKEYMIN is a colorkey minimum value register and is a non-instant register." value="0x00000000" startoffset="0x0918">
				<Member name="va1" description="Value of alpha1. If the data format is alphaRGB1555, and the alpha value is 1, the value of this bit is used for replacement." range="31:24" property="RW"/>
				<Member name="keyr_min" description="Minimum value of colorkey component R." range="23:16" property="RW"/>
				<Member name="keyg_min" description="Minimum value of colorkey component G." range="15:8" property="RW"/>
				<Member name="keyb_min" description="Minimum value of colorkey component B." range="7:0" property="RW"/>
				<Register offset="0x0918"/>
			</RegisterGroup>
			<RegisterGroup name="G0CMASK" description="G0CMASK is a colorkey mask value register and is a non-instant register. If thecorresponding bit is set to 1, the corresponding bit of the pixel does not change during keycomparison. If the corresponding bit is set to 0, the corresponding bit of the pixel is forciblyset to 0 during key comparison." value="0xFFFFFFFF" startoffset="0x091C">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="kmsk_r" description="Component R of a colorkey mask." range="23:16" property="RW"/>
				<Member name="kmsk_g" description="Component G of a colorkey mask." range="15:8" property="RW"/>
				<Member name="kmsk_b" description="Component B of a colorkey mask." range="7:0" property="RW"/>
				<Register offset="0x091C"/>
			</RegisterGroup>
			<RegisterGroup name="G0IRESO" description="G0IRESO is an input resolution register and is a non-instant register." value="0x00000000" startoffset="0x0920">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="ih" description="Height (unit: line). The value is the actual height subtracting 1.&lt;br&gt;Note: In the case of interlaced output, the actual layer height must be an even number. In the case of progressive output, there is no such restriction." range="23:12" property="RW"/>
				<Member name="iw" description="Width (unit: pixel). The value is the actual width subtracting 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x0920"/>
			</RegisterGroup>
			<RegisterGroup name="G0ORESO" description="G0ORESO is an output resolution register and is a non-instant register." value="0x00000000" startoffset="0x0924">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="oh" description="Height (unit: line). The value is the actual height subtracting 1.&lt;br&gt;Note: In the case of interlaced output, the actual layer height must be an even number. In the case of progressive output, there is no such restriction." range="23:12" property="RW"/>
				<Member name="ow" description="Width (unit: pixel). The value is the actual width subtracting 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x0924"/>
			</RegisterGroup>
			<RegisterGroup name="G0SFPOS" value="0x00000000" startoffset="0x0928">
				<Member name="reserved" description="Reserved." range="31:7" property="-"/>
				<Member name="src_xfpos" description="Value of the source start X coordinate. The value 0 indicates the first pixel of one line." range="6:0" property="RW"/>
				<Register offset="0x0928"/>
			</RegisterGroup>
			<RegisterGroup name="G0DFPOS" description="G0DFPOS is a first position register of a surface in the display window and is a non-instantregister. The unit is pixel." value="0x00000000" startoffset="0x092C">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="disp_yfpos" description="Start coordinate of a column." range="23:12" property="RW"/>
				<Member name="disp_xfpos" description="Start coordinate of a row." range="11:0" property="RW"/>
				<Register offset="0x092C"/>
			</RegisterGroup>
			<RegisterGroup name="G0DLPOS" description="G0DLPOS is a last position register of a surface in the display window and is a non-instantregister. The unit is pixel." value="0x00000000" startoffset="0x0930">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="disp_ylpos" description="End coordinate of a column." range="23:12" property="RW"/>
				<Member name="disp_xlpos" description="End coordinate of a row." range="11:0" property="RW"/>
				<Register offset="0x0930"/>
			</RegisterGroup>
			<RegisterGroup name="G0HSP" description="G0HSP is a horizontal scaling parameter register." value="0x00001000" startoffset="0x0940">
				<Member name="hsc_en" description="Reserved." range="31" property="-"/>
				<Member name="hamid_en" description="Horizontal scaling median filtering enable of the α value. This bit is valid only when hfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="hlmid_en" description="Horizontal luminance scaling median filtering enable. This bit is valid only when hfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="hchmid_en" description="Horizontal chroma scaling median filtering enable. This bit is valid only when hfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:25" property="-"/>
				<Member name="hfir_en" description="Horizontal luminance and chroma scaling mode.&lt;br&gt;0: replication mode (filtering is disabled.)&lt;br&gt;1: filtering mode (filtering is enabled.)" range="24" property="RW"/>
				<Member name="hafir_en" description="Horizontal α scaling mode.&lt;br&gt;0: replication mode (filtering is disabled.)&lt;br&gt;1: filtering mode (filtering is enabled.) It uses the same filtering mode as component Y." range="23" property="RW"/>
				<Member name="reserved" description="Reserved." range="22:20" property="-"/>
				<Member name="hfir_order" description="Horizontal scaling position.&lt;br&gt;0: Horizontal scaling is in front of vertical scaling.&lt;br&gt;1: Horizontal scaling is behind vertical scaling." range="19" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:16" property="-"/>
				<Member name="hratio" description="Horizontal scaling ratio in the (u,4,12) format." range="15:0" property="RW"/>
				<Register offset="0x0940"/>
			</RegisterGroup>
			<RegisterGroup name="G0HOFFSET" description="G0HOFFSET is a horizontal scaling position offset register and is a non-instant register. It isused for pan-scan." value="0x00000000" startoffset="0x0944">
				<Member name="hor_loffset" description="Offset of a horizontal luminance position in the (s,4,12) format and represented by a supplemental code." range="31:16" property="RW"/>
				<Member name="hor_coffset" description="Offset of a horizontal chroma position in the (s,4,12) format and represented by a supplemental code." range="15:0" property="RW"/>
				<Register offset="0x0944"/>
			</RegisterGroup>
			<RegisterGroup name="G0VSP" description="G0VSP is a vertical scaling parameter register." value="0x00000000" startoffset="0x0948">
				<Member name="vsc_en" description="Reserved." range="31" property="-"/>
				<Member name="vamid_en" description="Vertical α scaling median filtering enable. This bit is valid only when vlfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="vlmid_en" description="Vertical luminance scaling median filtering enable. This bit is valid only when vlfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="vchmid_en" description="Vertical chroma scaling median filtering enable. This bit is valid only when vlfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:25" property="-"/>
				<Member name="vfir_en" description="Vertical luminance and chroma scaling mode.&lt;br&gt;0: replication mode (filtering is disabled.)&lt;br&gt;1: filtering mode (filtering is enabled.)" range="24" property="RW"/>
				<Member name="vafir_en" description="Vertical α scaling mode.&lt;br&gt;0: replication mode (filtering is disabled.)&lt;br&gt;1: filtering mode (filtering is enabled.) It uses the same filtering mode as the luminance component." range="23" property="RW"/>
				<Member name="reserved" description="Reserved." range="22:0" property="-"/>
				<Register offset="0x0948"/>
			</RegisterGroup>
			<RegisterGroup name="G0VSR" description="G0VSR is a vertical scaling ratio register. The scaling ratio is calculated as follows: Scalingratio = Input height/Output height. It is a non-instant register." value="0x00001000" startoffset="0x094C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="vratio" description="Vertical scaling ratio in the (u,4,12) format." range="15:0" property="RW"/>
				<Register offset="0x094C"/>
			</RegisterGroup>
			<RegisterGroup name="G0VOFFSET" description="G0VOFFSET is a vertical scaling luminance offset register. It is used for pan-scan." value="0x00000000" startoffset="0x0950">
				<Member name="vtp_offset" description="Offset of the vertical top field in the (s,4,12) format and represented by a supplemental code." range="31:16" property="RW"/>
				<Member name="vbtm_offset" description="Offset of the vertical bottom field in the (s,4,12) format and represented by a supplemental code." range="15:0" property="RW"/>
				<Register offset="0x0950"/>
			</RegisterGroup>
			<RegisterGroup name="G0ZMEORESO" description="G0ZMEORESO is a scaling unit output resolution register and is a non-instant register." value="0x00000000" startoffset="0x0954">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="oh" description="Height (unit: line). The value is the actual height subtracting 1.&lt;br&gt;The frame height serves as a reference." range="23:12" property="RW"/>
				<Member name="ow" description="Width (unit: pixel). The value is the actual width subtracting 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x0954"/>
			</RegisterGroup>
			<RegisterGroup name="G0ZMEIRESO" description="G0ZMEIRESO is a scaling unit input resolution register and is a non-instant register." value="0x00000000" startoffset="0x0958">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="ih" description="Height (unit: line). The value is the actual height subtracting 1.&lt;br&gt;The frame height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="iw" description="Width (unit: pixel). The value is the actual width subtracting 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x0958"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCIDC" description="G0CSCIDC is a color space conversion input direct current register and is an instant register." value="0x00000000" startoffset="0x09A0">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="csc_en" description="CSC enable." range="27" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2 represented by a supplemental code. Sign bit: MSB" range="26:18" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1 represented by a supplemental code. Sign bit: MSB" range="17:9" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0 represented by a supplemental code. Sign bit: MSB" range="8:0" property="RW"/>
				<Register offset="0x09A0"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCODC" description="G0CSCODC is a color space conversion output direct current register and is an instantregister." value="0x00000000" startoffset="0x09A4">
				<Member name="reserved" description="Reserved." range="31:27" property="-"/>
				<Member name="cscodc2" description="DC parameter of output component 2 represented by a supplemental code. Sign bit: MSB" range="26:18" property="RW"/>
				<Member name="cscodc1" description="DC parameter of output component 1 represented by a supplemental code. Sign bit: MSB" range="17:9" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0 represented by a supplemental code. Sign bit: MSB" range="8:0" property="RW"/>
				<Register offset="0x09A4"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCP0" description="G0CSCP0 is a color space conversion parameter 0 register and is an instant register." value="0x00000000" startoffset="0x09A8">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp01" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp00" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x09A8"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCP1" description="G0CSCP1 is a color space conversion parameter 1 register and is an instant register." value="0x00000000" startoffset="0x09AC">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp10" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp02" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x09AC"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCP2" description="G0CSCP2 is a color space conversion parameter 2 register and is an instant register." value="0x00000000" startoffset="0x09B0">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp12" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp11" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x09B0"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCP3" description="G0CSCP3 is a color space conversion parameter 3 register and is an instant register." value="0x00000000" startoffset="0x09B4">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp21" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp20" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x09B4"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCP4" description="G0CSCP4 is a color space conversion parameter 4 register and is an instant register." value="0x00000000" startoffset="0x09B8">
				<Member name="reserved" description="Reserved." range="31:13" property="-"/>
				<Member name="cscp22" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x09B8"/>
			</RegisterGroup>
			<RegisterGroup name="G1CTRL" description="G1CTRL is a layer-related information configuration register and is a non-instant register." value="0x00000000" startoffset="0x0A00">
				<Member name="surface_en" description="Surface enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="g1_sel_zme" description="Selection of the G1 scaling unit.&lt;br&gt;0: The scaling unit is on WBC2.&lt;br&gt;1: The scaling unit is on G1.&lt;br&gt;Note: When this bit is specified, WBC2 and G1 should be disabled." range="30" property="RW"/>
				<Member name="gmm_en" description="GAMMA enable of G1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="reserved" description="Reserved." range="28" property="-"/>
				<Member name="upd_mode" description="Update mode.&lt;br&gt;0: frame update&lt;br&gt;1: field update" range="27" property="RW"/>
				<Member name="read_mode" description="Data read mode.&lt;br&gt;0: automatic selection based on the interface read mode (progressive read in the case of progressive display; interlaced read in the case of interlaced display)&lt;br&gt;1: forced progressive read" range="26" property="RW"/>
				<Member name="reserved" description="Reserved." range="25:10" property="-"/>
				<Member name="bitext" description="Extension mode of the layer input bitmap bit.&lt;br&gt;0X: lower-bit extension 0&lt;br&gt;10: maximum bit of lower-bit extension&lt;br&gt;11: several maximum bits of lower-bit extension" range="9:8" property="RW"/>
				<Member name="ifmt" description="Data input format.&lt;br&gt;0x00: CLUT 1bpp&lt;br&gt;0x10: CLUT 2bpp&lt;br&gt;0x20: CLUT 4bpp&lt;br&gt;0x30: CLUT 8bpp&lt;br&gt;0x38: ACLUT44&lt;br&gt;0x40: RGB444&lt;br&gt;0x41: RGB555&lt;br&gt;0x42: RGB565&lt;br&gt;0x43: PackageUYVY(Cb0Y0Cr0Y1)&lt;br&gt;0x44: PackageYUYV(Y0Cb0Y1Cr0)&lt;br&gt;0x45: PackageYVYU(Y0Cr0Y1Cb0)&lt;br&gt;0x46: ACLUT88&lt;br&gt;0x48: ARGB4444&lt;br&gt;0x49: ARGB1555&lt;br&gt;0x50: RGB888 (24 bpp)&lt;br&gt;0x51: YCbCr888 (24 bpp)&lt;br&gt;0x5a: ARGB8565 (24 bpp)&lt;br&gt;0x60: KRGB888&lt;br&gt;0x68: ARGB8888&lt;br&gt;0x69: AYCbCr8888&lt;br&gt;0xc8: RGBA4444&lt;br&gt;0xc9: RGBA5551&lt;br&gt;0xda: RGBA5658 (24 bpp)&lt;br&gt;0xe8: RGBA8888&lt;br&gt;0xe9: YCbCrA8888&lt;br&gt;Other values: reserved" range="7:0" property="RW"/>
				<Register offset="0x0A00"/>
			</RegisterGroup>
			<RegisterGroup name="G1UPD" description="G1UPD is a graphics layer update enable register." value="0x00000000" startoffset="0x0A04">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="regup" description="Surface register update. After the software configures the register, the surface register is updated when this bit is set to 1. After the surface register is updated, the hardware automatically clears the value of this bit." range="0" property="RW"/>
				<Register offset="0x0A04"/>
			</RegisterGroup>
			<RegisterGroup name="G1ADDR" description="G1ADDR is a graphics layer address register. To calculate the address in the case of thehorizontal pixel offset, see the G1SFPOS description." value="0x00000000" startoffset="0x0A08">
				<Member name="surface_addr" description="Address of a surface frame buffer." range="31:0" property="RW"/>
				<Register offset="0x0A08"/>
			</RegisterGroup>
			<RegisterGroup name="G1STRIDE" description="G1STRIDE is a graphics layer stride register." value="0x00000000" startoffset="0x0A0C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="surface_stride" description="Stride of a frame buffer." range="15:0" property="RW"/>
				<Register offset="0x0A0C"/>
			</RegisterGroup>
			<RegisterGroup name="G1CBMPARA" description="G1CBMPARA is a blending-related parameter register and is a non-instant register." value="0x00000000" startoffset="0x0A10">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="key_mode" description="Colorkey mode.&lt;br&gt;0: If Keymin is equal to or smaller than Pixel, and Pixel is equal to or smaller than Keymax, set the color to the colorkey.&lt;br&gt;1: If Pixel is equal to or smaller than Keymin or Pixel is equal to or larger than Keymax, set the color to the colorkey." range="15" property="RW"/>
				<Member name="key_en" description="Colorkey enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="premult_en" description="Input bitmap as a pre-multiplying map." range="13" property="RW"/>
				<Member name="palpha_en" description="Pixel alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:9" property="RW"/>
				<Member name="palpha_range" description="Value range of the pixel alpha.&lt;br&gt;0: The α range of the pixel is 0~128.&lt;br&gt;1: The α range of the pixel is 0~255." range="8" property="RW"/>
				<Member name="galpha" description="Value of a blending global alpha. The value ranges from 0 to 255. The value 255 indicates opaque and the value 0 indicates full transparent." range="7:0" property="RW"/>
				<Register offset="0x0A10"/>
			</RegisterGroup>
			<RegisterGroup name="G1CKEYMAX" description="G1CKEYMAX is a colorkey maximum value register and is a non-instant register." value="0x00000000" startoffset="0x0A14">
				<Member name="va0" description="Value of alpha0. If the data format is alphaRGB1555, and the alpha value is 0, the value of this bit is used for replacement." range="31:24" property="RW"/>
				<Member name="keyr_max" description="Maximum value of colorkey component R." range="23:16" property="RW"/>
				<Member name="keyg_max" description="Maximum value of colorkey component G." range="15:8" property="RW"/>
				<Member name="keyb_max" description="Maximum value of colorkey component B." range="7:0" property="RW"/>
				<Register offset="0x0A14"/>
			</RegisterGroup>
			<RegisterGroup name="G1CKEYMIN" description="G1CKEYMIN is a colorkey minimum value register and is a non-instant register." value="0x00000000" startoffset="0x0A18">
				<Member name="va1" description="Value of alpha1. If the data format is alphaRGB1555, and the alpha value is 1, the value of this bit is used for replacement." range="31:24" property="RW"/>
				<Member name="keyr_min" description="Minimum value of colorkey component R." range="23:16" property="RW"/>
				<Member name="keyg_min" description="Minimum value of colorkey component G." range="15:8" property="RW"/>
				<Member name="keyb_min" description="Minimum value of colorkey component B." range="7:0" property="RW"/>
				<Register offset="0x0A18"/>
			</RegisterGroup>
			<RegisterGroup name="G1CMASK" description="G1CMASK is a colorkey mask value register and is a non-instant register. If thecorresponding bit is set to 1, the corresponding bit of the pixel does not change during keycomparison. If the corresponding bit is set to 0, the corresponding bit of the pixel is forciblyset to 0 during key comparison." value="0xFFFFFFFF" startoffset="0x0A1C">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="kmsk_r" description="Component R of a colorkey mask." range="23:16" property="RW"/>
				<Member name="kmsk_g" description="Component G of a colorkey mask." range="15:8" property="RW"/>
				<Member name="kmsk_b" description="Component B of a colorkey mask." range="7:0" property="RW"/>
				<Register offset="0x0A1C"/>
			</RegisterGroup>
			<RegisterGroup name="G1IRESO" description="G1IRESO is an input resolution register and is a non-instant register." value="0x00000000" startoffset="0x0A20">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="ih" description="Height (unit: line). The value is the actual height subtracting 1.&lt;br&gt;Note: In the case of interlaced output, the actual layer height must be an even number. In the case of progressive output, there is no such restriction." range="23:12" property="RW"/>
				<Member name="iw" description="Width (unit: pixel). The value is the actual width subtracting 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x0A20"/>
			</RegisterGroup>
			<RegisterGroup name="G1ORESO" description="G1ORESO is an output resolution register and is a non-instant register." value="0x00000000" startoffset="0x0A24">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="oh" description="Height (unit: line). The value is the actual height subtracting 1.&lt;br&gt;Note: In the case of interlaced output, the actual layer height must be an even number. In the case of progressive output, there is no such restriction." range="23:12" property="RW"/>
				<Member name="ow" description="Width (unit: pixel). The value is the actual width subtracting 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x0A24"/>
			</RegisterGroup>
			<RegisterGroup name="G1SFPOS" value="0x00000000" startoffset="0x0A28">
				<Member name="reserved" description="Reserved." range="31:7" property="-"/>
				<Member name="src_xfpos" description="Value of the source start X coordinate. The value 0 indicates the first pixel of one line." range="6:0" property="RW"/>
				<Register offset="0x0A28"/>
			</RegisterGroup>
			<RegisterGroup name="G1DFPOS" description="G1DFPOS is a first position register of a surface in the display window and is a non-instantregister. The unit is pixel." value="0x00000000" startoffset="0x0A2C">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="disp_yfpos" description="Start coordinate of a column." range="23:12" property="RW"/>
				<Member name="disp_xfpos" description="Start coordinate of a row." range="11:0" property="RW"/>
				<Register offset="0x0A2C"/>
			</RegisterGroup>
			<RegisterGroup name="G1DLPOS" description="G1DLPOS is a last position register of a surface in the display window and is a non-instantregister. The unit is pixel." value="0x00000000" startoffset="0x0A30">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="disp_ylpos" description="End coordinate of a column." range="23:12" property="RW"/>
				<Member name="disp_xlpos" description="End coordinate of a row." range="11:0" property="RW"/>
				<Register offset="0x0A30"/>
			</RegisterGroup>
			<RegisterGroup name="G1HSP" description="G1HSP is a horizontal scaling parameter register." value="0x00001000" startoffset="0x0A40">
				<Member name="hsc_en" description="Reserved." range="31" property="-"/>
				<Member name="hamid_en" description="Horizontal α scaling median filtering enable. This bit is valid only when hfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="hlmid_en" description="Horizontal scaling median filtering enable. This bit is valid only when hfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="hchmid_en" description="Horizontal scaling median filtering enable. This bit is valid only when hfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:25" property="-"/>
				<Member name="hfir_en" description="Horizontal luminance and chroma scaling mode.&lt;br&gt;0: replication mode (filtering is disabled.)&lt;br&gt;1: filtering mode (filtering is enabled.)" range="24" property="RW"/>
				<Member name="hafir_en" description="Horizontal α scaling mode.&lt;br&gt;0: replication mode (filtering is disabled.)&lt;br&gt;1: filtering mode (filtering is enabled.) It uses the same filtering mode as component Y." range="23" property="RW"/>
				<Member name="reserved" description="Reserved." range="22:20" property="-"/>
				<Member name="hfir_order" description="Horizontal scaling position.&lt;br&gt;0: Horizontal scaling is in front of vertical scaling.&lt;br&gt;1: Horizontal scaling is behind vertical scaling." range="19" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:16" property="-"/>
				<Member name="hratio" description="Horizontal scaling ratio in the (u,4,12) format." range="15:0" property="RW"/>
				<Register offset="0x0A40"/>
			</RegisterGroup>
			<RegisterGroup name="G1HOFFSET" description="G1HOFFSET is a horizontal scaling position offset register and is a non-instant register. It isused for pan-scan." value="0x00000000" startoffset="0x0A44">
				<Member name="hor_loffset" description="Offset of a horizontal luminance position in the (s,4,12) format and represented by a supplemental code." range="31:16" property="RW"/>
				<Member name="hor_coffset" description="Offset of a horizontal chroma position in the (s,4,12) format and represented by a supplemental code." range="15:0" property="RW"/>
				<Register offset="0x0A44"/>
			</RegisterGroup>
			<RegisterGroup name="G1VSP" description="G1VSP is a vertical scaling parameter register." value="0x00000000" startoffset="0x0A48">
				<Member name="vsc_en" description="Reserved." range="31" property="-"/>
				<Member name="vamid_en" description="Vertical α scaling median filtering enable. This bit is valid only when vlfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="vlmid_en" description="Vertical luminance scaling median filtering enable. This bit is valid only when vlfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="vchmid_en" description="Vertical chroma scaling median filtering enable. This bit is valid only when vlfir_en is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:25" property="-"/>
				<Member name="vfir_en" description="Vertical luminance and chroma scaling mode.&lt;br&gt;0: replication mode (filtering is disabled.)&lt;br&gt;1: filtering mode (filtering is enabled.)" range="24" property="RW"/>
				<Member name="vafir_en" description="Vertical α scaling mode.&lt;br&gt;0: replication mode (filtering is disabled.)&lt;br&gt;1: filtering mode (filtering is enabled.) It uses the same filtering mode as the luminance component." range="23" property="RW"/>
				<Member name="reserved" description="Reserved." range="22:0" property="-"/>
				<Register offset="0x0A48"/>
			</RegisterGroup>
			<RegisterGroup name="G1VSR" description="G1VSR is a vertical scaling ratio register. The scaling ratio is calculated as follows: Scalingratio = Input height/Output height. It is a non-instant register." value="0x00001000" startoffset="0x0A4C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="vratio" description="Vertical scaling ratio in the (u,4,12) format." range="15:0" property="RW"/>
				<Register offset="0x0A4C"/>
			</RegisterGroup>
			<RegisterGroup name="G1VOFFSET" description="G1VOFFSET is a vertical scaling luminance offset register. It is used for pan-scan." value="0x00000000" startoffset="0x0A50">
				<Member name="vtp_offset" description="Offset of the vertical top field in the (s,4,12) format and represented by a supplemental code." range="31:16" property="RW"/>
				<Member name="vbtm_offset" description="Offset of the vertical bottom field in the (s,4,12) format and represented by a supplemental code." range="15:0" property="RW"/>
				<Register offset="0x0A50"/>
			</RegisterGroup>
			<RegisterGroup name="G1ZMEORESO" description="G1ZMEORESO is a scaling unit output resolution register and is a non-instant register." value="0x00000000" startoffset="0x0A54">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="oh" description="Height (unit: line). The value is the actual height subtracting 1.&lt;br&gt;The frame height serves as a reference." range="23:12" property="RW"/>
				<Member name="ow" description="Width (unit: pixel). The value is the actual width subtracting 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x0A54"/>
			</RegisterGroup>
			<RegisterGroup name="G1ZMEIRESO" description="G1ZMEIRESO is a scaling unit input resolution register and is a non-instant register." value="0x00000000" startoffset="0x0A58">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="ih" description="Height (unit: line). The value is the actual height subtracting 1.&lt;br&gt;The frame height serves as a reference, and the unit is line." range="23:12" property="RW"/>
				<Member name="iw" description="Width (unit: pixel). The value is the actual width subtracting 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x0A58"/>
			</RegisterGroup>
			<RegisterGroup name="G1CSCIDC" description="G1CSCIDC is a color space conversion input direct current register and is an instant register." value="0x00000000" startoffset="0x0AA0">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="csc_en" description="CSC enable." range="27" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2 represented by a supplemental code. Sign bit: MSB" range="26:18" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1 represented by a supplemental code. Sign bit: MSB" range="17:9" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0 represented by a supplemental code. Sign bit: MSB" range="8:0" property="RW"/>
				<Register offset="0x0AA0"/>
			</RegisterGroup>
			<RegisterGroup name="G1CSCODC" description="G1CSCODC is a color space conversion output direct current register and is an instantregister." value="0x00000000" startoffset="0x0AA4">
				<Member name="reserved" description="Reserved." range="31:27" property="-"/>
				<Member name="cscodc2" description="DC parameter of output component 2 represented by a supplemental code. Sign bit: MSB" range="26:18" property="RW"/>
				<Member name="cscodc1" description="DC parameter of output component 1 represented by a supplemental code. Sign bit: MSB" range="17:9" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0 represented by a supplemental code. Sign bit: MSB" range="8:0" property="RW"/>
				<Register offset="0x0AA4"/>
			</RegisterGroup>
			<RegisterGroup name="G1CSCP0" description="G1CSCP0 is a color space conversion parameter 0 register and is an instant register." value="0x00000000" startoffset="0x0AA8">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp01" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp00" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x0AA8"/>
			</RegisterGroup>
			<RegisterGroup name="G1CSCP1" description="G1CSCP1 is a color space conversion parameter 1 register and is an instant register." value="0x00000000" startoffset="0x0AAC">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp10" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp02" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x0AAC"/>
			</RegisterGroup>
			<RegisterGroup name="G1CSCP2" description="G1CSCP2 is a color space conversion parameter 2 register and is an instant register." value="0x00000000" startoffset="0x0AB0">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp12" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp11" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x0AB0"/>
			</RegisterGroup>
			<RegisterGroup name="G1CSCP3" description="G1CSCP3 is a color space conversion parameter 3 register and is an instant register." value="0x00000000" startoffset="0x0AB4">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="cscp21" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="cscp20" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x0AB4"/>
			</RegisterGroup>
			<RegisterGroup name="G1CSCP4" description="G1CSCP4 is a color space conversion parameter 4 register and is an instant register." value="0x00000000" startoffset="0x0AB8">
				<Member name="reserved" description="Reserved." range="31:13" property="-"/>
				<Member name="cscp22" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x0AB8"/>
			</RegisterGroup>
			<RegisterGroup name="WBC0CTRL" description="WBC0CTRL is a WBC0 control register and is a non-instant register." value="0x00000000" startoffset="0x0C00">
				<Member name="wbc0_en" description="WBC0 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:0" property="RW"/>
				<Register offset="0x0C00"/>
			</RegisterGroup>
			<RegisterGroup name="WBC0UPD" description="WBC0UPD is a WBC0 channel update enable register." value="0x00000000" startoffset="0x0C04">
				<Member name="reserved" description="Reserved." range="31:1" property="reserved"/>
				<Member name="regup" description="CAPTURE register update. After the software configures the register, the surface register is updated when this bit is set to 1. After the surface register is updated, the hardware automatically clears the value of this bit." range="0" property="RW"/>
				<Register offset="0x0C04"/>
			</RegisterGroup>
			<RegisterGroup name="WBC0ADDR" description="WBC0ADDR is a CAPTURE address write register." value="0x00000000" startoffset="0x0C08">
				<Member name="wbcaddr" description="Address of a frame buffer. The 4-byte bits are aligned. The two least significant bits are invalid. (The seamless splice is supported.)" range="31:0" property="RW"/>
				<Register offset="0x0C08"/>
			</RegisterGroup>
			<RegisterGroup name="WBC0STRIDE" description="WBC0STRIDE is a CAPTURE stride register." value="0x00000000" startoffset="0x0C0C">
				<Member name="reserved" description="Reserved." range="31:16" property="reserved"/>
				<Member name="wbc0stride" description="Stride of a frame buffer. The 16-byte bits are aligned." range="15:0" property="RW"/>
				<Register offset="0x0C0C"/>
			</RegisterGroup>
			<RegisterGroup name="WBC0ORESO" description="WBC0ORESO is an output resolution register and is a non-instant register." value="0x00000000" startoffset="0x0C10">
				<Member name="reserved" description="Reserved." range="31:24" property="reserved"/>
				<Member name="oh" description="Height (unit: line). The value is the actual height subtracting 1.&lt;br&gt;Note: In the case of interlaced output, the actual layer height must be an even number. In the case of progressive output, there is no such restriction." range="23:12" property="RW"/>
				<Member name="ow" description="Width (unit: pixel). The value is the actual width subtracting 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" property="RW"/>
				<Register offset="0x0C10"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2CTRL" description="WBC2CTRL is a WBC2 control register and is a non-instant register." value="0x00000000" startoffset="0x0D00">
				<Member name="wbc2_en" description="WBC2 enable." range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:0" property="RW"/>
				<Register offset="0x0D00"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2UPD" description="WBC2UPD is a WBC2 channel update enable register." value="0x00000000" startoffset="0x0D04">
				<Member name="reserved" description="Reserved." range="31:1" property="reserved"/>
				<Member name="regup" description="CAPTURE register update. After the software configures the register, the surface register is updated when this bit is set to 1. After the surface register is updated, the hardware automatically clears the value of this bit." range="0" property="RW"/>
				<Register offset="0x0D04"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2ADDR" description="WBC2ADDR is a CAPTURE address write register." value="0x00000000" startoffset="0x0D08">
				<Member name="wbcaddr" description="Address of a frame buffer. The 4-byte bits are aligned. The two least significant bits are invalid. (The seamless splice is supported.)" range="31:0" property="RW"/>
				<Register offset="0x0D08"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2STRIDE" description="WBC2STRIDE is a CAPTURE stride register." value="0x00000000" startoffset="0x0D0C">
				<Member name="reserved" description="Reserved." range="31:16" property="reserved"/>
				<Member name="wbc2stride" description="Stride of a frame buffer. The 16-byte bits are aligned." range="15:0" property="RW"/>
				<Register offset="0x0D0C"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2ORESO" description="WBC2ORESO is an output resolution register and is a non-instant register." value="0x00000000" startoffset="0x0D10">
				<Member name="reserved" description="Reserved." range="31:24" property="reserved"/>
				<Member name="oh" description="Height (unit: line). The value is the actual height subtracting 1.&lt;br&gt;Note: In the case of interlaced output, the actual layer height must be even. In the case of progressive output, there is no such restriction." range="23:12" property="RW"/>
				<Member name="ow" description="Width (unit: pixel). The value is the actual width subtracting 1.&lt;br&gt;Note: The actual layer width must be even." range="11:0" property="RW"/>
				<Register offset="0x0D10"/>
			</RegisterGroup>
			<RegisterGroup name="CBMBKG1" description="CBMBKG1 is a mixer1 overlay background color register." value="0x00000000" startoffset="0x1000">
				<Member name="reserved" description="Reserved." range="31:24" property="reserved"/>
				<Member name="cbm_bkgy1" description="Component Y of the mixer1 overlay background color." range="23:16" property="RW"/>
				<Member name="cbm_bkgcb1" description="Component Cb of the mixer1 overlay background color." range="15:8" property="RW"/>
				<Member name="cbm_bkgcr1" description="Component Cr of the mixer1 overlay background color." range="7:0" property="RW"/>
				<Register offset="0x1000"/>
			</RegisterGroup>
			<RegisterGroup name="CBMBKG2" description="CBMBKG2 is a mixer2 overlay background color register." value="0x00000000" startoffset="0x1004">
				<Member name="reserved" description="Reserved." range="31:24" property="reserved"/>
				<Member name="cbm_bkgy2" description="Component Y of the mixer2 overlay background color." range="23:16" property="RW"/>
				<Member name="cbm_bkgcb2" description="Component Cb of the mixer2 overlay background color." range="15:8" property="RW"/>
				<Member name="cbm_bkgcr2" description="Component Cr of the mixer2 overlay background color." range="7:0" property="RW"/>
				<Register offset="0x1004"/>
			</RegisterGroup>
			<RegisterGroup name="CBMATTR" description="CBMATTR is a crossbar configuration register. Where, sur_attr_x indicates that the xth layeris connected to mixer1 or mixer2; mixer_prio_x indicates the layer configured by the xthpriority. Mixer1 priorities are arranged with mixer2 priorities. The hardware remaps thepriorities of mixer1 and mixer2 based on sur_attr_x and mixer_prio_x.The register is a non-instant register." value="0x00000000" startoffset="0x100C">
				<Member name="reserved" description="Reserved." range="31:2" property="reserved"/>
				<Member name="sur_attr1" description="HC link mode.&lt;br&gt;0: Mixer2&lt;br&gt;1: Mixer1" range="1" property="RW"/>
				<Member name="sur_attr0" description="G1 link mode.&lt;br&gt;0: Mixer2&lt;br&gt;1: Mixer1" range="0" property="RW"/>
				<Register offset="0x100C"/>
			</RegisterGroup>
			<RegisterGroup name="CBMMIX1" description="CBMMIX1 is a mixer1 priority configuration register. The update at VSYNC is valid.It is a non-instant register." value="0x000000D1" startoffset="0x1010">
				<Member name="reserved" description="Reserved." range="31:15" property="reserved"/>
				<Member name="mixer_prio4" description="For the priority configuration at the mixer1 overlay layer, driving layer at priority 4.&lt;br&gt;000: no layer driving&lt;br&gt;001: vhd&lt;br&gt;010: vad&lt;br&gt;011: g0&lt;br&gt;100: g1&lt;br&gt;101: hc&lt;br&gt;Other values: reserved" range="14:12" property="RW"/>
				<Member name="mixer_prio3" description="For the priority configuration at the mixer1 overlay layer, driving layer at priority 3.&lt;br&gt;000: no layer driving&lt;br&gt;001: vhd&lt;br&gt;010: vad&lt;br&gt;011: g0&lt;br&gt;100: g1&lt;br&gt;101: hc&lt;br&gt;Other values: reserved" range="11:9" property="RW"/>
				<Member name="mixer_prio2" description="For the priority configuration at the mixer1 overlay layer, driving layer at priority 2.&lt;br&gt;000: no layer driving&lt;br&gt;001: vhd&lt;br&gt;010: vad&lt;br&gt;011: g0&lt;br&gt;100: g1&lt;br&gt;101: hc&lt;br&gt;Other values: reserved" range="8:6" property="RW"/>
				<Member name="mixer_prio1" description="For the priority configuration at the mixer1 overlay layer, driving layer at priority 1.&lt;br&gt;000: no layer driving&lt;br&gt;001: vhd&lt;br&gt;010: vad&lt;br&gt;011: g0&lt;br&gt;100: g1&lt;br&gt;101: hc&lt;br&gt;Other values: reserved" range="5:3" property="RW"/>
				<Member name="mixer_prio0" description="For the priority configuration at the mixer1 overlay layer, driving layer at priority 0.&lt;br&gt;000: no layer driving&lt;br&gt;001: vhd&lt;br&gt;010: vad&lt;br&gt;011: g0&lt;br&gt;100: g1&lt;br&gt;101: hc&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x1010"/>
			</RegisterGroup>
			<RegisterGroup name="CBMMIX2" description="CBMMIX2 is a mixer2 priority configuration register. The update at VSYNC is valid. It is anon-instant register." value="0x00000011" startoffset="0x1014">
				<Member name="reserved" description="Reserved." range="31:9" property="reserved"/>
				<Member name="mixer_prio2" description="For the priority configuration at the mixer2 overlay layer, driving layer at priority 2 (the lowest priority).&lt;br&gt;000: no layer driving&lt;br&gt;001: vdc_sd&lt;br&gt;010: gdc_g1&lt;br&gt;101: gdc_hc&lt;br&gt;Other values: reserved" range="8:6" property="RW"/>
				<Member name="mixer_prio1" description="For the priority configuration at the mixer2 overlay layer, driving layer at priority 1 (the lowest priority).&lt;br&gt;000: no layer driving&lt;br&gt;001: vdc_sd&lt;br&gt;010: gdc_g1&lt;br&gt;101: gdc_hc&lt;br&gt;Other values: reserved" range="5:3" property="RW"/>
				<Member name="mixer_prio0" description="For the priority configuration at the mixer2 overlay layer, driving layer at priority 0 (the lowest priority).&lt;br&gt;000: no layer driving&lt;br&gt;001: vdc_sd&lt;br&gt;010: gdc_g1&lt;br&gt;101: gdc_hc&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x1014"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCTRL" description="DHDCTRL is a display channel overall control register. The configuration of all bits of theregister cannot be later than the configuration of the DHDCTRL.intf_en bit. Otherwise, theconfiguration cannot take effect." value="0x00010010" startoffset="0x1100">
				<Member name="intf_en" description="Display interface enable. The interface outputs data only when the display interface is enabled. It is used for the instant register.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:17" property="reserved"/>
				<Member name="clipen" description="Output clip enable; used for the instant register.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="reserved"/>
				<Member name="gmmen" description="Output gamma correction enable; used for the instant register.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="reserved" description="Reserved." range="13:11" property="RW"/>
				<Member name="idv" description="Data valid signal output negative phase enable; used for the instant register.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="ihs" description="Horizontal synchronization pulse output negative phase enable; used for the instant register.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="ivs" description="Vertical synchronization pulse output negative phase enable; used for the instant register.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="iop" description="Display mode; used for the instant register.&lt;br&gt;0: interlaced display&lt;br&gt;1: progressive display" range="7" property="RW"/>
				<Member name="synm" description="Synchronization mode; used for the instant register.&lt;br&gt;0: timing label mode (for example, BT.656)&lt;br&gt;1: synchronization signal mode (for example, LCD display)" range="6" property="RW"/>
				<Member name="intfb" description="Output interface width mode.&lt;br&gt;00: single-component mode (each clock outputs one component.)&lt;br&gt;01: dual-component mode (each clock outputs two components.)&lt;br&gt;10: triple-component mode (each clock outputs three components.)&lt;br&gt;11: reserved&lt;br&gt;It is used for the instant register." range="5:4" property="RW"/>
				<Member name="intfdm" description="Interface data format.&lt;br&gt;0x0: YCbCr422 data format&lt;br&gt;0x1~0xB: reserved&lt;br&gt;0xC: RGB888/YCbCr444 output&lt;br&gt;It is used for the instant register." range="3:0" property="RW"/>
				<Register offset="0x1100"/>
			</RegisterGroup>
			<RegisterGroup name="DHDVSYNC" description="DHDVSYNC is a top vertical synchronization timing register used in the case of interlacedoutput or a frame vertical synchronization timing register used in the case of progressiveoutput. The configuration of the register takes effect immediately. The timing of pin VSYNCis affected immediately. The configuration of the register cannot be later than theconfiguration of the DHDCTRL.intf_en bit. Otherwise, the configuration cannot take effect." value="0x0011321B" startoffset="0x1104">
				<Member name="reserved" description="Reserved." range="31:28" property="reserved"/>
				<Member name="vfb" description="Top vertical blank front porch in the case of interlaced output&lt;br&gt;Vertical blank front porch in the case of progressive output&lt;br&gt;The register value is the actual value subtracting 1." range="27:20" property="RW"/>
				<Member name="vbb" description="Top vertical blank back porch in the case of interlaced output&lt;br&gt;Vertical pulse width of the vertical blank back porch in the case of progressive output&lt;br&gt;The register value is the actual value subtracting 1." range="19:12" property="RW"/>
				<Member name="vact" description="Height of a top active picture in the case of interlaced output&lt;br&gt;Height of a frame of active pictures in the case of progressive output&lt;br&gt;The register value is the actual value subtracting 1." range="11:0" property="RW"/>
				<Register offset="0x1104"/>
			</RegisterGroup>
			<RegisterGroup name="DHDHSYNC1" description="DHDHSYNC1 is a horizontal synchronization configuration register used in the case ofinterlaced or progressive output. The configuration of the register takes effect immediately.The timing of pin HSYNC is affected immediately. The configuration of the register cannotbe later than the configuration of the DHDCTRL.intf_en bit. Otherwise, the configurationcannot take effect." value="0x00BF077F" startoffset="0x1108">
				<Member name="hbb" description="Horizontal blank back porch (unit: pixel).&lt;br&gt;The register value is the actual value subtracting 1." range="31:16" property="RW"/>
				<Member name="hact" description="Number of horizontal pixels in an active area.&lt;br&gt;The register value is the actual value subtracting 1." range="15:0" property="RW"/>
				<Register offset="0x1108"/>
			</RegisterGroup>
			<RegisterGroup name="DHDHSYNC2" description="DHDHSYNC2 is a horizontal synchronization configuration register used in the case ofinterlaced or progressive output. The configuration of the register takes effect immediately.The timing of pin HSYNC is affected immediately. The configuration of the register cannotbe later than the configuration of the DHDCTRL.intf_en bit. Otherwise, the configurationcannot take effect." value="0x0000020F" startoffset="0x110C">
				<Member name="hmid" description="Value of a bottom vertical synchronization valid pixel (in a valid data area).&lt;br&gt;The register value is the actual value subtracting 1." range="31:16" property="RW"/>
				<Member name="hfb" description="Horizontal blank front porch (unit: pixel).&lt;br&gt;The register value is the actual value subtracting 1." range="15:0" property="RW"/>
				<Register offset="0x110C"/>
			</RegisterGroup>
			<RegisterGroup name="DHDVPLUS" description="DHDVPLUS is a bottom vertical synchronization timing register used in the case ofinterlaced output. The configuration of the register cannot be later than the configuration ofthe DHDCTRL.intf_en bit. Otherwise, the configuration cannot take effect." value="0x0021321B" startoffset="0x1110">
				<Member name="reserved" description="Reserved." range="31:28" property="reserved"/>
				<Member name="bvfb" description="Bottom vertical blank front porch in the case of interlaced output&lt;br&gt;The register value is the actual value subtracting 1." range="27:20" property="RW"/>
				<Member name="bvbb" description="Vertical pulse width of the bottom vertical blank back porch in the case of interlaced output&lt;br&gt;The register value is the actual value subtracting 1." range="19:12" property="RW"/>
				<Member name="bvact" description="Height of a bottom active picture in the case of interlaced output&lt;br&gt;The register value is the actual value subtracting 1." range="11:0" property="RW"/>
				<Register offset="0x1110"/>
			</RegisterGroup>
			<RegisterGroup name="DHDPWR" description="DHDPWR is a synchronization signal pulse width register. The configuration of the registercannot be later than the configuration of the DHDCTRL.intf_en bit. Otherwise, theconfiguration cannot take effect." value="0x00000000" startoffset="0x1114">
				<Member name="reserved" description="Reserved." range="31:24" property="reserved"/>
				<Member name="vpw" description="The value is the vertical pulse width subtracting 1." range="23:16" property="RW"/>
				<Member name="hpw" description="The value is the horizontal pulse width subtracting 1." range="15:0" property="RW"/>
				<Register offset="0x1114"/>
			</RegisterGroup>
			<RegisterGroup name="DHDVTTHD3" description="DHDVTTHD3 is a vertical timing threshold register and is an instant register. The registerincludes the configuration of two thresholds, and two interrupts can be generated separately." value="0x00000000" startoffset="0x1118">
				<Member name="thd4_mode" description="Mode for generating a threshold 4 interrupt.&lt;br&gt;0: frame mode; the frame is a unit for data counting.&lt;br&gt;1: field mode; the field is a unit for data counting in the case of interlaced display." range="31" property="reserved"/>
				<Member name="reserved" description="Reserved." range="30:29" property="reserved"/>
				<Member name="vtmgthd4" description="Vertical timing threshold 4 used to trigger the DHD and the DSD synchronously. The time that the DSD interface timing start is later than the DHD is equal to the number of lines configured by vtmgthd4." range="28:16" property="RW"/>
				<Member name="thd3_mode" description="Mode for generating a threshold 3 interrupt.&lt;br&gt;0: frame mode; the frame is a unit for data counting.&lt;br&gt;1: field mode; the field is a unit for data counting in the case of interlaced display." range="15" property="RW"/>
				<Member name="reserved" description="Reserved." range="14:13" property="reserved"/>
				<Member name="vtmgthd3" description="Vertical timing threshold 3. When the vertical timing counter reaches the threshold, the VOINTSTA[dhdvtthd3_int] interrupt is triggered." range="12:0" property="RW"/>
				<Register offset="0x1118"/>
			</RegisterGroup>
			<RegisterGroup name="DHDVTTHD" description="DHDVTTHD is a vertical timing threshold register and is an instant register. The registerincludes the configuration of two thresholds, and two interrupts can be generated separately." value="0x00010001" startoffset="0x111C">
				<Member name="thd2_mode" description="Mode for generating a threshold 2 interrupt.&lt;br&gt;0: frame mode; the frame is a unit for data counting.&lt;br&gt;1: field mode; the field is a unit for data counting in the case of interlaced display." range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:29" property="reserved"/>
				<Member name="vtmgthd2" description="Vertical timing threshold 2. When the vertical timing counter reaches the threshold, the VOINTSTA[dhdvtthd2_int] interrupt is triggered." range="28:16" property="RW"/>
				<Member name="thd1_mode" description="Mode for generating a threshold 1 interrupt.&lt;br&gt;0: frame mode; the frame is a unit for data counting.&lt;br&gt;1: field mode; the field is a unit for data counting in the case of interlaced display." range="15" property="RW"/>
				<Member name="reserved" description="Reserved." range="14:13" property="reserved"/>
				<Member name="vtmgthd1" description="Vertical timing threshold 1. When the vertical timing counter reaches the threshold, the VOINTSTA[dhdvtthd_int1] interrupt is triggered." range="12:0" property="RW"/>
				<Register offset="0x111C"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCSCIDC" description="DHDCSCIDC is a color space conversion input direct current register and is an instantregister." value="0x00000000" startoffset="0x1120">
				<Member name="reserved" description="Reserved." range="31:28" property="reserved"/>
				<Member name="csc_en" description="CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2 represented by a supplemental code. Sign bit: MSB" range="26:18" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1 represented by a supplemental code. Sign bit: MSB" range="17:9" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0 represented by a supplemental code. Sign bit: MSB" range="8:0" property="RW"/>
				<Register offset="0x1120"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCSCODC" description="DHDCSCODC is a color space conversion output direct current register and is an instantregister." value="0x00000000" startoffset="0x1124">
				<Member name="reserved" description="Reserved." range="31:27" property="reserved"/>
				<Member name="cscodc2" description="DC parameter of output component 2 represented by a supplemental code. Sign bit: MSB" range="26:18" property="RW"/>
				<Member name="cscodc1" description="DC parameter of output component 1 represented by a supplemental code. Sign bit: MSB" range="17:9" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0 represented by a supplemental code. Sign bit: MSB" range="8:0" property="RW"/>
				<Register offset="0x1124"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCSCP0" description="DHDCSCP0 is a color space conversion parameter 0 register and is an instant register." value="0x00000000" startoffset="0x1128">
				<Member name="reserved" description="Reserved." range="31:29" property="reserved"/>
				<Member name="cscp01" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="reserved"/>
				<Member name="cscp00" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x1128"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCSCP1" description="DHDCSCP1 is a color space conversion parameter 1 register and is an instant register." value="0x00000000" startoffset="0x112C">
				<Member name="reserved" description="Reserved." range="31:29" property="reserved"/>
				<Member name="cscp10" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="reserved"/>
				<Member name="cscp02" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x112C"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCSCP2" description="DHDCSCP2 is a color space conversion parameter 2 register and is an instant register." value="0x00000000" startoffset="0x1130">
				<Member name="reserved" description="Reserved." range="31:29" property="reserved"/>
				<Member name="cscp12" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="reserved"/>
				<Member name="cscp11" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x1130"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCSCP3" description="DHDCSCP3 is a color space conversion parameter 3 register and is an instant register." value="0x00000000" startoffset="0x1134">
				<Member name="reserved" description="Reserved." range="31:29" property="reserved"/>
				<Member name="cscp21" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="reserved"/>
				<Member name="cscp20" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x1134"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCSCP4" description="DHDCSCP4 is a color space conversion parameter 4 register and is an instant register." value="0x00000000" startoffset="0x1138">
				<Member name="reserved" description="Reserved." range="31:13" property="reserved"/>
				<Member name="cscp22" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x1138"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCLIPL" description="DHDCLIPL is a display channel clip processing minimum threshold register and is an instantregister." value="0x04010040" startoffset="0x1140">
				<Member name="reserved" description="Reserved." range="31:30" property="reserved"/>
				<Member name="clipcl2" description="Minimum threshold Y/R of component 2; value: positive integer or zero." range="29:20" property="RW"/>
				<Member name="clipcl1" description="Minimum threshold Cb/G of component 1; value: positive integer or zero." range="19:10" property="RW"/>
				<Member name="clipcl0" description="Minimum threshold Cr/B of component 0; value: positive integer or zero." range="9:0" property="RW"/>
				<Register offset="0x1140"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCLIPH" description="DHDCLIPH is a display channel clip processing maximum threshold register and is an instantregister. In the case of BT.656 standard output, clip processing needs to be performed foroutput data." value="0x3ACF03C0" startoffset="0x1144">
				<Member name="reserved" description="Reserved." range="31:30" property="reserved"/>
				<Member name="clipch2" description="Maximum threshold Y/R of component 2; value: positive integer or zero." range="29:20" property="RW"/>
				<Member name="clipch1" description="Maximum threshold Cb/G of component 1; value: positive integer or zero." range="19:10" property="RW"/>
				<Member name="clipch0" description="Maximum threshold Cr/B of component 0; value: positive integer or zero." range="9:0" property="RW"/>
				<Register offset="0x1144"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCTRL" description="DSDCTRL is a display channel overall control register. The configuration of all bits of theregister cannot be later than the configuration of the DSDCTRL.intf_en bit. Otherwise, theconfiguration cannot take effect." value="0x00000000" startoffset="0x1300">
				<Member name="intf_en" description="Display interface enable. The interface outputs data only when the display interface is enabled. It is used for the instant register.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:17" property="RW"/>
				<Member name="clipen" description="Output clip enable; used for the instant register.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" property="RW"/>
				<Member name="idv" description="Data valid signal output negative phase enable; used for the instant register.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="ihs" description="Horizontal synchronization pulse output negative phase enable; used for the instant register.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="ivs" description="Vertical synchronization pulse output negative phase enable; used for an instant register.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="iop" description="Display mode; used for the instant register.&lt;br&gt;0: interlaced display&lt;br&gt;1: progressive display" range="7" property="RW"/>
				<Member name="synm" description="Synchronization mode; used for the instant register.&lt;br&gt;0: timing label mode (for example, BT.656)&lt;br&gt;1: synchronization signal mode (for example, LCD display)" range="6" property="RW"/>
				<Member name="intfb" description="Output interface width mode.&lt;br&gt;00: single-component mode (each clock outputs one component.)&lt;br&gt;01: dual-component mode (each clock outputs two components.)&lt;br&gt;10: triple-component mode (each clock outputs three components.)&lt;br&gt;11: reserved&lt;br&gt;It is used for the instant register." range="5:4" property="RW"/>
				<Member name="intfdm" description="Interface data format.&lt;br&gt;0x0: YCbCr422 data format&lt;br&gt;0x1~0xB: reserved&lt;br&gt;0xC: RGB888/YCbCr444 output&lt;br&gt;It is used for the instant register." range="3:0" property="RW"/>
				<Register offset="0x1300"/>
			</RegisterGroup>
			<RegisterGroup name="DSDVSYNC" description="DSDVSYNC is a top vertical synchronization timing register used in the case of interlacedoutput or a frame vertical synchronization timing register used in the case of progressiveoutput. The configuration of the register takes effect immediately. The timing of pin VSYNCis affected immediately. The configuration of the register cannot be later than theconfiguration of the DSDCTRL.intf_en bit. Otherwise, the configuration cannot take effect." value="0x0011511F" startoffset="0x1304">
				<Member name="reserved" description="Reserved." range="31:28" property="reserved"/>
				<Member name="vfb" description="Top vertical blank front porch in the case of interlaced output&lt;br&gt;Vertical blank front porch in the case of progressive output&lt;br&gt;The register value is the actual value subtracting 1." range="27:20" property="RW"/>
				<Member name="vbb" description="Top vertical blank back porch in the case of interlaced output&lt;br&gt;Vertical pulse width of the vertical blank back porch in the case of progressive output&lt;br&gt;The register value is the actual value subtracting 1." range="19:12" property="RW"/>
				<Member name="vact" description="Height of a top active picture in the case of interlaced output&lt;br&gt;Height of a frame of active pictures in the case of progressive output&lt;br&gt;The register value is the actual value subtracting 1." range="11:0" property="RW"/>
				<Register offset="0x1304"/>
			</RegisterGroup>
			<RegisterGroup name="DSDHSYNC1" description="DSDHSYNC1 is a horizontal synchronization configuration register used in the case ofinterlaced or progressive output. The configuration of the register takes effect immediately.The timing of pin HSYNC is affected immediately. The configuration of the register cannotbe later than the configuration of the DSDCTRL.intf_en bit. Otherwise, the configurationcannot take effect." value="0x010702CF" startoffset="0x1308">
				<Member name="hbb" description="Horizontal blank back porch (unit: pixel).&lt;br&gt;The register value is the actual value subtracting 1." range="31:16" property="RW"/>
				<Member name="hact" description="Number of horizontal pixels in an active area.&lt;br&gt;The register value is the actual value subtracting 1." range="15:0" property="RW"/>
				<Register offset="0x1308"/>
			</RegisterGroup>
			<RegisterGroup name="DSDHSYNC2" description="DSDHSYNC2 is a horizontal synchronization configuration register used in the case ofinterlaced or progressive output. The configuration of the register takes effect immediately.The timing of pin HSYNC is affected immediately. The configuration of the register cannotbe later than the configuration of the DSDCTRL.intf_en bit. Otherwise, the configurationcannot take effect." value="0x00000017" startoffset="0x130C">
				<Member name="reserved" description="Reserved." range="31:16" property="reserved"/>
				<Member name="hfb" description="Horizontal blank front porch (unit: is pixel).&lt;br&gt;The register value is the actual value subtracting 1." range="15:0" property="RW"/>
				<Register offset="0x130C"/>
			</RegisterGroup>
			<RegisterGroup name="DSDVPLUS" description="DSDVPLUS is a bottom vertical synchronization timing register used in the case of interlacedoutput. The configuration of the register cannot be later than the configuration of theDSDCTRL.intf_en bit. Otherwise, the configuration cannot take effect." value="0x0011611F" startoffset="0x1310">
				<Member name="reserved" description="Reserved." range="31:28" property="reserved"/>
				<Member name="bvfb" description="Bottom vertical blank front porch in the case of interlaced output&lt;br&gt;The register value is the actual value subtracting 1." range="27:20" property="RW"/>
				<Member name="bvbb" description="Vertical pulse width of the bottom vertical blank back porch in the case of interlaced output&lt;br&gt;The register value is the actual value subtracting 1." range="19:12" property="RW"/>
				<Member name="bvact" description="Height of a bottom active picture in the case of interlaced output&lt;br&gt;The register value is the actual value subtracting 1." range="11:0" property="RW"/>
				<Register offset="0x1310"/>
			</RegisterGroup>
			<RegisterGroup name="DSDPWR" description="DSDPWR is a synchronization signal pulse width register. The configuration of the registercannot be later than the configuration of the DSDCTRL.intf_en bit. Otherwise, theconfiguration cannot take effect." value="0x00000000" startoffset="0x1314">
				<Member name="reserved" description="Reserved." range="31:24" property="reserved"/>
				<Member name="vpw" description="The value is the vertical pulse width subtracting 1." range="23:16" property="RW"/>
				<Member name="hpw" description="The value is the horizontal pulse width subtracting 1." range="15:0" property="RW"/>
				<Register offset="0x1314"/>
			</RegisterGroup>
			<RegisterGroup name="DSDVTTHD3" description="DSDVTTHD3 is a vertical timing threshold register and is an instant register. The registerincludes the configuration of two thresholds, and two interrupts can be generated separately." value="0x00000000" startoffset="0x1318">
				<Member name="reserved" description="Reserved." range="31:16" property="reserved"/>
				<Member name="thd3_mode" description="Mode for generating a threshold 3 interrupt.&lt;br&gt;0: frame mode; the frame is a unit for data counting.&lt;br&gt;1: field mode; the field is a unit for data counting in the case of interlaced display." range="15" property="RW"/>
				<Member name="reserved" description="Reserved." range="14:13" property="reserved"/>
				<Member name="vtmgthd3" description="Vertical timing threshold 3. When the vertical timing counter reaches the threshold, the VOINTSTA[dsdvtthd_int3] interrupt is triggered." range="12:0" property="RW"/>
				<Register offset="0x1318"/>
			</RegisterGroup>
			<RegisterGroup name="DSDVTTHD" description="DSDVTTHD is a vertical timing threshold register and is an instant register. The registerincludes the configuration of two thresholds, and two interrupts can be generated separately." value="0x00010001" startoffset="0x131C">
				<Member name="thd2_mode" description="Mode for generating a threshold 2 interrupt.&lt;br&gt;0: frame mode; the frame is a unit for data counting.&lt;br&gt;1: field mode; the field is a unit for data counting in the case of interlaced display." range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:29" property="reserved"/>
				<Member name="vtmgthd2" description="Vertical timing threshold 2. When the vertical timing counter reaches the threshold, the VOINTSTA[dsdvtthd_int2] interrupt is triggered." range="28:16" property="RW"/>
				<Member name="thd1_mode" description="Mode for generating a threshold 1 interrupt.&lt;br&gt;0: frame mode; the frame is a unit for data counting.&lt;br&gt;1: field mode; the field is a unit for data counting in the case of interlaced display." range="15" property="RW"/>
				<Member name="reserved" description="Reserved." range="14:13" property="reserved"/>
				<Member name="vtmgthd1" description="Vertical timing threshold 1. When the vertical timing counter reaches the threshold, the VOINTSTA[dsdvtthd_int1] interrupt is triggered." range="12:0" property="RW"/>
				<Register offset="0x131C"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCSCIDC" description="DSDCSCIDC is a color space conversion input direct current register and is an instant register." value="0x00000000" startoffset="0x1320">
				<Member name="reserved" description="Reserved." range="31:28" property="reserved"/>
				<Member name="csc_en" description="CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2 represented by a supplemental code. Sign bit: MSB" range="26:18" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1 represented by a supplemental code. Sign bit: MSB" range="17:9" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0 represented by a supplemental code. Sign bit: MSB" range="8:0" property="RW"/>
				<Register offset="0x1320"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCSCODC" description="DSDCSCODC is a color space conversion output direct current register and is an instantregister." value="0x00000000" startoffset="0x1324">
				<Member name="reserved" description="Reserved." range="31:27" property="reserved"/>
				<Member name="cscodc2" description="DC parameter of output component 2 represented by a supplemental code. Sign bit: MSB" range="26:18" property="RW"/>
				<Member name="cscodc1" description="DC parameter of output component 1 represented by a supplemental code. Sign bit: MSB" range="17:9" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0 represented by a supplemental code. Sign bit: MSB" range="8:0" property="RW"/>
				<Register offset="0x1324"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCSCP0" description="DSDCSCP0 is a color space conversion parameter 0 register and is an instant register." value="0x00000000" startoffset="0x1328">
				<Member name="reserved" description="Reserved." range="31:29" property="reserved"/>
				<Member name="cscp01" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="reserved"/>
				<Member name="cscp00" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x1328"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCSCP1" description="DSDCSCP1 is a color space conversion parameter 1 register and is an instant register." value="0x00000000" startoffset="0x132C">
				<Member name="reserved" description="Reserved." range="31:29" property="reserved"/>
				<Member name="cscp10" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="reserved"/>
				<Member name="cscp02" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x132C"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCSCP2" description="DSDCSCP2 is a color space conversion parameter 2 register and is an instant register." value="0x00000000" startoffset="0x1330">
				<Member name="reserved" description="Reserved." range="31:29" property="reserved"/>
				<Member name="cscp12" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="reserved"/>
				<Member name="cscp11" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x1330"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCSCP3" description="DSDCSCP3 is a color space conversion parameter 3 register and is an instant register." value="0x00000000" startoffset="0x1334">
				<Member name="reserved" description="Reserved." range="31:29" property="reserved"/>
				<Member name="cscp21" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="reserved"/>
				<Member name="cscp20" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x1334"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCSCP4" description="DSDCSCP4 is a color space conversion parameter 4 register and is an instant register." value="0x00000000" startoffset="0x1338">
				<Member name="reserved" description="Reserved." range="31:13" property="reserved"/>
				<Member name="cscp22" description="5.8 data format: 1-bit sign bit, 4-bit integer bit, and 8-bit decimal bit; represented by a supplemental code." range="12:0" property="RW"/>
				<Register offset="0x1338"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCLIPL" description="DSDCLIPL is a display channel clip processing minimum threshold register and is an instantregister." value="0x04010040" startoffset="0x1340">
				<Member name="reserved" description="Reserved." range="31:30" property="reserved"/>
				<Member name="clipcl2" description="Minimum threshold Y/R of component 2; value: positive integer or zero." range="29:20" property="RW"/>
				<Member name="clipcl1" description="Minimum threshold Cb/G of component 1; value: positive integer or zero." range="19:10" property="RW"/>
				<Member name="clipcl0" description="Minimum threshold Cr/B of component 0; value: positive integer or zero." range="9:0" property="RW"/>
				<Register offset="0x1340"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCLIPH" description="DSDCLIPH is a display channel clip processing maximum threshold register and is an instantregister. In the case of BT.656 standard output, clip processing needs to be performed foroutput data." value="0x3ACF03C0" startoffset="0x1344">
				<Member name="reserved" description="Reserved." range="31:30" property="reserved"/>
				<Member name="clipch2" description="Maximum threshold Y/R of component 2; value: positive integer or zero." range="29:20" property="RW"/>
				<Member name="clipch1" description="Maximum threshold Cb/G of component 1; value: positive integer or zero." range="19:10" property="RW"/>
				<Member name="clipch0" description="Maximum threshold Cr/B of component 0; value: positive integer or zero." range="9:0" property="RW"/>
				<Register offset="0x1344"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_EN" description="HDATE_EN is an HD_DATE enable control register." value="0x00000001" startoffset="0x1404">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="hd_en" description="Module enable.&lt;br&gt;0: Except the HD_DATE registers with the address space, other HD_DATE registers are disabled.&lt;br&gt;1: All HD_DATE registers are enabled and work normally." range="0" property="RW"/>
				<Register offset="0x1404"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_POLA_CTRL" description="HDATE_POLA_CTRL is an HD_DATE input and output synchronization polarityconfiguration register." value="0x00000003" startoffset="0x1408">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="fid_out_pola" description="Output FID polarity control.&lt;br&gt;0: The HD_DATE output top flag is the positive polarity; that is, 1 stands for the top field.&lt;br&gt;1: The HD_DATE output top flag is the negative polarity; that is, 0 stands for the top field." range="5" property="RW"/>
				<Member name="vsync_out_pola" description="Output VSYNC polarity control.&lt;br&gt;0: The HD_DATE output field synchronization is the positive polarity; that is, 1 stands for the synchronization header.&lt;br&gt;1: The HD_DATE output field synchronization is the negative polarity; that is, 0 stands for the synchronization header." range="4" property="RW"/>
				<Member name="hsync_out_pola" description="Output HSYNC polarity control.&lt;br&gt;0: The HD_DATE output horizontal synchronization is the positive polarity; that is, 1 stands for the synchronization header.&lt;br&gt;1: The HD_DATE output horizontal synchronization is the negative polarity; that is, 0 stands for the synchronization header." range="3" property="RW"/>
				<Member name="fid_in_pola" description="Input FID polarity control.&lt;br&gt;0: The HD_DATE input top flag is the positive polarity; that is, 1 stands for the top field.&lt;br&gt;1: The HD_DATE input top flag is the negative polarity; that is, 0 stands for the top field." range="2" property="RW"/>
				<Member name="vsync_in_pola" description="Input VSYNC polarity control.&lt;br&gt;0: The HD_DATE input field synchronization is the positive polarity; that is, 1 stands for the synchronization header.&lt;br&gt;1: The HD_DATE input field synchronization is the negative polarity; that is, 0 stands for the synchronization header." range="1" property="RW"/>
				<Member name="hsync_in_pola" description="Input HSYNC polarity control.&lt;br&gt;0: The HD_DATE input horizontal synchronization is the positive polarity; that is, 1 stands for the synchronization header.&lt;br&gt;1: The HD_DATE input horizontal synchronization is the negative polarity; that is, 0 stands for the synchronization header." range="0" property="RW"/>
				<Register offset="0x1408"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_VIDEO_FORMAT" description="HDATE_VIDEO_FORMAT is an HD_DATE video format synchronization overlay andchroma space conversion control register." value="0x000000A4" startoffset="0x140C">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="csc_ctrl" description="Chroma space conversion control.&lt;br&gt;000: YCbCr-&gt;YPbPr&lt;br&gt;001: YCbCr-&gt;RGB; conversion based on the ITU -R BT709 chroma space&lt;br&gt;010: YCbCr-&gt;RGB; conversion based on the ITU-R BT601 chroma space&lt;br&gt;011: YCbCr-&gt;RGB; conversion based on the SMPTE240 chroma space&lt;br&gt;Others: configuration coefficient" range="11:9" property="RW"/>
				<Member name="video_out_ctrl" description="Output video format control.&lt;br&gt;00: RGB output (RGB embedding synchronization)&lt;br&gt;01: YPbPr output (YPbPr embedding synchronization)&lt;br&gt;10: VGA output (RGB+H+V)&lt;br&gt;11: reserved" range="8:7" property="RW"/>
				<Member name="sync_add_ctrl" description="Synchronization overlay control.&lt;br&gt;Three bits control three video components; 1 indicates that the synchronization overlay is performed on the controlled channel, and 1 indicates that the synchronization overlay is not performed.&lt;br&gt;sync_add_ctrl[2]: It controls whether the synchronization overlay is performed on the R or Pr channel.&lt;br&gt;sync_add_ctrl[1]: It controls whether the synchronization overlay is performed on the G or Y channel.&lt;br&gt;sync_add_ctrl[0]: It controls whether the synchronization overlay is performed on the B or Pb channel." range="6:4" property="RW"/>
				<Member name="video_ft" description="Synchronization format configuration.&lt;br&gt;0x0: 480p format; in compliance with SMPTE293M/EIA-770.2/ITU-R BT1358&lt;br&gt;0x1: 576p format; in compliance with ITU-R BT1358&lt;br&gt;0x2: 720p format; in compliance with EIA-770.3/SMPTE 296M&lt;br&gt;0x3: 1080p format; in compliance with SMPTE 274M&lt;br&gt;0x4: 1080i format; in compliance with EIA-770.3/SMPTE 274M&lt;br&gt;0x5: 295m1080p format; in compliance with SMPTE 295M&lt;br&gt;0x6: 295m1080i format; in compliance with SMPTE 295M&lt;br&gt;0x7: as1152i format; in compliance with AS4933&lt;br&gt;0x8: as1080i format; in compliance with AS4933&lt;br&gt;Others: reserved and used for further video format extension" range="3:0" property="RW"/>
				<Register offset="0x140C"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_OUT_CTRL" description="HDATE_OUT_CTRL is an HD_DATE output control register status register." value="0x000001B0" startoffset="0x1414">
				<Member name="reserved" description="Reserved." range="31:14" property="RO"/>
				<Member name="sd_sel" description="Selection of an over-sampling video input mode.&lt;br&gt;0: HD input&lt;br&gt;1: SD input" range="13" property="RW"/>
				<Member name="sync_lpf_en" description="Synchronization filtering enable." range="12" property="RW"/>
				<Member name="src_ctrl" description="Over-sampling control.&lt;br&gt;00: no interpolation and no filtering&lt;br&gt;01: filtering only; only the first group of coefficients is valid.&lt;br&gt;10: 2x interpolation&lt;br&gt;11: 4x interpolation" range="11:10" property="RW"/>
				<Member name="video1_sel" description="Selection of a video1_out mode.&lt;br&gt;00: no video output; the output is 0.&lt;br&gt;01: R (Pr) output&lt;br&gt;10: G (Y) output&lt;br&gt;11: B (Pb) output" range="9:8" property="RW"/>
				<Member name="video2_sel" description="Selection of a video2_out mode.&lt;br&gt;00: no video output; the output is 0.&lt;br&gt;01: R (Pr) output&lt;br&gt;10: G (Y) output&lt;br&gt;11: B (Pb) output" range="7:6" property="RW"/>
				<Member name="video3_sel" description="Selection of a video3_out mode.&lt;br&gt;00: no video output; the output is 0.&lt;br&gt;01: R (Pr) output&lt;br&gt;10: G (Y) output&lt;br&gt;11: B (Pb) output" range="5:4" property="RW"/>
				<Member name="hsync_sel" description="Selection of an HSYNC output mode.&lt;br&gt;00: no output&lt;br&gt;01: HSYNC output&lt;br&gt;10: VSYNC output&lt;br&gt;11: FID output" range="3:2" property="RW"/>
				<Member name="vsync_sel" description="Selection of a VSYNC output mode.&lt;br&gt;00: no output&lt;br&gt;01: HSYNC output&lt;br&gt;10: VSYNC output&lt;br&gt;11: FID output" range="1:0" property="RW"/>
				<Register offset="0x1414"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_VBI_CTRL" description="HDATE_VBI_CTRL is an HD_DATE VBI control register." value="0x00000008" startoffset="0x14A4">
				<Member name="reserved" description="Reserved." range="31:4" property="RW"/>
				<Member name="vbi_lpf_en" description="Low pass enable of VBI data.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2" property="reserved"/>
				<Member name="cgmsa_add_en" description="CGMS TypeA adding enable." range="1" property="RW"/>
				<Member name="cgmsb_add_en" description="CGMS TypeB adding enable." range="0" property="RW"/>
				<Register offset="0x14A4"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_CGMSA_DATA" description="HDATE_CGMSA_DATA is an HD_DATE CGMSA configuration data register." value="0x00000000" startoffset="0x14A8">
				<Member name="reserved" description="Reserved." range="31:20" property="RW"/>
				<Member name="cgmsa_data" description="CGMSA data." range="19:0" property="RW"/>
				<Register offset="0x14A8"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_CGMSB_H" description="HDATE_CGMSB_H is an HD_DATE CGMSB configuration data H register." value="0x00000000" startoffset="0x14AC">
				<Member name="reserved" description="Reserved." range="31:6" property="RW"/>
				<Member name="hdate_cgmsb_h" description="CGMSB H data." range="5:0" property="RW"/>
				<Register offset="0x14AC"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_CGMSB_DATA1" description="HDATE_CGMSB_DATA1 is an HD_DATE CGMSB configuration data [31:0] register." value="0x00000000" startoffset="0x14B0">
				<Member name="cgmsb_data1" description="CGMSB data cgmsb_data[31:0]." range="31:0" property="RW"/>
				<Register offset="0x14B0"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_CGMSB_DATA2" description="HDATE_CGMSB_DATA2 is an HD_DATE CGMSB configuration data [63:32] register." value="0x00000000" startoffset="0x14B4">
				<Member name="cgmsb_data2" description="CGMSB data cgmsb_data[63:32]." range="31:0" property="RW"/>
				<Register offset="0x14B4"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_CGMSB_DATA3" description="HDATE_CGMSB_DATA3 is an HD_DATE CGMSB configuration data [95:64] register." value="0x00000000" startoffset="0x14B8">
				<Member name="cgmsb_data3" description="CGMSB data cgmsb_data[95:64]." range="31:0" property="RW"/>
				<Register offset="0x14B8"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_CGMSB_DATA4" description="HDATE_CGMSB_DATA4 is an HD_DATE CGMSB configuration data [127:96] register." value="0x00000000" startoffset="0x14BC">
				<Member name="cgmsb_data4" description="CGMSB data cgmsb_data[127:96]." range="31:0" property="RW"/>
				<Register offset="0x14BC"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF0" description="DATE_COEFF0 is a format parameter configuration register." value="0x528414FC" startoffset="0x1600">
				<Member name="clpf_sel" description="Selection of a chroma low-pass filter bandwidth.&lt;br&gt;00: 1.1 MHz bandwidth (NTSC)&lt;br&gt;01: 1.3 MHz bandwidth (PAL)&lt;br&gt;10: 1.6 MHz bandwidth (test)&lt;br&gt;11: reserved" range="31:30" property="RW"/>
				<Member name="dis_ire" description="For the (M) NTSC and (M, N) PAL formats, the black level is 7.5 IRE higher than the blank level. For other formats, the black level is equal to the blank level.&lt;br&gt;This bit controls whether the black level is 7.5 IRE higher than the blank level.&lt;br&gt;0: The black level is 7.5 IRE higher than the blank level.&lt;br&gt;1: The black level is equal to the blank level." range="29" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="28:26" property="RW"/>
				<Member name="scanline" description="It is set based on the number of scanning lines included in each frame in different formats. For (M) NTSC, NTSC-J, and (M) PAL formats, each frame includes 525 lines. For (B, D, J, H, and I) PAL, (N) PAL, and (Nc) PAL formats, each frame includes 625 lines.&lt;br&gt;0: Each frame includes 525 lines.&lt;br&gt;1: Each frame includes 625 lines." range="25" property="RW"/>
				<Member name="rgb_en" description="When intf_sel is set to 100, this bit determines that the component signal selects RGB or YPbPr.&lt;br&gt;0: The component signal selects YPbPr.&lt;br&gt;1: The component signal selects RGB." range="24" property="RW"/>
				<Member name="vbi_lpf_en" description="Low-pass filtering enable of VBI data.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="fm_sel" description="Selection of an FMSECAM frequency modulation mode.&lt;br&gt;0: The SECAM frequency modulation uses sin.&lt;br&gt;1: The SECAM frequency modulation uses cos." range="22" property="RW"/>
				<Member name="style_sel" description="Cooperating with scanline, format of the CVBS/S-Video output signal.&lt;br&gt;When scanline is set to 0; that is, each frame includes 525 lines, the values of this bit are as follows:&lt;br&gt;0001: (M) NTSC format&lt;br&gt;0010: NTSC-J format&lt;br&gt;0100: (M) PAL format&lt;br&gt;1000: PAL-60 format&lt;br&gt;1001: NTSC 4.43 format&lt;br&gt;When scanline is set to 1; that is, each frame includes 625 lines, the values of this bit are as follows:&lt;br&gt;0001: (B, D, G, H, and I) PAL format&lt;br&gt;0010: (N) PAL format&lt;br&gt;0100: (Nc) PAL format&lt;br&gt;1000: SECAM format&lt;br&gt;Other values: reserved" range="21:18" property="RW"/>
				<Member name="sync_mode_sel" description="The upper-bit specifies whether the component output contains a synchronization signal on three channels. This control bit is valid only when sync_mode_scart is set to 0.&lt;br&gt;The upper-bit is valid only when intf_sel is set to 100 (that is, there is the component output). The values are as follows:&lt;br&gt;0: In the case of the component output, only one channel contains a synchronization signal.&lt;br&gt;1: In the case of the component output, three channels contain a synchronization signal.&lt;br&gt;When this bit is set to 0, for the YPbPr output, the synchronization channel can be channel Y only; for RGB output, the synchronization channel can be channel G only.&lt;br&gt;The lower bit specifies whether there is a blank base in the case of the RGB output.&lt;br&gt;The lower bit is valid only when intf_sel is set to 100 and rgb_en is set to 1. The values are as follows:&lt;br&gt;0: There is no blank base in the case of RGB output.&lt;br&gt;1: There is a blank base in the case of RGB output." range="17:16" property="RW"/>
				<Member name="sync_mode_scart" description="Whether overlay synchronization is performed on the three channels of a component.&lt;br&gt;0: The synchronization output of a component is configured based on sync_mode_sel[1].&lt;br&gt;1: Overlay synchronization is not performed on the three channels of a component. In this case, sync_mode_sel[1] must be set to 0." range="15" property="RW"/>
				<Member name="length_sel" description="Line valid width (unit: pixel) contained by each video line.&lt;br&gt;0: line valid pixel width output based on the BT.601 mode&lt;br&gt;1: line valid pixel width output based on the BT.470 mode&lt;br&gt;When this bit is set to 0, the line valid width is 720 pixels. When this bit is set to 1, for the 625-line format, the line valid width is 704 pixels; for the 525-line format, the line valid width is 712 pixels.&lt;br&gt;In the current version, the dynamic configuration in BT601 mode and the dynamic configuration in BT470 mode are not supported. After resetting, the configuration is performed according to the requirements. The configuration cannot be changed in the intermediate process. It is recommended that you use the BT601 mode (that is, use the power-on resetting value)." range="14" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="13" property="RW"/>
				<Member name="luma_dl" description="Earlier or later shift (unit: half pixel width) of a chroma signal in comparison with a luminance signal.&lt;br&gt;The upper bit specifies a shift direction of a chroma signal in comparison with a luminance signal.&lt;br&gt;0: A chroma signal is later than a luminance signal.&lt;br&gt;1: A chroma signal is earlier than a luminance signal.&lt;br&gt;The lower three bits specify the absolute value of a shift of a chroma signal in comparison with a luminance signal. It is represented by a binary number. The value ranges from 0 to 7.&lt;br&gt;000: The chroma is aligned with the luminance. Adjustment is not performed.&lt;br&gt;001~111: A chroma signal is 1~7 units earlier or later than a luminance signal." range="12:9" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="8" property="RW"/>
				<Member name="oversam_en" description="Level-1 over-sampling function control. It controls the luminance over-sampling function and the chroma over-sampling function.&lt;br&gt;The upper-bit controls whether to enable the luminance over-sampling function.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;The lower-bit controls whether to enable the chroma over-sampling function.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7:6" property="RW"/>
				<Member name="lunt_en" description="Luminance trap function control.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="oversam2_en" description="Level-2 over-sampling function control. It controls the luminance channel and the chroma channel.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="chlp_en" description="Chroma low-pass filtering function control.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="sylp_en" description="Synchronization low-pass filtering function control.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="chgain_en" description="Chroma gain function control.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="tt_seq" description="Transmit sequence of each bit of the Teletext data byte.&lt;br&gt;0: from the high bit to the low bit&lt;br&gt;1: from the low bit to the high bit" range="0" property="RW"/>
				<Register offset="0x1600"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF1" description="DATE_COEFF1 is an amplitude configuration register." value="0x00000000" startoffset="0x1604">
				<Member name="c_gain" description="Chroma synchronization gain amplitude adjustment." range="31:29" property="RW"/>
				<Member name="cvbs_limit_en" description="CVBS limiting function control.&lt;br&gt;0: not limited&lt;br&gt;1: limited" range="28" property="RW"/>
				<Member name="wss_seq" description="Transmit sequence of each bit of the WSS data byte.&lt;br&gt;0: from the high bit to the low bit&lt;br&gt;1: from the low bit to the high bit" range="27" property="RW"/>
				<Member name="vps_seq" description="Transmit sequence of each bit of the VPS data byte.&lt;br&gt;0: from the high bit to the low bit&lt;br&gt;1: from the low bit to the high bit" range="26" property="RW"/>
				<Member name="cgms_seq" description="Transmit sequence of each bit of the CGMS data byte.&lt;br&gt;0: from the high bit to the low bit&lt;br&gt;1: from the low bit to the high bit" range="25" property="RW"/>
				<Member name="cc_seq" description="Transmit sequence of each bit of the Closed Caption data byte.&lt;br&gt;0: from the high bit to the low bit&lt;br&gt;1: from the low bit to the high bit" range="24" property="RW"/>
				<Member name="c_limit_en" description="Chroma limiting function control.&lt;br&gt;0: not limited&lt;br&gt;1: limited" range="23" property="RW"/>
				<Member name="amp_outside" description="Input of the external AGC pulse amplitude." range="22:13" property="RW"/>
				<Member name="date_test_en" description="Test valid signal." range="12" property="RW"/>
				<Member name="date_test_mode" description="Test mode signal." range="11:10" property="RW"/>
				<Member name="dac_test" description="Input of the DAC test value." range="9:0" property="RW"/>
				<Register offset="0x1604"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF7" description="DATE_COEFF7 is a Teletext configuration register." value="0x00000000" startoffset="0x161C">
				<Member name="tt22_enf1" description="Teletext function control on line 22 of an odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="tt21_enf1" description="Teletext function control on line 21 of an odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="tt20_enf1" description="Teletext function control on line 20 of an odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="tt19_enf1" description="Teletext function control on line 19 of an odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="tt18_enf1" description="Teletext function control on line 18 of an odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="tt17_enf1" description="Teletext function control on line 17 of an odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="26" property="RW"/>
				<Member name="tt16_enf1" description="Teletext function control on line 16 of an odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" property="RW"/>
				<Member name="tt15_enf1" description="Teletext function control on line 15 of an odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="tt14_enf1" description="Teletext function control on line 14 of an odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="tt13_enf1" description="Teletext function control on line 13 of an odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" property="RW"/>
				<Member name="tt12_enf1" description="Teletext function control on line 12 of an odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="tt11_enf1" description="Teletext function control on line 11 of an odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="tt10_enf1" description="Teletext function control on line 10 of an odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" property="RW"/>
				<Member name="tt09_enf1" description="Teletext function control on line 9 of an odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="tt08_enf1" description="Teletext function control on line 8 of an odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="tt07_enf1" description="Teletext function control on line 7 of an odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="tt22_enf2" description="Teletext function control on line 22 of an even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="tt21_enf2" description="Teletext function control on line 21 of an even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="tt20_enf2" description="Teletext function control on line 20 of an even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="tt19_enf2" description="Teletext function control on line 19 of an even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="tt18_enf2" description="Teletext function control on line 18 of an even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" property="RW"/>
				<Member name="tt17_enf2" description="Teletext function control on line 17 of an even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="tt16_enf2" description="Teletext function control on line 16 of an even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="tt15_enf2" description="Teletext function control on line 15 of an even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="tt14_enf2" description="Teletext function control on line 14 of an even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="tt13_enf2" description="Teletext function control on line 13 of an even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="tt12_enf2" description="Teletext function control on line 12 of an even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="tt11_enf2" description="Teletext function on line 11 of an even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="tt10_enf2" description="Teletext function control on line 10 of an even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="tt09_enf2" description="Teletext function control on line 9 of an even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="tt08_enf2" description="Teletext function control on line 8 of an even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="tt07_enf2" description="Teletext function control on line 7 of an even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x161C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF8" description="DATE_COEFF8 is a Teletext configuration register." value="0x00000000" startoffset="0x1620">
				<Member name="tt_staddr" description="Start address of Teletext data." range="31:0" property="RW"/>
				<Register offset="0x1620"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF9" description="DATE_COEFF9 is a Teletext configuration register." value="0x00000000" startoffset="0x1624">
				<Member name="tt_edaddr" description="End address of Teletext data." range="31:0" property="RW"/>
				<Register offset="0x1624"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF10" description="DATE_COEFF10 is a Teletext configuration register.Caution:In the current version, the Teletext function is supported by the 625-line mode and the 525line mode. In 625-line mode, tt_mode is set to 01. In 525-line mode, tt_mode is set to 10." value="0x00000000" startoffset="0x1628">
				<Member name="tt_ready" description="When the related parameters of the software are configured through a bus, this bit is set to 1. The Teletext module starts to work.&lt;br&gt;When the Teletext module completes data transmission, this bit is set to low. The software can query the bit status. The chip waits for another configuration by the software." range="31" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="30:13" property="RW"/>
				<Member name="nabts_100ire" description="Configuration of the NABTS-NTSC data height.&lt;br&gt;0: 70 IRE&lt;br&gt;1: 100 IRE" range="12" property="RW"/>
				<Member name="full_page" description="Selection of a TT data transmit full page mode.&lt;br&gt;0: normal mode (TT data is transmitted on a blank line.)&lt;br&gt;1: full page mode (TT data can also be transmitted in a valid video area.)" range="11" property="RW"/>
				<Member name="tt_highest" description="TT priority control.&lt;br&gt;0: The TT priority is the highest.&lt;br&gt;1: The TT priority is the lowest." range="10" property="RW"/>
				<Member name="tt_mode" description="TT mode. It is set to 01 (standing for wst-pal) in 625-line mode. It is set to 10 (standing for nabts-ntsc) in 525-line mode." range="9:8" property="RW"/>
				<Member name="tt_pktoff" description="Offset address of a TT packet." range="7:0" property="RW"/>
				<Register offset="0x1628"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF11" description="DATE_COEFF11 is a Closed Caption configuration register." value="0x00000000" startoffset="0x162C">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="cc_enf1" description="Closed Caption odd field function control.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="cc_enf2" description="Closed Caption even field function control.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="date_clf1" description="Closed Caption odd field configuration row." range="19:10" property="RW"/>
				<Member name="date_clf2" description="Closed Caption even field configuration row." range="9:0" property="RW"/>
				<Register offset="0x162C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF12" description="DATE_COEFF12 is a Closed Caption configuration register." value="0x00000000" startoffset="0x1630">
				<Member name="cc_f1data" description="Closed Caption odd field data." range="31:16" property="RW"/>
				<Member name="cc_f2data" description="Closed Caption even field data." range="15:0" property="RW"/>
				<Register offset="0x1630"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF13" description="DATE_COEFF13 is a CGMS configuration register." value="0x00000000" startoffset="0x1634">
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="31:22" property="RW"/>
				<Member name="cg_enf1" description="CGMS odd field function control.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="cg_enf2" description="CGMS even field function control.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="cg_f1data" description="CGMS odd field data." range="19:0" property="RW"/>
				<Register offset="0x1634"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF14" description="DATE_COEFF14 is a CGMS configuration register." value="0x00000000" startoffset="0x1638">
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="31:20" property="RW"/>
				<Member name="cg_f2data" description="CGMS even field data." range="19:0" property="RW"/>
				<Register offset="0x1638"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF15" description="DATE_COEFF15 is a WSS configuration register.&lt;CH&gt;WSS is used only in the 625-line format. It is fixed on line 23." value="0x00000000" startoffset="0x163C">
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="31:15" property="RW"/>
				<Member name="wss_en" description="WSS function control.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="wss_data" description="WSS data." range="13:0" property="RW"/>
				<Register offset="0x163C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF16" description="DATE_COEFF16 is a VPS configuration register." value="0x00000000" startoffset="0x1640">
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="31:25" property="RW"/>
				<Member name="vps_en" description="VPS function control.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="vps_data" description="VPS data from bit 23 to bit 0. Least significant bit: bit 0" range="23:0" property="RW"/>
				<Register offset="0x1640"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF17" description="DATE_COEFF17 is a VPS configuration register." value="0x00000000" startoffset="0x1644">
				<Member name="vps_data" description="VPS data from bit 55 to bit 24. Least significant bit: bit 0" range="31:0" property="RW"/>
				<Register offset="0x1644"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF18" description="DATE_COEFF18 is a VPS configuration register." value="0x00000000" startoffset="0x1648">
				<Member name="vps_data" description="VPS data from bit 87 to bit 56. Least significant bit: bit 0" range="31:0" property="RW"/>
				<Register offset="0x1648"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF19" description="DATE_COEFF19 is a VPS configuration register.Caution:VPS is supported only in the 625-line format. It is fixed on line 16." value="0x00000000" startoffset="0x164C">
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="31:16" property="RW"/>
				<Member name="vps_data" description="VPS data from bit 103 to bit 88. Least significant bit: bit 0" range="15:0" property="RW"/>
				<Register offset="0x164C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF20" description="DATE_COEFF20 is a Teletext configuration register." value="0x00000000" startoffset="0x1650">
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="31:3" property="RW"/>
				<Member name="tt06_enf1" description="Teletext function control on line 6 of an odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="tt06_enf2" description="Teletext function control on line 6 of an even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="tt05_enf2" description="Teletext function control on line 5 of an even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x1650"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF21" description="DATE_COEFF21 is an output matrix control register." value="0x00651432" startoffset="0x1654">
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="31:23" property="RW"/>
				<Member name="dac5_in_sel" description="Selection of a DAC5 output mode.&lt;br&gt;000: 0&lt;br&gt;001: cvbs&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="22:20" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="19" property="reserved"/>
				<Member name="dac4_in_sel" description="Selection of a DAC4 output mode.&lt;br&gt;000: 0&lt;br&gt;001: cvbs&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="15" property="reserved"/>
				<Member name="dac3_in_sel" description="Selection of a DAC3 output mode.&lt;br&gt;000: 0&lt;br&gt;001: cvbs&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="11" property="reserved"/>
				<Member name="dac2_in_sel" description="Selection of a DAC2 output mode.&lt;br&gt;000: 0&lt;br&gt;001: cvbs&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="7" property="reserved"/>
				<Member name="dac1_in_sel" description="Selection of a DAC1 output mode.&lt;br&gt;000: 0&lt;br&gt;001: cvbs&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="3" property="reserved"/>
				<Member name="dac0_in_sel" description="Selection of a DAC0 output mode.&lt;br&gt;000: 0&lt;br&gt;001: cvbs&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100 R/Pr&lt;br&gt;101: svideo_y&lt;br&gt;110: svideo_c&lt;br&gt;111: 0" range="2:0" property="RW"/>
				<Register offset="0x1654"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF22" description="DATE_COEFF22 is a DTO initial phase configuration register." value="0x00000000" startoffset="0x1658">
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="31:11" property="RW"/>
				<Member name="video_phase_delta" description="DTO initial phase configuration." range="10:0" property="RW"/>
				<Register offset="0x1658"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF23" description="DATE_COEFF23 is a VIDEO_OUT delay configuration register." value="0x00000000" startoffset="0x165C">
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="31:23" property="RW"/>
				<Member name="dac5_out_dly" description="DAC5 output delay period.&lt;br&gt;The unit is one 54 MHz clock period. N delay periods are configured." range="22:20" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="19" property="reserved"/>
				<Member name="dac4_out_dly" description="DAC4 output delay period.&lt;br&gt;The unit is one 54 MHz clock period. N delay periods are configured." range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="15" property="reserved"/>
				<Member name="dac3_out_dly" description="DAC3 output delay period.&lt;br&gt;The unit is one 54 MHz clock period. N delay periods are configured." range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="11" property="reserved"/>
				<Member name="dac2_out_dly" description="DAC2 output delay period.&lt;br&gt;The unit is one 54 MHz clock period. N delay periods are configured." range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="7" property="reserved"/>
				<Member name="dac1_out_dly" description="DAC1 output delay period.&lt;br&gt;The unit is one 54 MHz clock period. N delay periods are configured." range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="3" property="reserved"/>
				<Member name="dac0_out_dly" description="DAC0 output delay period.&lt;br&gt;The unit is one 54 MHz clock period. N delay periods are configured." range="2:0" property="RW"/>
				<Register offset="0x165C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_ISRMASK" description="DATE_ISRMASK is an interrupt mask register." value="0x00000000" startoffset="0x1680">
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="31:1" property="RW"/>
				<Member name="tt_mask" description="Teletext interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="0" property="RW"/>
				<Register offset="0x1680"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_ISRSTATE" description="DATE_ISRSTATE is a Teletext interrupt status register." value="0x00000000" startoffset="0x1684">
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="31:1" property="RW"/>
				<Member name="tt_status" description="Teletext interrupt flag.&lt;br&gt;After the DATE reads all Teletext data, to clear an interrupt, the software sets this bit to 1." range="0" property="W1C"/>
				<Register offset="0x1684"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_ISR" description="DATE_ISR is a Teletext interrupt register." value="0x00000000" startoffset="0x1688">
				<Member name="reserved" description="Reserved.&lt;br&gt;It is invalid when it is written. It is set to 0 when it is read." range="31:1" property="RW"/>
				<Member name="tt_int" description="Interrupt status of tt_status after the tt_mask for the register." range="0" property="RW"/>
				<Register offset="0x1688"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="Hi3716M IO_CONFIG" i2cSupport="false">
			<Module baseAddress="0x10203000"/>
			<RegisterGroup name="SIO2_GPIO_HDMIHOT" description="sio2_gpio_hdmihot is the multiplexing control register for the SIO2_BCLK pin." value="0x00000000" startoffset="0x0014">
				<Member name="sio2_gpio_hdmihot" description="Multiplexing of the SIO2_BCLK pin.&lt;br&gt;00: GPIO2_3&lt;br&gt;10: HDMI_HOTPLUG&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="SIO2_GPIO_HDMICEC" description="sio2_gpio_hdmicec is the multiplexing control register for the SIO2_DIN pin." value="0x00000000" startoffset="0x0018">
				<Member name="sio2_gpio_hdmicec" description="Multiplexing of the SIO2_DIN pin.&lt;br&gt;00: GPIO2_6&lt;br&gt;10: HDMI_CEC&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="SPDIF_GPIO" description="spdif_gpio is the multiplexing control register for the SPDIF_OUT pin." value="0x00000000" startoffset="0x001C">
				<Member name="spdif_gpio" description="Multiplexing of the SPDIF_OUT pin.&lt;br&gt;00: GPIO2_7&lt;br&gt;01: SPDIF_OUT&lt;br&gt;10: JTAG_SEL&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="I2C1_GPIO_HDMI" description="i2c1_gpio_hdmi is the multiplexing control register for the HDMI_SDA and HDMI_SCL pins." value="0x00000000" startoffset="0x0020">
				<Member name="i2c1_gpio_hdmi" description="Multiplexing of the HDMI_SDA pin.&lt;br&gt;00: GPIO3_0&lt;br&gt;01: HDMI_SDA&lt;br&gt;10: I2C1_SDA&lt;br&gt;Other values: reserved&lt;br&gt;Multiplexing of the HDMI_SCL pin.&lt;br&gt;00: GPIO3_1&lt;br&gt;01: HDMI_SCL&lt;br&gt;10: I2C1_SCL&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="UART0_GPIO" description="uart0_gpio is the multiplexing control register for the UART0_RXD and UART0_TXD pins." value="0x00000000" startoffset="0x0024">
				<Member name="uart0_gpio" description="Multiplexing of the UART0_RXD pin.&lt;br&gt;0: UART0_RXD&lt;br&gt;1: GPIO3_0&lt;br&gt;Multiplexing of the UART0_TXD pin.&lt;br&gt;0: UART0_TXD&lt;br&gt;1: GPIO3_1" range="0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="UART1_GPIO_USB1_I2C1" description="uart1_gpio_usb1_i2c1 is the multiplexing control register for the UART1_RTSN andUART1_CTSN pins." value="0x00000000" startoffset="0x0028">
				<Member name="uart1_gpio_usb1_i2c1" description="Multiplexing of the UART1_RTSN pin.&lt;br&gt;00: GPIO7_6&lt;br&gt;01: UART1_RTSN&lt;br&gt;10: USB1_PWREN&lt;br&gt;11: I2C1_SDA&lt;br&gt;Multiplexing of the UART1_CTSN pin.&lt;br&gt;00: GPIO8_0&lt;br&gt;01: UART1_CTSN&lt;br&gt;10: USB1_OVRCUR&lt;br&gt;11: I2C1_SCL" range="1:0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="UART1_GPIO_USB0" description="uart1_gpio_usb0 is the multiplexing control register for the UART1_RXD and UART1_TXDpins." value="0x00000000" startoffset="0x002C">
				<Member name="uart1_gpio_usb0" description="Multiplexing of the UART1_RXD pin.&lt;br&gt;00: GPIO7_7&lt;br&gt;01: UART1_RXD&lt;br&gt;10: USB0_PWREN&lt;br&gt;Other values: reserved&lt;br&gt;Multiplexing of the UART1_TXD pin.&lt;br&gt;00: GPIO8_1&lt;br&gt;01: UART1_TXD&lt;br&gt;10: USB0_OVRCUR&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="DET_NF_MII0_GPIO" description="det_nf_mii0_gpio is the multiplexing control register for the MII0_TXD1 and MII0_TXD0pins." value="0x00000000" startoffset="0x0030">
				<Member name="det_nf_mii0_gpio" description="Multiplexing of the MII0_TXD1 pin.&lt;br&gt;01: NF_ADNUM&lt;br&gt;10: MII0_TXD1&lt;br&gt;11: GPIO0_0&lt;br&gt;Other values: reserved&lt;br&gt;Multiplexing of the MII0_TXD0 pin.&lt;br&gt;01: NF_PAGE0&lt;br&gt;10: MII0_TXD0&lt;br&gt;11: GPIO0_1&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="MII0_NF_GPIO" description="mii0_nf_gpio is the multiplexing control register for the MII0_TXEN pin." value="0x00000000" startoffset="0x0034">
				<Member name="mii0_nf_gpio" description="Multiplexing of the MII0_TXEN pin.&lt;br&gt;00: MII0_TXEN&lt;br&gt;01: NF_PAGE1&lt;br&gt;11: GPIO0_2" range="1:0" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="MII0_GPIO" description="mii0_gpio is the multiplexing control register for the MII0_RXDV, MII0_RXD1, andMII0_RXD0 pins." value="0x00000000" startoffset="0x0038">
				<Member name="mii0_gpio" description="Multiplexing of the MII0_RXDV pin.&lt;br&gt;0: MII0_RXDV&lt;br&gt;1: GPIO1_5&lt;br&gt;Multiplexing of the MII0_RXD1 pin.&lt;br&gt;0: MII0_RXD1&lt;br&gt;1: GPIO1_6&lt;br&gt;Multiplexing of the MII0_RXD0 pin.&lt;br&gt;0: MII0_RXD0&lt;br&gt;1: GPIO1_7" range="0" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="MII0_RMII0" description="mii0_rmii0 is the multiplexing control register for the MII0_RXCK pin." value="0x00000000" startoffset="0x003C">
				<Member name="mii0_rmii0" description="Multiplexing of the MII0_RXCK pin.&lt;br&gt;0: ETH0_REFCLK&lt;br&gt;1: GPIO5_4" range="0" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="MII1_GPIO_PWM0_PLL0_RGMII_MII2_SDIO" description="mii1_gpio_pwm0_pll0_rgmii_mii2_sdio is the multiplexing control register for theMII1_TXCK pin." value="0x00000000" startoffset="0x0040">
				<Member name="mii1_gpio_pwm0_pll0_rgmii_mii2_sdio" description="Multiplexing of the MII1_TXCK pin.&lt;br&gt;0000: GPIO9_1&lt;br&gt;0001: MII1_TXCK&lt;br&gt;0010: PWM_OUT0&lt;br&gt;Other values: reserved" range="3:0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="MII1_GPIO_USB1_PLL1_RGMII_SDIO" description="mii1_gpio_usb1_pll1_rgmii_sdio is the multiplexing control register for the MII1_TXD3 pin." value="0x00000000" startoffset="0x0044">
				<Member name="mii1_gpio_usb1_pll1_rgmii_sdio" description="Multiplexing of the MII1_TXD3 pin.&lt;br&gt;0000: GPIO9_2&lt;br&gt;0001: MII1_TXD3&lt;br&gt;0010: USB1_PWREN&lt;br&gt;Other values: reserved" range="3:0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="MII1_GPIO_USB1_PLL2_RGMII_SDIO" description="mii1_gpio_usb1_pll2_rgmii_sdio is the multiplexing control register for the MII1_TXD2 pin" value="0x00000000" startoffset="0x0048">
				<Member name="mii1_gpio_usb1_pll2_rgmii_sdio" description="Multiplexing of the MII1_TXD2 pin.&lt;br&gt;000: GPIO9_3&lt;br&gt;001: MII1_TXD2&lt;br&gt;010: USB1_OVRCUR&lt;br&gt;101: SPI_SCLK. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="DET_NF_USB0_PLL_MII_GPIO_RGMII_SDIO" description="det_nf_usb0_pll_mii_gpio_rgmii_sdio is the multiplexing control register for the MII1_TXD1and MII1_TXD0 pins." value="0x00000000" startoffset="0x004C">
				<Member name="det_nf_usb0_pll_mii_gpio_rgmii_sdio" description="Multiplexing of the MII1_TXD1 pin.&lt;br&gt;0001: NFC_ECC_TYPE0&lt;br&gt;0010: USB0_PWREN&lt;br&gt;0100: MII1_TXD1&lt;br&gt;0101: PWM_OUT0. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;0110: GPIO1_5&lt;br&gt;Other values: reserved&lt;br&gt;Multiplexing of the MII1_TXD0 pin.&lt;br&gt;0001: NFC_ECC_TYPE1&lt;br&gt;0010: USB0_OVRCUR&lt;br&gt;0100: MII1_TXD0&lt;br&gt;0101: PWM_OUT1. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;0110: GPIO1_6&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="MII_USB1_PLL_GPIO_RGMII_SDIO" description="mii_usb1_pll_gpio_rgmii_sdio is the multiplexing control register for the MII1_TXEN pin." value="0x00000000" startoffset="0x0050">
				<Member name="mii_usb1_pll_gpio_rgmii_sdio" description="Multiplexing of the MII1_TXEN pin.&lt;br&gt;0000: MII1_TXEN&lt;br&gt;0001: NFC_ECC_TYPE2&lt;br&gt;0010: USB1_PWREN&lt;br&gt;0110: GPIO1_7&lt;br&gt;Other values: reserved" range="3:0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="MII_USB1_RGMII_SDIO" description="mii_usb1_rgmii_sdio is the multiplexing control register for the MII1_RXDV pin." value="0x00000000" startoffset="0x0054">
				<Member name="mii_usb1_rgmii_sdio" description="Multiplexing of the MII1_RXDV pin.&lt;br&gt;0000: MII1_RXDV&lt;br&gt;0001: GPIO9_4&lt;br&gt;0010: USB1_OVRCUR&lt;br&gt;0101: SPI_SDI. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="MII1_GPIO_USB0_MII2_SDIO" description="mii1_gpio_usb0_mii2_sdio is the multiplexing control register for the MII1_CRS andMII1_COL pins." value="0x00000000" startoffset="0x0058">
				<Member name="mii1_gpio_usb0_mii2_sdio" description="Multiplexing of the MII1_CRS pin.&lt;br&gt;0000: MII1_CRS&lt;br&gt;0001: GPIO9_5&lt;br&gt;0010: USB0_PWREN&lt;br&gt;0101: SPI_SDO. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;Other values: reserved&lt;br&gt;Multiplexing of the MII1_COL pin.&lt;br&gt;0000: MII1_COL&lt;br&gt;0001: GPIO9_6&lt;br&gt;0010: USB0_OVRCUR&lt;br&gt;0101: SPI_CSN1. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="MII1_GPIO_PWM1_I2C0_RGMII_SDIO" description="mii1_gpio_pwm1_i2c0_rgmii_sdio is the multiplexing control register for the MII1_RXD3pin." value="0x00000000" startoffset="0x005C">
				<Member name="mii1_gpio_pwm1_i2c0_rgmii_sdio" description="Multiplexing of the MII1_RXD3 pin.&lt;br&gt;0000: MII1_RXD3&lt;br&gt;0001: GPIO9_7&lt;br&gt;0010: PWM_OUT1&lt;br&gt;0011: I2C0_SDA&lt;br&gt;0100: AO_DOUT0. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;0101: SIO_DOUT. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="MII1_GPIO_PWM2_I2C0_RGMII_SDIO" description="mii1_gpio_pwm2_i2c0_rgmii_sdio is the multiplexing control register for the MII1_RXD2pin." value="0x00000000" startoffset="0x0060">
				<Member name="mii1_gpio_pwm2_i2c0_rgmii_sdio" description="Multiplexing of the MII1_RXD2 pin.&lt;br&gt;0000: MII1_RXD2&lt;br&gt;0001: GPIO10_0&lt;br&gt;0010: PWM_OUT2&lt;br&gt;0011: I2C0_SCL&lt;br&gt;0100: AO_FSCLK. This signal is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;0101: SIO_FSYNC. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="MII1_GPIIO_RGMII_SDIO" description="mii1_gpiio_rgmii_sdio is the multiplexing control register for the MII1_RXD0 andMII1_RXD1 pins." value="0x00000000" startoffset="0x0064">
				<Member name="mii1_gpiio_rgmii_sdio" description="Multiplexing of the MII1_RXD0 pin.&lt;br&gt;0000: MII1_RXD0&lt;br&gt;0001: GPIO5_2&lt;br&gt;0100: AO_BCLK. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;0101: SIO_BCLK. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;Other values: reserved&lt;br&gt;Multiplexing of the MII1_RXD1 pin.&lt;br&gt;0000: MII1_RXD1&lt;br&gt;0001: GPIO5_4&lt;br&gt;0101: SIO_DIN. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="MII1_RMII1_RGMII_RMII_SDIO" description="mii1_rmii1_rgmii_rmii_sdio is the multiplexing control register for the MII1_RXCK pin." value="0x00000000" startoffset="0x0068">
				<Member name="mii1_rmii1_rgmii_rmii_sdio" description="Multiplexing of the MII1_RXCK pin.&lt;br&gt;0000: MII1_RXCK&lt;br&gt;0001: ETH1_REFCLK&lt;br&gt;0010: GPIO9_0&lt;br&gt;0100: AO_MCLK. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;0101: SIO_MCLK. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="MDCK_GPIO" description="mdck_gpio is the multiplexing control register for the MDCK pin." value="0x00000000" startoffset="0x006C">
				<Member name="mdck_gpio" description="Multiplexing of the MDCK pin.&lt;br&gt;00: MDCK&lt;br&gt;01: NF_BLKSIZE&lt;br&gt;10: GPIO10_7&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="MDIO_GPIO" description="mdio_gpio is the multiplexing control register for the MDIO pin." value="0x00000000" startoffset="0x0070">
				<Member name="mdio_gpio" description="Multiplexing of the MDIO pin.&lt;br&gt;0: MDIO&lt;br&gt;1: GPIO11_0" range="0" property="RW"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="LED_GPIO_SPI" description="led_gpio_spi is the multiplexing control register for the LED_DATA and LED_CLK pins." value="0x00000000" startoffset="0x0074">
				<Member name="led_gpio_spi" description="Multiplexing of the LED_DATA pin.&lt;br&gt;00: GPIO5_0&lt;br&gt;01: LED_DATA&lt;br&gt;10: SPI_SDO&lt;br&gt;11: SELF_BOOT&lt;br&gt;Multiplexing of the LED_CLK pin.&lt;br&gt;00: GPIO5_1&lt;br&gt;01: LED_CLK&lt;br&gt;10: SPI_SCLK&lt;br&gt;11: reserved" range="1:0" property="RW"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="LED_GPIO_SATA0_HCKEN" description="led_gpio_sata0_hcken is the multiplexing control register for the LED_CSN2 pin." value="0x00000000" startoffset="0x0078">
				<Member name="led_gpio_sata0_hcken" description="Multiplexing of the LED_CSN2 pin.&lt;br&gt;00: GPIO5_2&lt;br&gt;01: LED_CSN2&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="LED_GPIO_SPI_PCKEN" description="led_gpio_spi_pcken is the multiplexing control register for the LED_CSN1 pin." value="0x00000000" startoffset="0x007C">
				<Member name="led_gpio_spi_pcken" description="Multiplexing of the LED_CSN1 pin.&lt;br&gt;00: GPIO5_3&lt;br&gt;01: LED_CSN1&lt;br&gt;10: SPI_SDI&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="LED_GPIO_IR" description="led_gpio_ir is the multiplexing control register for the LED_CSN3 pin." value="0x00000000" startoffset="0x0080">
				<Member name="led_gpio_ir" description="Multiplexing of the LED_CSN3 pin.&lt;br&gt;00: GPIO5_4&lt;br&gt;01: LED_CSN3&lt;br&gt;10: IR_IN&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="LED_GPIO_SPI_ARMEN" description="led_gpio_spi_armen is the multiplexing control register for the LED_CSN0 pin." value="0x00000000" startoffset="0x0084">
				<Member name="led_gpio_spi_armen" description="Multiplexing of the LED_CSN0 pin.&lt;br&gt;00: GPIO5_5&lt;br&gt;01: LED_CSN0&lt;br&gt;10: SPI_CSN0&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="KEY_GPIO" description="key_gpio is the multiplexing control register for the LED_KEY1 pin." value="0x00000000" startoffset="0x0088">
				<Member name="key_gpio" description="Multiplexing of the LED_KEY1 pin.&lt;br&gt;0: GPIO5_6&lt;br&gt;1: LED_KEY1" range="0" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="KEY_GPIO_PCIE0" description="key_gpio_pcie0 is the multiplexing control register for the LED_KEY0 pin." value="0x00000000" startoffset="0x008C">
				<Member name="key_gpio_pcie0" description="Multiplexing of the LED_KEY0 pin.&lt;br&gt;00: GPIO5_7&lt;br&gt;01: LED_KEY0&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="PWROFF_GPIO" description="pwroff_gpio is the multiplexing control register for the STANDBY_PWROFF pin." value="0x00000000" startoffset="0x0090">
				<Member name="pwroff_gpio" description="Multiplexing of the STANDBY_PWROFF pin.&lt;br&gt;00: GPIO9_4&lt;br&gt;01: STANDBY_PWROFF&lt;br&gt;10: GPIO5_2&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="IR_GPIO" description="ir_gpio is the multiplexing control register for the IR_IN pin." value="0x00000000" startoffset="0x0094">
				<Member name="ir_gpio" description="Multiplexing of the IR_IN pin.&lt;br&gt;0: IR_IN&lt;br&gt;1: GPIO5_4" range="0" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="SIM0_GPIO_LCD_VO1120" description="sim0_gpio_lcd_vo1120 is the multiplexing control register for the SIM0_PWREN pin." value="0x00000000" startoffset="0x0098">
				<Member name="sim0_gpio_lcd_vo1120" description="Multiplexing of the SIM0_PWREN pin.&lt;br&gt;00: GPIO9_5&lt;br&gt;01: SIM0_PWREN" range="1:0" property="RW"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
			<RegisterGroup name="SIM0_GPIO_LCD_VO" description="sim0_gpio_lcd_vo is the multiplexing control register for the SIM0_CLK, SIM0_RST,SIM0_DATA, and SIM0_DET pins." value="0x00000000" startoffset="0x009C">
				<Member name="sim0_gpio_lcd_vo" description="Multiplexing of the SIM0_CLK pin.&lt;br&gt;00: GPIO9_6&lt;br&gt;01: SIM0_CLK&lt;br&gt;Multiplexing of the SIM0_RST pin.&lt;br&gt;00: GPIO9_7&lt;br&gt;01: SIM0_RST&lt;br&gt;Multiplexing of the SIM0_DATA pin.&lt;br&gt;00: GPIO10_0&lt;br&gt;01: SIM0_DATA&lt;br&gt;Multiplexing of the SIM0_DET pin.&lt;br&gt;00: GPIO10_1&lt;br&gt;01: SIM0_DET" range="1:0" property="RW"/>
				<Register offset="0x009C"/>
			</RegisterGroup>
			<RegisterGroup name="SIM1_GPIO_LCD_VO" description="sim1_gpio_lcd_vo is the multiplexing control register for the SIM1_PWREN pin." value="0x00000000" startoffset="0x00A0">
				<Member name="sim1_gpio_lcd_vo" description="Multiplexing of the SIM1_PWREN pin.&lt;br&gt;00: GPIO10_2&lt;br&gt;01: SIM1_PWREN" range="1:0" property="RW"/>
				<Register offset="0x00A0"/>
			</RegisterGroup>
			<RegisterGroup name="SIM1_GPIO_LCD_VO_I2C" description="sim1_gpio_lcd_vo_i2c is the multiplexing control register for the SIM1_CLK pin." value="0x00000000" startoffset="0x00A4">
				<Member name="sim1_gpio_lcd_vo_i2c" description="Multiplexing of the SIM1_CLK pin.&lt;br&gt;000: GPIO10_3&lt;br&gt;001: SIM1_CLK&lt;br&gt;101: I2C2_SCL&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x00A4"/>
			</RegisterGroup>
			<RegisterGroup name="SIM1_GPIO_LCD_VO_CEC_SATA0" description="sim1_gpio_lcd_vo_cec_sata0 is the multiplexing control register for the SIM1_RST pin." value="0x00000000" startoffset="0x00A8">
				<Member name="sim1_gpio_lcd_vo_cec_sata0" description="Multiplexing of the SIM1_RST pin.&lt;br&gt;000: GPIO10_4&lt;br&gt;001: SIM1_RST&lt;br&gt;100: HDMI_CEC&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x00A8"/>
			</RegisterGroup>
			<RegisterGroup name="SIM1_GPIO_LCD_VO_HOT_I2C" description="sim1_gpio_lcd_vo_hot_i2c is the multiplexing control register for the SIM1_DATA pin." value="0x00000000" startoffset="0x00AC">
				<Member name="sim1_gpio_lcd_vo_hot_i2c" description="Multiplexing of the SIM1_DATA pin.&lt;br&gt;000: GPIO10_5&lt;br&gt;001: SIM1_DATA&lt;br&gt;100: HDMI_HOTPLUG&lt;br&gt;101: I2C2_SDA&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x00AC"/>
			</RegisterGroup>
			<RegisterGroup name="SIM1_GPIO_LCD_VO1120" description="sim1_gpio_lcd_vo1120 is the multiplexing control register for the SIM1_DET pin." value="0x00000000" startoffset="0x00B0">
				<Member name="sim1_gpio_lcd_vo1120" description="Multiplexing of the SIM1_DET pin.&lt;br&gt;000: GPIO10_6&lt;br&gt;001: SIM1_DET&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x00B0"/>
			</RegisterGroup>
			<RegisterGroup name="EBIDQ_GPIO_SDIO0" description="ebidq_gpio_sdio0 is the multiplexing control register for the EBI_DQ0 pin." value="0x00000000" startoffset="0x00E8">
				<Member name="ebidq_gpio_sdio0" description="Multiplexing of the EBI_DQ0 pin.&lt;br&gt;00: EBI_DQ0&lt;br&gt;01: GPIO4_0&lt;br&gt;10: SDIO_CDATA0&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="EBIDQ_GPIO_SDIO1" description="ebidq_gpio_sdio1 is the multiplexing control register for the EBI_DQ1 pin." value="0x00000000" startoffset="0x00EC">
				<Member name="ebidq_gpio_sdio1" description="Multiplexing of the EBI_DQ1 pin.&lt;br&gt;00: EBI_DQ1&lt;br&gt;01: GPIO4_1&lt;br&gt;10: SDIO_CDATA1&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x00EC"/>
			</RegisterGroup>
			<RegisterGroup name="EBIDQ_GPIO_SDIO2" description="ebidq_gpio_sdio2 is the multiplexing control register for the EBI_DQ2 pin." value="0x00000000" startoffset="0x00F0">
				<Member name="ebidq_gpio_sdio2" description="Multiplexing of the EBI_DQ2 pin.&lt;br&gt;00: EBI_DQ2&lt;br&gt;01: GPIO4_2&lt;br&gt;10: SDIO_CDATA2&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x00F0"/>
			</RegisterGroup>
			<RegisterGroup name="EBIDQ_GPIO_SDIO3" description="ebidq_gpio_sdio3 is the multiplexing control register for the EBI_DQ3 pin." value="0x00000000" startoffset="0x00F4">
				<Member name="ebidq_gpio_sdio3" description="Multiplexing of the EBI_DQ3 pin.&lt;br&gt;00: EBI_DQ3&lt;br&gt;01: GPIO4_3&lt;br&gt;10: SDIO_CDATA3&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x00F4"/>
			</RegisterGroup>
			<RegisterGroup name="EBIDQ_GPIO_SDIO4" description="ebidq_gpio_sdio4 is the multiplexing control register for the EBI_DQ4 pin." value="0x00000000" startoffset="0x00F8">
				<Member name="ebidq_gpio_sdio4" description="Multiplexing of the EBI_DQ4 pin.&lt;br&gt;00: EBI_DQ4&lt;br&gt;01: GPIO4_4&lt;br&gt;10: SDIO_CDATA4&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x00F8"/>
			</RegisterGroup>
			<RegisterGroup name="EBIDQ_GPIO_SDIO5" description="ebidq_gpio_sdio5 is the multiplexing control register for the EBI_DQ5 pin." value="0x00000000" startoffset="0x00FC">
				<Member name="ebidq_gpio_sdio5" description="Multiplexing of the EBI_DQ5 pin.&lt;br&gt;00: EBI_DQ5&lt;br&gt;01: GPIO4_5&lt;br&gt;10: SDIO_CDATA5&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x00FC"/>
			</RegisterGroup>
			<RegisterGroup name="EBIDQ_GPIO_SDIO6" description="ebidq_gpio_sdio6 is the multiplexing control register for the EBI_DQ6 pin." value="0x00000000" startoffset="0x0100">
				<Member name="ebidq_gpio_sdio6" description="EBI_DQ6Multiplexing of the  pin.&lt;br&gt;00: EBI_DQ6&lt;br&gt;01: GPIO4_6&lt;br&gt;10: SDIO_CDATA6&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="EBIDQ_GPIO_SDIO7" description="ebidq_gpio_sdio7 is the multiplexing control register for the EBI_DQ7 pin." value="0x00000000" startoffset="0x0104">
				<Member name="ebidq_gpio_sdio7" description="Multiplexing of the EBI_DQ7 pin.&lt;br&gt;00: EBI_DQ7&lt;br&gt;01: GPIO4_7&lt;br&gt;10: SDIO_CDATA7&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x0104"/>
			</RegisterGroup>
			<RegisterGroup name="NF_SDIO" description="nf_sdio is the multiplexing control register for the NF_RDY0, NF_REN, NF_CSN0, NF_CLE,NF_ALE, and NF_WEN pins." value="0x00000000" startoffset="0x0108">
				<Member name="nf_sdio" description="Multiplexing of the NF_RDY0 pin.&lt;br&gt;00: NF_RDY0&lt;br&gt;10: SDIO_CARD_DETECT&lt;br&gt;Other values: reserved&lt;br&gt;Multiplexing of the NF_REN pin.&lt;br&gt;00: NF_REN&lt;br&gt;10: SDIO_CARD_POWER_EN&lt;br&gt;Other values: reserved&lt;br&gt;Multiplexing of the NF_CSN0 pin.&lt;br&gt;00: NF_CSN0&lt;br&gt;10: SDIO_CCMD_ODPULLUP_EN_N&lt;br&gt;Other values: reserved&lt;br&gt;Multiplexing of the NF_CLE pin.&lt;br&gt;00: NF_CLE&lt;br&gt;01: BOOT_SEL0&lt;br&gt;10: SDIO_CWPR&lt;br&gt;Other values: reserved&lt;br&gt;Multiplexing of the NF_ALE pin.&lt;br&gt;00: NF_ALE&lt;br&gt;01: BOOT_SEL1&lt;br&gt;10: SDIO_CCMD&lt;br&gt;Other values: reserved&lt;br&gt;Multiplexing of the NF_WEN pin.&lt;br&gt;00: NF_WEN&lt;br&gt;01: NF_BOOTBW&lt;br&gt;10: SDIO_CCLK_OUT&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x0108"/>
			</RegisterGroup>
			<RegisterGroup name="SFC_GPIO_SATA_PCICLK_HDMICLK" description="sfc_gpio_sata_pciclk_hdmiclk is the multiplexing control register for the SFC_DIO pin." value="0x00000000" startoffset="0x012C">
				<Member name="sfc_gpio_sata_pciclk_hdmiclk" description="Multiplexing of the SFC_DIO pin.&lt;br&gt;000: SFC_DIO&lt;br&gt;001: GPIO12_0&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x012C"/>
			</RegisterGroup>
			<RegisterGroup name="SFC_GPIO_HDMICLK" description="sfc_gpio_hdmiclk is the multiplexing control register for the SFC_WP_IO2 and SFC_DOIpins." value="0x00000000" startoffset="0x0130">
				<Member name="sfc_gpio_hdmiclk" description="Multiplexing of the SFC_WP_IO2 pin.&lt;br&gt;000: SFC_WP_IO2&lt;br&gt;001: GPIO12_1&lt;br&gt;Other values: reserved&lt;br&gt;Multiplexing of the SFC_DOI pin.&lt;br&gt;000: SFC_DOI&lt;br&gt;001: GPIO12_3&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x0130"/>
			</RegisterGroup>
			<RegisterGroup name="SFC_GPIO_SATA_PCI_USBCLK" description="sfc_gpio_sata_pci_usbclk is the multiplexing control register for the SFC_CLK pin." value="0x00000000" startoffset="0x0134">
				<Member name="sfc_gpio_sata_pci_usbclk" description="Multiplexing of the SFC_CLK pin.&lt;br&gt;000: SFC_CLK&lt;br&gt;001: GPIO12_2&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x0134"/>
			</RegisterGroup>
			<RegisterGroup name="SFC_GPIO_SATACLK" description="sfc_gpio_sataclk is the multiplexing control register for the SFC_HOLD_IO3 pin." value="0x00000000" startoffset="0x0138">
				<Member name="sfc_gpio_sataclk" description="Multiplexing of the SFC_HOLD_IO3 pin.&lt;br&gt;00: SFC_HOLD_IO3&lt;br&gt;01: GPIO12_4&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x0138"/>
			</RegisterGroup>
			<RegisterGroup name="SFC_CS0_GPIO" description="sfc_cs0_gpio is the multiplexing control register for the SFC_CS0N pin." value="0x00000000" startoffset="0x013C">
				<Member name="sfc_cs0_gpio" description="Multiplexing of the SFC_CS0N pin.&lt;br&gt;0: SFC_CS0N&lt;br&gt;1: GPIO12_5" range="0" property="RW"/>
				<Register offset="0x013C"/>
			</RegisterGroup>
			<RegisterGroup name="SFC_CS1_GPIO" description="sfc_cs1_gpio is the multiplexing control register for the SFC_CS1N pin." value="0x00000000" startoffset="0x0140">
				<Member name="sfc_cs1_gpio" description="Multiplexing of the SFC_CS1N pin.&lt;br&gt;0: SFC_CS1N&lt;br&gt;1: GPIO12_6" range="0" property="RW"/>
				<Register offset="0x0140"/>
			</RegisterGroup>
			<RegisterGroup name="I2C0_GPIO_QAM" description="i2c0_gpio_qam is the multiplexing control register for the QAM_SDA and QAM_SCL pins." value="0x00000000" startoffset="0x0144">
				<Member name="i2c0_gpio_qam" description="Multiplexing of the QAM_SDA pin.&lt;br&gt;00: GPIO11_1&lt;br&gt;01: QAM_SDA&lt;br&gt;10: I2C0_SDA&lt;br&gt;Other values: reserved&lt;br&gt;Multiplexing of the QAM_SCL pin.&lt;br&gt;00: GPIO11_2&lt;br&gt;01: QAM_SCL&lt;br&gt;10: I2C0_SCL&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x0144"/>
			</RegisterGroup>
			<RegisterGroup name="QAMAGC0_GPIO_UART3" description="qamagc0_gpio_uart3 is the multiplexing control register for the QAM_AGC0 pin." value="0x00000000" startoffset="0x0148">
				<Member name="qamagc0_gpio_uart3" description="Multiplexing of the QAM_AGC0 pin.&lt;br&gt;00: GPIO11_3&lt;br&gt;01: QAM_AGC0&lt;br&gt;10: UART3_RXD&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x0148"/>
			</RegisterGroup>
			<RegisterGroup name="QAMAGC1_GPIO_UART3" description="qamagc1_gpio_uart3 is the multiplexing control register for the QAM_AGC1 pin." value="0x00000000" startoffset="0x014C">
				<Member name="qamagc1_gpio_uart3" description="Multiplexing of the QAM_AGC1 pin.&lt;br&gt;00: GPIO11_4&lt;br&gt;01: QAM_AGC1&lt;br&gt;10: UART3_TXD&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x014C"/>
			</RegisterGroup>
			<RegisterGroup name="TSI0_VI0_TSI1_GPIO_AO" description="tsi0_vi0_tsi1_gpio_ao is the multiplexing control register for the TSI0_D0, TSI0_D1,TSI0_D2, and TSI0_D3 pins." value="0x00000000" startoffset="0x0150">
				<Member name="tsi0_vi0_tsi1_gpio_ao" description="Multiplexing of the TSI0_D0 pin.&lt;br&gt;000: TSI0_D0&lt;br&gt;010: TSI1_D7&lt;br&gt;011: GPIO11_5&lt;br&gt;100: AO_FSCLK&lt;br&gt;101: TSO_D0&lt;br&gt;0110: GPIO11_5. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;Other values: reserved&lt;br&gt;Multiplexing of the TSI0_D1 pin.&lt;br&gt;000: TSI0_D1&lt;br&gt;010: TSI1_VALID&lt;br&gt;011: GPIO11_6&lt;br&gt;100: AO_BCLK&lt;br&gt;101: TSO_VALID&lt;br&gt;0110: SPI_CSN1. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;Other values: reserved&lt;br&gt;Multiplexing of the TSI0_D2 pin.&lt;br&gt;000: TSI0_D2&lt;br&gt;010: TSI1_CLK&lt;br&gt;011: GPIO11_7&lt;br&gt;100: AO_MCLK&lt;br&gt;101: TSO_CLK&lt;br&gt;0110: SPI_SCLK. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;Other values: reserved&lt;br&gt;Multiplexing of the TSI0_D3 pin.&lt;br&gt;000: TSI0_D3&lt;br&gt;010: TSI1_SYNC&lt;br&gt;011: GPIO12_0&lt;br&gt;100: AO_DOUT0&lt;br&gt;101: TSO_SYNC&lt;br&gt;0110: SPI_SDI. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x0150"/>
			</RegisterGroup>
			<RegisterGroup name="TSI0_VI0_GPIO_AO" description="tsi0_vi0_gpio_ao is the multiplexing control register for the TSI0_D4, TSI0_D5, andTSI0_D6 pins." value="0x00000000" startoffset="0x0154">
				<Member name="tsi0_vi0_gpio_ao" description="Multiplexing of the TSI0_D4 pin.&lt;br&gt;000: TSI0_D4&lt;br&gt;011: GPIO12_1&lt;br&gt;100: AO_DOUT1&lt;br&gt;0110: SPI_SDO. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;Other values: reserved&lt;br&gt;Multiplexing of the TSI0_D5 pin.&lt;br&gt;000: TSI0_D5&lt;br&gt;011: GPIO12_2&lt;br&gt;100: AO_DOUT2&lt;br&gt;0110: SIO_DIN. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;Other values: reserved&lt;br&gt;Multiplexing of the TSI0_D6 pin.&lt;br&gt;000: TSI0_D6&lt;br&gt;011: GPIO12_3&lt;br&gt;100: AO_DOUT3&lt;br&gt;0110: SIO_BCLK. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x0154"/>
			</RegisterGroup>
			<RegisterGroup name="TSI0_VI0_GPIO" description="tsi0_vi0_gpio is the multiplexing control register for the TSI0_D7, TSI0_VALID, andTSI0_SYNC pins." value="0x00000000" startoffset="0x0158">
				<Member name="tsi0_vi0_gpio" description="Multiplexing of the TSI0_D7 pin.&lt;br&gt;000: TSI0_D7&lt;br&gt;011: GPIO12_4&lt;br&gt;0110: GPIO12_4. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt; Other values: reserved&lt;br&gt;Multiplexing of the TSI0_VALID pin.&lt;br&gt;000: TSI0_VALID&lt;br&gt;011: GPIO12_5&lt;br&gt;110: SIO_FSYNC. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;Other values: reserved&lt;br&gt;Multiplexing of the TSI0_SYNC pin.&lt;br&gt;000: TSI0_SYNC&lt;br&gt;011: GPIO12_7&lt;br&gt;110: SIO_DOUT. This bit is valid only for the Hi3716M V2XX chips, and is reserved for other chips.&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x0158"/>
			</RegisterGroup>
			<RegisterGroup name="TSI0_VI0_GPIO_AD" description="tsi0_vi0_gpio_ad is the multiplexing control register for the TSI0_CLK pin." value="0x00000000" startoffset="0x015C">
				<Member name="tsi0_vi0_gpio_ad" description="Multiplexing of the TSI0_CLK pin.&lt;br&gt;000: TSI0_CLK&lt;br&gt;011: GPIO12_6&lt;br&gt;100: ADC_CLKOUT&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x015C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
</Chip>
