blockname XPT

rangedef XPT_SRAM_INCL_REGS
   WAKEUP_MEM, XPT_WAKEUP_PKT_MEM_i_ARRAY_BASE, (XPT_WAKEUP_PKT_TYPE3_i_ARRAY_BASE+(XPT_WAKEUP_PKT_TYPE3_i_ARRAY_END*4))
   RSBUFF_IBP_PMEM, XPT_RSBUFF_BASE_POINTER_IBP0, XPT_RSBUFF_WATERMARK_IBP23
   RSBUFF_PBP_PMEM, XPT_RSBUFF_BASE_POINTER_PBP0, XPT_RSBUFF_WATERMARK_PBP31
   RSBUFF_MPOD_PMEM, XPT_RSBUFF_BASE_POINTER_MPOD_IBP0, XPT_RSBUFF_WATERMARK_MPOD_IBP23
   RSBUFF_TSIO_PMEM, XPT_RSBUFF_BASE_POINTER_TSIO_IBP0, XPT_RSBUFF_WATERMARK_TSIO_IBP23
   RSBUFF_TBG_BAND_MEM, XPT_RSBUFF_TB_BCR_HI_IBP0, XPT_RSBUFF_TB_RESERVED_CFG_IBP23
   RSBUFF_TBG_STATE_MEM, XPT_RSBUFF_TBG0_SEQ_STATE, XPT_RSBUFF_TBG7_DEBUG1
   XCBUFF_RAVE_IBP_PMEM, XPT_XCBUFF_BASE_POINTER_RAVE_IBP0, XPT_XCBUFF_WATERMARK_RAVE_IBP23
   XCBUFF_RAVE_PBP_PMEM, XPT_XCBUFF_BASE_POINTER_RAVE_PBP0, XPT_XCBUFF_WATERMARK_RAVE_PBP31
   XCBUFF_MSG_IBP_PMEM, XPT_XCBUFF_BASE_POINTER_MSG_IBP0, XPT_XCBUFF_WATERMARK_MSG_IBP23
   XCBUFF_MSG_PBP_PMEM, XPT_XCBUFF_BASE_POINTER_MSG_PBP0, XPT_XCBUFF_WATERMARK_MSG_PBP31
   XCBUFF_RMX0_IBP_PMEM, XPT_XCBUFF_BASE_POINTER_RMX0_IBP0, XPT_XCBUFF_WATERMARK_RMX0_IBP23
   XCBUFF_RMX0_PBP_PMEM, XPT_XCBUFF_BASE_POINTER_RMX0_PBP0, XPT_XCBUFF_WATERMARK_RMX0_PBP31
   XCBUFF_RMX1_IBP_PMEM, XPT_XCBUFF_BASE_POINTER_RMX1_IBP0, XPT_XCBUFF_WATERMARK_RMX1_IBP23
   XCBUFF_RMX1_PBP_PMEM, XPT_XCBUFF_BASE_POINTER_RMX1_PBP0, XPT_XCBUFF_WATERMARK_RMX1_PBP31
   PCROFFSET_PID_TABLE, XPT_PCROFFSET_PID_CONFIG_TABLE_i_ARRAY_BASE, (XPT_PCROFFSET_PID_CONFIG_TABLE_i_ARRAY_BASE+(XPT_PCROFFSET_PID_CONFIG_TABLE_i_ARRAY_END*4))
   PCROFFSET_CX_TABLE, XPT_PCROFFSET_CONTEXT0_PCROFFSET_CTRL, XPT_PCROFFSET_CONTEXT15_RESERVED_CFG_0
   TSIO_SERVICE_ID_TABLE, XPT_TSIO_CONFIG_REGISTERS_SERVICE_ID_TABLEi_ARRAY_BASE, (XPT_TSIO_CONFIG_REGISTERS_SERVICE_ID_TABLEi_ARRAY_BASE+(XPT_TSIO_CONFIG_REGISTERS_SERVICE_ID_TABLEi_ARRAY_END*4))
   TSIO_RX_CONFIG_MEM, XPT_TSIO_CONFIG_REGISTERS_RX_CONFIG_TABLEi_ARRAY_BASE, (XPT_TSIO_CONFIG_REGISTERS_RX_CONFIG_TABLEi_ARRAY_BASE+(XPT_TSIO_CONFIG_REGISTERS_RX_CONFIG_TABLEi_ARRAY_END*4))
   TSIO_TX_CNC_PING_MEM, XPT_TSIO_CONFIG_REGISTERS_TX_CNC_PING_BUFFERi_ARRAY_BASE, (XPT_TSIO_CONFIG_REGISTERS_TX_CNC_PING_BUFFERi_ARRAY_BASE+(XPT_TSIO_CONFIG_REGISTERS_TX_CNC_PING_BUFFERi_ARRAY_END*4))
   TSIO_TX_CNC_PONG_MEM, XPT_TSIO_CONFIG_REGISTERS_TX_CNC_PONG_BUFFERi_ARRAY_BASE, (XPT_TSIO_CONFIG_REGISTERS_TX_CNC_PONG_BUFFERi_ARRAY_BASE+(XPT_TSIO_CONFIG_REGISTERS_TX_CNC_PONG_BUFFERi_ARRAY_END*4))
   TSIO_RX_CNC_PING_MEM, XPT_TSIO_CONFIG_REGISTERS_RX_CNC_PING_BUFFERi_ARRAY_BASE, (XPT_TSIO_CONFIG_REGISTERS_RX_CNC_PING_BUFFERi_ARRAY_BASE+(XPT_TSIO_CONFIG_REGISTERS_RX_CNC_PING_BUFFERi_ARRAY_END*4))
   TSIO_RX_CNC_PONG_MEM, XPT_TSIO_CONFIG_REGISTERS_RX_CNC_PONG_BUFFERi_ARRAY_BASE, (XPT_TSIO_CONFIG_REGISTERS_RX_CNC_PONG_BUFFERi_ARRAY_BASE+(XPT_TSIO_CONFIG_REGISTERS_RX_CNC_PONG_BUFFERi_ARRAY_END*4))
   TSIO_TRAINING_MEM, XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORYi_ARRAY_BASE, (XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORYi_ARRAY_BASE+(XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORYi_ARRAY_END*4))
   FPP_SCM0, XPT_FULL_PID_PARSER_STATE_CONFIG_0_i_ARRAY_BASE, (XPT_FULL_PID_PARSER_STATE_CONFIG_0_i_ARRAY_BASE+(XPT_FULL_PID_PARSER_STATE_CONFIG_0_i_ARRAY_END*4))
   FPP_SCM1, XPT_FULL_PID_PARSER_STATE_CONFIG_1_i_ARRAY_BASE, (XPT_FULL_PID_PARSER_STATE_CONFIG_1_i_ARRAY_BASE+(XPT_FULL_PID_PARSER_STATE_CONFIG_1_i_ARRAY_END*4))
   FPP_SCM2, XPT_FULL_PID_PARSER_STATE_CONFIG_2_i_ARRAY_BASE, (XPT_FULL_PID_PARSER_STATE_CONFIG_2_i_ARRAY_BASE+(XPT_FULL_PID_PARSER_STATE_CONFIG_2_i_ARRAY_END*4))
   FPP_SCM3, XPT_FULL_PID_PARSER_STATE_CONFIG_3_i_ARRAY_BASE, (XPT_FULL_PID_PARSER_STATE_CONFIG_3_i_ARRAY_BASE+(XPT_FULL_PID_PARSER_STATE_CONFIG_3_i_ARRAY_END*4))
   FE_PID_TABLE, XPT_FE_PID_TABLE_i_ARRAY_BASE, (XPT_FE_PID_TABLE_i_ARRAY_BASE+(XPT_FE_PID_TABLE_i_ARRAY_END*4))
   FE_SPID_TABLE, XPT_FE_SPID_TABLE_i_ARRAY_BASE, (XPT_FE_SPID_TABLE_i_ARRAY_BASE+(XPT_FE_SPID_TABLE_i_ARRAY_END*4))
   FE_SPID_EXT_TABLE, XPT_FE_SPID_EXT_TABLE_i_ARRAY_BASE, (XPT_FE_SPID_EXT_TABLE_i_ARRAY_BASE+(XPT_FE_SPID_EXT_TABLE_i_ARRAY_END*4))
   MSG_PMEM, XPT_MSG_BUF_CTRL1_TABLE_i_ARRAY_BASE, (XPT_MSG_DMA_VP_TABLE_i_ARRAY_BASE+(XPT_MSG_DMA_VP_TABLE_i_ARRAY_END*4))
   MSG_GEN_FILT1, XPT_MSG_GEN_FILT_EN_i_ARRAY_BASE, (XPT_MSG_GEN_FILT_EN_i_ARRAY_BASE+(XPT_MSG_GEN_FILT_EN_i_ARRAY_END*4))
   MSG_GEN_FILT2, XPT_MSG_MCAST_16_ADDR_i_ARRAY_BASE, (XPT_MSG_GEN_FILT_COEF_i_ARRAY_BASE+(XPT_MSG_GEN_FILT_COEF_i_ARRAY_END*4))
   MSG_GEN_FILT3, XPT_MSG_GEN_FILT_MASK_i_ARRAY_BASE, (XPT_MSG_GEN_FILT_EXCL_i_ARRAY_BASE+(XPT_MSG_GEN_FILT_EXCL_i_ARRAY_END*4))
   MSG_PID2BUF, XPT_MSG_PID2BUF_MAP_i_ARRAY_BASE, (XPT_MSG_PID2BUF_MAP_i_ARRAY_BASE+(XPT_MSG_PID2BUF_MAP_i_ARRAY_END*4))
   RAVE_PMEM, XPT_RAVE_CX0_AV_CDB_WRITE_PTR, XPT_RAVE_SCD63_SCD_STATE11
   RAVE_CXMEM_A, XPT_RAVE_CXMEM_Ai_ARRAY_BASE, (XPT_RAVE_CXMEM_Ai_ARRAY_BASE+(XPT_RAVE_CXMEM_Ai_ARRAY_END*4))
   RAVE_CXMEM_B, XPT_RAVE_CXMEM_Bi_ARRAY_BASE, (XPT_RAVE_CXMEM_Bi_ARRAY_BASE+(XPT_RAVE_CXMEM_Bi_ARRAY_END*4))
   RAVE_CXMEM_C, XPT_RAVE_CXMEM_Ci_ARRAY_BASE, (XPT_RAVE_CXMEM_Ci_ARRAY_BASE+(XPT_RAVE_CXMEM_Ci_ARRAY_END*4))
   RAVE_DMEM, XPT_RAVE_DMEMi_ARRAY_BASE, (XPT_RAVE_DMEMi_ARRAY_BASE+(XPT_RAVE_DMEMi_ARRAY_END*4))
   RAVE_SMEM, XPT_RAVE_TPIT0_PID_TABLEi_ARRAY_BASE, XPT_RAVE_TPIT_STATE_CONTEXT47
endrangedef

rangedef XPT_NON_SRAM_EXCL_REGS
   XPT_BUS_IF_SUB_MODULE_SOFT_INIT_DONE_INTR2_CPU_STATUS, XPT_BUS_IF_SUB_MODULE_SOFT_INIT_DONE_INTR2_PCI_MASK_CLEAR
   XPT_BUS_IF_SUB_MODULE_SOFT_INIT_SET, XPT_BUS_IF_SUB_MODULE_SOFT_INIT_DO_MEM_INIT
   XPT_BUS_IF_INTR_STATUS_REG
   XPT_BUS_IF_INTR_STATUS2_REG
   XPT_BUS_IF_INTR_STATUS3_REG
   XPT_BUS_IF_INTR_STATUS4_REG
   XPT_BUS_IF_INTR_STATUS5_REG
   XPT_BUS_IF_XMEMIF_RD_LC_DEBUG_REG_0, XPT_BUS_IF_MAX_SCDS
   XPT_XMEMIF_INTR_STATUS_REG
   XPT_XMEMIF_WR_DEBUG, XPT_XMEMIF_RD_DEBUG1
   XPT_GR_SW_INIT_0, XPT_GR_SW_INIT_1
   XPT_RMX0_IO_TV_STATUS
   XPT_RMX1_IO_TV_STATUS
   XPT_WAKEUP_STATUS, XPT_WAKEUP_INTR_STATUS_REG
   XPT_DPCR0_INTR_STATUS_REG
   XPT_DPCR0_SEND_BASE, XPT_DPCR0_STC_EXT_CTRL27
   XPT_DPCR1_INTR_STATUS_REG
   XPT_DPCR1_SEND_BASE, XPT_DPCR1_STC_EXT_CTRL27
   XPT_DPCR2_INTR_STATUS_REG
   XPT_DPCR2_SEND_BASE, XPT_DPCR2_STC_EXT_CTRL27
   XPT_DPCR3_INTR_STATUS_REG
   XPT_DPCR3_SEND_BASE, XPT_DPCR3_STC_EXT_CTRL27
   XPT_DPCR4_INTR_STATUS_REG
   XPT_DPCR4_SEND_BASE, XPT_DPCR4_STC_EXT_CTRL27
   XPT_DPCR5_INTR_STATUS_REG
   XPT_DPCR5_SEND_BASE, XPT_DPCR5_STC_EXT_CTRL27
   XPT_DPCR6_INTR_STATUS_REG
   XPT_DPCR6_SEND_BASE, XPT_DPCR6_STC_EXT_CTRL27
   XPT_DPCR7_INTR_STATUS_REG
   XPT_DPCR7_SEND_BASE, XPT_DPCR7_STC_EXT_CTRL27
   XPT_DPCR8_INTR_STATUS_REG
   XPT_DPCR8_SEND_BASE, XPT_DPCR8_STC_EXT_CTRL27
   XPT_DPCR9_INTR_STATUS_REG
   XPT_DPCR9_SEND_BASE, XPT_DPCR9_STC_EXT_CTRL27
   XPT_DPCR10_INTR_STATUS_REG
   XPT_DPCR10_SEND_BASE, XPT_DPCR10_STC_EXT_CTRL27
   XPT_DPCR11_INTR_STATUS_REG
   XPT_DPCR11_SEND_BASE, XPT_DPCR11_STC_EXT_CTRL27
   XPT_DPCR12_INTR_STATUS_REG
   XPT_DPCR12_SEND_BASE, XPT_DPCR12_STC_EXT_CTRL27
   XPT_DPCR13_INTR_STATUS_REG
   XPT_DPCR13_SEND_BASE, XPT_DPCR13_STC_EXT_CTRL27
   XPT_MPOD_TV_STATUS
   XPT_RSBUFF_IBP_DATA_RDY, XPT_RSBUFF_PBP_DATA_RDY
   XPT_RSBUFF_IBP_OVERFLOW_STATUS, XPT_RSBUFF_MPOD_IBP_DATA_RDY
   XPT_RSBUFF_MPOD_IBP_OVERFLOW_STATUS
   XPT_RSBUFF_TSIO_IBP_OVERFLOW_STATUS
   XPT_RSBUFF_IBP_BUFFER_IDLE, XPT_RSBUFF_TSIO_IBP_RD_TRANS_PENDING_BAND16_TO_BAND31
   XPT_RSBUFF_IBP_BAND_RD_IN_PROGRESS
   XPT_RSBUFF_PBP_BAND_RD_IN_PROGRESS
   XPT_RSBUFF_MPOD_IBP_BAND_RD_IN_PROGRESS
   XPT_RSBUFF_TSIO_IBP_BAND_RD_IN_PROGRESS
   XPT_RSBUFF_TBG_ERROR_STATUS, XPT_RSBUFF_TBG_ERROR_SYNC_COUNT
   XPT_RSBUFF_TB_DEBUG0, XPT_RSBUFF_TB_DEBUG12
   XPT_XCBUFF_RAVE_DATA_RDY_PBP, XPT_XCBUFF_RMX1_DATA_RDY_IBP
   XPT_XCBUFF_RAVE_OVERFLOW_STATUS_PBP, XPT_XCBUFF_RMX1_OVERFLOW_STATUS_IBP
   XPT_XCBUFF_RAVE_IBP_BUFFER_IDLE, XPT_XCBUFF_RMX1_PBP_RD_TRANS_PENDING_BAND16_TO_BAND31
   XPT_XCBUFF_RAVE_IBP_BAND_RD_IN_PROGRESS
   XPT_XCBUFF_RAVE_PBP_BAND_RD_IN_PROGRESS
   XPT_XCBUFF_MSG_IBP_BAND_RD_IN_PROGRESS
   XPT_XCBUFF_MSG_PBP_BAND_RD_IN_PROGRESS
   XPT_XCBUFF_RMX0_IBP_BAND_RD_IN_PROGRESS
   XPT_XCBUFF_RMX0_PBP_BAND_RD_IN_PROGRESS
   XPT_XCBUFF_RMX1_IBP_BAND_RD_IN_PROGRESS
   XPT_XCBUFF_RMX1_PBP_BAND_RD_IN_PROGRESS
   XPT_PCROFFSET_INTERRUPT0_STATUS
   XPT_PCROFFSET_INTERRUPT1_STATUS
   XPT_PCROFFSET_INTERRUPT2_STATUS
   XPT_PCROFFSET_INTERRUPT3_STATUS
   XPT_PCROFFSET_STC_INTERRUPT_STATUS
   XPT_PCROFFSET_STC0_INC_TRIG
   XPT_PCROFFSET_STC1_INC_TRIG
   XPT_PCROFFSET_STC2_INC_TRIG
   XPT_PCROFFSET_STC3_INC_TRIG
   XPT_PCROFFSET_STC4_INC_TRIG
   XPT_PCROFFSET_STC5_INC_TRIG
   XPT_PCROFFSET_STC6_INC_TRIG
   XPT_PCROFFSET_STC7_INC_TRIG
   XPT_PCROFFSET_STC8_INC_TRIG
   XPT_PCROFFSET_STC9_INC_TRIG
   XPT_PCROFFSET_STC10_INC_TRIG
   XPT_PCROFFSET_STC11_INC_TRIG
   XPT_TSIO_CONFIG_REGISTERS_RX_CNC_PING_BUF_STATUS, XPT_TSIO_CONFIG_REGISTERS_RX_CNC_PONG_BUF_STATUS
   XPT_TSIO_CONFIG_REGISTERS_RX_CNC_ERROR_STATUS
   XPT_TSIO_CONFIG_REGISTERS_TX_PKT_DROP_STATUS
   XPT_TSIO_INTR_L2_CPU_STATUS, XPT_TSIO_INTR_L2_PCI_MASK_CLEAR
   XPT_FULL_PID_PARSER_IBP_PCC_INTR_STATUS_REG
   XPT_FULL_PID_PARSER_PBP_PCC_INTR_STATUS_REG
   XPT_FULL_PID_PARSER_IBP_SCC_INTR_STATUS_REG
   XPT_FULL_PID_PARSER_PBP_SCC_INTR_STATUS_REG
   XPT_FULL_PID_PARSER_IBP_PSG_PROTOCOL_INTR_STATUS_REG
   XPT_FULL_PID_PARSER_PBP_PSG_PROTOCOL_INTR_STATUS_REG
   XPT_FULL_PID_PARSER_IBP_TRANSPORT_ERROR_INTR_STATUS_REG
   XPT_FULL_PID_PARSER_PBP_TRANSPORT_ERROR_INTR_STATUS_REG
   XPT_FE_INTR_STATUS0_REG, XPT_FE_INTR_STATUS2_REG
   XPT_FE_TSMF_INTR_STATUS0_REG
   XPT_FE_MTSIF_RX_INTR_STATUS0_REG
   XPT_FE_PARSERS_TSMF_FRAME_ERROR_INTR_STATUS0_REG
   XPT_FE_PARSERS_TSMF_SYNC_ERROR_INTR_STATUS0_REG
   XPT_FE_PARSERS_INBUFF_OVFL_ERROR_INTR_STATUS0_REG
   XPT_FE_IB0_SYNC_COUNT
   XPT_FE_IB1_SYNC_COUNT
   XPT_FE_IB2_SYNC_COUNT
   XPT_FE_IB10_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER0_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER1_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER2_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER3_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER4_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER5_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER6_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER7_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER8_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER9_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER10_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER11_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER12_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER13_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER14_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER15_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER16_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER17_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER18_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER19_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER20_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER21_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER22_SYNC_COUNT
   XPT_FE_MINI_PID_PARSER23_SYNC_COUNT
   XPT_FE_TB_PARSERS_PRIVATE_DATA_LENGTH_ERROR_STATUS0_REG, XPT_FE_TB_PARSERS_PRIVATE_DATA_FIELD_LENGTH_ERROR_STATUS0_REG
   XPT_MSG_BUF_ERR_00_31, XPT_MSG_BUF_ERR_SNIFFER
   XPT_MSG_MSG_DEBUG_0, XPT_MSG_MSG_DEBUG_4
   XPT_MSG_BUF_DAT_RDY_CPU_INTR_AGGREGATOR_INTR_W0_STATUS, XPT_MSG_DAT_ERR_INTR_L2_PCI_MASK_CLEAR
   XPT_MSG_BUF_DAT_RDY_INTR_00_31_L2_W0_CPU_STATUS, XPT_MSG_BUF_DAT_RDY_INTR_00_31_L2_W0_PCI_MASK_CLEAR
   XPT_MSG_BUF_DAT_RDY_INTR_32_63_L2_W1_CPU_STATUS, XPT_MSG_BUF_DAT_RDY_INTR_32_63_L2_W1_PCI_MASK_CLEAR
   XPT_MSG_BUF_DAT_RDY_INTR_64_95_L2_W2_CPU_STATUS, XPT_MSG_BUF_DAT_RDY_INTR_64_95_L2_W2_PCI_MASK_CLEAR
   XPT_MSG_BUF_DAT_RDY_INTR_96_127_L2_W3_CPU_STATUS, XPT_MSG_BUF_DAT_RDY_INTR_96_127_L2_W3_PCI_MASK_CLEAR
   XPT_MSG_BUF_DAT_RDY_INTR_128_159_L2_W4_CPU_STATUS, XPT_MSG_BUF_DAT_RDY_INTR_128_159_L2_W4_PCI_MASK_CLEAR
   XPT_MSG_BUF_DAT_RDY_INTR_160_191_L2_W5_CPU_STATUS, XPT_MSG_BUF_DAT_RDY_INTR_160_191_L2_W5_PCI_MASK_CLEAR
   XPT_MSG_BUF_DAT_RDY_INTR_192_223_L2_W6_CPU_STATUS, XPT_MSG_BUF_DAT_RDY_INTR_192_223_L2_W6_PCI_MASK_CLEAR
   XPT_MSG_BUF_DAT_RDY_INTR_224_255_L2_W7_CPU_STATUS, XPT_MSG_BUF_DAT_RDY_INTR_224_255_L2_W7_PCI_MASK_CLEAR
   XPT_MSG_BUF_OVFL_INTR_00_31_L2_W8_CPU_STATUS, XPT_MSG_BUF_OVFL_INTR_00_31_L2_W8_PCI_MASK_CLEAR
   XPT_MSG_BUF_OVFL_INTR_32_63_L2_W9_CPU_STATUS, XPT_MSG_BUF_OVFL_INTR_32_63_L2_W9_PCI_MASK_CLEAR
   XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_STATUS, XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_MASK_CLEAR
   XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_STATUS, XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_MASK_CLEAR
   XPT_MSG_BUF_OVFL_INTR_128_159_L2_W12_CPU_STATUS, XPT_MSG_BUF_OVFL_INTR_128_159_L2_W12_PCI_MASK_CLEAR
   XPT_MSG_BUF_OVFL_INTR_160_191_L2_W13_CPU_STATUS, XPT_MSG_BUF_OVFL_INTR_160_191_L2_W13_PCI_MASK_CLEAR
   XPT_MSG_BUF_OVFL_INTR_192_223_L2_W14_CPU_STATUS, XPT_MSG_BUF_OVFL_INTR_192_223_L2_W14_PCI_MASK_CLEAR
   XPT_MSG_BUF_OVFL_INTR_224_255_L2_W15_CPU_STATUS, XPT_MSG_BUF_OVFL_INTR_224_255_L2_W15_PCI_MASK_CLEAR
   XPT_RAVE_XPU_IMEM_ACCESS_STATUS, XPT_RAVE_STOP_PACKET_COUNT_VALUE
   XPT_RAVE_CX_HOLD_CLR_STATUS, XPT_RAVE_HW_WATCHDOG
   XPT_RAVE_INT_CX0, XPT_RAVE_INT_MISC
   XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS, XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC
   XPT_RAVE_EMU_ERROR_CX00_31_L2_INTR_CPU_STATUS_0_31, XPT_RAVE_EMU_ERROR_CX00_31_L2_INTR_PCI_MASK_CLEAR_0_31
   XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47, XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47
   XPT_RAVE_PUSI_ERROR_CX00_31_L2_INTR_CPU_STATUS_0_31, XPT_RAVE_PUSI_ERROR_CX00_31_L2_INTR_PCI_MASK_CLEAR_0_31
   XPT_RAVE_PUSI_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47, XPT_RAVE_PUSI_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47
   XPT_RAVE_TEI_ERROR_CX00_31_L2_INTR_CPU_STATUS_0_31, XPT_RAVE_TEI_ERROR_CX00_31_L2_INTR_PCI_MASK_CLEAR_0_31
   XPT_RAVE_TEI_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47, XPT_RAVE_TEI_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47
   XPT_RAVE_CC_ERROR_CX00_31_L2_INTR_CPU_STATUS_0_31, XPT_RAVE_CC_ERROR_CX00_31_L2_INTR_PCI_MASK_CLEAR_0_31
   XPT_RAVE_CC_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47, XPT_RAVE_CC_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47
   XPT_RAVE_CDB_OVERFLOW_CX00_31_L2_INTR_CPU_STATUS_0_31, XPT_RAVE_CDB_OVERFLOW_CX00_31_L2_INTR_PCI_MASK_CLEAR_0_31
   XPT_RAVE_CDB_OVERFLOW_CX32_47_L2_INTR_CPU_STATUS_32_47, XPT_RAVE_CDB_OVERFLOW_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47
   XPT_RAVE_ITB_OVERFLOW_CX00_31_L2_INTR_CPU_STATUS_0_31, XPT_RAVE_ITB_OVERFLOW_CX00_31_L2_INTR_PCI_MASK_CLEAR_0_31
   XPT_RAVE_ITB_OVERFLOW_CX32_47_L2_INTR_CPU_STATUS_32_47, XPT_RAVE_ITB_OVERFLOW_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47
   XPT_RAVE_SPLICE_CX00_31_L2_INTR_CPU_STATUS_0_31, XPT_RAVE_SPLICE_CX00_31_L2_INTR_PCI_MASK_CLEAR_0_31
   XPT_RAVE_SPLICE_CX32_47_L2_INTR_CPU_STATUS_32_47, XPT_RAVE_SPLICE_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47
   XPT_RAVE_LAST_CMD_CX00_31_L2_INTR_CPU_STATUS_0_31, XPT_RAVE_LAST_CMD_CX00_31_L2_INTR_PCI_MASK_CLEAR_0_31
   XPT_RAVE_LAST_CMD_CX32_47_L2_INTR_CPU_STATUS_32_47, XPT_RAVE_LAST_CMD_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47
   XPT_RAVE_CDB_LOWER_THRESH_CX00_31_L2_INTR_CPU_STATUS_0_31, XPT_RAVE_CDB_LOWER_THRESH_CX00_31_L2_INTR_PCI_MASK_CLEAR_0_31
   XPT_RAVE_CDB_LOWER_THRESH_CX32_47_L2_INTR_CPU_STATUS_32_47, XPT_RAVE_CDB_LOWER_THRESH_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47
   XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_CPU_STATUS_0_31, XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_PCI_MASK_CLEAR_0_31
   XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_CPU_STATUS_32_47, XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47
   XPT_RAVE_ITB_LOWER_THRESH_CX00_31_L2_INTR_CPU_STATUS_0_31, XPT_RAVE_ITB_LOWER_THRESH_CX00_31_L2_INTR_PCI_MASK_CLEAR_0_31
   XPT_RAVE_ITB_LOWER_THRESH_CX32_47_L2_INTR_CPU_STATUS_32_47, XPT_RAVE_ITB_LOWER_THRESH_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47
   XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_CPU_STATUS_0_31, XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_PCI_MASK_CLEAR_0_31
   XPT_RAVE_ITB_UPPER_THRESH_CX32_47_L2_INTR_CPU_STATUS_32_47, XPT_RAVE_ITB_UPPER_THRESH_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47
   XPT_RAVE_CDB_MIN_DEPTH_THRESH_CX00_31_L2_INTR_CPU_STATUS_0_31, XPT_RAVE_CDB_MIN_DEPTH_THRESH_CX00_31_L2_INTR_PCI_MASK_CLEAR_0_31
   XPT_RAVE_CDB_MIN_DEPTH_THRESH_CX32_47_L2_INTR_CPU_STATUS_32_47, XPT_RAVE_CDB_MIN_DEPTH_THRESH_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47
   XPT_RAVE_ITB_MIN_DEPTH_THRESH_CX00_31_L2_INTR_CPU_STATUS_0_31, XPT_RAVE_ITB_MIN_DEPTH_THRESH_CX00_31_L2_INTR_PCI_MASK_CLEAR_0_31
   XPT_RAVE_ITB_MIN_DEPTH_THRESH_CX32_47_L2_INTR_CPU_STATUS_32_47, XPT_RAVE_ITB_MIN_DEPTH_THRESH_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47
   XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31, XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_PCI_MASK_CLEAR_0_31
   XPT_RAVE_TSIO_DMA_END_CX32_47_L2_INTR_CPU_STATUS_32_47, XPT_RAVE_TSIO_DMA_END_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47
   XPT_RAVE_FW_GENERIC_1_CX00_31_L2_INTR_CPU_STATUS_0_31, XPT_RAVE_FW_GENERIC_1_CX00_31_L2_INTR_PCI_MASK_CLEAR_0_31
   XPT_RAVE_FW_GENERIC_1_CX32_47_L2_INTR_CPU_STATUS_32_47, XPT_RAVE_FW_GENERIC_1_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47
   XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31, XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31
   XPT_RAVE_TO_SCPU_L2_INTR_32_47_CPU_STATUS_32_47, XPT_RAVE_TO_SCPU_L2_INTR_32_47_PCI_MASK_CLEAR_32_47
   XPT_MEMDMA_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS, XPT_MEMDMA_MCPB_PCI_INTR_AGGREGATOR_INTR_W1_MASK_CLEAR
   XPT_MEMDMA_MCPB_DESC_DONE_INTR_L2_CPU_STATUS, XPT_MEMDMA_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR
   XPT_MEMDMA_MCPB_MISC_FALSE_WAKE_INTR_L2_CPU_STATUS, XPT_MEMDMA_MCPB_MISC_FALSE_WAKE_INTR_L2_PCI_MASK_CLEAR
   XPT_MEMDMA_MCPB_MISC_OOS_INTR_L2_CPU_STATUS, XPT_MEMDMA_MCPB_MISC_OOS_INTR_L2_PCI_MASK_CLEAR
   XPT_MEMDMA_MCPB_MISC_TS_PARITY_ERR_INTR_L2_CPU_STATUS, XPT_MEMDMA_MCPB_MISC_TS_PARITY_ERR_INTR_L2_PCI_MASK_CLEAR
   XPT_MEMDMA_MCPB_MISC_TEI_INTR_L2_CPU_STATUS, XPT_MEMDMA_MCPB_MISC_TEI_INTR_L2_PCI_MASK_CLEAR
   XPT_MEMDMA_MCPB_MISC_ASF_LEN_ERR_INTR_L2_CPU_STATUS, XPT_MEMDMA_MCPB_MISC_ASF_LEN_ERR_INTR_L2_PCI_MASK_CLEAR
   XPT_MEMDMA_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_CPU_STATUS, XPT_MEMDMA_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_PCI_MASK_CLEAR
   XPT_MEMDMA_MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR_L2_CPU_STATUS, XPT_MEMDMA_MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR_L2_PCI_MASK_CLEAR
   XPT_MEMDMA_MCPB_MISC_ASF_PROTOCOL_ERR_INTR_L2_CPU_STATUS, XPT_MEMDMA_MCPB_MISC_ASF_PROTOCOL_ERR_INTR_L2_PCI_MASK_CLEAR
   XPT_MEMDMA_MCPB_MISC_ASF_PADDING_LEN_ERR_INTR_L2_CPU_STATUS, XPT_MEMDMA_MCPB_MISC_ASF_PADDING_LEN_ERR_INTR_L2_PCI_MASK_CLEAR
   XPT_MEMDMA_MCPB_MISC_TS_RANGE_ERR_INTR_L2_CPU_STATUS, XPT_MEMDMA_MCPB_MISC_TS_RANGE_ERR_INTR_L2_PCI_MASK_CLEAR
   XPT_MEMDMA_MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR_L2_CPU_STATUS, XPT_MEMDMA_MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR_L2_PCI_MASK_CLEAR
   XPT_MEMDMA_MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR_L2_CPU_STATUS, XPT_MEMDMA_MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR_L2_PCI_MASK_CLEAR
   XPT_MEMDMA_MCPB_MISC_DESC_TAGID_MISMATCH_INTR_L2_CPU_STATUS, XPT_MEMDMA_MCPB_MISC_DESC_TAGID_MISMATCH_INTR_L2_PCI_MASK_CLEAR
   XPT_MEMDMA_MCPB_MISC_DATA_TAGID_MISMATCH_INTR_L2_CPU_STATUS, XPT_MEMDMA_MCPB_MISC_DATA_TAGID_MISMATCH_INTR_L2_PCI_MASK_CLEAR
   XPT_MEMDMA_MCPB_MISC_CRC_COMPARE_ERROR_INTR_L2_CPU_STATUS, XPT_MEMDMA_MCPB_MISC_CRC_COMPARE_ERROR_INTR_L2_PCI_MASK_CLEAR
   XPT_WDMA_PCI_INTR_AGGREGATOR_INTR_W0_STATUS, XPT_WDMA_SCPU_INTR_AGGREGATOR_INTR_W1_MASK_CLEAR
   XPT_WDMA_BTP_INTR_L2_CPU_STATUS, XPT_WDMA_BTP_INTR_L2_SCPU_MASK_CLEAR
   XPT_WDMA_OVERFLOW_INTR_L2_CPU_STATUS, XPT_WDMA_OVERFLOW_INTR_L2_SCPU_MASK_CLEAR
   XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS, XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR
   XPT_WDMA_PM_INTR_L2_CPU_STATUS, XPT_WDMA_PM_INTR_L2_SCPU_MASK_CLEAR
   XPT_WDMA_PM_RESULTS_INPUT_DATA_MOVED, XPT_WDMA_PM_RESULTS_CHAN_SLEEP
   XPT_MEMDMA_XMEMIF_INTR_STATUS_REG
   XPT_MEMDMA_XMEMIF_WR_DEBUG, XPT_MEMDMA_XMEMIF_RD_DEBUG1
   XPT_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS, XPT_MCPB_PCI_INTR_AGGREGATOR_INTR_W1_MASK_CLEAR
   XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS, XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR
   XPT_MCPB_MISC_FALSE_WAKE_INTR_L2_CPU_STATUS, XPT_MCPB_MISC_FALSE_WAKE_INTR_L2_PCI_MASK_CLEAR
   XPT_MCPB_MISC_OOS_INTR_L2_CPU_STATUS, XPT_MCPB_MISC_OOS_INTR_L2_PCI_MASK_CLEAR
   XPT_MCPB_MISC_TS_PARITY_ERR_INTR_L2_CPU_STATUS, XPT_MCPB_MISC_TS_PARITY_ERR_INTR_L2_PCI_MASK_CLEAR
   XPT_MCPB_MISC_TEI_INTR_L2_CPU_STATUS, XPT_MCPB_MISC_TEI_INTR_L2_PCI_MASK_CLEAR
   XPT_MCPB_MISC_ASF_LEN_ERR_INTR_L2_CPU_STATUS, XPT_MCPB_MISC_ASF_LEN_ERR_INTR_L2_PCI_MASK_CLEAR
   XPT_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_CPU_STATUS, XPT_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_PCI_MASK_CLEAR
   XPT_MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR_L2_CPU_STATUS, XPT_MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR_L2_PCI_MASK_CLEAR
   XPT_MCPB_MISC_ASF_PROTOCOL_ERR_INTR_L2_CPU_STATUS, XPT_MCPB_MISC_ASF_PROTOCOL_ERR_INTR_L2_PCI_MASK_CLEAR
   XPT_MCPB_MISC_ASF_PADDING_LEN_ERR_INTR_L2_CPU_STATUS, XPT_MCPB_MISC_ASF_PADDING_LEN_ERR_INTR_L2_PCI_MASK_CLEAR
   XPT_MCPB_MISC_TS_RANGE_ERR_INTR_L2_CPU_STATUS, XPT_MCPB_MISC_TS_RANGE_ERR_INTR_L2_PCI_MASK_CLEAR
   XPT_MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR_L2_CPU_STATUS, XPT_MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR_L2_PCI_MASK_CLEAR
   XPT_MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR_L2_CPU_STATUS, XPT_MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR_L2_PCI_MASK_CLEAR
   XPT_MCPB_MISC_DESC_TAGID_MISMATCH_INTR_L2_CPU_STATUS, XPT_MCPB_MISC_DESC_TAGID_MISMATCH_INTR_L2_PCI_MASK_CLEAR
   XPT_MCPB_MISC_DATA_TAGID_MISMATCH_INTR_L2_CPU_STATUS, XPT_MCPB_MISC_DATA_TAGID_MISMATCH_INTR_L2_PCI_MASK_CLEAR
   XPT_MCPB_MISC_CRC_COMPARE_ERROR_INTR_L2_CPU_STATUS, XPT_MCPB_MISC_CRC_COMPARE_ERROR_INTR_L2_PCI_MASK_CLEAR
   XPT_SECURE_BUS_IF_DUMMY
endrangedef

includelist XPT_SRAM_LIST
  range XPT_SRAM_INCL_REGS
endincludelist

excludelist XPT_REG_SAVE_LIST
  range XPT_SRAM_INCL_REGS
  range XPT_NON_SRAM_EXCL_REGS
endexcludelist
