

================================================================
== Vivado HLS Report for 'tx_pkg_arbiter_512_s'
================================================================
* Date:           Mon Mar  1 13:03:36 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     4.036|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.03>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%state_load = load i3* @state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2425]   --->   Operation 3 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%info_type_load = load i1* @info_type, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2558]   --->   Operation 4 'load' 'info_type_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%info_words_V_load = load i29* @info_words_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2469]   --->   Operation 5 'load' 'info_words_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t_V = load i8* @wordCounter_V, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2460]   --->   Operation 6 'load' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.80ns)   --->   "switch i3 %state_load, label %._crit_edge2.i [
    i3 0, label %0
    i3 -4, label %4
    i3 -3, label %5
    i3 1, label %6
    i3 2, label %7
    i3 3, label %9
    i3 -2, label %10
  ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2425]   --->   Operation 7 'switch' <Predicate = true> <Delay = 0.80>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %s_axis_tx_data_V_data_V, i64* %s_axis_tx_data_V_keep_V, i1* %s_axis_tx_data_V_last_V, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2567]   --->   Operation 8 'nbreadreq' 'tmp_6' <Predicate = (state_load == 6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 9 [1/1] (0.80ns)   --->   "br i1 %tmp_6, label %._crit_edge24.i, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2567]   --->   Operation 9 'br' <Predicate = (state_load == 6)> <Delay = 0.80>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_203 = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %s_axis_tx_data_V_data_V, i64* %s_axis_tx_data_V_keep_V, i1* %s_axis_tx_data_V_last_V)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2569]   --->   Operation 10 'read' 'empty_203' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_data_V_14 = extractvalue { i512, i64, i1 } %empty_203, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2569]   --->   Operation 11 'extractvalue' 'tmp_data_V_14' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_keep_V_14 = extractvalue { i512, i64, i1 } %empty_203, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2569]   --->   Operation 12 'extractvalue' 'tmp_keep_V_14' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_last_V_16 = extractvalue { i512, i64, i1 } %empty_203, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2569]   --->   Operation 13 'extractvalue' 'tmp_last_V_16' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.76ns)   --->   "%add_ln700_5 = add i8 %t_V, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2570]   --->   Operation 14 'add' 'add_ln700_5' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.84ns)   --->   "%icmp_ln879_5 = icmp eq i8 %add_ln700_5, 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2575]   --->   Operation 15 'icmp' 'icmp_ln879_5' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "br i1 %icmp_ln879_5, label %._crit_edge26.i, label %._crit_edge25.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2575]   --->   Operation 16 'br' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.65>
ST_1 : Operation 17 [1/1] (0.98ns)   --->   "%add_ln701_4 = add i29 %info_words_V_load, -16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2579]   --->   Operation 17 'add' 'add_ln701_4' <Predicate = (state_load == 6 & tmp_6 & icmp_ln879_5)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.73ns)   --->   "store i29 %add_ln701_4, i29* @info_words_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2579]   --->   Operation 18 'store' <Predicate = (state_load == 6 & tmp_6 & icmp_ln879_5)> <Delay = 0.73>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node and_ln2580)   --->   "%xor_ln2580 = xor i1 %info_type_load, true" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2580]   --->   Operation 19 'xor' 'xor_ln2580' <Predicate = (state_load == 6 & tmp_6 & icmp_ln879_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.01ns)   --->   "%icmp_ln899_1 = icmp ult i29 %add_ln701_4, 17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2580]   --->   Operation 20 'icmp' 'icmp_ln899_1' <Predicate = (state_load == 6 & tmp_6 & icmp_ln879_5)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln2580 = and i1 %icmp_ln899_1, %xor_ln2580" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2580]   --->   Operation 21 'and' 'and_ln2580' <Predicate = (state_load == 6 & tmp_6 & icmp_ln879_5)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.28ns)   --->   "%or_ln2580 = or i1 %tmp_last_V_16, %and_ln2580" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2580]   --->   Operation 22 'or' 'or_ln2580' <Predicate = (state_load == 6 & tmp_6 & icmp_ln879_5)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.20ns)   --->   "%select_ln2580 = select i1 %and_ln2580, i3 -4, i3 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2580]   --->   Operation 23 'select' 'select_ln2580' <Predicate = (state_load == 6 & tmp_6 & icmp_ln879_5)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "br label %._crit_edge25.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2584]   --->   Operation 24 'br' <Predicate = (state_load == 6 & tmp_6 & icmp_ln879_5)> <Delay = 0.65>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%state_flag_20_i = phi i1 [ %or_ln2580, %._crit_edge26.i ], [ %tmp_last_V_16, %._crit_edge24.i ]"   --->   Operation 25 'phi' 'state_flag_20_i' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%state_new_20_i = phi i3 [ %select_ln2580, %._crit_edge26.i ], [ 0, %._crit_edge24.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2580]   --->   Operation 26 'phi' 'state_new_20_i' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%wordCounter_V_new_11 = phi i8 [ 0, %._crit_edge26.i ], [ %add_ln700_5, %._crit_edge24.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2570]   --->   Operation 27 'phi' 'wordCounter_V_new_11' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.80ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2586]   --->   Operation 28 'br' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.80>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %s_axis_mem_read_data_V_data_V, i64* %s_axis_mem_read_data_V_keep_V, i1* %s_axis_mem_read_data_V_last_V, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2545]   --->   Operation 29 'nbreadreq' 'tmp_5' <Predicate = (state_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 30 [1/1] (0.80ns)   --->   "br i1 %tmp_5, label %._crit_edge19.i, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2545]   --->   Operation 30 'br' <Predicate = (state_load == 3)> <Delay = 0.80>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_202 = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %s_axis_mem_read_data_V_data_V, i64* %s_axis_mem_read_data_V_keep_V, i1* %s_axis_mem_read_data_V_last_V)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2547]   --->   Operation 31 'read' 'empty_202' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_V_13 = extractvalue { i512, i64, i1 } %empty_202, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2547]   --->   Operation 32 'extractvalue' 'tmp_data_V_13' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_keep_V_13 = extractvalue { i512, i64, i1 } %empty_202, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2547]   --->   Operation 33 'extractvalue' 'tmp_keep_V_13' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_last_V_15 = extractvalue { i512, i64, i1 } %empty_202, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2547]   --->   Operation 34 'extractvalue' 'tmp_last_V_15' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.76ns)   --->   "%add_ln700_4 = add i8 %t_V, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2548]   --->   Operation 35 'add' 'add_ln700_4' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.84ns)   --->   "%icmp_ln879_4 = icmp eq i8 %add_ln700_4, 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2553]   --->   Operation 36 'icmp' 'icmp_ln879_4' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.65ns)   --->   "br i1 %icmp_ln879_4, label %._crit_edge21.i, label %._crit_edge20.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2553]   --->   Operation 37 'br' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.65>
ST_1 : Operation 38 [1/1] (0.98ns)   --->   "%add_ln701_3 = add i29 %info_words_V_load, -16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2557]   --->   Operation 38 'add' 'add_ln701_3' <Predicate = (state_load == 3 & tmp_5 & icmp_ln879_4)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.73ns)   --->   "store i29 %add_ln701_3, i29* @info_words_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2557]   --->   Operation 39 'store' <Predicate = (state_load == 3 & tmp_5 & icmp_ln879_4)> <Delay = 0.73>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln2558)   --->   "%xor_ln2558 = xor i1 %info_type_load, true" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2558]   --->   Operation 40 'xor' 'xor_ln2558' <Predicate = (state_load == 3 & tmp_5 & icmp_ln879_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.01ns)   --->   "%icmp_ln899 = icmp ult i29 %add_ln701_3, 17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2558]   --->   Operation 41 'icmp' 'icmp_ln899' <Predicate = (state_load == 3 & tmp_5 & icmp_ln879_4)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln2558 = and i1 %icmp_ln899, %xor_ln2558" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2558]   --->   Operation 42 'and' 'and_ln2558' <Predicate = (state_load == 3 & tmp_5 & icmp_ln879_4)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.28ns)   --->   "%or_ln2558 = or i1 %tmp_last_V_15, %and_ln2558" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2558]   --->   Operation 43 'or' 'or_ln2558' <Predicate = (state_load == 3 & tmp_5 & icmp_ln879_4)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.65ns)   --->   "br label %._crit_edge20.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2562]   --->   Operation 44 'br' <Predicate = (state_load == 3 & tmp_5 & icmp_ln879_4)> <Delay = 0.65>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%state_flag_16_i = phi i1 [ %or_ln2558, %._crit_edge21.i ], [ %tmp_last_V_15, %._crit_edge19.i ]"   --->   Operation 45 'phi' 'state_flag_16_i' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%state_new_16_i = phi i1 [ %and_ln2558, %._crit_edge21.i ], [ false, %._crit_edge19.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2558]   --->   Operation 46 'phi' 'state_new_16_i' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%wordCounter_V_new_9_s = phi i8 [ 0, %._crit_edge21.i ], [ %add_ln700_4, %._crit_edge19.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2548]   --->   Operation 47 'phi' 'wordCounter_V_new_9_s' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i1 %state_new_16_i to i3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2563]   --->   Operation 48 'zext' 'zext_ln162' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.80ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2564]   --->   Operation 49 'br' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.80>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %s_axis_mem_read_data_V_data_V, i64* %s_axis_mem_read_data_V_keep_V, i1* %s_axis_mem_read_data_V_last_V, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2521]   --->   Operation 50 'nbreadreq' 'tmp_4' <Predicate = (state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 51 [1/1] (0.80ns)   --->   "br i1 %tmp_4, label %._crit_edge16.i, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2521]   --->   Operation 51 'br' <Predicate = (state_load == 2)> <Delay = 0.80>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty_201 = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %s_axis_mem_read_data_V_data_V, i64* %s_axis_mem_read_data_V_keep_V, i1* %s_axis_mem_read_data_V_last_V)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2523]   --->   Operation 52 'read' 'empty_201' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_data_V_12 = extractvalue { i512, i64, i1 } %empty_201, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2523]   --->   Operation 53 'extractvalue' 'tmp_data_V_12' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_keep_V_12 = extractvalue { i512, i64, i1 } %empty_201, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2523]   --->   Operation 54 'extractvalue' 'tmp_keep_V_12' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_last_V_14 = extractvalue { i512, i64, i1 } %empty_201, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2523]   --->   Operation 55 'extractvalue' 'tmp_last_V_14' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.76ns)   --->   "%add_ln700_3 = add i8 %t_V, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2529]   --->   Operation 56 'add' 'add_ln700_3' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.84ns)   --->   "%icmp_ln879_3 = icmp eq i8 %add_ln700_3, 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2534]   --->   Operation 57 'icmp' 'icmp_ln879_3' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.65ns)   --->   "br i1 %icmp_ln879_3, label %8, label %._crit_edge17.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2534]   --->   Operation 58 'br' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.65>
ST_1 : Operation 59 [1/1] (0.98ns)   --->   "%add_ln701_2 = add i29 %info_words_V_load, -16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2538]   --->   Operation 59 'add' 'add_ln701_2' <Predicate = (state_load == 2 & tmp_4 & icmp_ln879_3)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.73ns)   --->   "store i29 %add_ln701_2, i29* @info_words_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2538]   --->   Operation 60 'store' <Predicate = (state_load == 2 & tmp_4 & icmp_ln879_3)> <Delay = 0.73>
ST_1 : Operation 61 [1/1] (0.65ns)   --->   "br label %._crit_edge17.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2540]   --->   Operation 61 'br' <Predicate = (state_load == 2 & tmp_4 & icmp_ln879_3)> <Delay = 0.65>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_last_V_9 = phi i1 [ true, %8 ], [ %tmp_last_V_14, %._crit_edge16.i ]"   --->   Operation 62 'phi' 'tmp_last_V_9' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%phi_ln162_1 = phi i3 [ 3, %8 ], [ 0, %._crit_edge16.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2541]   --->   Operation 63 'phi' 'phi_ln162_1' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%wordCounter_V_new_7_s = phi i8 [ 0, %8 ], [ %add_ln700_3, %._crit_edge16.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2529]   --->   Operation 64 'phi' 'wordCounter_V_new_7_s' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.80ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2542]   --->   Operation 65 'br' <Predicate = (state_load == 2 & tmp_4)> <Delay = 0.80>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %s_axis_mem_read_data_V_data_V, i64* %s_axis_mem_read_data_V_keep_V, i1* %s_axis_mem_read_data_V_last_V, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2498]   --->   Operation 66 'nbreadreq' 'tmp_3' <Predicate = (state_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 67 [1/1] (0.80ns)   --->   "br i1 %tmp_3, label %._crit_edge12.i, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2498]   --->   Operation 67 'br' <Predicate = (state_load == 1)> <Delay = 0.80>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%empty_200 = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %s_axis_mem_read_data_V_data_V, i64* %s_axis_mem_read_data_V_keep_V, i1* %s_axis_mem_read_data_V_last_V)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2500]   --->   Operation 68 'read' 'empty_200' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_data_V_11 = extractvalue { i512, i64, i1 } %empty_200, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2500]   --->   Operation 69 'extractvalue' 'tmp_data_V_11' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_keep_V_11 = extractvalue { i512, i64, i1 } %empty_200, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2500]   --->   Operation 70 'extractvalue' 'tmp_keep_V_11' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i1 } %empty_200, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2500]   --->   Operation 71 'extractvalue' 'tmp_last_V' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.76ns)   --->   "%add_ln700_2 = add i8 %t_V, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2501]   --->   Operation 72 'add' 'add_ln700_2' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.84ns)   --->   "%icmp_ln879_2 = icmp eq i8 %add_ln700_2, 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2506]   --->   Operation 73 'icmp' 'icmp_ln879_2' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.65ns)   --->   "br i1 %icmp_ln879_2, label %._crit_edge14.i, label %._crit_edge13.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2506]   --->   Operation 74 'br' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.65>
ST_1 : Operation 75 [1/1] (0.98ns)   --->   "%add_ln701_1 = add i29 %info_words_V_load, -16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2510]   --->   Operation 75 'add' 'add_ln701_1' <Predicate = (state_load == 1 & tmp_3 & icmp_ln879_2)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.73ns)   --->   "store i29 %add_ln701_1, i29* @info_words_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2510]   --->   Operation 76 'store' <Predicate = (state_load == 1 & tmp_3 & icmp_ln879_2)> <Delay = 0.73>
ST_1 : Operation 77 [1/1] (1.01ns)   --->   "%icmp_ln895_1 = icmp ugt i29 %add_ln701_1, 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2512]   --->   Operation 77 'icmp' 'icmp_ln895_1' <Predicate = (state_load == 1 & tmp_3 & icmp_ln879_2)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.28ns)   --->   "%or_ln2512 = or i1 %tmp_last_V, %icmp_ln895_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2512]   --->   Operation 78 'or' 'or_ln2512' <Predicate = (state_load == 1 & tmp_3 & icmp_ln879_2)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.20ns)   --->   "%select_ln2516 = select i1 %icmp_ln895_1, i3 3, i3 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2516]   --->   Operation 79 'select' 'select_ln2516' <Predicate = (state_load == 1 & tmp_3 & icmp_ln879_2)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.65ns)   --->   "br label %._crit_edge13.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2516]   --->   Operation 80 'br' <Predicate = (state_load == 1 & tmp_3 & icmp_ln879_2)> <Delay = 0.65>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%state_flag_9_i = phi i1 [ %or_ln2512, %._crit_edge14.i ], [ %tmp_last_V, %._crit_edge12.i ]"   --->   Operation 81 'phi' 'state_flag_9_i' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%phi_ln162 = phi i3 [ %select_ln2516, %._crit_edge14.i ], [ 0, %._crit_edge12.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2517]   --->   Operation 82 'phi' 'phi_ln162' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%wordCounter_V_new_5_s = phi i8 [ 0, %._crit_edge14.i ], [ %add_ln700_2, %._crit_edge12.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2501]   --->   Operation 83 'phi' 'wordCounter_V_new_5_s' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.80ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2518]   --->   Operation 84 'br' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.80>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %s_axis_tx_data_V_data_V, i64* %s_axis_tx_data_V_keep_V, i1* %s_axis_tx_data_V_last_V, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2480]   --->   Operation 85 'nbreadreq' 'tmp_2' <Predicate = (state_load == 5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 86 [1/1] (0.80ns)   --->   "br i1 %tmp_2, label %._crit_edge9.i, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2480]   --->   Operation 86 'br' <Predicate = (state_load == 5)> <Delay = 0.80>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%empty_199 = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %s_axis_tx_data_V_data_V, i64* %s_axis_tx_data_V_keep_V, i1* %s_axis_tx_data_V_last_V)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2482]   --->   Operation 87 'read' 'empty_199' <Predicate = (state_load == 5 & tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i64, i1 } %empty_199, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2482]   --->   Operation 88 'extractvalue' 'tmp_data_V' <Predicate = (state_load == 5 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i512, i64, i1 } %empty_199, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2482]   --->   Operation 89 'extractvalue' 'tmp_keep_V' <Predicate = (state_load == 5 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_last_V_13 = extractvalue { i512, i64, i1 } %empty_199, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2482]   --->   Operation 90 'extractvalue' 'tmp_last_V_13' <Predicate = (state_load == 5 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.76ns)   --->   "%add_ln700_1 = add i8 %t_V, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2483]   --->   Operation 91 'add' 'add_ln700_1' <Predicate = (state_load == 5 & tmp_2)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.84ns)   --->   "%icmp_ln879_1 = icmp eq i8 %add_ln700_1, 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2488]   --->   Operation 92 'icmp' 'icmp_ln879_1' <Predicate = (state_load == 5 & tmp_2)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.39ns)   --->   "%select_ln2488 = select i1 %icmp_ln879_1, i8 0, i8 %add_ln700_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2488]   --->   Operation 93 'select' 'select_ln2488' <Predicate = (state_load == 5 & tmp_2)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.28ns)   --->   "%currWord_last_V_1 = or i1 %tmp_last_V_13, %icmp_ln879_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2488]   --->   Operation 94 'or' 'currWord_last_V_1' <Predicate = (state_load == 5 & tmp_2)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.80ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2495]   --->   Operation 95 'br' <Predicate = (state_load == 5 & tmp_2)> <Delay = 0.80>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %s_axis_tx_data_V_data_V, i64* %s_axis_tx_data_V_keep_V, i1* %s_axis_tx_data_V_last_V, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2457]   --->   Operation 96 'nbreadreq' 'tmp_1' <Predicate = (state_load == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 97 [1/1] (0.80ns)   --->   "br i1 %tmp_1, label %._crit_edge5.i, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2457]   --->   Operation 97 'br' <Predicate = (state_load == 4)> <Delay = 0.80>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%empty_198 = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %s_axis_tx_data_V_data_V, i64* %s_axis_tx_data_V_keep_V, i1* %s_axis_tx_data_V_last_V)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2459]   --->   Operation 98 'read' 'empty_198' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_data_V_10 = extractvalue { i512, i64, i1 } %empty_198, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2459]   --->   Operation 99 'extractvalue' 'tmp_data_V_10' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_keep_V_10 = extractvalue { i512, i64, i1 } %empty_198, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2459]   --->   Operation 100 'extractvalue' 'tmp_keep_V_10' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_last_V_12 = extractvalue { i512, i64, i1 } %empty_198, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2459]   --->   Operation 101 'extractvalue' 'tmp_last_V_12' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.76ns)   --->   "%add_ln700 = add i8 %t_V, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2460]   --->   Operation 102 'add' 'add_ln700' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.84ns)   --->   "%icmp_ln879 = icmp eq i8 %add_ln700, 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2465]   --->   Operation 103 'icmp' 'icmp_ln879' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.65ns)   --->   "br i1 %icmp_ln879, label %._crit_edge7.i, label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2465]   --->   Operation 104 'br' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.65>
ST_1 : Operation 105 [1/1] (0.98ns)   --->   "%add_ln701 = add i29 %info_words_V_load, -16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2469]   --->   Operation 105 'add' 'add_ln701' <Predicate = (state_load == 4 & tmp_1 & icmp_ln879)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.73ns)   --->   "store i29 %add_ln701, i29* @info_words_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2469]   --->   Operation 106 'store' <Predicate = (state_load == 4 & tmp_1 & icmp_ln879)> <Delay = 0.73>
ST_1 : Operation 107 [1/1] (1.01ns)   --->   "%icmp_ln895 = icmp ugt i29 %add_ln701, 16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2471]   --->   Operation 107 'icmp' 'icmp_ln895' <Predicate = (state_load == 4 & tmp_1 & icmp_ln879)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.28ns)   --->   "%or_ln2471 = or i1 %tmp_last_V_12, %icmp_ln895" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2471]   --->   Operation 108 'or' 'or_ln2471' <Predicate = (state_load == 4 & tmp_1 & icmp_ln879)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.17ns)   --->   "%select_ln2471 = select i1 %icmp_ln895, i2 -2, i2 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2471]   --->   Operation 109 'select' 'select_ln2471' <Predicate = (state_load == 4 & tmp_1 & icmp_ln879)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.65ns)   --->   "br label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2475]   --->   Operation 110 'br' <Predicate = (state_load == 4 & tmp_1 & icmp_ln879)> <Delay = 0.65>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%state_flag_3_i = phi i1 [ %or_ln2471, %._crit_edge7.i ], [ %tmp_last_V_12, %._crit_edge5.i ]"   --->   Operation 111 'phi' 'state_flag_3_i' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%state_new_3_i = phi i2 [ %select_ln2471, %._crit_edge7.i ], [ 0, %._crit_edge5.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2471]   --->   Operation 112 'phi' 'state_new_3_i' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%wordCounter_V_new_1_s = phi i8 [ 0, %._crit_edge7.i ], [ %add_ln700, %._crit_edge5.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2460]   --->   Operation 113 'phi' 'wordCounter_V_new_1_s' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln162 = sext i2 %state_new_3_i to i3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2476]   --->   Operation 114 'sext' 'sext_ln162' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.80ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2477]   --->   Operation 115 'br' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.80>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P.i1P.i29P(i1* @tx_pkgInfoFifo_V_typ, i1* @tx_pkgInfoFifo_V_sou, i29* @tx_pkgInfoFifo_V_wor, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2428]   --->   Operation 116 'nbreadreq' 'tmp' <Predicate = (state_load == 0)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 2> <FIFO>
ST_1 : Operation 117 [1/1] (0.80ns)   --->   "br i1 %tmp, label %1, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2428]   --->   Operation 117 'br' <Predicate = (state_load == 0)> <Delay = 0.80>
ST_1 : Operation 118 [1/1] (1.83ns)   --->   "%empty = call { i1, i1, i29 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i1P.i29P(i1* @tx_pkgInfoFifo_V_typ, i1* @tx_pkgInfoFifo_V_sou, i29* @tx_pkgInfoFifo_V_wor)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2430]   --->   Operation 118 'read' 'empty' <Predicate = (state_load == 0 & tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 2> <FIFO>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_type = extractvalue { i1, i1, i29 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2430]   --->   Operation 119 'extractvalue' 'tmp_type' <Predicate = (state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_source = extractvalue { i1, i1, i29 } %empty, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2430]   --->   Operation 120 'extractvalue' 'tmp_source' <Predicate = (state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_words_V = extractvalue { i1, i1, i29 } %empty, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2430]   --->   Operation 121 'extractvalue' 'tmp_words_V' <Predicate = (state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "store i1 %tmp_type, i1* @info_type, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:98->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2430]   --->   Operation 122 'store' <Predicate = (state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.73ns)   --->   "store i29 %tmp_words_V, i29* @info_words_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:98->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2430]   --->   Operation 123 'store' <Predicate = (state_load == 0 & tmp)> <Delay = 0.73>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %tmp_source, label %3, label %2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2432]   --->   Operation 124 'br' <Predicate = (state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.20ns)   --->   "%select_ln2434 = select i1 %tmp_type, i3 2, i3 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2434]   --->   Operation 125 'select' 'select_ln2434' <Predicate = (state_load == 0 & tmp & !tmp_source)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.80ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2442]   --->   Operation 126 'br' <Predicate = (state_load == 0 & tmp & !tmp_source)> <Delay = 0.80>
ST_1 : Operation 127 [1/1] (0.20ns)   --->   "%select_ln2445 = select i1 %tmp_type, i3 -3, i3 -4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2445]   --->   Operation 127 'select' 'select_ln2445' <Predicate = (state_load == 0 & tmp & tmp_source)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.80ns)   --->   "br label %._crit_edge2.i"   --->   Operation 128 'br' <Predicate = (state_load == 0 & tmp & tmp_source)> <Delay = 0.80>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%state_flag_22_i = phi i1 [ false, %entry ], [ false, %0 ], [ true, %3 ], [ true, %2 ], [ %state_flag_3_i, %._crit_edge6.i ], [ false, %4 ], [ %tmp_last_V_13, %._crit_edge9.i ], [ false, %5 ], [ %state_flag_9_i, %._crit_edge13.i ], [ false, %6 ], [ %tmp_last_V_9, %._crit_edge17.i ], [ false, %7 ], [ %state_flag_16_i, %._crit_edge20.i ], [ false, %9 ], [ %state_flag_20_i, %._crit_edge25.i ], [ false, %10 ]"   --->   Operation 129 'phi' 'state_flag_22_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%state_new_22_i = phi i3 [ undef, %entry ], [ undef, %0 ], [ %select_ln2445, %3 ], [ %select_ln2434, %2 ], [ %sext_ln162, %._crit_edge6.i ], [ undef, %4 ], [ 0, %._crit_edge9.i ], [ 0, %5 ], [ %phi_ln162, %._crit_edge13.i ], [ undef, %6 ], [ %phi_ln162_1, %._crit_edge17.i ], [ undef, %7 ], [ %zext_ln162, %._crit_edge20.i ], [ undef, %9 ], [ %state_new_20_i, %._crit_edge25.i ], [ undef, %10 ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2445]   --->   Operation 130 'phi' 'state_new_22_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%wordCounter_V_flag_1 = phi i1 [ false, %entry ], [ false, %0 ], [ true, %3 ], [ true, %2 ], [ true, %._crit_edge6.i ], [ false, %4 ], [ true, %._crit_edge9.i ], [ false, %5 ], [ true, %._crit_edge13.i ], [ false, %6 ], [ true, %._crit_edge17.i ], [ false, %7 ], [ true, %._crit_edge20.i ], [ false, %9 ], [ true, %._crit_edge25.i ], [ false, %10 ]"   --->   Operation 131 'phi' 'wordCounter_V_flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%wordCounter_V_new_13 = phi i8 [ undef, %entry ], [ 0, %0 ], [ 0, %3 ], [ 0, %2 ], [ %wordCounter_V_new_1_s, %._crit_edge6.i ], [ undef, %4 ], [ %select_ln2488, %._crit_edge9.i ], [ undef, %5 ], [ %wordCounter_V_new_5_s, %._crit_edge13.i ], [ undef, %6 ], [ %wordCounter_V_new_7_s, %._crit_edge17.i ], [ undef, %7 ], [ %wordCounter_V_new_9_s, %._crit_edge20.i ], [ undef, %9 ], [ %wordCounter_V_new_11, %._crit_edge25.i ], [ undef, %10 ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2460]   --->   Operation 132 'phi' 'wordCounter_V_new_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %wordCounter_V_flag_1, label %mergeST2.i, label %._crit_edge2.new3.i"   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "store i8 %wordCounter_V_new_13, i8* @wordCounter_V, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2431]   --->   Operation 134 'store' <Predicate = (wordCounter_V_flag_1)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %state_flag_22_i, label %mergeST.i, label %"tx_pkg_arbiter<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2471]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "store i3 %state_new_22_i, i3* @state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2447]   --->   Operation 136 'store' <Predicate = (state_flag_22_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_pkgInfoFifo_V_sou, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_pkgInfoFifo_V_typ, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i29* @tx_pkgInfoFifo_V_wor, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_rawPayFifo_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_rawPayFifo_V_keep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_rawPayFifo_V_last, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_rethMerge2rethShi_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_rethMerge2rethShi_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_rethMerge2rethShi_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_split2aethShift_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_split2aethShift_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_split2aethShift_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %s_axis_mem_read_data_V_data_V, i64* %s_axis_mem_read_data_V_keep_V, i1* %s_axis_mem_read_data_V_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %s_axis_tx_data_V_data_V, i64* %s_axis_tx_data_V_keep_V, i1* %s_axis_tx_data_V_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2416]   --->   Operation 151 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_last_V_11 = phi i1 [ true, %._crit_edge26.i ], [ %tmp_last_V_16, %._crit_edge24.i ]"   --->   Operation 152 'phi' 'tmp_last_V_11' <Predicate = (state_load == 6 & tmp_6)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_rawPayFifo_V_data, i64* @tx_rawPayFifo_V_keep, i1* @tx_rawPayFifo_V_last, i512 %tmp_data_V_14, i64 %tmp_keep_V_14, i1 %tmp_last_V_11)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2585]   --->   Operation 153 'write' <Predicate = (state_load == 6 & tmp_6)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_last_V_10 = phi i1 [ true, %._crit_edge21.i ], [ %tmp_last_V_15, %._crit_edge19.i ]"   --->   Operation 154 'phi' 'tmp_last_V_10' <Predicate = (state_load == 3 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_rawPayFifo_V_data, i64* @tx_rawPayFifo_V_keep, i1* @tx_rawPayFifo_V_last, i512 %tmp_data_V_13, i64 %tmp_keep_V_13, i1 %tmp_last_V_10)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2563]   --->   Operation 155 'write' <Predicate = (state_load == 3 & tmp_5)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 156 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_rethMerge2rethShi_3, i64* @tx_rethMerge2rethShi_5, i1* @tx_rethMerge2rethShi_6, i512 %tmp_data_V_12, i64 %tmp_keep_V_12, i1 %tmp_last_V_9)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2541]   --->   Operation 156 'write' <Predicate = (state_load == 2 & tmp_4)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_last_V_8 = phi i1 [ true, %._crit_edge14.i ], [ %tmp_last_V, %._crit_edge12.i ]"   --->   Operation 157 'phi' 'tmp_last_V_8' <Predicate = (state_load == 1 & tmp_3)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_split2aethShift_V_1, i64* @tx_split2aethShift_V_2, i1* @tx_split2aethShift_V, i512 %tmp_data_V_11, i64 %tmp_keep_V_11, i1 %tmp_last_V_8)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2517]   --->   Operation 158 'write' <Predicate = (state_load == 1 & tmp_3)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 159 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_rethMerge2rethShi_3, i64* @tx_rethMerge2rethShi_5, i1* @tx_rethMerge2rethShi_6, i512 %tmp_data_V, i64 %tmp_keep_V, i1 %currWord_last_V_1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2493]   --->   Operation 159 'write' <Predicate = (state_load == 5 & tmp_2)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_last_V_7 = phi i1 [ true, %._crit_edge7.i ], [ %tmp_last_V_12, %._crit_edge5.i ]"   --->   Operation 160 'phi' 'tmp_last_V_7' <Predicate = (state_load == 4 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_split2aethShift_V_1, i64* @tx_split2aethShift_V_2, i1* @tx_split2aethShift_V, i512 %tmp_data_V_10, i64 %tmp_keep_V_10, i1 %tmp_last_V_7)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2476]   --->   Operation 161 'write' <Predicate = (state_load == 4 & tmp_1)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "br label %._crit_edge2.new3.i"   --->   Operation 162 'br' <Predicate = (wordCounter_V_flag_1)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "br label %"tx_pkg_arbiter<512>.exit""   --->   Operation 163 'br' <Predicate = (state_flag_22_i)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 164 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 4.04ns
The critical path consists of the following:
	'load' operation ('info_words_V_load', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2469) on static variable 'info_words_V' [40]  (0 ns)
	'add' operation ('add_ln701_4', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2579) [55]  (0.985 ns)
	'icmp' operation ('icmp_ln899_1', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2580) [58]  (1.01 ns)
	'and' operation ('and_ln2580', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2580) [59]  (0.287 ns)
	'or' operation ('or_ln2580', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2580) [60]  (0.287 ns)
	multiplexor before 'phi' operation ('currWord.last.V') with incoming values : ('tmp.last.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2569) ('or_ln2580', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2580) [64]  (0.656 ns)
	'phi' operation ('currWord.last.V') with incoming values : ('tmp.last.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2569) ('or_ln2580', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2580) [64]  (0 ns)
	multiplexor before 'phi' operation ('tmp.last.V') with incoming values : ('tmp.last.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2569) ('or_ln2580', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2580) ('tmp.last.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2547) ('or_ln2558', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2558) ('tmp.last.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2523) ('tmp.last.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2500) ('or_ln2512', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2512) ('tmp.last.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2482) ('tmp.last.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2459) ('or_ln2471', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2471) [201]  (0.809 ns)
	'phi' operation ('tmp.last.V') with incoming values : ('tmp.last.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2569) ('or_ln2580', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2580) ('tmp.last.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2547) ('or_ln2558', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2558) ('tmp.last.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2523) ('tmp.last.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2500) ('or_ln2512', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2512) ('tmp.last.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2482) ('tmp.last.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2459) ('or_ln2471', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2471) [201]  (0 ns)

 <State 2>: 1.84ns
The critical path consists of the following:
	'phi' operation ('currWord.last.V') with incoming values : ('tmp.last.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2569) [67]  (0 ns)
	fifo write on port 'tx_rawPayFifo_V_data' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2585) [68]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
