// Seed: 2013171319
module module_0 (
    output wor id_0,
    output supply1 id_1,
    input uwire id_2,
    output supply1 id_3
);
  assign id_0 = 1'h0;
  assign id_0 = 1;
  assign id_1 = id_2 / id_2;
  wire id_5 = id_5;
  tri1 id_6;
  assign id_3 = id_6;
  tri1 id_7 = 1;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    output wor id_2,
    input tri id_3,
    output wor id_4,
    input tri id_5,
    output supply1 id_6,
    output wor id_7,
    output tri1 id_8,
    input tri1 id_9,
    input wor id_10,
    input supply0 id_11,
    input supply0 id_12,
    output tri1 id_13,
    input wor id_14,
    output tri1 id_15,
    output tri0 id_16,
    input wor id_17,
    output tri1 id_18
);
  module_0(
      id_4, id_18, id_12, id_4
  );
endmodule
