{"Summary": {"Total On-Chip Power (W)": "0.069", "Design Power Budget (W)": "Unspecified*", "Power Budget Margin (W)": "NA", "Dynamic (W)": "0.011", "Device Static (W)": "0.058", "Effective TJA (C/W)": "5.3", "Max Ambient (C)": "84.6", "Junction Temperature (C)": "25.4", "Confidence Level": "Medium", "Setting File": "---", "Simulation Activity File": "---", "Design Nets Matched": "NA"}, "On-Chip Components": [{"On-Chip": "Slice Logic", "Power (W)": "0.011", "Used": "13", "Available": "---", "Utilization (%)": "---"}, {"On-Chip": "CARRY4", "Power (W)": "0.011", "Used": "3", "Available": "3650", "Utilization (%)": "0.08"}, {"On-Chip": "Others", "Power (W)": "0.000", "Used": "2", "Available": "---", "Utilization (%)": "---"}, {"On-Chip": "LUT as Logic", "Power (W)": "0.000", "Used": "8", "Available": "14600", "Utilization (%)": "0.05"}, {"On-Chip": "Signals", "Power (W)": "0.000", "Used": "2", "Available": "---", "Utilization (%)": "---"}, {"On-Chip": "Static Power", "Power (W)": "0.058", "Used": "", "Available": "", "Utilization (%)": ""}, {"On-Chip": "Total", "Power (W)": "0.069", "Used": "", "Available": "", "Utilization (%)": ""}], "Power Supply Summary": [{"Source": "Vccint", "Voltage (V)": "1.000", "Total (A)": "0.016", "Dynamic (A)": "0.011", "Static (A)": "0.005"}, {"Source": "Vccaux", "Voltage (V)": "1.800", "Total (A)": "0.009", "Dynamic (A)": "0.000", "Static (A)": "0.009"}, {"Source": "Vcco33", "Voltage (V)": "3.300", "Total (A)": "0.000", "Dynamic (A)": "0.000", "Static (A)": "0.000"}, {"Source": "Vcco25", "Voltage (V)": "2.500", "Total (A)": "0.000", "Dynamic (A)": "0.000", "Static (A)": "0.000"}, {"Source": "Vcco18", "Voltage (V)": "1.800", "Total (A)": "0.000", "Dynamic (A)": "0.000", "Static (A)": "0.000"}, {"Source": "Vcco15", "Voltage (V)": "1.500", "Total (A)": "0.000", "Dynamic (A)": "0.000", "Static (A)": "0.000"}, {"Source": "Vcco135", "Voltage (V)": "1.350", "Total (A)": "0.000", "Dynamic (A)": "0.000", "Static (A)": "0.000"}, {"Source": "Vcco12", "Voltage (V)": "1.200", "Total (A)": "0.000", "Dynamic (A)": "0.000", "Static (A)": "0.000"}, {"Source": "Vccaux_io", "Voltage (V)": "1.800", "Total (A)": "0.000", "Dynamic (A)": "0.000", "Static (A)": "0.000"}, {"Source": "Vccbram", "Voltage (V)": "1.000", "Total (A)": "0.000", "Dynamic (A)": "0.000", "Static (A)": "0.000"}, {"Source": "Vccadc", "Voltage (V)": "1.800", "Total (A)": "0.020", "Dynamic (A)": "0.000", "Static (A)": "0.020"}], "Confidence Level": [{"User Input Data": "Design implementation state", "Confidence": "High", "Details": "Design is routed", "Action": ""}, {"User Input Data": "Clock nodes activity", "Confidence": "High", "Details": "User specified more than 95% of clocks", "Action": ""}, {"User Input Data": "I/O nodes activity", "Confidence": "High", "Details": "User specified more than 95% of inputs", "Action": ""}, {"User Input Data": "Internal nodes activity", "Confidence": "Medium", "Details": "User specified less than 25% of internal nodes", "Action": "Provide missing internal nodes activity with simulation results or by editing the \"By Resource Type\" views"}, {"User Input Data": "Device models", "Confidence": "High", "Details": "Device models are Production", "Action": ""}, {"User Input Data": "", "Confidence": "", "Details": "", "Action": ""}, {"User Input Data": "Overall confidence level", "Confidence": "Medium", "Details": "", "Action": ""}], "Environment": {"Ambient Temp (C)": "25.0", "ThetaJA (C/W)": "5.3", "Airflow (LFM)": "250", "Heat Sink": "medium (Medium Profile)", "ThetaSA (C/W)": "4.6", "Board Selection": "medium (10\"x10\")", "# of Board Layers": "12to15 (12 to 15 Layers)", "Board Temperature (C)": "25.0"}, "Clock Constraints": [], "By Hierarchy": [{"Name": "bd_0_wrapper", "Power (W)": "0.011"}, {"Name": "bd_0_i", "Power (W)": "0.011"}, {"Name": "hls_inst", "Power (W)": "0.011"}, {"Name": "inst", "Power (W)": "0.011"}]}