#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '+vcs+lic+wait' '-kdb' '-sverilog' '+vc+list' '+vpi' '+vcs+flush+all' '+define+SYNTHESIS+COMMIT_LOG+HEX_FILE="/work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/../rtl/elf2hex/rv64ui-p-andi.hex"' '-o' 'simv' '+lint=TFIPC-L' '-full64' '-F' '/work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/../rtl/lab_1/src/../flist.f' '-top' 'hehe_tb' '-timescale=1ns/1ps' '-v2k_generate' '-debug_access+all' '+incdir+/work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/../rtl/lab_1/src' '+error+10' '+lint=PCWM-L' '-q' 2>&1
