--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 496 paths analyzed, 207 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.034ns.
--------------------------------------------------------------------------------
Slack:                  15.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pn_gen/M_w_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.965ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.711 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pn_gen/M_w_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_1
    SLICE_X12Y37.B2      net (fanout=1)        1.608   M_stage_q_3_1
    SLICE_X12Y37.BMUX    Tilo                  0.326   clk_gen/M_w_q[20]
                                                       Mmux_M_pn_gen_rst11
    SLICE_X10Y36.C4      net (fanout=10)       1.252   M_pn_gen_rst
    SLICE_X10Y36.CLK     Tas                   0.349   M_pn_gen_num[2]
                                                       pn_gen/Mmux_M_w_d231
                                                       pn_gen/M_w_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.965ns (1.105ns logic, 2.860ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  16.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pn_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.897ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.711 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pn_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_1
    SLICE_X12Y37.B2      net (fanout=1)        1.608   M_stage_q_3_1
    SLICE_X12Y37.BMUX    Tilo                  0.326   clk_gen/M_w_q[20]
                                                       Mmux_M_pn_gen_rst11
    SLICE_X10Y36.B4      net (fanout=10)       1.184   M_pn_gen_rst
    SLICE_X10Y36.CLK     Tas                   0.349   M_pn_gen_num[2]
                                                       pn_gen/Mmux_M_w_d121
                                                       pn_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.897ns (1.105ns logic, 2.792ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  16.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pn_gen/M_w_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.702ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.711 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pn_gen/M_w_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_1
    SLICE_X12Y37.B2      net (fanout=1)        1.608   M_stage_q_3_1
    SLICE_X12Y37.BMUX    Tilo                  0.326   clk_gen/M_w_q[20]
                                                       Mmux_M_pn_gen_rst11
    SLICE_X10Y36.CE      net (fanout=10)       1.024   M_pn_gen_rst
    SLICE_X10Y36.CLK     Tceck                 0.314   M_pn_gen_num[2]
                                                       pn_gen/M_w_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.702ns (1.070ns logic, 2.632ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  16.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pn_gen/M_w_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.677ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.711 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pn_gen/M_w_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_1
    SLICE_X12Y37.B2      net (fanout=1)        1.608   M_stage_q_3_1
    SLICE_X12Y37.BMUX    Tilo                  0.326   clk_gen/M_w_q[20]
                                                       Mmux_M_pn_gen_rst11
    SLICE_X10Y36.CE      net (fanout=10)       1.024   M_pn_gen_rst
    SLICE_X10Y36.CLK     Tceck                 0.289   M_pn_gen_num[2]
                                                       pn_gen/M_w_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.045ns logic, 2.632ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  16.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pn_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.659ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.711 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pn_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_1
    SLICE_X12Y37.B2      net (fanout=1)        1.608   M_stage_q_3_1
    SLICE_X12Y37.BMUX    Tilo                  0.326   clk_gen/M_w_q[20]
                                                       Mmux_M_pn_gen_rst11
    SLICE_X10Y36.CE      net (fanout=10)       1.024   M_pn_gen_rst
    SLICE_X10Y36.CLK     Tceck                 0.271   M_pn_gen_num[2]
                                                       pn_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (1.027ns logic, 2.632ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  16.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pn_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.580ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.709 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pn_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_1
    SLICE_X12Y37.B2      net (fanout=1)        1.608   M_stage_q_3_1
    SLICE_X12Y37.BMUX    Tilo                  0.326   clk_gen/M_w_q[20]
                                                       Mmux_M_pn_gen_rst11
    SLICE_X11Y37.CE      net (fanout=10)       0.826   M_pn_gen_rst
    SLICE_X11Y37.CLK     Tceck                 0.390   pn_gen/M_w_q[20]
                                                       pn_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.580ns (1.146ns logic, 2.434ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  16.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pn_gen/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.555ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.709 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pn_gen/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_1
    SLICE_X12Y37.B2      net (fanout=1)        1.608   M_stage_q_3_1
    SLICE_X12Y37.BMUX    Tilo                  0.326   clk_gen/M_w_q[20]
                                                       Mmux_M_pn_gen_rst11
    SLICE_X11Y37.CE      net (fanout=10)       0.826   M_pn_gen_rst
    SLICE_X11Y37.CLK     Tceck                 0.365   pn_gen/M_w_q[20]
                                                       pn_gen/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.555ns (1.121ns logic, 2.434ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  16.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pn_gen/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.513ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.709 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pn_gen/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_1
    SLICE_X12Y37.B2      net (fanout=1)        1.608   M_stage_q_3_1
    SLICE_X12Y37.BMUX    Tilo                  0.326   clk_gen/M_w_q[20]
                                                       Mmux_M_pn_gen_rst11
    SLICE_X11Y37.A4      net (fanout=10)       0.776   M_pn_gen_rst
    SLICE_X11Y37.CLK     Tas                   0.373   pn_gen/M_w_q[20]
                                                       pn_gen/Mmux_M_w_d111
                                                       pn_gen/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.513ns (1.129ns logic, 2.384ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  16.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          clk_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.425ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.683 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to clk_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_1
    SLICE_X12Y37.B2      net (fanout=1)        1.608   M_stage_q_3_1
    SLICE_X12Y37.BMUX    Tilo                  0.326   clk_gen/M_w_q[20]
                                                       Mmux_M_pn_gen_rst11
    SLICE_X15Y36.B5      net (fanout=10)       0.688   M_pn_gen_rst
    SLICE_X15Y36.CLK     Tas                   0.373   M_clk_gen_num[2]
                                                       clk_gen/Mmux_M_w_d121
                                                       clk_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (1.129ns logic, 2.296ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  16.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          clk_gen/M_w_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.391ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.683 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to clk_gen/M_w_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_1
    SLICE_X12Y37.B2      net (fanout=1)        1.608   M_stage_q_3_1
    SLICE_X12Y37.BMUX    Tilo                  0.326   clk_gen/M_w_q[20]
                                                       Mmux_M_pn_gen_rst11
    SLICE_X15Y36.C5      net (fanout=10)       0.654   M_pn_gen_rst
    SLICE_X15Y36.CLK     Tas                   0.373   M_clk_gen_num[2]
                                                       clk_gen/Mmux_M_w_d231
                                                       clk_gen/M_w_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (1.129ns logic, 2.262ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  16.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          clk_gen/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.374ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.680 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to clk_gen/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_1
    SLICE_X12Y37.B2      net (fanout=1)        1.608   M_stage_q_3_1
    SLICE_X12Y37.BMUX    Tilo                  0.326   clk_gen/M_w_q[20]
                                                       Mmux_M_pn_gen_rst11
    SLICE_X12Y37.CE      net (fanout=10)       0.697   M_pn_gen_rst
    SLICE_X12Y37.CLK     Tceck                 0.313   clk_gen/M_w_q[20]
                                                       clk_gen/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.374ns (1.069ns logic, 2.305ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  16.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          clk_gen/M_w_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.368ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (0.683 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to clk_gen/M_w_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_1
    SLICE_X12Y37.B2      net (fanout=1)        1.608   M_stage_q_3_1
    SLICE_X12Y37.BMUX    Tilo                  0.326   clk_gen/M_w_q[20]
                                                       Mmux_M_pn_gen_rst11
    SLICE_X15Y36.CE      net (fanout=10)       0.596   M_pn_gen_rst
    SLICE_X15Y36.CLK     Tceck                 0.408   M_clk_gen_num[2]
                                                       clk_gen/M_w_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.164ns logic, 2.204ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  16.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          clk_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.350ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (0.683 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to clk_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_1
    SLICE_X12Y37.B2      net (fanout=1)        1.608   M_stage_q_3_1
    SLICE_X12Y37.BMUX    Tilo                  0.326   clk_gen/M_w_q[20]
                                                       Mmux_M_pn_gen_rst11
    SLICE_X15Y36.CE      net (fanout=10)       0.596   M_pn_gen_rst
    SLICE_X15Y36.CLK     Tceck                 0.390   M_clk_gen_num[2]
                                                       clk_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (1.146ns logic, 2.204ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.330ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.680 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_1
    SLICE_X12Y37.B2      net (fanout=1)        1.608   M_stage_q_3_1
    SLICE_X12Y37.BMUX    Tilo                  0.326   clk_gen/M_w_q[20]
                                                       Mmux_M_pn_gen_rst11
    SLICE_X12Y37.CE      net (fanout=10)       0.697   M_pn_gen_rst
    SLICE_X12Y37.CLK     Tceck                 0.269   clk_gen/M_w_q[20]
                                                       clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.330ns (1.025ns logic, 2.305ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  16.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          clk_gen/M_w_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.325ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (0.683 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to clk_gen/M_w_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_1
    SLICE_X12Y37.B2      net (fanout=1)        1.608   M_stage_q_3_1
    SLICE_X12Y37.BMUX    Tilo                  0.326   clk_gen/M_w_q[20]
                                                       Mmux_M_pn_gen_rst11
    SLICE_X15Y36.CE      net (fanout=10)       0.596   M_pn_gen_rst
    SLICE_X15Y36.CLK     Tceck                 0.365   M_clk_gen_num[2]
                                                       clk_gen/M_w_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.121ns logic, 2.204ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          clk_gen/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.113ns (Levels of Logic = 2)
  Clock Path Skew:      -0.065ns (0.680 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to clk_gen/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_1
    SLICE_X12Y37.B2      net (fanout=1)        1.608   M_stage_q_3_1
    SLICE_X12Y37.BMUX    Tilo                  0.326   clk_gen/M_w_q[20]
                                                       Mmux_M_pn_gen_rst11
    SLICE_X12Y37.A3      net (fanout=10)       0.410   M_pn_gen_rst
    SLICE_X12Y37.CLK     Tas                   0.339   clk_gen/M_w_q[20]
                                                       clk_gen/Mmux_M_w_d111
                                                       clk_gen/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.113ns (1.095ns logic, 2.018ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  16.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_2 (FF)
  Destination:          slowclk21/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.927ns (Levels of Logic = 0)
  Clock Path Skew:      -0.054ns (0.598 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_2 to slowclk21/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_2
    SLICE_X20Y26.SR      net (fanout=19)       2.047   M_stage_q_3_2
    SLICE_X20Y26.CLK     Tsrck                 0.450   M_ctr_q_21
                                                       slowclk21/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.927ns (0.880ns logic, 2.047ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  17.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk20/M_ctr_q_1 (FF)
  Destination:          slowclk26/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.742ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.290 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk20/M_ctr_q_1 to slowclk26/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.BQ      Tcko                  0.476   M_ctr_q_3
                                                       slowclk20/M_ctr_q_1
    SLICE_X12Y21.B3      net (fanout=5)        0.949   M_ctr_q_1_0
    SLICE_X12Y21.COUT    Topcyb                0.483   slowclk26/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_1_0_rt.1
                                                       slowclk26/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[7]
                                                       slowclk26/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[11]
                                                       slowclk26/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   slowclk26/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[15]
                                                       slowclk26/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[19]
                                                       slowclk26/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y26.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[23]
                                                       slowclk26/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y27.CLK     Tcinck                0.272   M_ctr_q_26
                                                       slowclk26/Mcount_M_ctr_q_xor<26>
                                                       slowclk26/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.742ns (1.696ns logic, 1.046ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack:                  17.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_2 (FF)
  Destination:          slowclk20/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.651ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.591 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_2 to slowclk20/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_2
    SLICE_X18Y22.SR      net (fanout=19)       1.792   M_stage_q_3_2
    SLICE_X18Y22.CLK     Tsrck                 0.429   M_ctr_q_7
                                                       slowclk20/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.651ns (0.859ns logic, 1.792ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  17.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_2 (FF)
  Destination:          slowclk20/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.640ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.591 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_2 to slowclk20/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_2
    SLICE_X18Y22.SR      net (fanout=19)       1.792   M_stage_q_3_2
    SLICE_X18Y22.CLK     Tsrck                 0.418   M_ctr_q_7
                                                       slowclk20/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.640ns (0.848ns logic, 1.792ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  17.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk21/M_ctr_q_21 (FF)
  Destination:          slowclk26/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.670ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.290 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk21/M_ctr_q_21 to slowclk26/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.BQ      Tcko                  0.525   M_ctr_q_21
                                                       slowclk21/M_ctr_q_21
    SLICE_X12Y26.B3      net (fanout=5)        1.387   M_ctr_q_21
    SLICE_X12Y26.COUT    Topcyb                0.483   slowclk26/Mcount_M_ctr_q_cy[23]
                                                       M_ctr_q_21_rt.1
                                                       slowclk26/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y27.CLK     Tcinck                0.272   M_ctr_q_26
                                                       slowclk26/Mcount_M_ctr_q_xor<26>
                                                       slowclk26/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.670ns (1.280ns logic, 1.390ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack:                  17.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk20/M_ctr_q_0 (FF)
  Destination:          slowclk26/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.673ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.290 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk20/M_ctr_q_0 to slowclk26/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.AQ      Tcko                  0.476   M_ctr_q_3
                                                       slowclk20/M_ctr_q_0
    SLICE_X12Y21.A3      net (fanout=5)        0.889   M_ctr_q_0_0
    SLICE_X12Y21.COUT    Topcya                0.474   slowclk26/Mcount_M_ctr_q_cy[3]
                                                       slowclk26/Mcount_M_ctr_q_lut<0>_INV_0
                                                       slowclk26/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[7]
                                                       slowclk26/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[11]
                                                       slowclk26/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   slowclk26/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[15]
                                                       slowclk26/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[19]
                                                       slowclk26/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y26.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[23]
                                                       slowclk26/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y27.CLK     Tcinck                0.272   M_ctr_q_26
                                                       slowclk26/Mcount_M_ctr_q_xor<26>
                                                       slowclk26/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.673ns (1.687ns logic, 0.986ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack:                  17.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_2 (FF)
  Destination:          slowclk20/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.617ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.591 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_2 to slowclk20/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_2
    SLICE_X18Y22.SR      net (fanout=19)       1.792   M_stage_q_3_2
    SLICE_X18Y22.CLK     Tsrck                 0.395   M_ctr_q_7
                                                       slowclk20/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (0.825ns logic, 1.792ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  17.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_2 (FF)
  Destination:          slowclk20/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.603ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.591 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_2 to slowclk20/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_2
    SLICE_X18Y22.SR      net (fanout=19)       1.792   M_stage_q_3_2
    SLICE_X18Y22.CLK     Tsrck                 0.381   M_ctr_q_7
                                                       slowclk20/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      2.603ns (0.811ns logic, 1.792ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  17.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk20/M_ctr_q_5 (FF)
  Destination:          slowclk26/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.646ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.290 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk20/M_ctr_q_5 to slowclk26/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.BQ      Tcko                  0.476   M_ctr_q_7
                                                       slowclk20/M_ctr_q_5
    SLICE_X12Y22.B3      net (fanout=5)        0.949   M_ctr_q_5
    SLICE_X12Y22.COUT    Topcyb                0.483   slowclk26/Mcount_M_ctr_q_cy[7]
                                                       M_ctr_q_5_rt.1
                                                       slowclk26/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[11]
                                                       slowclk26/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   slowclk26/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[15]
                                                       slowclk26/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[19]
                                                       slowclk26/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y26.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[23]
                                                       slowclk26/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y27.CLK     Tcinck                0.272   M_ctr_q_26
                                                       slowclk26/Mcount_M_ctr_q_xor<26>
                                                       slowclk26/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.646ns (1.603ns logic, 1.043ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack:                  17.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk20/M_ctr_q_7 (FF)
  Destination:          slowclk26/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.622ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.290 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk20/M_ctr_q_7 to slowclk26/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.DQ      Tcko                  0.476   M_ctr_q_7
                                                       slowclk20/M_ctr_q_7
    SLICE_X12Y22.D2      net (fanout=5)        1.096   M_ctr_q_7
    SLICE_X12Y22.COUT    Topcyd                0.312   slowclk26/Mcount_M_ctr_q_cy[7]
                                                       M_ctr_q_7_rt.1
                                                       slowclk26/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[11]
                                                       slowclk26/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   slowclk26/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[15]
                                                       slowclk26/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[19]
                                                       slowclk26/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y26.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[23]
                                                       slowclk26/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y27.CLK     Tcinck                0.272   M_ctr_q_26
                                                       slowclk26/Mcount_M_ctr_q_xor<26>
                                                       slowclk26/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.622ns (1.432ns logic, 1.190ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack:                  17.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk20/M_ctr_q_0 (FF)
  Destination:          slowclk21/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.618ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.293 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk20/M_ctr_q_0 to slowclk21/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.AQ      Tcko                  0.476   M_ctr_q_3
                                                       slowclk20/M_ctr_q_0
    SLICE_X20Y21.A4      net (fanout=5)        0.899   M_ctr_q_0_0
    SLICE_X20Y21.COUT    Topcya                0.474   slowclk21/Mcount_M_ctr_q_cy[3]
                                                       slowclk21/Mcount_M_ctr_q_lut<0>_INV_0
                                                       slowclk21/Mcount_M_ctr_q_cy<3>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   slowclk21/Mcount_M_ctr_q_cy[3]
    SLICE_X20Y22.COUT    Tbyp                  0.093   slowclk21/Mcount_M_ctr_q_cy[7]
                                                       slowclk21/Mcount_M_ctr_q_cy<7>
    SLICE_X20Y23.CIN     net (fanout=1)        0.003   slowclk21/Mcount_M_ctr_q_cy[7]
    SLICE_X20Y23.COUT    Tbyp                  0.093   slowclk21/Mcount_M_ctr_q_cy[11]
                                                       slowclk21/Mcount_M_ctr_q_cy<11>
    SLICE_X20Y24.CIN     net (fanout=1)        0.082   slowclk21/Mcount_M_ctr_q_cy[11]
    SLICE_X20Y24.COUT    Tbyp                  0.093   slowclk21/Mcount_M_ctr_q_cy[15]
                                                       slowclk21/Mcount_M_ctr_q_cy<15>
    SLICE_X20Y25.CIN     net (fanout=1)        0.003   slowclk21/Mcount_M_ctr_q_cy[15]
    SLICE_X20Y25.COUT    Tbyp                  0.093   slowclk21/Mcount_M_ctr_q_cy[19]
                                                       slowclk21/Mcount_M_ctr_q_cy<19>
    SLICE_X20Y26.CIN     net (fanout=1)        0.003   slowclk21/Mcount_M_ctr_q_cy[19]
    SLICE_X20Y26.CLK     Tcinck                0.303   M_ctr_q_21
                                                       slowclk21/Mcount_M_ctr_q_xor<21>
                                                       slowclk21/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.618ns (1.625ns logic, 0.993ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack:                  17.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk20/M_ctr_q_0 (FF)
  Destination:          slowclk25/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.602ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.290 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk20/M_ctr_q_0 to slowclk25/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.AQ      Tcko                  0.476   M_ctr_q_3
                                                       slowclk20/M_ctr_q_0
    SLICE_X14Y21.A2      net (fanout=5)        0.795   M_ctr_q_0_0
    SLICE_X14Y21.COUT    Topcya                0.472   slowclk25/Mcount_M_ctr_q_cy[3]
                                                       slowclk25/Mcount_M_ctr_q_lut<0>_INV_0
                                                       slowclk25/Mcount_M_ctr_q_cy<3>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   slowclk25/Mcount_M_ctr_q_cy[3]
    SLICE_X14Y22.COUT    Tbyp                  0.091   slowclk25/Mcount_M_ctr_q_cy[7]
                                                       slowclk25/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   slowclk25/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y23.COUT    Tbyp                  0.091   slowclk25/Mcount_M_ctr_q_cy[11]
                                                       slowclk25/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   slowclk25/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y24.COUT    Tbyp                  0.091   slowclk25/Mcount_M_ctr_q_cy[15]
                                                       slowclk25/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   slowclk25/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y25.COUT    Tbyp                  0.091   slowclk25/Mcount_M_ctr_q_cy[19]
                                                       slowclk25/Mcount_M_ctr_q_cy<19>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   slowclk25/Mcount_M_ctr_q_cy[19]
    SLICE_X14Y26.COUT    Tbyp                  0.091   slowclk25/Mcount_M_ctr_q_cy[23]
                                                       slowclk25/Mcount_M_ctr_q_cy<23>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   slowclk25/Mcount_M_ctr_q_cy[23]
    SLICE_X14Y27.CLK     Tcinck                0.307   M_ctr_q_25
                                                       slowclk25/Mcount_M_ctr_q_xor<25>
                                                       slowclk25/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (1.710ns logic, 0.892ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack:                  17.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk20/M_ctr_q_2 (FF)
  Destination:          slowclk26/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.546ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.290 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk20/M_ctr_q_2 to slowclk26/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.CQ      Tcko                  0.476   M_ctr_q_3
                                                       slowclk20/M_ctr_q_2
    SLICE_X12Y21.C3      net (fanout=5)        0.908   M_ctr_q_2_0
    SLICE_X12Y21.COUT    Topcyc                0.328   slowclk26/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_2_0_rt.1
                                                       slowclk26/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[7]
                                                       slowclk26/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[11]
                                                       slowclk26/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   slowclk26/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[15]
                                                       slowclk26/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[19]
                                                       slowclk26/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y26.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[23]
                                                       slowclk26/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y27.CLK     Tcinck                0.272   M_ctr_q_26
                                                       slowclk26/Mcount_M_ctr_q_xor<26>
                                                       slowclk26/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.546ns (1.541ns logic, 1.005ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack:                  17.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk20/M_ctr_q_9 (FF)
  Destination:          slowclk26/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.550ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk20/M_ctr_q_9 to slowclk26/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.BQ      Tcko                  0.476   M_ctr_q_11
                                                       slowclk20/M_ctr_q_9
    SLICE_X12Y23.B3      net (fanout=5)        0.949   M_ctr_q_9
    SLICE_X12Y23.COUT    Topcyb                0.483   slowclk26/Mcount_M_ctr_q_cy[11]
                                                       M_ctr_q_9_rt.1
                                                       slowclk26/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   slowclk26/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[15]
                                                       slowclk26/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[19]
                                                       slowclk26/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y26.COUT    Tbyp                  0.093   slowclk26/Mcount_M_ctr_q_cy[23]
                                                       slowclk26/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   slowclk26/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y27.CLK     Tcinck                0.272   M_ctr_q_26
                                                       slowclk26/Mcount_M_ctr_q_xor<26>
                                                       slowclk26/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.550ns (1.510ns logic, 1.040ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_26/CLK
  Logical resource: slowclk26/M_ctr_q_26/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_21/CLK
  Logical resource: slowclk21/M_ctr_q_21/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_23/CLK
  Logical resource: slowclk24/M_ctr_q_22/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_23/CLK
  Logical resource: slowclk24/M_ctr_q_23/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_24/CLK
  Logical resource: slowclk24/M_ctr_q_24/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_x_q_29/CLK
  Logical resource: clk_gen/M_x_q_29/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: clk_gen/M_w_q[20]/CLK
  Logical resource: clk_gen/M_w_q_19/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: clk_gen/M_w_q[20]/CLK
  Logical resource: clk_gen/M_w_q_20/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: M_clkreg_out[2]/SR
  Logical resource: clkreg/M_regs_q_0/SR
  Location pin: SLICE_X14Y34.SR
  Clock network: M_stage_q_3_2
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: slowclk20/M_ctr_q_0/CK
  Location pin: SLICE_X18Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: slowclk20/M_ctr_q_1/CK
  Location pin: SLICE_X18Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: slowclk20/M_ctr_q_2/CK
  Location pin: SLICE_X18Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: slowclk20/M_ctr_q_3/CK
  Location pin: SLICE_X18Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: slowclk20/M_ctr_q_4/CK
  Location pin: SLICE_X18Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: slowclk20/M_ctr_q_5/CK
  Location pin: SLICE_X18Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: slowclk20/M_ctr_q_6/CK
  Location pin: SLICE_X18Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: slowclk20/M_ctr_q_7/CK
  Location pin: SLICE_X18Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: slowclk20/M_ctr_q_8/CK
  Location pin: SLICE_X18Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: slowclk20/M_ctr_q_9/CK
  Location pin: SLICE_X18Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: slowclk20/M_ctr_q_10/CK
  Location pin: SLICE_X18Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: slowclk20/M_ctr_q_11/CK
  Location pin: SLICE_X18Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: slowclk20/M_ctr_q_12/CK
  Location pin: SLICE_X18Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: slowclk20/M_ctr_q_13/CK
  Location pin: SLICE_X18Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: slowclk20/M_ctr_q_14/CK
  Location pin: SLICE_X18Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: slowclk20/M_ctr_q_15/CK
  Location pin: SLICE_X18Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_19/CLK
  Logical resource: slowclk20/M_ctr_q_16/CK
  Location pin: SLICE_X18Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_19/CLK
  Logical resource: slowclk20/M_ctr_q_17/CK
  Location pin: SLICE_X18Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_19/CLK
  Logical resource: slowclk20/M_ctr_q_18/CK
  Location pin: SLICE_X18Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_19/CLK
  Logical resource: slowclk20/M_ctr_q_19/CK
  Location pin: SLICE_X18Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.034|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 496 paths, 0 nets, and 265 connections

Design statistics:
   Minimum period:   4.034ns{1}   (Maximum frequency: 247.893MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 06 16:54:45 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



