
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010151                       # Number of seconds simulated
sim_ticks                                 10151399628                       # Number of ticks simulated
final_tick                               536338384392                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 200058                       # Simulator instruction rate (inst/s)
host_op_rate                                   257503                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 256663                       # Simulator tick rate (ticks/s)
host_mem_usage                               67347540                       # Number of bytes of host memory used
host_seconds                                 39551.41                       # Real time elapsed on the host
sim_insts                                  7912588428                       # Number of instructions simulated
sim_ops                                   10184615670                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       107520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       175872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       285568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       289024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       174720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       198912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       289152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       197760                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1753600                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       534656                       # Number of bytes written to this memory
system.physmem.bytes_written::total            534656                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          840                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1374                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2231                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2258                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1365                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1554                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2259                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1545                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13700                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4177                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4177                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       504364                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10591643                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       428709                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17324902                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       453928                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28130899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       441318                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     28471345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       441318                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17211420                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       378273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     19594539                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       428709                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     28483954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       378273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     19481058                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               172744652                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       504364                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       428709                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       453928                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       441318                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       441318                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       378273                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       428709                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       378273                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3454893                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52668205                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52668205                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52668205                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       504364                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10591643                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       428709                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17324902                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       453928                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28130899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       441318                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     28471345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       441318                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17211420                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       378273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     19594539                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       428709                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     28483954                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       378273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     19481058                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              225412858                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus0.numCycles                24343885                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2212038                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1841705                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202798                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       846625                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          808183                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          237841                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9482                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19234231                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12134198                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2212038                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1046024                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2529043                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         566334                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        603968                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1196258                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       193789                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     22728922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.656319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.032308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20199879     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          154921      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          195134      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          310195      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130511      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          168404      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          195596      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           90244      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1284038      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     22728922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090866                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498450                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19120998                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       728377                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2516919                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1232                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        361394                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       336520                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          286                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14834703                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1613                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        361394                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19140984                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          62155                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       611436                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2498124                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        54825                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14742965                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          7735                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        38207                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     20585487                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     68557644                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     68557644                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17188036                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3397437                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3572                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1866                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           193877                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1384320                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       721497                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8077                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164843                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14391124                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3586                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13794633                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        13876                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1770049                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3624565                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          141                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     22728922                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.606920                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.327788                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16884836     74.29%     74.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2664535     11.72%     86.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1090051      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       610699      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       827873      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       255421      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       250073      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       134608      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        10826      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     22728922                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94570     78.79%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13106     10.92%     89.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12356     10.29%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11619530     84.23%     84.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       188574      1.37%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1265818      9.18%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       719006      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13794633                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.566657                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             120032                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008701                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50452096                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16164850                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13431593                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13914665                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        10183                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       266978                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           94                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11276                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        361394                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          47355                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6117                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14394717                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10834                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1384320                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       721497                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1867                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          5378                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           94                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118980                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114533                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233513                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13551880                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1243923                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242753                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1962814                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1915382                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            718891                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.556685                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13431693                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13431593                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8048648                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         21626522                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.551744                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372166                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12322356                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2072414                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204310                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22367528                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.550904                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371144                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17150278     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2644885     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       960840      4.30%     92.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       477741      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       436859      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183246      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       181946      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86638      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       245095      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22367528                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12322356                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1827560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117339                       # Number of loads committed
system.switch_cpus0.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1785946                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11094269                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254460                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       245095                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36517125                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29150958                       # The number of ROB writes
system.switch_cpus0.timesIdled                 294255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1614963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12322356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.434388                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.434388                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.410781                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.410781                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60974227                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18768055                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13715745                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                24343885                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1988610                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1630810                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196991                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       835678                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          776907                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          204430                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8925                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19039379                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11306560                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1988610                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       981337                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2486870                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         556806                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        560489                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1173938                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       195422                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     22443426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.967199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        19956556     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          268379      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          312849      1.39%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          172197      0.77%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          195931      0.87%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          109336      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           74601      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          192198      0.86%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1161379      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     22443426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081688                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464452                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        18881518                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       721612                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2465583                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        20092                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        354619                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       322329                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2069                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13799385                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10741                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        354619                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        18912282                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         232628                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       404006                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2456115                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        83774                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13790417                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         20149                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        39699                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     19173721                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     64212833                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     64212833                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16378910                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2794811                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3630                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2030                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           227476                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1316874                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       717373                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18080                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       157977                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13768914                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3637                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13020361                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        17225                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1705865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3936029                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          419                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     22443426                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580141                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269704                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16955549     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2209113      9.84%     85.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1186576      5.29%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       820025      3.65%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       716874      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       364766      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        89928      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57633      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42962      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     22443426                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3253     11.68%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         11804     42.37%     54.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12805     45.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10899425     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       203293      1.56%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1596      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1204283      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       711764      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13020361                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534851                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              27862                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002140                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     48529235                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15478554                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12802177                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13048223                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        32394                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       231177                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          142                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        14832                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          798                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        354619                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         187543                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13161                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13772575                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         2916                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1316874                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       717373                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2030                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9348                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          142                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       114056                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110175                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224231                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12824871                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1130572                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       195490                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1842133                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1795194                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            711561                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526821                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12802482                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12802177                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7611854                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         19925171                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525889                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382022                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9619430                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11802169                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1970576                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3218                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       197956                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22088807                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534305                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.352890                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17266585     78.17%     78.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2236250     10.12%     88.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       936711      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       563236      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       390194      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       252389      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       131031      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       105406      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       207005      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22088807                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9619430                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11802169                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1788238                       # Number of memory references committed
system.switch_cpus1.commit.loads              1085697                       # Number of loads committed
system.switch_cpus1.commit.membars               1606                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1689170                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10640158                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       240169                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       207005                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            35654482                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           27900128                       # The number of ROB writes
system.switch_cpus1.timesIdled                 292984                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1900459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9619430                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11802169                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9619430                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.530699                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.530699                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.395148                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.395148                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        57861769                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17771882                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12882574                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3214                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                24343885                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1981227                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1620229                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       196265                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       843850                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          781639                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          203923                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8860                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19250294                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11238121                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1981227                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       985562                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2355120                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         567492                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        330582                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1185785                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       197593                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     22302971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.967006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        19947851     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          127805      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          201758      0.90%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          319046      1.43%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          133351      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          150016      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          159227      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          104167      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1159750      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     22302971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081385                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.461640                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19077914                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       504820                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2347500                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         6063                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        366672                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       324648                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13722901                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1635                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        366672                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19106551                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         161933                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       261892                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2325342                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        80579                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13713986                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1638                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         23529                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        30562                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         2477                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     19037509                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     63791029                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     63791029                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16242410                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2795099                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3506                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1933                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           248639                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1309256                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       703395                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        21282                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       159959                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13694137                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3518                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12959475                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        16517                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1746521                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3877733                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          347                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     22302971                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581065                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.272959                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16838236     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2193952      9.84%     85.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1197946      5.37%     90.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       819670      3.68%     94.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       763714      3.42%     97.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       219877      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       171008      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        58212      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        40356      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     22302971                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3109     12.73%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          9403     38.49%     51.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        11920     48.79%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10855510     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       204640      1.58%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1570      0.01%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1198854      9.25%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       698901      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12959475                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.532350                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              24432                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001885                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     48262870                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15444331                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12748207                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12983907                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        38127                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       237232                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        21776                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          839                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        366672                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         112331                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11671                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13697679                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         3671                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1309256                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       703395                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1934                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          8677                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          160                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       114120                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       111896                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       226016                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12772923                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1126864                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       186552                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1825386                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1796520                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            698522                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.524687                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12748431                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12748207                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7455115                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         19471729                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.523672                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382869                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9540713                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11694396                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2003302                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3171                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       200152                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     21936299                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533107                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.386047                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17186239     78.35%     78.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2300850     10.49%     88.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       896231      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       482398      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       360882      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       202359      0.92%     97.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       124433      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       111287      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       271620      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     21936299                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9540713                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11694396                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1753643                       # Number of memory references committed
system.switch_cpus2.commit.loads              1072024                       # Number of loads committed
system.switch_cpus2.commit.membars               1582                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1678548                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10537667                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       237597                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       271620                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            35362312                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27762099                       # The number of ROB writes
system.switch_cpus2.timesIdled                 312043                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2040914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9540713                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11694396                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9540713                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.551579                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.551579                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.391914                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.391914                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        57599863                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       17674041                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12799279                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3168                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                24343885                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1983386                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1621602                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       195669                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       846967                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          782551                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          203773                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8774                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19250774                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11246125                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1983386                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       986324                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2357281                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         565390                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        333799                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1185366                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       196969                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     22307354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.967490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        19950073     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          128002      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          201886      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          319212      1.43%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          133989      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          151004      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          158151      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          104083      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1160954      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     22307354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081474                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.461969                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19080104                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       506309                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2349739                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         6000                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        365200                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       325450                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13734036                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1645                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        365200                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19108117                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         162905                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       263562                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2328071                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        79497                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13724953                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1791                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         23506                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        29939                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         2432                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     19052719                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     63840359                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     63840359                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16262299                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2790412                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3489                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1912                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           245280                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1310779                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       704056                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        21146                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       160257                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13704711                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3499                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         12973015                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        16435                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1739796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3863295                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          329                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     22307354                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581558                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.273301                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16837379     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2194591      9.84%     85.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1200720      5.38%     90.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       819969      3.68%     94.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       764570      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       220693      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       170962      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        58200      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        40270      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     22307354                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3104     12.73%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          9400     38.55%     51.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        11883     48.73%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10866325     83.76%     83.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       204887      1.58%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1572      0.01%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1200550      9.25%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       699681      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      12973015                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.532907                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              24387                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001880                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     48294206                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15448160                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12761721                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12997402                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        38728                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       237433                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        21596                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          830                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        365200                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         112836                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11695                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13708234                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         3667                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1310779                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       704056                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1916                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          8664                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          160                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       113624                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111885                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       225509                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12786513                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1128602                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       186502                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1827951                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1799287                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            699349                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.525245                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12761923                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12761721                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7462316                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         19489060                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.524227                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382898                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9552411                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11708779                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1999480                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3170                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       199528                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     21942154                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533620                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.386740                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17186682     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2303200     10.50%     88.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       897516      4.09%     92.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       483041      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       361354      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       201959      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       124938      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       111127      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       272337      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     21942154                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9552411                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11708779                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1755804                       # Number of memory references committed
system.switch_cpus3.commit.loads              1073344                       # Number of loads committed
system.switch_cpus3.commit.membars               1582                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1680620                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10550629                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       237893                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       272337                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35378011                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           27781756                       # The number of ROB writes
system.switch_cpus3.timesIdled                 311673                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2036531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9552411                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11708779                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9552411                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.548455                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.548455                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392395                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392395                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        57659492                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17691811                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12809451                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3166                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                24343885                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1988801                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1631089                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       197015                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       838416                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          777645                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          204208                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8883                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19039030                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11304007                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1988801                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       981853                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2486601                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         556263                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        557354                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1173664                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       195404                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     22439131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.966999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        19952530     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          268178      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          312629      1.39%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          171974      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          197245      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          109047      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           74576      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          192614      0.86%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1160338      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     22439131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081696                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.464347                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        18884108                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       715661                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2465388                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        19901                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        354071                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       322239                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2075                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13795625                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        10782                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        354071                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        18914250                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         243880                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       387521                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2456262                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        83145                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13786840                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         20414                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        39192                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     19166972                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     64196742                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     64196742                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16382002                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2784970                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3622                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2024                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           225569                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1317015                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       717110                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        18389                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       157783                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13766292                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3628                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13018698                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        17314                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1699855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3928868                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          410                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     22439131                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580178                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269578                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     16950784     75.54%     75.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2210429      9.85%     85.39% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1186081      5.29%     90.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       819691      3.65%     94.33% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       716927      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       365239      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        89653      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        57403      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        42924      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     22439131                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3283     11.81%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         11830     42.57%     54.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12677     45.62%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10897938     83.71%     83.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       203390      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1596      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1204135      9.25%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       711639      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13018698                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.534783                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              27790                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002135                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     48521631                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15469909                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12802149                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13046488                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        32841                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       231112                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        14451                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          798                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        354071                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         198038                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        13201                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13769942                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1543                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1317015                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       717110                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2021                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          9374                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       114572                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       109813                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       224385                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12825018                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1131312                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       193680                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1842742                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1795552                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            711430                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.526827                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12802462                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12802149                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7610176                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         19921516                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.525888                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382008                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9621196                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11804362                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1965759                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3218                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       197954                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22085060                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534495                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.353056                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17261959     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2236321     10.13%     88.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       937380      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       563158      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       390108      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       252715      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       131220      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       105112      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       207087      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22085060                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9621196                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11804362                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1788562                       # Number of memory references committed
system.switch_cpus4.commit.loads              1085903                       # Number of loads committed
system.switch_cpus4.commit.membars               1606                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1689492                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10642122                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       240211                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       207087                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            35648029                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           27894324                       # The number of ROB writes
system.switch_cpus4.timesIdled                 292742                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1904754                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9621196                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11804362                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9621196                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.530235                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.530235                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.395220                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.395220                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        57863254                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17769242                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12880415                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3214                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                24343885                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1850181                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1655437                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       148533                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1236632                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1219227                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          107952                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4437                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19611005                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10515991                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1850181                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1327179                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2343407                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         490663                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        271092                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1187598                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       145408                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     22566832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.520655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.760427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20223425     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          361389      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          176874      0.78%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          357167      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          110025      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          331974      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           50999      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           82892      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          872087      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     22566832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.076002                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.431977                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19384667                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       502256                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2338635                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1842                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        339428                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       171083                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         1900                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      11728069                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         4537                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        339428                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19410560                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         301056                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       123746                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2314574                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        77464                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      11710362                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          8884                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        61713                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     15306609                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     53015086                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     53015086                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     12361678                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2944931                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1535                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          782                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           169827                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2146256                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       334948                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         2276                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        75703                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          11648106                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1540                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         10888304                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7304                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2140257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4411777                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     22566832                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482491                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.093800                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17792977     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1487163      6.59%     85.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1615120      7.16%     92.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       933605      4.14%     96.73% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       473459      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       119744      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       138618      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3346      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2800      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     22566832                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          17967     57.44%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7275     23.26%     80.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         6038     19.30%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8516194     78.21%     78.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        83040      0.76%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          754      0.01%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1956809     17.97%     96.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       331507      3.04%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      10888304                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.447271                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              31280                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002873                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     44382024                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     13789932                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     10609079                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      10919584                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         8480                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       442972                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         9431                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        339428                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         201690                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         9672                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     11649651                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          449                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2146256                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       334948                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          780                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          3976                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          195                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        99653                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        57642                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       157295                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     10752551                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1929806                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       135753                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2261279                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1637425                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            331473                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.441694                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              10611911                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             10609079                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6426349                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         13862557                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.435801                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.463576                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8457987                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      9492784                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2157307                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1520                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       147411                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22227404                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.427076                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.298922                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18708321     84.17%     84.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1371657      6.17%     90.34% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       892075      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       278832      1.25%     95.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       469479      2.11%     97.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        89540      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        56785      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        51565      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       309150      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22227404                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8457987                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       9492784                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2028801                       # Number of memory references committed
system.switch_cpus5.commit.loads              1703284                       # Number of loads committed
system.switch_cpus5.commit.membars                758                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1459319                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          8286907                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       115896                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       309150                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            33568319                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           23639902                       # The number of ROB writes
system.switch_cpus5.timesIdled                 441448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1777053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8457987                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              9492784                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8457987                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.878213                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.878213                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.347438                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.347438                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        50028577                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       13790593                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       12506392                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1520                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                24343885                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1982623                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1620939                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       195820                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       845629                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          782691                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          203693                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8820                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19247407                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11243256                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1982623                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       986384                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2356239                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         566590                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        335573                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1185206                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       197119                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     22305761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.967297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19949522     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          127877      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          201455      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          319301      1.43%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          133986      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          150559      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          158365      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          104199      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1160497      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     22305761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081442                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.461851                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19075157                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       509655                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2348606                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         6104                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        366237                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       325344                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      13729578                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1679                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        366237                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19103532                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         166691                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       262205                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2326653                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        80441                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      13720353                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         1876                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         23799                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        30170                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         2647                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     19042301                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     63821142                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     63821142                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     16248794                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2793507                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3478                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1906                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           247239                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1310691                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       703729                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        21241                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       159895                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13700061                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3489                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         12963583                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        16661                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1745980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3886874                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          318                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     22305761                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581176                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.272982                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     16839437     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2193661      9.83%     85.33% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1199817      5.38%     90.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       818993      3.67%     94.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       763968      3.42%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       220475      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       171016      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        58186      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        40208      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     22305761                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3109     12.70%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          9455     38.61%     51.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        11923     48.69%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10858642     83.76%     83.76% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       204761      1.58%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1571      0.01%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1199559      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       699050      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      12963583                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.532519                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              24487                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001889                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     48274075                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15449686                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12752979                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      12988070                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        38455                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       238297                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        21856                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          841                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        366237                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         115818                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        11927                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13703573                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         3643                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1310691                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       703729                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1905                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          8927                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          160                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       113720                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       111963                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       225683                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12778259                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1128419                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       185324                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1827079                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1798095                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            698660                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.524906                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12753203                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12752979                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7457125                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         19476801                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.523868                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382872                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9544396                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11698854                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2004748                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3171                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       199681                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     21939524                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533232                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.386177                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17187482     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2301533     10.49%     88.83% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       896921      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       483085      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       360996      1.65%     96.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       201967      0.92%     97.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       124383      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       111149      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       272008      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     21939524                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9544396                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11698854                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1754267                       # Number of memory references committed
system.switch_cpus6.commit.loads              1072394                       # Number of loads committed
system.switch_cpus6.commit.membars               1582                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1679174                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10541666                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       237673                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       272008                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35371053                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           27773474                       # The number of ROB writes
system.switch_cpus6.timesIdled                 312105                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2038124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9544396                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11698854                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9544396                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.550595                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.550595                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392065                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392065                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        57623525                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       17677711                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12805431                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3168                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus7.numCycles                24343885                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1849898                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1655341                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       148342                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      1234744                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         1218749                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          108004                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         4421                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19613511                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10517888                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1849898                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1326753                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2343150                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         490265                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        272429                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1187547                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       145317                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     22570216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.520633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.760445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20227066     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          361002      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          176728      0.78%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          357167      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          110045      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          331828      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           51135      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           83242      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          872003      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     22570216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.075990                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.432055                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19384849                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       505915                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2338342                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1879                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        339227                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       170844                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         1899                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      11729560                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         4547                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        339227                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19411026                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         304243                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       123143                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2313987                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        78586                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      11711856                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          9165                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        62458                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     15308942                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     53024455                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     53024455                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     12363691                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2945241                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1528                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          775                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           171395                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      2146657                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       334958                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         2257                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        76224                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          11650647                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1531                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         10891817                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         7359                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      2141532                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4408914                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     22570216                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.482575                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.093965                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17795340     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1487269      6.59%     85.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1615281      7.16%     92.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       934016      4.14%     96.73% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       473649      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       119514      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       139055      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         3294      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         2798      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     22570216                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          17999     57.58%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          7254     23.21%     80.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         6006     19.21%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      8518785     78.21%     78.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        83031      0.76%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          754      0.01%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1957572     17.97%     96.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       331675      3.05%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      10891817                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.447415                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              31259                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002870                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     44392468                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     13793740                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     10612305                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      10923076                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         8769                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       442855                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         9442                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        339227                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         203670                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         9648                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     11652185                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          485                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      2146657                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       334958                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          772                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          3923                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents          212                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        99485                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        57708                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       157193                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     10756025                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1930604                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       135792                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2262251                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1637476                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            331647                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.441837                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              10615194                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             10612305                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          6428831                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         13872986                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.435933                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.463406                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      8459689                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      9494486                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2158119                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1519                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       147216                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22230989                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.427083                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.298985                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18711984     84.17%     84.17% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1370686      6.17%     90.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       892553      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       279221      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       469414      2.11%     97.72% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        89584      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        56669      0.25%     98.38% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        51583      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       309295      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22230989                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      8459689                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       9494486                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2029314                       # Number of memory references committed
system.switch_cpus7.commit.loads              1703798                       # Number of loads committed
system.switch_cpus7.commit.membars                758                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1459598                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          8288330                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       115896                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       309295                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            33574273                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           23644717                       # The number of ROB writes
system.switch_cpus7.timesIdled                 440964                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1773669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            8459689                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              9494486                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      8459689                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.877634                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.877634                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.347508                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.347508                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        50046808                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       13794903                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12509015                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1518                       # number of misc regfile writes
system.l2.replacements                          13701                       # number of replacements
system.l2.tagsinuse                      32764.641010                       # Cycle average of tags in use
system.l2.total_refs                          1375814                       # Total number of references to valid blocks.
system.l2.sampled_refs                          46463                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.610959                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           388.741072                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     33.342304                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    404.216091                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     27.873569                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    621.246842                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     26.459618                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1049.770754                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     26.309022                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1060.038660                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     28.506342                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    620.057113                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     24.401230                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    827.641926                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     25.215482                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1062.717380                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     24.016692                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    813.338752                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1894.232823                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3099.944673                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3319.779025                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3302.685221                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3130.100437                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3808.469174                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3317.920588                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3827.616221                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011863                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001018                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.012336                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000851                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.018959                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000807                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.032036                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000803                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.032350                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000870                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.018923                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000745                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.025258                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000770                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.032432                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000733                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.024821                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.057807                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.094603                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.101312                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.100790                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.095523                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.116225                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.101255                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.116810                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999897                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2779                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3871                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4705                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4695                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         3859                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         3882                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         4694                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         3907                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   32401                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10078                       # number of Writeback hits
system.l2.Writeback_hits::total                 10078                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   103                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2795                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3886                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4720                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4710                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3874                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         3888                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4709                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         3913                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32504                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2795                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3886                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4720                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4710                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3874                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         3888                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4709                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         3913                       # number of overall hits
system.l2.overall_hits::total                   32504                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          840                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1372                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2231                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2258                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1363                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1554                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         2259                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         1545                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13696                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          840                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1374                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2231                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2258                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1365                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1554                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         2259                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         1545                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13700                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          840                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1374                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2231                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2258                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1365                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1554                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         2259                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         1545                       # number of overall misses
system.l2.overall_misses::total                 13700                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      6055921                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    128023797                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5190074                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    206408046                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5540301                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    336533382                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5241550                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    340832617                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5106259                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    203985955                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      4466534                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    234116545                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5119842                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    339811672                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4508623                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    233127878                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2064068996                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       276733                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       265588                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        542321                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      6055921                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    128023797                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5190074                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    206684779                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5540301                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    336533382                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5241550                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    340832617                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5106259                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    204251543                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      4466534                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    234116545                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5119842                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    339811672                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4508623                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    233127878                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2064611317                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      6055921                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    128023797                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5190074                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    206684779                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5540301                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    336533382                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5241550                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    340832617                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5106259                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    204251543                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      4466534                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    234116545                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5119842                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    339811672                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4508623                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    233127878                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2064611317                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3619                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5243                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         6936                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         6953                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         5222                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         5436                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         6953                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         5452                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               46097                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10078                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10078                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               107                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3635                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5260                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         6951                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         6968                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         5239                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         5442                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         6968                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         5458                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                46204                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3635                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5260                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         6951                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         6968                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         5239                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         5442                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         6968                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         5458                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               46204                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.232108                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.261682                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.321655                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.324752                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.261011                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.285872                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.324896                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.283382                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.297113                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.037383                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.231087                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.261217                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.320961                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.324053                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.260546                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.285557                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.324196                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.283071                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.296511                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.231087                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.261217                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.320961                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.324053                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.260546                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.285557                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.324196                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.283071                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.296511                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151398.025000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 152409.282143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152649.235294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150443.182216                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 153897.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150844.187360                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 149758.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150944.471656                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 145893.114286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 149659.541453                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 148884.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150654.147362                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 150583.588235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150425.706950                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150287.433333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150891.830421                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150705.972255                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 138366.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data       132794                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 135580.250000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151398.025000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 152409.282143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152649.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150425.603348                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 153897.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150844.187360                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 149758.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150944.471656                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 145893.114286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 149634.830037                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 148884.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150654.147362                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 150583.588235                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150425.706950                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150287.433333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150891.830421                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150701.555985                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151398.025000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 152409.282143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152649.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150425.603348                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 153897.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150844.187360                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 149758.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150944.471656                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 145893.114286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 149634.830037                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 148884.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150654.147362                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 150583.588235                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150425.706950                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150287.433333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150891.830421                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150701.555985                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4177                       # number of writebacks
system.l2.writebacks::total                      4177                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          840                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1372                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2231                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2258                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1363                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1554                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         2259                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         1545                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13696                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         1554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         2259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         1545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13700                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         1554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         2259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         1545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13700                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3726708                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     79109099                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3209816                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    126501540                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3441073                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    206614592                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3203062                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    209279616                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3067260                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    124594392                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2720201                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    143570989                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3141433                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    208245437                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2763188                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    143121647                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1266310053                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       159508                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       149805                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       309313                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3726708                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     79109099                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3209816                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    126661048                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3441073                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    206614592                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3203062                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    209279616                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3067260                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    124744197                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2720201                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    143570989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3141433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    208245437                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2763188                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    143121647                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1266619366                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3726708                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     79109099                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3209816                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    126661048                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3441073                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    206614592                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3203062                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    209279616                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3067260                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    124744197                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2720201                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    143570989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3141433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    208245437                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2763188                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    143121647                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1266619366                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.232108                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.261682                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.321655                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.324752                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.261011                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.285872                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.324896                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.283382                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.297113                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.037383                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.231087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.261217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.320961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.324053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.260546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.285557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.324196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.283071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.296511                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.231087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.261217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.320961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.324053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.260546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.285557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.324196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.283071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.296511                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93167.700000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94177.498810                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94406.352941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92202.288630                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 95585.361111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92610.753922                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 91516.057143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92683.620903                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst        87636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91411.879677                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 90673.366667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92388.023810                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 92395.088235                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92184.788402                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92106.266667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92635.370227                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92458.385879                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        79754                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 74902.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77328.250000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93167.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 94177.498810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94406.352941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92184.168850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 95585.361111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92610.753922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 91516.057143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92683.620903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst        87636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 91387.690110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 90673.366667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92388.023810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 92395.088235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92184.788402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92106.266667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92635.370227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92453.968321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93167.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 94177.498810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94406.352941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92184.168850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 95585.361111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92610.753922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 91516.057143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92683.620903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst        87636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 91387.690110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 90673.366667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92388.023810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 92395.088235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92184.788402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92106.266667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92635.370227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92453.968321                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.881795                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001204305                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2014495.583501                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    35.881795                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.057503                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786670                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1196205                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1196205                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1196205                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1196205                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1196205                       # number of overall hits
system.cpu0.icache.overall_hits::total        1196205                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8252169                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8252169                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8252169                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8252169                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8252169                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8252169                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1196258                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1196258                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1196258                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1196258                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1196258                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1196258                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 155701.301887                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 155701.301887                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 155701.301887                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 155701.301887                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 155701.301887                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 155701.301887                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6608055                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6608055                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6608055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6608055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6608055                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6608055                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157334.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157334.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157334.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157334.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157334.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157334.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3635                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               148429601                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3891                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              38146.903367                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.288161                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.711839                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.860501                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.139499                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       952984                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         952984                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706667                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706667                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1834                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1834                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1659651                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1659651                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1659651                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1659651                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9238                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9238                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           74                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           74                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         9312                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9312                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         9312                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9312                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    907303988                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    907303988                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6084245                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6084245                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    913388233                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    913388233                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    913388233                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    913388233                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       962222                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       962222                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1668963                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1668963                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1668963                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1668963                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009601                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009601                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000105                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000105                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005580                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005580                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005580                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005580                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 98214.330808                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98214.330808                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82219.527027                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82219.527027                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 98087.224334                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98087.224334                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 98087.224334                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 98087.224334                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          791                       # number of writebacks
system.cpu0.dcache.writebacks::total              791                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5619                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5619                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           58                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           58                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         5677                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5677                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         5677                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5677                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3619                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3619                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3635                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3635                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3635                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3635                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    319348646                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    319348646                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1104300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1104300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    320452946                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    320452946                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    320452946                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    320452946                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003761                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003761                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002178                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002178                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002178                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002178                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88242.234319                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88242.234319                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 69018.750000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69018.750000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88157.619257                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88157.619257                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88157.619257                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88157.619257                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.684051                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999393641                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1933063.135397                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    29.684051                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.047571                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820006                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1173896                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1173896                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1173896                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1173896                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1173896                       # number of overall hits
system.cpu1.icache.overall_hits::total        1173896                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.cpu1.icache.overall_misses::total           42                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6571333                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6571333                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6571333                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6571333                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6571333                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6571333                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1173938                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1173938                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1173938                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1173938                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1173938                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1173938                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 156460.309524                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 156460.309524                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 156460.309524                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 156460.309524                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 156460.309524                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 156460.309524                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5612092                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5612092                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5612092                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5612092                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5612092                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5612092                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160345.485714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160345.485714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160345.485714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160345.485714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160345.485714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160345.485714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5260                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158034324                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5516                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              28650.167513                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.618071                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.381929                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.873508                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.126492                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       825976                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         825976                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       698684                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        698684                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1679                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1679                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1607                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1607                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1524660                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1524660                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1524660                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1524660                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18098                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18098                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          419                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          419                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18517                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18517                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18517                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18517                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2096259799                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2096259799                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     47781093                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     47781093                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2144040892                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2144040892                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2144040892                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2144040892                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       844074                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       844074                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       699103                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       699103                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1679                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1679                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1607                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1607                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1543177                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1543177                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1543177                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1543177                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021441                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021441                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000599                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000599                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011999                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011999                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011999                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011999                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 115828.257211                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 115828.257211                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 114036.021480                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 114036.021480                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 115787.702760                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 115787.702760                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 115787.702760                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 115787.702760                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2058                       # number of writebacks
system.cpu1.dcache.writebacks::total             2058                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12855                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12855                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          402                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          402                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13257                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13257                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13257                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13257                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5243                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5243                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5260                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5260                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5260                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5260                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    476579088                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    476579088                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1287380                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1287380                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    477866468                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    477866468                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    477866468                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    477866468                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006212                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006212                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003409                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003409                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003409                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003409                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90898.166698                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90898.166698                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 75728.235294                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75728.235294                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90849.138403                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90849.138403                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90849.138403                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90849.138403                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               517.451124                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1003853416                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1904845.191651                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    27.451124                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.043992                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.829249                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1185735                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1185735                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1185735                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1185735                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1185735                       # number of overall hits
system.cpu2.icache.overall_hits::total        1185735                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7885456                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7885456                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7885456                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7885456                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7885456                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7885456                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1185785                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1185785                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1185785                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1185785                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1185785                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1185785                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 157709.120000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 157709.120000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 157709.120000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 157709.120000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 157709.120000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 157709.120000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6081186                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6081186                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6081186                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6081186                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6081186                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6081186                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 164356.378378                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 164356.378378                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 164356.378378                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 164356.378378                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 164356.378378                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 164356.378378                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  6951                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166887973                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7207                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              23156.371999                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.141299                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.858701                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.887271                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.112729                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       820775                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         820775                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       678331                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        678331                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1875                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1875                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1584                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1584                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1499106                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1499106                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1499106                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1499106                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        17768                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        17768                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           89                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        17857                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         17857                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        17857                       # number of overall misses
system.cpu2.dcache.overall_misses::total        17857                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1979699993                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1979699993                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7186731                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7186731                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1986886724                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1986886724                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1986886724                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1986886724                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       838543                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       838543                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       678420                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       678420                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1584                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1584                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1516963                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1516963                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1516963                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1516963                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021189                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021189                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000131                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011772                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011772                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011772                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011772                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 111419.405279                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111419.405279                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 80749.786517                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80749.786517                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111266.546676                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111266.546676                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111266.546676                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111266.546676                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1273                       # number of writebacks
system.cpu2.dcache.writebacks::total             1273                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        10832                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        10832                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           74                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        10906                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        10906                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        10906                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        10906                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         6936                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6936                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         6951                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         6951                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         6951                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         6951                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    672140041                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    672140041                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       962319                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       962319                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    673102360                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    673102360                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    673102360                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    673102360                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008271                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008271                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004582                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004582                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004582                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004582                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96906.003604                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96906.003604                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64154.600000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64154.600000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96835.327291                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96835.327291                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96835.327291                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96835.327291                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               517.440770                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1003852998                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1908465.775665                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    27.440770                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          490                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.043976                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.785256                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.829232                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1185317                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1185317                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1185317                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1185317                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1185317                       # number of overall hits
system.cpu3.icache.overall_hits::total        1185317                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           49                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           49                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           49                       # number of overall misses
system.cpu3.icache.overall_misses::total           49                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7665419                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7665419                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7665419                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7665419                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7665419                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7665419                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1185366                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1185366                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1185366                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1185366                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1185366                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1185366                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 156437.122449                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 156437.122449                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 156437.122449                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 156437.122449                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 156437.122449                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 156437.122449                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5827888                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5827888                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5827888                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5827888                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5827888                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5827888                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 161885.777778                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 161885.777778                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 161885.777778                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 161885.777778                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 161885.777778                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 161885.777778                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  6968                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               166889539                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  7224                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              23102.095653                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   227.394094                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    28.605906                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.888258                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.111742                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       821508                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         821508                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       679174                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        679174                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1866                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1866                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1583                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1583                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1500682                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1500682                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1500682                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1500682                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        17887                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        17887                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           86                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        17973                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         17973                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        17973                       # number of overall misses
system.cpu3.dcache.overall_misses::total        17973                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1992333185                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1992333185                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      7010238                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      7010238                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1999343423                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1999343423                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1999343423                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1999343423                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       839395                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       839395                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       679260                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       679260                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1583                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1583                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1518655                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1518655                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1518655                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1518655                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021309                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021309                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000127                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011835                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011835                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011835                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011835                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 111384.423604                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111384.423604                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 81514.395349                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81514.395349                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 111241.496856                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111241.496856                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 111241.496856                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111241.496856                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1265                       # number of writebacks
system.cpu3.dcache.writebacks::total             1265                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10934                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10934                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           71                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        11005                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        11005                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        11005                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        11005                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         6953                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         6953                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         6968                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         6968                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         6968                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         6968                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    673507017                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    673507017                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       990427                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       990427                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    674497444                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    674497444                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    674497444                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    674497444                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.008283                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008283                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.004588                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004588                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.004588                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004588                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 96865.671940                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 96865.671940                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66028.466667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66028.466667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 96799.288749                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 96799.288749                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 96799.288749                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 96799.288749                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               512.204616                       # Cycle average of tags in use
system.cpu4.icache.total_refs               999393367                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1929330.824324                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    30.204616                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.048405                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.820841                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1173622                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1173622                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1173622                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1173622                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1173622                       # number of overall hits
system.cpu4.icache.overall_hits::total        1173622                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           42                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           42                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           42                       # number of overall misses
system.cpu4.icache.overall_misses::total           42                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6434809                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6434809                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6434809                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6434809                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6434809                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6434809                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1173664                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1173664                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1173664                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1173664                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1173664                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1173664                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 153209.738095                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 153209.738095                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 153209.738095                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 153209.738095                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 153209.738095                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 153209.738095                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            6                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            6                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5581676                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5581676                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5581676                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5581676                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5581676                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5581676                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 155046.555556                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 155046.555556                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 155046.555556                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 155046.555556                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 155046.555556                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 155046.555556                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5239                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               158034610                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5495                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              28759.710646                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   223.622007                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    32.377993                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.873523                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.126477                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       826126                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         826126                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       698801                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        698801                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1698                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1698                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1607                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1607                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1524927                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1524927                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1524927                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1524927                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        18170                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        18170                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          420                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          420                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        18590                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         18590                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        18590                       # number of overall misses
system.cpu4.dcache.overall_misses::total        18590                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2108410532                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2108410532                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     49753888                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     49753888                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2158164420                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2158164420                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2158164420                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2158164420                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       844296                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       844296                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       699221                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       699221                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1607                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1607                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1543517                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1543517                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1543517                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1543517                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021521                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021521                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000601                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000601                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012044                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012044                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012044                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012044                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 116038.003963                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 116038.003963                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 118461.638095                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 118461.638095                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 116092.760624                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 116092.760624                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 116092.760624                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 116092.760624                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2074                       # number of writebacks
system.cpu4.dcache.writebacks::total             2074                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        12948                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        12948                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          403                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          403                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        13351                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        13351                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        13351                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        13351                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5222                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5222                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5239                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5239                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5239                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5239                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    473703836                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    473703836                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1284919                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1284919                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    474988755                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    474988755                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    474988755                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    474988755                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006185                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006185                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003394                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003394                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003394                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003394                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90713.105324                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 90713.105324                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 75583.470588                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 75583.470588                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 90664.011262                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 90664.011262                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 90664.011262                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 90664.011262                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               552.209774                       # Cycle average of tags in use
system.cpu5.icache.total_refs               917915005                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1645008.969534                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    26.031964                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.177810                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.041718                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.843234                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.884952                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1187560                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1187560                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1187560                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1187560                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1187560                       # number of overall hits
system.cpu5.icache.overall_hits::total        1187560                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.cpu5.icache.overall_misses::total           38                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5699493                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5699493                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5699493                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5699493                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5699493                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5699493                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1187598                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1187598                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1187598                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1187598                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1187598                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1187598                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000032                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000032                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 149986.657895                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 149986.657895                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 149986.657895                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 149986.657895                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 149986.657895                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 149986.657895                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           31                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           31                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           31                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4815029                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4815029                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4815029                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4815029                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4815029                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4815029                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 155323.516129                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 155323.516129                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 155323.516129                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 155323.516129                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 155323.516129                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 155323.516129                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5442                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               204771879                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5698                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              35937.500702                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   189.692993                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    66.307007                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.740988                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.259012                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1768049                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1768049                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       323954                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        323954                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          769                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          769                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          760                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          760                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2092003                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2092003                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2092003                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2092003                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18470                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18470                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           30                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18500                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18500                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18500                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18500                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1883834144                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1883834144                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2585110                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2585110                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1886419254                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1886419254                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1886419254                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1886419254                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1786519                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1786519                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       323984                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       323984                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          760                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          760                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2110503                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2110503                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2110503                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2110503                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010339                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010339                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000093                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000093                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008766                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008766                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008766                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008766                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 101994.268760                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 101994.268760                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86170.333333                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86170.333333                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 101968.608324                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 101968.608324                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 101968.608324                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 101968.608324                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          667                       # number of writebacks
system.cpu5.dcache.writebacks::total              667                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        13034                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        13034                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           24                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        13058                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        13058                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        13058                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        13058                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5436                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5436                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5442                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5442                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5442                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5442                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    506871923                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    506871923                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       389770                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       389770                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    507261693                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    507261693                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    507261693                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    507261693                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003043                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003043                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002579                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002579                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002579                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002579                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93243.547277                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 93243.547277                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64961.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64961.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 93212.365491                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 93212.365491                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 93212.365491                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 93212.365491                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               517.008826                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1003852840                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1912100.647619                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    27.008826                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.043283                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.828540                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1185159                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1185159                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1185159                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1185159                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1185159                       # number of overall hits
system.cpu6.icache.overall_hits::total        1185159                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           47                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           47                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           47                       # number of overall misses
system.cpu6.icache.overall_misses::total           47                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7113823                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7113823                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7113823                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7113823                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7113823                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7113823                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1185206                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1185206                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1185206                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1185206                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1185206                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1185206                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 151357.936170                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 151357.936170                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 151357.936170                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 151357.936170                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 151357.936170                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 151357.936170                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5581592                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5581592                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5581592                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5581592                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5581592                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5581592                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 159474.057143                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 159474.057143                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 159474.057143                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 159474.057143                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 159474.057143                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 159474.057143                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  6968                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               166889176                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  7224                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              23102.045404                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   227.302007                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    28.697993                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.887898                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.112102                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       821738                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         821738                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       678585                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        678585                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1861                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1861                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1584                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1584                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1500323                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1500323                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1500323                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1500323                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        17930                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        17930                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           88                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        18018                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         18018                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        18018                       # number of overall misses
system.cpu6.dcache.overall_misses::total        18018                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1996791791                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1996791791                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      7042032                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      7042032                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2003833823                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2003833823                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2003833823                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2003833823                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       839668                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       839668                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       678673                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       678673                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1584                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1584                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1518341                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1518341                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1518341                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1518341                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021354                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021354                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000130                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011867                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011867                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011867                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011867                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 111365.967150                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 111365.967150                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 80023.090909                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 80023.090909                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 111212.888389                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 111212.888389                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 111212.888389                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 111212.888389                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1264                       # number of writebacks
system.cpu6.dcache.writebacks::total             1264                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        10977                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        10977                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           73                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        11050                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        11050                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        11050                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        11050                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         6953                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         6953                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         6968                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         6968                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         6968                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         6968                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    674677939                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    674677939                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       998906                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       998906                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    675676845                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    675676845                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    675676845                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    675676845                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008281                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008281                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004589                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004589                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004589                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004589                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 97034.077233                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 97034.077233                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66593.733333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66593.733333                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 96968.548364                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 96968.548364                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 96968.548364                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 96968.548364                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               551.812357                       # Cycle average of tags in use
system.cpu7.icache.total_refs               917914952                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1645008.874552                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    25.634317                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   526.178040                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.041081                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.843234                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.884315                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1187507                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1187507                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1187507                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1187507                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1187507                       # number of overall hits
system.cpu7.icache.overall_hits::total        1187507                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.cpu7.icache.overall_misses::total           40                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5855194                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5855194                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5855194                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5855194                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5855194                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5855194                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1187547                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1187547                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1187547                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1187547                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1187547                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1187547                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000034                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000034                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 146379.850000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 146379.850000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 146379.850000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 146379.850000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 146379.850000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 146379.850000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           31                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           31                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           31                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4924919                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4924919                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4924919                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4924919                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4924919                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4924919                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 158868.354839                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 158868.354839                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 158868.354839                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 158868.354839                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 158868.354839                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 158868.354839                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  5458                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               204772265                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  5714                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              35836.938222                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   190.155569                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    65.844431                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.742795                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.257205                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1768440                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1768440                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       323954                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        323954                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          765                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          765                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          759                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          759                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      2092394                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         2092394                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      2092394                       # number of overall hits
system.cpu7.dcache.overall_hits::total        2092394                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        18539                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        18539                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           30                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        18569                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         18569                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        18569                       # number of overall misses
system.cpu7.dcache.overall_misses::total        18569                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1886963425                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1886963425                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2506961                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2506961                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1889470386                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1889470386                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1889470386                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1889470386                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1786979                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1786979                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       323984                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       323984                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          759                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          759                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      2110963                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      2110963                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      2110963                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      2110963                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010374                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010374                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000093                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000093                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008796                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008796                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008796                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008796                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 101783.452452                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 101783.452452                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 83565.366667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 83565.366667                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 101754.019387                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 101754.019387                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 101754.019387                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 101754.019387                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          686                       # number of writebacks
system.cpu7.dcache.writebacks::total              686                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        13087                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        13087                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           24                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        13111                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        13111                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        13111                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        13111                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         5452                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         5452                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         5458                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5458                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         5458                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5458                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    507118569                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    507118569                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       394512                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       394512                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    507513081                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    507513081                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    507513081                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    507513081                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003051                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003051                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002586                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002586                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002586                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002586                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93015.144718                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 93015.144718                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        65752                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        65752                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 92985.174240                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 92985.174240                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 92985.174240                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 92985.174240                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
