// Copyright 2020-2021 Beken 
// 
// Licensed under the Apache License, Version 2.0 (the "License");           
// you may not use this file except in compliance with the License.            
// You may obtain a copy of the License at                                     
//                                                                             
//     http://www.apache.org/licenses/LICENSE-2.0                              
//                                                                             
// Unless required by applicable law or agreed to in writing, software         
// distributed under the License is distributed on an "AS IS" BASIS,         
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.    
// See the License for the specific language governing permissions and         
// limitations under the License.                                              

/***********************************************************************************************************************************
* This file is generated from PWM_register_map.xlsx automatically                                
* Modify it manually is not recommended                                       
* CHIP ID:BK7239,GENARATE TIME:2023-03-23 15:46:12                                                 
************************************************************************************************************************************/

#pragma once                 

#ifndef _PWM_LL_MACRO_DEF_HEADER
#define _PWM_LL_MACRO_DEF_HEADER

#ifdef __cplusplus          
extern "C" {              
#endif                      

#include <soc/soc.h>          

typedef enum {
	PWM_HW_ID_0,
	PWM_HW_ID_1,
}pwm_hw_id_t;

#define PWM_LL_REG_BASE_OFFSET (0x00050000)
#define PWM_LL_REG_BASE(id)      (SOC_PWM_REG_BASE_0 + (id * PWM_LL_REG_BASE_OFFSET))

/* REG_0x00 */
#define PWM_DEVICEID_ADDR  (0x0*4) //REG ADDR :0x802b00
#define PWM_DEVICEID_DEVICEID_POS (0) 
#define PWM_DEVICEID_DEVICEID_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_deviceid_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_DEVICEID_ADDR);
}

/* REG_0x00:deviceid->DeviceID:0x0[31:0],ASCII Code of "PWM",0x00808777,RO*/
static inline uint32_t pwm_ll_get_deviceid_deviceid(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_DEVICEID_ADDR);
}

/* REG_0x01 */
#define PWM_VERSIONID_ADDR  (0x1*4) //REG ADDR :0x802b04
#define PWM_VERSIONID_VERSIONID_POS (0) 
#define PWM_VERSIONID_VERSIONID_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_versionid_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_VERSIONID_ADDR);
}

/* REG_0x01:versionid->VersionID:0x1[31:0],版本号V1.1:w(区别不同版本),0x00010001,RO*/
static inline uint32_t pwm_ll_get_versionid_versionid(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_VERSIONID_ADDR);
}

/* REG_0x02 */
#define PWM_CG_RESET_ADDR  (0x2*4) //REG ADDR :0x802b08
#define PWM_CG_RESET_SOFT_RESET_POS (0) 
#define PWM_CG_RESET_SOFT_RESET_MASK (0x1) 

#define PWM_CG_RESET_BPS_CLKGATE_POS (1) 
#define PWM_CG_RESET_BPS_CLKGATE_MASK (0x1) 

#define PWM_CG_RESET_RESERVED_POS (2) 
#define PWM_CG_RESET_RESERVED_MASK (0x3FFFFFFF) 

static inline uint32_t pwm_ll_get_cg_reset_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CG_RESET_ADDR);
}

static inline void pwm_ll_set_cg_reset_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CG_RESET_ADDR,value);
}

/* REG_0x02:cg_reset->Soft_Reset:0x2[0],写1：PWM控制器软复位,0x0,R/W*/
static inline uint32_t pwm_ll_get_cg_reset_soft_reset(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CG_RESET_ADDR);
    reg_value = ((reg_value >> PWM_CG_RESET_SOFT_RESET_POS) & PWM_CG_RESET_SOFT_RESET_MASK);
    return reg_value;
}

static inline void pwm_ll_set_cg_reset_soft_reset(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CG_RESET_ADDR);
    reg_value &= ~(PWM_CG_RESET_SOFT_RESET_MASK << PWM_CG_RESET_SOFT_RESET_POS);
    reg_value |= ((value & PWM_CG_RESET_SOFT_RESET_MASK) << PWM_CG_RESET_SOFT_RESET_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CG_RESET_ADDR,reg_value);
}

/* REG_0x02:cg_reset->Bps_Clkgate:0x2[1],配置时钟门控禁止位,0x0,R/W*/
static inline uint32_t pwm_ll_get_cg_reset_bps_clkgate(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CG_RESET_ADDR);
    reg_value = ((reg_value >> PWM_CG_RESET_BPS_CLKGATE_POS) & PWM_CG_RESET_BPS_CLKGATE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_cg_reset_bps_clkgate(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CG_RESET_ADDR);
    reg_value &= ~(PWM_CG_RESET_BPS_CLKGATE_MASK << PWM_CG_RESET_BPS_CLKGATE_POS);
    reg_value |= ((value & PWM_CG_RESET_BPS_CLKGATE_MASK) << PWM_CG_RESET_BPS_CLKGATE_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CG_RESET_ADDR,reg_value);
}

/* REG_0x03 */
#define PWM_STATUS_ADDR  (0x3*4) //REG ADDR :0x802b0c
#define PWM_STATUS_GLOBAL_STATUS_POS (0) 
#define PWM_STATUS_GLOBAL_STATUS_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_status_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_STATUS_ADDR);
}

/* REG_0x03:status->Global_Status:0x3[31:0],反应外设的工作状态,0x0,RO*/
static inline uint32_t pwm_ll_get_status_global_status(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_STATUS_ADDR);
}

/* REG_0x04 */
#define PWM_PWM_CR1_ADDR  (0x4*4) //REG ADDR :0x802b10
#define PWM_PWM_CR1_CEN3_POS (0) 
#define PWM_PWM_CR1_CEN3_MASK (0x1) 

#define PWM_PWM_CR1_CEN2_POS (1) 
#define PWM_PWM_CR1_CEN2_MASK (0x1) 

#define PWM_PWM_CR1_CEN1_POS (2) 
#define PWM_PWM_CR1_CEN1_MASK (0x1) 

#define PWM_PWM_CR1_ARPE3_POS (3) 
#define PWM_PWM_CR1_ARPE3_MASK (0x1) 

#define PWM_PWM_CR1_ARPE2_POS (4) 
#define PWM_PWM_CR1_ARPE2_MASK (0x1) 

#define PWM_PWM_CR1_ARPE1_POS (5) 
#define PWM_PWM_CR1_ARPE1_MASK (0x1) 

#define PWM_PWM_CR1_OC3PE_POS (6) 
#define PWM_PWM_CR1_OC3PE_MASK (0x1) 

#define PWM_PWM_CR1_OC2PE_POS (7) 
#define PWM_PWM_CR1_OC2PE_MASK (0x1) 

#define PWM_PWM_CR1_OC1PE_POS (8) 
#define PWM_PWM_CR1_OC1PE_MASK (0x1) 

#define PWM_PWM_CR1_RESERVED0_POS (9) 
#define PWM_PWM_CR1_RESERVED0_MASK (0x1FF) 

#define PWM_PWM_CR1_CMS_TIM3_POS (18) 
#define PWM_PWM_CR1_CMS_TIM3_MASK (0x3) 

#define PWM_PWM_CR1_CMS_TIM2_POS (20) 
#define PWM_PWM_CR1_CMS_TIM2_MASK (0x3) 

#define PWM_PWM_CR1_CMS_TIM1_POS (22) 
#define PWM_PWM_CR1_CMS_TIM1_MASK (0x3) 

#define PWM_PWM_CR1_RESERVED1_POS (24) 
#define PWM_PWM_CR1_RESERVED1_MASK (0x3) 

#define PWM_PWM_CR1_URS3_POS (26) 
#define PWM_PWM_CR1_URS3_MASK (0x1) 

#define PWM_PWM_CR1_URS2_POS (27) 
#define PWM_PWM_CR1_URS2_MASK (0x1) 

#define PWM_PWM_CR1_URS1_POS (28) 
#define PWM_PWM_CR1_URS1_MASK (0x1) 

#define PWM_PWM_CR1_DIR_TIM3_POS (29) 
#define PWM_PWM_CR1_DIR_TIM3_MASK (0x1) 

#define PWM_PWM_CR1_DIR_TIM2_POS (30) 
#define PWM_PWM_CR1_DIR_TIM2_MASK (0x1) 

#define PWM_PWM_CR1_DIR_TIM1_POS (31) 
#define PWM_PWM_CR1_DIR_TIM1_MASK (0x1) 

static inline uint32_t pwm_ll_get_pwm_cr1_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
}

static inline void pwm_ll_set_pwm_cr1_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR,value);
}

/* REG_0x04:pwm_cr1->CEN3:0x4[0],计数器TIM3使能,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr1_cen3(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR1_CEN3_POS) & PWM_PWM_CR1_CEN3_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr1_cen3(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value &= ~(PWM_PWM_CR1_CEN3_MASK << PWM_PWM_CR1_CEN3_POS);
    reg_value |= ((value & PWM_PWM_CR1_CEN3_MASK) << PWM_PWM_CR1_CEN3_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR,reg_value);
}

/* REG_0x04:pwm_cr1->CEN2:0x4[1],计数器TIM2使能,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr1_cen2(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR1_CEN2_POS) & PWM_PWM_CR1_CEN2_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr1_cen2(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value &= ~(PWM_PWM_CR1_CEN2_MASK << PWM_PWM_CR1_CEN2_POS);
    reg_value |= ((value & PWM_PWM_CR1_CEN2_MASK) << PWM_PWM_CR1_CEN2_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR,reg_value);
}

/* REG_0x04:pwm_cr1->CEN1:0x4[2],计数器TIM1使能,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr1_cen1(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR1_CEN1_POS) & PWM_PWM_CR1_CEN1_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr1_cen1(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value &= ~(PWM_PWM_CR1_CEN1_MASK << PWM_PWM_CR1_CEN1_POS);
    reg_value |= ((value & PWM_PWM_CR1_CEN1_MASK) << PWM_PWM_CR1_CEN1_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR,reg_value);
}

/* REG_0x04:pwm_cr1->ARPE3:0x4[3],计数器TIM3终点寄存器preload使能,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr1_arpe3(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR1_ARPE3_POS) & PWM_PWM_CR1_ARPE3_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr1_arpe3(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value &= ~(PWM_PWM_CR1_ARPE3_MASK << PWM_PWM_CR1_ARPE3_POS);
    reg_value |= ((value & PWM_PWM_CR1_ARPE3_MASK) << PWM_PWM_CR1_ARPE3_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR,reg_value);
}

/* REG_0x04:pwm_cr1->ARPE2:0x4[4],计数器TIM2终点寄存器preload使能,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr1_arpe2(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR1_ARPE2_POS) & PWM_PWM_CR1_ARPE2_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr1_arpe2(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value &= ~(PWM_PWM_CR1_ARPE2_MASK << PWM_PWM_CR1_ARPE2_POS);
    reg_value |= ((value & PWM_PWM_CR1_ARPE2_MASK) << PWM_PWM_CR1_ARPE2_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR,reg_value);
}

/* REG_0x04:pwm_cr1->ARPE1:0x4[5],计数器TIM1终点寄存器preload使能  0为preload寄存器中中的值立即同步更新到阴影寄存器，1为在更新事件时更新（Auto-Reload Preload Enable),0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr1_arpe1(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR1_ARPE1_POS) & PWM_PWM_CR1_ARPE1_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr1_arpe1(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value &= ~(PWM_PWM_CR1_ARPE1_MASK << PWM_PWM_CR1_ARPE1_POS);
    reg_value |= ((value & PWM_PWM_CR1_ARPE1_MASK) << PWM_PWM_CR1_ARPE1_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR,reg_value);
}

/* REG_0x04:pwm_cr1->OC3PE:0x4[6],TIM3的比较寄存器preload使能见OC1PE,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr1_oc3pe(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR1_OC3PE_POS) & PWM_PWM_CR1_OC3PE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr1_oc3pe(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value &= ~(PWM_PWM_CR1_OC3PE_MASK << PWM_PWM_CR1_OC3PE_POS);
    reg_value |= ((value & PWM_PWM_CR1_OC3PE_MASK) << PWM_PWM_CR1_OC3PE_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR,reg_value);
}

/* REG_0x04:pwm_cr1->OC2PE:0x4[7],TIM2的比较寄存器preload使能见OC1PE,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr1_oc2pe(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR1_OC2PE_POS) & PWM_PWM_CR1_OC2PE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr1_oc2pe(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value &= ~(PWM_PWM_CR1_OC2PE_MASK << PWM_PWM_CR1_OC2PE_POS);
    reg_value |= ((value & PWM_PWM_CR1_OC2PE_MASK) << PWM_PWM_CR1_OC2PE_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR,reg_value);
}

/* REG_0x04:pwm_cr1->OC1PE:0x4[8],TIM1的比较寄存器CCR1~CCR3 preload使能  0为preload寄存器中中的值立即同步更新到阴影寄存器，1为在更新事件时更新,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr1_oc1pe(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR1_OC1PE_POS) & PWM_PWM_CR1_OC1PE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr1_oc1pe(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value &= ~(PWM_PWM_CR1_OC1PE_MASK << PWM_PWM_CR1_OC1PE_POS);
    reg_value |= ((value & PWM_PWM_CR1_OC1PE_MASK) << PWM_PWM_CR1_OC1PE_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR,reg_value);
}

/* REG_0x04:pwm_cr1->CMS_TIM3:0x4[19:18],计数器TIM1计数模式：; 00单向计数模式; 01双向计数模式 且只有向上计数比较成功时才置位比较成功中断flag; 10双向计数模式 且只有向下计数比较成功时才置位比较成功中断flag; 11双向计数模式 且向上和向下计数比较成功时都置位比较成功中断flag,2,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr1_cms_tim3(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR1_CMS_TIM3_POS) & PWM_PWM_CR1_CMS_TIM3_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr1_cms_tim3(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value &= ~(PWM_PWM_CR1_CMS_TIM3_MASK << PWM_PWM_CR1_CMS_TIM3_POS);
    reg_value |= ((value & PWM_PWM_CR1_CMS_TIM3_MASK) << PWM_PWM_CR1_CMS_TIM3_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR,reg_value);
}

/* REG_0x04:pwm_cr1->CMS_TIM2:0x4[21:20],计数器TIM2计数模式：同CMS_TIM1,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr1_cms_tim2(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR1_CMS_TIM2_POS) & PWM_PWM_CR1_CMS_TIM2_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr1_cms_tim2(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value &= ~(PWM_PWM_CR1_CMS_TIM2_MASK << PWM_PWM_CR1_CMS_TIM2_POS);
    reg_value |= ((value & PWM_PWM_CR1_CMS_TIM2_MASK) << PWM_PWM_CR1_CMS_TIM2_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR,reg_value);
}

/* REG_0x04:pwm_cr1->CMS_TIM1:0x4[23:22],计数器TIM3计数模式：同CMS_TIM1,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr1_cms_tim1(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR1_CMS_TIM1_POS) & PWM_PWM_CR1_CMS_TIM1_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr1_cms_tim1(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value &= ~(PWM_PWM_CR1_CMS_TIM1_MASK << PWM_PWM_CR1_CMS_TIM1_POS);
    reg_value |= ((value & PWM_PWM_CR1_CMS_TIM1_MASK) << PWM_PWM_CR1_CMS_TIM1_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR,reg_value);
}

/* REG_0x04:pwm_cr1->URS3:0x4[26],见URS1,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr1_urs3(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR1_URS3_POS) & PWM_PWM_CR1_URS3_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr1_urs3(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value &= ~(PWM_PWM_CR1_URS3_MASK << PWM_PWM_CR1_URS3_POS);
    reg_value |= ((value & PWM_PWM_CR1_URS3_MASK) << PWM_PWM_CR1_URS3_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR,reg_value);
}

/* REG_0x04:pwm_cr1->URS2:0x4[27],见URS1,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr1_urs2(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR1_URS2_POS) & PWM_PWM_CR1_URS2_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr1_urs2(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value &= ~(PWM_PWM_CR1_URS2_MASK << PWM_PWM_CR1_URS2_POS);
    reg_value |= ((value & PWM_PWM_CR1_URS2_MASK) << PWM_PWM_CR1_URS2_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR,reg_value);
}

/* REG_0x04:pwm_cr1->URS1:0x4[28],更新事件源选择  0：UG与向上向下溢出可产生更新事件;                 1：仅向上向下溢出可产生更新事件（捕获模式必须设置为1，否则会同时产生捕获成功中断和更新事件中断）,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr1_urs1(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR1_URS1_POS) & PWM_PWM_CR1_URS1_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr1_urs1(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value &= ~(PWM_PWM_CR1_URS1_MASK << PWM_PWM_CR1_URS1_POS);
    reg_value |= ((value & PWM_PWM_CR1_URS1_MASK) << PWM_PWM_CR1_URS1_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR,reg_value);
}

/* REG_0x04:pwm_cr1->URS1:0x4[28/27/26],更新事件源选择  0：UG与向上向下溢出可产生更新事件;                 1：仅向上向下溢出可产生更新事件（捕获模式必须设置为1，否则会同时产生捕获成功中断和更新事件中断）,0x0,R/W*/
#define PWM_PWM_CR1_URSX_POS(ursx) (PWM_PWM_CR1_URS1_POS - ursx)
static inline uint32_t pwm_ll_get_pwm_cr1_ursx(pwm_hw_id_t id, uint32_t ursx)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR1_URSX_POS(ursx)) & PWM_PWM_CR1_URS1_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr1_ursx(pwm_hw_id_t id, uint32_t ursx, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value &= ~(PWM_PWM_CR1_URS1_MASK << PWM_PWM_CR1_URSX_POS(ursx));
    reg_value |= ((value & PWM_PWM_CR1_URS1_MASK) << PWM_PWM_CR1_URSX_POS(ursx));
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR,reg_value);
}

/* REG_0x04:pwm_cr1->DIR_TIM3:0x4[29],计数器TIM3的方向：同DIR_TIM1,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr1_dir_tim3(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR1_DIR_TIM3_POS) & PWM_PWM_CR1_DIR_TIM3_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr1_dir_tim3(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value &= ~(PWM_PWM_CR1_DIR_TIM3_MASK << PWM_PWM_CR1_DIR_TIM3_POS);
    reg_value |= ((value & PWM_PWM_CR1_DIR_TIM3_MASK) << PWM_PWM_CR1_DIR_TIM3_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR,reg_value);
}

/* REG_0x04:pwm_cr1->DIR_TIM2:0x4[30],计数器TIM2的方向：同DIR_TIM1,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr1_dir_tim2(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR1_DIR_TIM2_POS) & PWM_PWM_CR1_DIR_TIM2_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr1_dir_tim2(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value &= ~(PWM_PWM_CR1_DIR_TIM2_MASK << PWM_PWM_CR1_DIR_TIM2_POS);
    reg_value |= ((value & PWM_PWM_CR1_DIR_TIM2_MASK) << PWM_PWM_CR1_DIR_TIM2_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR,reg_value);
}

/* REG_0x04:pwm_cr1->DIR_TIM1:0x4[31],计数器TIM1的方向  0为向上计数  1为向下计数 （当工作在编码器模式或者中心对称模式时，该位为只读）,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr1_dir_tim1(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR1_DIR_TIM1_POS) & PWM_PWM_CR1_DIR_TIM1_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr1_dir_tim1(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR);
    reg_value &= ~(PWM_PWM_CR1_DIR_TIM1_MASK << PWM_PWM_CR1_DIR_TIM1_POS);
    reg_value |= ((value & PWM_PWM_CR1_DIR_TIM1_MASK) << PWM_PWM_CR1_DIR_TIM1_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR1_ADDR,reg_value);
}

/* REG_0x05 */
#define PWM_PWM_CR2_ADDR  (0x5*4) //REG ADDR :0x802b14
#define PWM_PWM_CR2_RESERVED0_POS (0) 
#define PWM_PWM_CR2_RESERVED0_MASK (0xFF) 

#define PWM_PWM_CR2_TI1S_POS (8) 
#define PWM_PWM_CR2_TI1S_MASK (0x1) 

#define PWM_PWM_CR2_CCPC_POS (9) 
#define PWM_PWM_CR2_CCPC_MASK (0x1) 

#define PWM_PWM_CR2_TRIOS3_POS (10) 
#define PWM_PWM_CR2_TRIOS3_MASK (0x7) 

#define PWM_PWM_CR2_ADCS3_POS (13) 
#define PWM_PWM_CR2_ADCS3_MASK (0x7) 

#define PWM_PWM_CR2_RESERVED1_POS (16) 
#define PWM_PWM_CR2_RESERVED1_MASK (0x1) 

#define PWM_PWM_CR2_CCUS_POS (17) 
#define PWM_PWM_CR2_CCUS_MASK (0x1) 

#define PWM_PWM_CR2_TRIOS2_POS (18) 
#define PWM_PWM_CR2_TRIOS2_MASK (0x7) 

#define PWM_PWM_CR2_ADCS2_POS (21) 
#define PWM_PWM_CR2_ADCS2_MASK (0x7) 

#define PWM_PWM_CR2_RESERVED2_POS (24) 
#define PWM_PWM_CR2_RESERVED2_MASK (0x3) 

#define PWM_PWM_CR2_TRIOS1_POS (26) 
#define PWM_PWM_CR2_TRIOS1_MASK (0x7) 

#define PWM_PWM_CR2_ADCS1_POS (29) 
#define PWM_PWM_CR2_ADCS1_MASK (0x7) 

static inline uint32_t pwm_ll_get_pwm_cr2_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR);
}

static inline void pwm_ll_set_pwm_cr2_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR,value);
}

/* REG_0x05:pwm_cr2->TI1S:0x5[8],TIM1的触发输入源选择; 0 cap_i[0]作为TI1的输入; 1 cap_i[2:0]的XOR作为TI1的输入，霍尔传感器接口模式用,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr2_ti1s(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR2_TI1S_POS) & PWM_PWM_CR2_TI1S_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr2_ti1s(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR);
    reg_value &= ~(PWM_PWM_CR2_TI1S_MASK << PWM_PWM_CR2_TI1S_POS);
    reg_value |= ((value & PWM_PWM_CR2_TI1S_MASK) << PWM_PWM_CR2_TI1S_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR,reg_value);
}

/* REG_0x05:pwm_cr2->CCPC:0x5[9],CCE，CCNE bit preload   ; 该bi为1时：CCE，CCEN只有在COM事件（霍尔模式时TRGI上升沿）发生时才更新 ,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr2_ccpc(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR2_CCPC_POS) & PWM_PWM_CR2_CCPC_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr2_ccpc(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR);
    reg_value &= ~(PWM_PWM_CR2_CCPC_MASK << PWM_PWM_CR2_CCPC_POS);
    reg_value |= ((value & PWM_PWM_CR2_CCPC_MASK) << PWM_PWM_CR2_CCPC_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR,reg_value);
}

/* REG_0x05:pwm_cr2->TRIOS3:0x5[12:10],TIM3的触发输出选择 同TRIOS1,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr2_trios3(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR2_TRIOS3_POS) & PWM_PWM_CR2_TRIOS3_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr2_trios3(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR);
    reg_value &= ~(PWM_PWM_CR2_TRIOS3_MASK << PWM_PWM_CR2_TRIOS3_POS);
    reg_value |= ((value & PWM_PWM_CR2_TRIOS3_MASK) << PWM_PWM_CR2_TRIOS3_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR,reg_value);
}

/* REG_0x05:pwm_cr2->ADCS3:0x5[15:13],TIM3的ADC触发选择  同ADCS1,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr2_adcs3(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR2_ADCS3_POS) & PWM_PWM_CR2_ADCS3_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr2_adcs3(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR);
    reg_value &= ~(PWM_PWM_CR2_ADCS3_MASK << PWM_PWM_CR2_ADCS3_POS);
    reg_value |= ((value & PWM_PWM_CR2_ADCS3_MASK) << PWM_PWM_CR2_ADCS3_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR,reg_value);
}

/* REG_0x05:pwm_cr2->ccus:0x5[17], ,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr2_ccus(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR2_CCUS_POS) & PWM_PWM_CR2_CCUS_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr2_ccus(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR);
    reg_value &= ~(PWM_PWM_CR2_CCUS_MASK << PWM_PWM_CR2_CCUS_POS);
    reg_value |= ((value & PWM_PWM_CR2_CCUS_MASK) << PWM_PWM_CR2_CCUS_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR,reg_value);
}

/* REG_0x05:pwm_cr2->TRIOS2:0x5[20:18],TIM2的触发输出选择 同TRIOS1,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr2_trios2(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR2_TRIOS2_POS) & PWM_PWM_CR2_TRIOS2_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr2_trios2(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR);
    reg_value &= ~(PWM_PWM_CR2_TRIOS2_MASK << PWM_PWM_CR2_TRIOS2_POS);
    reg_value |= ((value & PWM_PWM_CR2_TRIOS2_MASK) << PWM_PWM_CR2_TRIOS2_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR,reg_value);
}

/* REG_0x05:pwm_cr2->ADCS2:0x5[23:21],TIM2的ADC触发选择  同ADCS1 ,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr2_adcs2(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR2_ADCS2_POS) & PWM_PWM_CR2_ADCS2_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr2_adcs2(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR);
    reg_value &= ~(PWM_PWM_CR2_ADCS2_MASK << PWM_PWM_CR2_ADCS2_POS);
    reg_value |= ((value & PWM_PWM_CR2_ADCS2_MASK) << PWM_PWM_CR2_ADCS2_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR,reg_value);
}

/* REG_0x05:pwm_cr2->TRIOS1:0x5[28:26],TIM1的触发输出选择 ; 0 触发输出0; 1 CEN作为TRIO触发输出; 2 UG作为TRIO触发输出; 3 update事件触发输出; 4 OC1REF作为TRIO触发输出; 5 CCR1比较成功信号cc1g作为TRIO触发输出; 6 CCR2比较成功信号cc2g作为TRIO触发输出; 7 CCR3比较成功信号cc3g作为TRIO触发输出; 8 OC1REF作为TRIO触发输出; 9 CCIF信号即（比较或者捕获成功）作为TRIO触发输出,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr2_trios1(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR2_TRIOS1_POS) & PWM_PWM_CR2_TRIOS1_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr2_trios1(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR);
    reg_value &= ~(PWM_PWM_CR2_TRIOS1_MASK << PWM_PWM_CR2_TRIOS1_POS);
    reg_value |= ((value & PWM_PWM_CR2_TRIOS1_MASK) << PWM_PWM_CR2_TRIOS1_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR,reg_value);
}

/* REG_0x05:pwm_cr2->ADCS1:0x5[31:29],TIM1的触发ADC选择 ; 0 触发ADC0; 1 CEN作为TRIO触发ADC; 2 UG作为TRIO触发ADC; 3 update事件触发ADC; 4 OC1REF作为TRIO触发ADC; 5 CCR1比较成功信号cc1g作为TRIO触发ADC; 6 CCR2比较成功信号cc2g作为TRIO触发ADC; 7 CCR3比较成功信号cc3g作为TRIO触发ADC; 8 OC1REF作为TRIO触发ADC; 9 CCIF信号即（比较或者捕获成功）作为TRIO触发ADC,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_cr2_adcs1(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CR2_ADCS1_POS) & PWM_PWM_CR2_ADCS1_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_cr2_adcs1(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR);
    reg_value &= ~(PWM_PWM_CR2_ADCS1_MASK << PWM_PWM_CR2_ADCS1_POS);
    reg_value |= ((value & PWM_PWM_CR2_ADCS1_MASK) << PWM_PWM_CR2_ADCS1_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CR2_ADDR,reg_value);
}

/* REG_0x06 */
#define PWM_SMCR_ADDR  (0x6*4) //REG ADDR :0x802b18
#define PWM_SMCR_SMS1_POS (0) 
#define PWM_SMCR_SMS1_MASK (0xF) 

#define PWM_SMCR_SMS2_POS (4) 
#define PWM_SMCR_SMS2_MASK (0xF) 

#define PWM_SMCR_SMS3_POS (8) 
#define PWM_SMCR_SMS3_MASK (0xF) 

#define PWM_SMCR_TS1_POS (12) 
#define PWM_SMCR_TS1_MASK (0x7) 

#define PWM_SMCR_RESERVED0_POS (15) 
#define PWM_SMCR_RESERVED0_MASK (0x1) 

#define PWM_SMCR_TS2_POS (16) 
#define PWM_SMCR_TS2_MASK (0x7) 

#define PWM_SMCR_TS3_POS (19) 
#define PWM_SMCR_TS3_MASK (0x7) 

#define PWM_SMCR_RESERVED1_POS (22) 
#define PWM_SMCR_RESERVED1_MASK (0x3FF) 

static inline uint32_t pwm_ll_get_smcr_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR);
}

static inline void pwm_ll_set_smcr_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR,value);
}

/* REG_0x06:smcr->SMS1:0x6[3:0],TIM1从模式选择：; 0000 从模式关闭  定时器对内部时钟沿计数; 0001 LED驱动模式; 0010 编码器接口模式1  只对TI1的边沿向上下计数; 0011 编码器接口模式2  只对TI2的边沿向上下计数; 0100 编码器接口模式3  对TI1和TI2的边沿都向上下计数; 101 重置模式1   TRGI2的上升沿UG1置1，定时器重置（捕获模式时可使用）; 110 门控模式   TRGI2为高电平CEN1置1，为低CEN1清零（模块外部定时器控制TIM1启停）; 111 触发模式   TRGI2的上升沿CEN1置1（对外部脉冲计数）; 1000 霍尔传感器接口模式,0x0,R/W*/
static inline uint32_t pwm_ll_get_smcr_sms1(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR);
    reg_value = ((reg_value >> PWM_SMCR_SMS1_POS) & PWM_SMCR_SMS1_MASK);
    return reg_value;
}

static inline void pwm_ll_set_smcr_sms1(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR);
    reg_value &= ~(PWM_SMCR_SMS1_MASK << PWM_SMCR_SMS1_POS);
    reg_value |= ((value & PWM_SMCR_SMS1_MASK) << PWM_SMCR_SMS1_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR,reg_value);
}

/* REG_0x06:smcr->SMS2:0x6[7:4],TIM2从模式选择：; 000 从模式关闭  定时器对内部时钟沿计数; 001 LED驱动模式; 010 编码器接口模式1  只对TI3的边沿向上下计数; 011 编码器接口模式2  只对TI4的边沿向上下计数; 100 编码器接口模式3  对TI3和TI4的边沿都向上下计数; 101 重置模式1   TRGI2的上升沿UG2置1，定时器重置（捕获模式时可使用）; 110 门控模式   TRGI2为高电平CEN2置1，为低CEN2清零（模块外部定时器控制TIM3启停）; 111 触发模式   TRGI2的上升沿CEN2置1（对外部脉冲计数）,0x0,R/W*/
static inline uint32_t pwm_ll_get_smcr_sms2(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR);
    reg_value = ((reg_value >> PWM_SMCR_SMS2_POS) & PWM_SMCR_SMS2_MASK);
    return reg_value;
}

static inline void pwm_ll_set_smcr_sms2(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR);
    reg_value &= ~(PWM_SMCR_SMS2_MASK << PWM_SMCR_SMS2_POS);
    reg_value |= ((value & PWM_SMCR_SMS2_MASK) << PWM_SMCR_SMS2_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR,reg_value);
}

/* REG_0x06:smcr->SMS3:0x6[11:8],TIM3从模式选择：; 000 从模式关闭  定时器对内部时钟沿计数; 001 LED驱动模式; 010 编码器接口模式1  只对TI5的边沿向上下计数; 011 编码器接口模式2  只对TI6的边沿向上下计数; 100 编码器接口模式3  对TI5和TI6的边沿都向上下计数; 101 重置模式1   TRGI3的上升沿UG3置1，定时器重置（捕获模式时可使用）; 110 门控模式   TRGI3为高电平CEN3置1，为低CEN3清零（模块外部定时器控制TIM3启停）; 111 触发模式   TRGI3的上升沿CEN3置1（对外部脉冲计数）,0x0,R/W*/
static inline uint32_t pwm_ll_get_smcr_sms3(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR);
    reg_value = ((reg_value >> PWM_SMCR_SMS3_POS) & PWM_SMCR_SMS3_MASK);
    return reg_value;
}

static inline void pwm_ll_set_smcr_sms3(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR);
    reg_value &= ~(PWM_SMCR_SMS3_MASK << PWM_SMCR_SMS3_POS);
    reg_value |= ((value & PWM_SMCR_SMS3_MASK) << PWM_SMCR_SMS3_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR,reg_value);
}

/* REG_0x06:smcr->SMS3:0x6[11:8],TIM3从模式选择：; 000 从模式关闭  定时器对内部时钟沿计数; 001 LED驱动模式; 010 编码器接口模式1  只对TI5的边沿向上下计数; 011 编码器接口模式2  只对TI6的边沿向上下计数; 100 编码器接口模式3  对TI5和TI6的边沿都向上下计数; 101 重置模式1   TRGI3的上升沿UG3置1，定时器重置（捕获模式时可使用）; 110 门控模式   TRGI3为高电平CEN3置1，为低CEN3清零（模块外部定时器控制TIM3启停）; 111 触发模式   TRGI3的上升沿CEN3置1（对外部脉冲计数）,0x0,R/W*/
#define PWM_SMCR_SMSX_POS(smsx) (PWM_SMCR_SMS1_POS + (4 * smsx))
static inline uint32_t pwm_ll_get_smcr_smsx(pwm_hw_id_t id, uint32_t smsx)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR);
    reg_value = ((reg_value >> PWM_SMCR_SMSX_POS(smsx)) & PWM_SMCR_SMS1_MASK);
    return reg_value;
}

static inline void pwm_ll_set_smcr_smsx(pwm_hw_id_t id, uint32_t smsx, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR);
    reg_value &= ~(PWM_SMCR_SMS1_MASK << PWM_SMCR_SMSX_POS(smsx));
    reg_value |= ((value & PWM_SMCR_SMS1_MASK) << PWM_SMCR_SMSX_POS(smsx));
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR,reg_value);
}

/* REG_0x06:smcr->TS1:0x6[14:12],TIM1触发输入源选择：; 000 TI1P TI1的单边沿检测脉冲; 001 TI2P TI2的单边沿检测脉冲; 010 TI1_ED  TI1的双边沿检测脉冲; 010 TI2_ED  TI2的双边沿检测脉冲; 101 tri_i[2] ; 101 tri_i[1] ; 110 tri_i[0] ,0x0,R/W*/
static inline uint32_t pwm_ll_get_smcr_ts1(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR);
    reg_value = ((reg_value >> PWM_SMCR_TS1_POS) & PWM_SMCR_TS1_MASK);
    return reg_value;
}

static inline void pwm_ll_set_smcr_ts1(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR);
    reg_value &= ~(PWM_SMCR_TS1_MASK << PWM_SMCR_TS1_POS);
    reg_value |= ((value & PWM_SMCR_TS1_MASK) << PWM_SMCR_TS1_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR,reg_value);
}

/* REG_0x06:smcr->TS2:0x6[18:16],TIM2触发输入源选择：; 000 TI3P TI3的单边沿检测脉冲; 001 TI4P TI4的单边沿检测脉冲; 010 TI3_ED  TI3的双边沿检测脉冲; 011 TI4_ED  TI4的双边沿检测脉冲; 100 tri_i[2] ; 101 tri_i[1] ; 110 tri_i[0] ,0x0,R/W*/
static inline uint32_t pwm_ll_get_smcr_ts2(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR);
    reg_value = ((reg_value >> PWM_SMCR_TS2_POS) & PWM_SMCR_TS2_MASK);
    return reg_value;
}

static inline void pwm_ll_set_smcr_ts2(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR);
    reg_value &= ~(PWM_SMCR_TS2_MASK << PWM_SMCR_TS2_POS);
    reg_value |= ((value & PWM_SMCR_TS2_MASK) << PWM_SMCR_TS2_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR,reg_value);
}

/* REG_0x06:smcr->TS3:0x6[21:19],TIM3触发输入源选择：; 000 TI5P TI5的单边沿检测脉冲; 001 TI6P TI6的单边沿检测脉冲; 010 TI5_ED  TI3的双边沿检测脉冲; 011 TI6_ED  TI4的双边沿检测脉冲; 100 tri_i[2] ; 101 tri_i[1] ; 110 tri_i[0] ,0x0,R/W*/
static inline uint32_t pwm_ll_get_smcr_ts3(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR);
    reg_value = ((reg_value >> PWM_SMCR_TS3_POS) & PWM_SMCR_TS3_MASK);
    return reg_value;
}

static inline void pwm_ll_set_smcr_ts3(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR);
    reg_value &= ~(PWM_SMCR_TS3_MASK << PWM_SMCR_TS3_POS);
    reg_value |= ((value & PWM_SMCR_TS3_MASK) << PWM_SMCR_TS3_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_SMCR_ADDR,reg_value);
}

/* REG_0x07 */
#define PWM_PWM_DIER_ADDR  (0x7*4) //REG ADDR :0x802b1c
#define PWM_PWM_DIER_CC1IE_POS (0) 
#define PWM_PWM_DIER_CC1IE_MASK (0x1) 

#define PWM_PWM_DIER_CC2IE_POS (1) 
#define PWM_PWM_DIER_CC2IE_MASK (0x1) 

#define PWM_PWM_DIER_CC3IE_POS (2) 
#define PWM_PWM_DIER_CC3IE_MASK (0x1) 

#define PWM_PWM_DIER_CC4IE_POS (3) 
#define PWM_PWM_DIER_CC4IE_MASK (0x1) 

#define PWM_PWM_DIER_CC5IE_POS (4) 
#define PWM_PWM_DIER_CC5IE_MASK (0x1) 

#define PWM_PWM_DIER_CC6IE_POS (5) 
#define PWM_PWM_DIER_CC6IE_MASK (0x1) 

#define PWM_PWM_DIER_CC7IE_POS (6) 
#define PWM_PWM_DIER_CC7IE_MASK (0x1) 

#define PWM_PWM_DIER_CC8IE_POS (7) 
#define PWM_PWM_DIER_CC8IE_MASK (0x1) 

#define PWM_PWM_DIER_CC9IE_POS (8) 
#define PWM_PWM_DIER_CC9IE_MASK (0x1) 

#define PWM_PWM_DIER_UIE1_POS (9) 
#define PWM_PWM_DIER_UIE1_MASK (0x1) 

#define PWM_PWM_DIER_UIE2_POS (10) 
#define PWM_PWM_DIER_UIE2_MASK (0x1) 

#define PWM_PWM_DIER_UIE3_POS (11) 
#define PWM_PWM_DIER_UIE3_MASK (0x1) 

#define PWM_PWM_DIER_TIE1_POS (12) 
#define PWM_PWM_DIER_TIE1_MASK (0x1) 

#define PWM_PWM_DIER_TIE2_POS (13) 
#define PWM_PWM_DIER_TIE2_MASK (0x1) 

#define PWM_PWM_DIER_TIE3_POS (14) 
#define PWM_PWM_DIER_TIE3_MASK (0x1) 

#define PWM_PWM_DIER_COMIE_POS (15) 
#define PWM_PWM_DIER_COMIE_MASK (0x1) 

#define PWM_PWM_DIER_RESERVED_POS (16) 
#define PWM_PWM_DIER_RESERVED_MASK (0xF) 

#define PWM_PWM_DIER_DF_TIM1_POS (20) 
#define PWM_PWM_DIER_DF_TIM1_MASK (0xF) 

#define PWM_PWM_DIER_DF_TIM2_POS (24) 
#define PWM_PWM_DIER_DF_TIM2_MASK (0xF) 

#define PWM_PWM_DIER_DF_TIM3_POS (28) 
#define PWM_PWM_DIER_DF_TIM3_MASK (0xF) 

static inline uint32_t pwm_ll_get_pwm_dier_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
}

static inline void pwm_ll_set_pwm_dier_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,value);
}

/* REG_0x07:pwm_dier->CC1IE:0x7[0],CCR1比较成功中断使能  0 disable  1 enable,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_dier_cc1ie(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value = ((reg_value >> PWM_PWM_DIER_CC1IE_POS) & PWM_PWM_DIER_CC1IE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_dier_cc1ie(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value &= ~(PWM_PWM_DIER_CC1IE_MASK << PWM_PWM_DIER_CC1IE_POS);
    reg_value |= ((value & PWM_PWM_DIER_CC1IE_MASK) << PWM_PWM_DIER_CC1IE_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,reg_value);
}

/* REG_0x07:pwm_dier->CC2IE:0x7[1],CCR2比较成功中断使能  0 disable  1 enable,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_dier_cc2ie(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value = ((reg_value >> PWM_PWM_DIER_CC2IE_POS) & PWM_PWM_DIER_CC2IE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_dier_cc2ie(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value &= ~(PWM_PWM_DIER_CC2IE_MASK << PWM_PWM_DIER_CC2IE_POS);
    reg_value |= ((value & PWM_PWM_DIER_CC2IE_MASK) << PWM_PWM_DIER_CC2IE_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,reg_value);
}

/* REG_0x07:pwm_dier->CC3IE:0x7[2],CCR3比较成功中断使能  0 disable  1 enable,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_dier_cc3ie(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value = ((reg_value >> PWM_PWM_DIER_CC3IE_POS) & PWM_PWM_DIER_CC3IE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_dier_cc3ie(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value &= ~(PWM_PWM_DIER_CC3IE_MASK << PWM_PWM_DIER_CC3IE_POS);
    reg_value |= ((value & PWM_PWM_DIER_CC3IE_MASK) << PWM_PWM_DIER_CC3IE_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,reg_value);
}

/* REG_0x07:pwm_dier->CC4IE:0x7[3],CCR4比较成功中断使能  0 disable  1 enable,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_dier_cc4ie(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value = ((reg_value >> PWM_PWM_DIER_CC4IE_POS) & PWM_PWM_DIER_CC4IE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_dier_cc4ie(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value &= ~(PWM_PWM_DIER_CC4IE_MASK << PWM_PWM_DIER_CC4IE_POS);
    reg_value |= ((value & PWM_PWM_DIER_CC4IE_MASK) << PWM_PWM_DIER_CC4IE_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,reg_value);
}

/* REG_0x07:pwm_dier->CC5IE:0x7[4],CCR5比较成功中断使能  0 disable  1 enable,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_dier_cc5ie(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value = ((reg_value >> PWM_PWM_DIER_CC5IE_POS) & PWM_PWM_DIER_CC5IE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_dier_cc5ie(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value &= ~(PWM_PWM_DIER_CC5IE_MASK << PWM_PWM_DIER_CC5IE_POS);
    reg_value |= ((value & PWM_PWM_DIER_CC5IE_MASK) << PWM_PWM_DIER_CC5IE_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,reg_value);
}

/* REG_0x07:pwm_dier->CC6IE:0x7[5],CCR6比较成功中断使能  0 disable  1 enable,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_dier_cc6ie(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value = ((reg_value >> PWM_PWM_DIER_CC6IE_POS) & PWM_PWM_DIER_CC6IE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_dier_cc6ie(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value &= ~(PWM_PWM_DIER_CC6IE_MASK << PWM_PWM_DIER_CC6IE_POS);
    reg_value |= ((value & PWM_PWM_DIER_CC6IE_MASK) << PWM_PWM_DIER_CC6IE_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,reg_value);
}

/* REG_0x07:pwm_dier->CC7IE:0x7[6],CCR7比较成功中断使能  0 disable  1 enable,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_dier_cc7ie(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value = ((reg_value >> PWM_PWM_DIER_CC7IE_POS) & PWM_PWM_DIER_CC7IE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_dier_cc7ie(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value &= ~(PWM_PWM_DIER_CC7IE_MASK << PWM_PWM_DIER_CC7IE_POS);
    reg_value |= ((value & PWM_PWM_DIER_CC7IE_MASK) << PWM_PWM_DIER_CC7IE_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,reg_value);
}

/* REG_0x07:pwm_dier->CC8IE:0x7[7],CCR8比较成功中断使能  0 disable  1 enable,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_dier_cc8ie(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value = ((reg_value >> PWM_PWM_DIER_CC8IE_POS) & PWM_PWM_DIER_CC8IE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_dier_cc8ie(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value &= ~(PWM_PWM_DIER_CC8IE_MASK << PWM_PWM_DIER_CC8IE_POS);
    reg_value |= ((value & PWM_PWM_DIER_CC8IE_MASK) << PWM_PWM_DIER_CC8IE_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,reg_value);
}

/* REG_0x07:pwm_dier->CC9IE:0x7[8],CCR9比较成功中断使能  0 disable  1 enable,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_dier_cc9ie(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value = ((reg_value >> PWM_PWM_DIER_CC9IE_POS) & PWM_PWM_DIER_CC9IE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_dier_cc9ie(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value &= ~(PWM_PWM_DIER_CC9IE_MASK << PWM_PWM_DIER_CC9IE_POS);
    reg_value |= ((value & PWM_PWM_DIER_CC9IE_MASK) << PWM_PWM_DIER_CC9IE_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,reg_value);
}

/* REG_0x07:pwm_dier->CC9IE:0x7[8],CCR9比较成功中断使能  0 disable  1 enable,0x0,R/W*/
#define PWM_PWM_DIER_CCXIE_POS(ccx) (PWM_PWM_DIER_CC1IE_POS + ccx)
static inline uint32_t pwm_ll_get_pwm_dier_ccxie(pwm_hw_id_t id, uint32_t ccx)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value = ((reg_value >> PWM_PWM_DIER_CCXIE_POS(ccx)) & PWM_PWM_DIER_CC1IE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_dier_ccxie(pwm_hw_id_t id, uint32_t ccx, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value &= ~(PWM_PWM_DIER_CC1IE_MASK << PWM_PWM_DIER_CCXIE_POS(ccx));
    reg_value |= ((value & PWM_PWM_DIER_CC1IE_MASK) << PWM_PWM_DIER_CCXIE_POS(ccx));
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,reg_value);
}

/* REG_0x07:pwm_dier->UIE1:0x7[9],TIM1更新事件中断使能  0 disable  1 enable,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_dier_uie1(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value = ((reg_value >> PWM_PWM_DIER_UIE1_POS) & PWM_PWM_DIER_UIE1_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_dier_uie1(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value &= ~(PWM_PWM_DIER_UIE1_MASK << PWM_PWM_DIER_UIE1_POS);
    reg_value |= ((value & PWM_PWM_DIER_UIE1_MASK) << PWM_PWM_DIER_UIE1_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,reg_value);
}

/* REG_0x07:pwm_dier->UIE2:0x7[10],TIM2更新事件中断使能  0 disable  1 enable,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_dier_uie2(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value = ((reg_value >> PWM_PWM_DIER_UIE2_POS) & PWM_PWM_DIER_UIE2_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_dier_uie2(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value &= ~(PWM_PWM_DIER_UIE2_MASK << PWM_PWM_DIER_UIE2_POS);
    reg_value |= ((value & PWM_PWM_DIER_UIE2_MASK) << PWM_PWM_DIER_UIE2_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,reg_value);
}

/* REG_0x07:pwm_dier->UIE3:0x7[11],TIM3更新事件中断使能  0 disable  1 enable,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_dier_uie3(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value = ((reg_value >> PWM_PWM_DIER_UIE3_POS) & PWM_PWM_DIER_UIE3_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_dier_uie3(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value &= ~(PWM_PWM_DIER_UIE3_MASK << PWM_PWM_DIER_UIE3_POS);
    reg_value |= ((value & PWM_PWM_DIER_UIE3_MASK) << PWM_PWM_DIER_UIE3_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,reg_value);
}

/* REG_0x07:pwm_dier->TIE1:0x7[12],触发输入中断使能  0 disable  1 enable,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_dier_tie1(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value = ((reg_value >> PWM_PWM_DIER_TIE1_POS) & PWM_PWM_DIER_TIE1_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_dier_tie1(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value &= ~(PWM_PWM_DIER_TIE1_MASK << PWM_PWM_DIER_TIE1_POS);
    reg_value |= ((value & PWM_PWM_DIER_TIE1_MASK) << PWM_PWM_DIER_TIE1_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,reg_value);
}

/* REG_0x07:pwm_dier->TIE2:0x7[13],触发输入DMA请求使能  0 disable  1 enable,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_dier_tie2(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value = ((reg_value >> PWM_PWM_DIER_TIE2_POS) & PWM_PWM_DIER_TIE2_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_dier_tie2(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value &= ~(PWM_PWM_DIER_TIE2_MASK << PWM_PWM_DIER_TIE2_POS);
    reg_value |= ((value & PWM_PWM_DIER_TIE2_MASK) << PWM_PWM_DIER_TIE2_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,reg_value);
}

/* REG_0x07:pwm_dier->TIE3:0x7[14],CCR1比较成功DMA请求使能  0 disable  1 enable,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_dier_tie3(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value = ((reg_value >> PWM_PWM_DIER_TIE3_POS) & PWM_PWM_DIER_TIE3_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_dier_tie3(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value &= ~(PWM_PWM_DIER_TIE3_MASK << PWM_PWM_DIER_TIE3_POS);
    reg_value |= ((value & PWM_PWM_DIER_TIE3_MASK) << PWM_PWM_DIER_TIE3_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,reg_value);
}

/* REG_0x07:pwm_dier->COMIE:0x7[15],COM事件中断使能  0 disable  1 enble （霍尔传感器模式用）,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_dier_comie(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value = ((reg_value >> PWM_PWM_DIER_COMIE_POS) & PWM_PWM_DIER_COMIE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_dier_comie(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value &= ~(PWM_PWM_DIER_COMIE_MASK << PWM_PWM_DIER_COMIE_POS);
    reg_value |= ((value & PWM_PWM_DIER_COMIE_MASK) << PWM_PWM_DIER_COMIE_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,reg_value);
}

/* REG_0x07:pwm_dier->df_tim1:0x7[23:20],数字滤波选择,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_dier_df_tim1(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value = ((reg_value >> PWM_PWM_DIER_DF_TIM1_POS) & PWM_PWM_DIER_DF_TIM1_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_dier_df_tim1(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value &= ~(PWM_PWM_DIER_DF_TIM1_MASK << PWM_PWM_DIER_DF_TIM1_POS);
    reg_value |= ((value & PWM_PWM_DIER_DF_TIM1_MASK) << PWM_PWM_DIER_DF_TIM1_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,reg_value);
}

/* REG_0x07:pwm_dier->df_tim2:0x7[27:24], ,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_dier_df_tim2(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value = ((reg_value >> PWM_PWM_DIER_DF_TIM2_POS) & PWM_PWM_DIER_DF_TIM2_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_dier_df_tim2(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value &= ~(PWM_PWM_DIER_DF_TIM2_MASK << PWM_PWM_DIER_DF_TIM2_POS);
    reg_value |= ((value & PWM_PWM_DIER_DF_TIM2_MASK) << PWM_PWM_DIER_DF_TIM2_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,reg_value);
}

/* REG_0x07:pwm_dier->df_tim3:0x7[31:28], ,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_dier_df_tim3(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value = ((reg_value >> PWM_PWM_DIER_DF_TIM3_POS) & PWM_PWM_DIER_DF_TIM3_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_dier_df_tim3(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR);
    reg_value &= ~(PWM_PWM_DIER_DF_TIM3_MASK << PWM_PWM_DIER_DF_TIM3_POS);
    reg_value |= ((value & PWM_PWM_DIER_DF_TIM3_MASK) << PWM_PWM_DIER_DF_TIM3_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_DIER_ADDR,reg_value);
}

/* REG_0x08 */
#define PWM_PWM_SR_ADDR  (0x8*4) //REG ADDR :0x802b20
#define PWM_PWM_SR_CC1IF_POS (0) 
#define PWM_PWM_SR_CC1IF_MASK (0x1) 

#define PWM_PWM_SR_CC2IF_POS (1) 
#define PWM_PWM_SR_CC2IF_MASK (0x1) 

#define PWM_PWM_SR_CC3IF_POS (2) 
#define PWM_PWM_SR_CC3IF_MASK (0x1) 

#define PWM_PWM_SR_CC4IF_POS (3) 
#define PWM_PWM_SR_CC4IF_MASK (0x1) 

#define PWM_PWM_SR_CC5IF_POS (4) 
#define PWM_PWM_SR_CC5IF_MASK (0x1) 

#define PWM_PWM_SR_CC6IF_POS (5) 
#define PWM_PWM_SR_CC6IF_MASK (0x1) 

#define PWM_PWM_SR_CC7IF_POS (6) 
#define PWM_PWM_SR_CC7IF_MASK (0x1) 

#define PWM_PWM_SR_CC8IF_POS (7) 
#define PWM_PWM_SR_CC8IF_MASK (0x1) 

#define PWM_PWM_SR_CC9IF_POS (8) 
#define PWM_PWM_SR_CC9IF_MASK (0x1) 

#define PWM_PWM_SR_UIF1_POS (9) 
#define PWM_PWM_SR_UIF1_MASK (0x1) 

#define PWM_PWM_SR_UIF2_POS (10) 
#define PWM_PWM_SR_UIF2_MASK (0x1) 

#define PWM_PWM_SR_UIF3_POS (11) 
#define PWM_PWM_SR_UIF3_MASK (0x1) 

#define PWM_PWM_SR_TIF1_POS (12) 
#define PWM_PWM_SR_TIF1_MASK (0x1) 

#define PWM_PWM_SR_TIF2_POS (13) 
#define PWM_PWM_SR_TIF2_MASK (0x1) 

#define PWM_PWM_SR_TIF3_POS (14) 
#define PWM_PWM_SR_TIF3_MASK (0x1) 

#define PWM_PWM_SR_COMIF_POS (15) 
#define PWM_PWM_SR_COMIF_MASK (0x1) 

#define PWM_PWM_SR_RESERVED_POS (16) 
#define PWM_PWM_SR_RESERVED_MASK (0xFFFF) 

static inline void pwm_ll_set_pwm_sr_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR,value);
}

/* REG_0x08:pwm_sr->CC1IF:0x8[0],CCR1比较成功中断标志位  ; 硬件置位：输出模式时比较成功时置位。对于双向计数模式有三种选项在CMS_TIM1中设定。 ; 输入模式时当TIM1的值被CCR1捕获时置位。; 软件清零,0x0,W1C*/
static inline void pwm_ll_clr_pwm_sr_cc1if(pwm_hw_id_t id)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR, PWM_PWM_SR_CC1IF_MASK<<PWM_PWM_SR_CC1IF_POS);
}

/* REG_0x08:pwm_sr->CC2IF:0x8[1],见CC1IF,0x0,W1C*/
static inline void pwm_ll_clr_pwm_sr_cc2if(pwm_hw_id_t id)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR, PWM_PWM_SR_CC2IF_MASK<<PWM_PWM_SR_CC2IF_POS);
}

/* REG_0x08:pwm_sr->CC3IF:0x8[2],见CC1IF,0x0,W1C*/
static inline void pwm_ll_clr_pwm_sr_cc3if(pwm_hw_id_t id)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR, PWM_PWM_SR_CC3IF_MASK<<PWM_PWM_SR_CC3IF_POS);
}

/* REG_0x08:pwm_sr->CC4IF:0x8[3],见CC1IF,0x0,W1C*/
static inline void pwm_ll_clr_pwm_sr_cc4if(pwm_hw_id_t id)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR, PWM_PWM_SR_CC4IF_MASK<<PWM_PWM_SR_CC4IF_POS);
}

/* REG_0x08:pwm_sr->CC5IF:0x8[4],见CC1IF,0x0,W1C*/
static inline void pwm_ll_clr_pwm_sr_cc5if(pwm_hw_id_t id)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR, PWM_PWM_SR_CC5IF_MASK<<PWM_PWM_SR_CC5IF_POS);
}

/* REG_0x08:pwm_sr->CC6IF:0x8[5],见CC1IF,0x0,W1C*/
static inline void pwm_ll_clr_pwm_sr_cc6if(pwm_hw_id_t id)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR, PWM_PWM_SR_CC6IF_MASK<<PWM_PWM_SR_CC6IF_POS);

}

/* REG_0x08:pwm_sr->CC7IF:0x8[6],见CC1IF,0x0,W1C*/
static inline void pwm_ll_clr_pwm_sr_cc7if(pwm_hw_id_t id)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR, PWM_PWM_SR_CC7IF_MASK<<PWM_PWM_SR_CC7IF_POS);
}

/* REG_0x08:pwm_sr->CC8IF:0x8[7],见CC1IF,0x0,W1C*/
static inline void pwm_ll_clr_pwm_sr_cc8if(pwm_hw_id_t id)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR, PWM_PWM_SR_CC8IF_MASK<<PWM_PWM_SR_CC8IF_POS);

}

/* REG_0x08:pwm_sr->CC9IF:0x8[8],见CC1IF,0x0,W1C*/
static inline void pwm_ll_clr_pwm_sr_cc9if(pwm_hw_id_t id)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR, PWM_PWM_SR_CC9IF_MASK<<PWM_PWM_SR_CC9IF_POS);
}

//
static inline void pwm_ll_clr_pwm_sr_ccxif(pwm_hw_id_t id, uint32_t ccx)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR, PWM_PWM_SR_CC1IF_MASK<<(PWM_PWM_SR_CC9IF_POS+ccx));
}

static inline void pwm_ll_clr_pwm_interrupt_status(pwm_hw_id_t id, uint32_t int_sts)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR, int_sts);
}

static uint32_t pwm_ll_get_pwm_sr_ccxif(pwm_hw_id_t id, uint32_t ccx)
{
    return (REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR) & (PWM_PWM_SR_CC1IF_MASK<<(PWM_PWM_SR_CC9IF_POS+ccx)));
}

static inline void pwm_ll_clr_pwm_sr_multi_ccxif(pwm_hw_id_t id, uint32_t multi)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR, (multi & (0x1ff)));
}

static uint32_t pwm_ll_get_pwm_interrupt_status(pwm_hw_id_t id)
{
	return (REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR));
}

/* REG_0x08:pwm_sr->UIF1:0x8[9],TIM1更新事件中断标志位; 硬件置位：1.当计数器向上溢出或者向下溢出时置位;          2.当UG1位被软件置1或者被触发信号置1时置位  ; 软件清零,0x0,W1C*/
static inline void pwm_ll_set_pwm_sr_uif1(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR);
    reg_value &= ~(PWM_PWM_SR_UIF1_MASK << PWM_PWM_SR_UIF1_POS);
    reg_value |= ((value & PWM_PWM_SR_UIF1_MASK) << PWM_PWM_SR_UIF1_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR,reg_value);
}

/* REG_0x08:pwm_sr->UIF2:0x8[10],见UIF1,0x0,W1C*/
static inline void pwm_ll_set_pwm_sr_uif2(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR);
    reg_value &= ~(PWM_PWM_SR_UIF2_MASK << PWM_PWM_SR_UIF2_POS);
    reg_value |= ((value & PWM_PWM_SR_UIF2_MASK) << PWM_PWM_SR_UIF2_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR,reg_value);
}

/* REG_0x08:pwm_sr->UIF3:0x8[11],见UIF1,0x0,W1C*/
static inline void pwm_ll_set_pwm_sr_uif3(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR);
    reg_value &= ~(PWM_PWM_SR_UIF3_MASK << PWM_PWM_SR_UIF3_POS);
    reg_value |= ((value & PWM_PWM_SR_UIF3_MASK) << PWM_PWM_SR_UIF3_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR,reg_value);
}

/* REG_0x08:pwm_sr->TIF1:0x8[12],触发中断标志位 ; 硬件置位：当工作在触发输入模式时，TRGI1的上升沿置位。; 软件清零,0x0,W1C*/
static inline void pwm_ll_set_pwm_sr_tif1(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR);
    reg_value &= ~(PWM_PWM_SR_TIF1_MASK << PWM_PWM_SR_TIF1_POS);
    reg_value |= ((value & PWM_PWM_SR_TIF1_MASK) << PWM_PWM_SR_TIF1_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR,reg_value);
}

/* REG_0x08:pwm_sr->TIF2:0x8[13],触发中断标志位 ; 硬件置位：当工作在触发输入模式时，TRGI2的上升沿置位。; 软件清零,0x0,W1C*/
static inline void pwm_ll_set_pwm_sr_tif2(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR);
    reg_value &= ~(PWM_PWM_SR_TIF2_MASK << PWM_PWM_SR_TIF2_POS);
    reg_value |= ((value & PWM_PWM_SR_TIF2_MASK) << PWM_PWM_SR_TIF2_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR,reg_value);
}

/* REG_0x08:pwm_sr->TIF3:0x8[14],触发中断标志位 ; 硬件置位：当工作在触发输入模式时，TRGI3的上升沿置位。; 软件清零,0x0,W1C*/
static inline void pwm_ll_set_pwm_sr_tif3(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR);
    reg_value &= ~(PWM_PWM_SR_TIF3_MASK << PWM_PWM_SR_TIF3_POS);
    reg_value |= ((value & PWM_PWM_SR_TIF3_MASK) << PWM_PWM_SR_TIF3_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR,reg_value);
}

/* REG_0x08:pwm_sr->COMIF:0x8[15],COM事件中断标志位（霍尔传感器模式用）; 硬件置位：; 软件清零,0x0,W1C*/
static inline void pwm_ll_set_pwm_sr_comif(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR);
    reg_value &= ~(PWM_PWM_SR_COMIF_MASK << PWM_PWM_SR_COMIF_POS);
    reg_value |= ((value & PWM_PWM_SR_COMIF_MASK) << PWM_PWM_SR_COMIF_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_SR_ADDR,reg_value);
}

/* REG_0x09 */
#define PWM_PWM_EDTR_ADDR  (0x9*4) //REG ADDR :0x802b24
#define PWM_PWM_EDTR_RESERVED0_POS (0) 
#define PWM_PWM_EDTR_RESERVED0_MASK (0x1FF) 

#define PWM_PWM_EDTR_UG1_POS (9) 
#define PWM_PWM_EDTR_UG1_MASK (0x1) 

#define PWM_PWM_EDTR_UG2_POS (10) 
#define PWM_PWM_EDTR_UG2_MASK (0x1) 

#define PWM_PWM_EDTR_UG3_POS (11) 
#define PWM_PWM_EDTR_UG3_MASK (0x1) 

#define PWM_PWM_EDTR_TG1_POS (12) 
#define PWM_PWM_EDTR_TG1_MASK (0x1) 

#define PWM_PWM_EDTR_TG2_POS (13) 
#define PWM_PWM_EDTR_TG2_MASK (0x1) 

#define PWM_PWM_EDTR_TG3_POS (14) 
#define PWM_PWM_EDTR_TG3_MASK (0x1) 

#define PWM_PWM_EDTR_COMG_POS (15) 
#define PWM_PWM_EDTR_COMG_MASK (0x1) 

#define PWM_PWM_EDTR_DTM1_POS (16) 
#define PWM_PWM_EDTR_DTM1_MASK (0x3) 

#define PWM_PWM_EDTR_DTM2_POS (18) 
#define PWM_PWM_EDTR_DTM2_MASK (0x3) 

#define PWM_PWM_EDTR_DTM3_POS (20) 
#define PWM_PWM_EDTR_DTM3_MASK (0x3) 

#define PWM_PWM_EDTR_RESERVED1_POS (22) 
#define PWM_PWM_EDTR_RESERVED1_MASK (0x3FF) 

static inline void pwm_ll_set_pwm_edtr_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR,value);
}

/* REG_0x09:pwm_edtr->UG1:0x9[9],软件产生更新事件 TIM1,0x0,W*/
static inline void pwm_ll_set_pwm_edtr_ug1(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR);
    reg_value &= ~(PWM_PWM_EDTR_UG1_MASK << PWM_PWM_EDTR_UG1_POS);
    reg_value |= ((value & PWM_PWM_EDTR_UG1_MASK) << PWM_PWM_EDTR_UG1_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR,reg_value);
}

/* REG_0x09:pwm_edtr->UG2:0x9[10],软件产生更新事件 TIM2,0x0,W*/
static inline void pwm_ll_set_pwm_edtr_ug2(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR);
    reg_value &= ~(PWM_PWM_EDTR_UG2_MASK << PWM_PWM_EDTR_UG2_POS);
    reg_value |= ((value & PWM_PWM_EDTR_UG2_MASK) << PWM_PWM_EDTR_UG2_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR,reg_value);
}

/* REG_0x09:pwm_edtr->UG3:0x9[11],软件产生更新事件 TIM3,0x0,W*/
static inline void pwm_ll_set_pwm_edtr_ug3(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR);
    reg_value &= ~(PWM_PWM_EDTR_UG3_MASK << PWM_PWM_EDTR_UG3_POS);
    reg_value |= ((value & PWM_PWM_EDTR_UG3_MASK) << PWM_PWM_EDTR_UG3_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR,reg_value);
}

/* REG_0x09:pwm_edtr->TG1:0x9[12],触发事件产生  软件/硬件置位  硬件自动清零,0x0,W*/
static inline void pwm_ll_set_pwm_edtr_tg1(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR);
    reg_value &= ~(PWM_PWM_EDTR_TG1_MASK << PWM_PWM_EDTR_TG1_POS);
    reg_value |= ((value & PWM_PWM_EDTR_TG1_MASK) << PWM_PWM_EDTR_TG1_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR,reg_value);
}

/* REG_0x09:pwm_edtr->TG2:0x9[13],触发事件产生  软件/硬件置位  硬件自动清零,0x0,W*/
static inline void pwm_ll_set_pwm_edtr_tg2(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR);
    reg_value &= ~(PWM_PWM_EDTR_TG2_MASK << PWM_PWM_EDTR_TG2_POS);
    reg_value |= ((value & PWM_PWM_EDTR_TG2_MASK) << PWM_PWM_EDTR_TG2_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR,reg_value);
}

/* REG_0x09:pwm_edtr->TG3:0x9[14],触发事件产生  软件/硬件置位  硬件自动清零,0x0,W*/
static inline void pwm_ll_set_pwm_edtr_tg3(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR);
    reg_value &= ~(PWM_PWM_EDTR_TG3_MASK << PWM_PWM_EDTR_TG3_POS);
    reg_value |= ((value & PWM_PWM_EDTR_TG3_MASK) << PWM_PWM_EDTR_TG3_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR,reg_value);
}

/* REG_0x09:pwm_edtr->COMG:0x9[15],COM事件产生   硬件置位  硬件自动清零,0x0,W*/
static inline void pwm_ll_set_pwm_edtr_comg(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR);
    reg_value &= ~(PWM_PWM_EDTR_COMG_MASK << PWM_PWM_EDTR_COMG_POS);
    reg_value |= ((value & PWM_PWM_EDTR_COMG_MASK) << PWM_PWM_EDTR_COMG_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR,reg_value);
}

/* REG_0x09:pwm_edtr->DTM1:0x9[17:16],CH1和CH2的死区时间模式：; 00 OCP在ocref上升沿延迟，OCN在ocref下降沿延迟; 01 OCN在ocref上升沿延迟，OCP在ocref下降沿延迟; 10 OCP在ocref上升沿延迟，OCP在ocref下降沿延迟; 11 OCN在ocref上升沿延迟，OCN在ocref下降沿延迟,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_edtr_dtm1(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_EDTR_DTM1_POS) & PWM_PWM_EDTR_DTM1_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_edtr_dtm1(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR);
    reg_value &= ~(PWM_PWM_EDTR_DTM1_MASK << PWM_PWM_EDTR_DTM1_POS);
    reg_value |= ((value & PWM_PWM_EDTR_DTM1_MASK) << PWM_PWM_EDTR_DTM1_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR,reg_value);
}

/* REG_0x09:pwm_edtr->DTM2:0x9[19:18],CH3和CH4的死区时间模式：,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_edtr_dtm2(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_EDTR_DTM2_POS) & PWM_PWM_EDTR_DTM2_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_edtr_dtm2(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR);
    reg_value &= ~(PWM_PWM_EDTR_DTM2_MASK << PWM_PWM_EDTR_DTM2_POS);
    reg_value |= ((value & PWM_PWM_EDTR_DTM2_MASK) << PWM_PWM_EDTR_DTM2_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR,reg_value);
}

/* REG_0x09:pwm_edtr->DTM3:0x9[21:20],CH5和CH6的死区时间模式：,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_edtr_dtm3(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_EDTR_DTM3_POS) & PWM_PWM_EDTR_DTM3_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_edtr_dtm3(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR);
    reg_value &= ~(PWM_PWM_EDTR_DTM3_MASK << PWM_PWM_EDTR_DTM3_POS);
    reg_value |= ((value & PWM_PWM_EDTR_DTM3_MASK) << PWM_PWM_EDTR_DTM3_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_EDTR_ADDR,reg_value);
}

/* REG_0x0A */
#define PWM_PWM_CCMR_ADDR  (0xA*4) //REG ADDR :0x802b28
#define PWM_PWM_CCMR_CH1P_POS (0) 
#define PWM_PWM_CCMR_CH1P_MASK (0x3) 

#define PWM_PWM_CCMR_CH2P_POS (2) 
#define PWM_PWM_CCMR_CH2P_MASK (0x3) 

#define PWM_PWM_CCMR_CH3P_POS (4) 
#define PWM_PWM_CCMR_CH3P_MASK (0x3) 

#define PWM_PWM_CCMR_CH4P_POS (6) 
#define PWM_PWM_CCMR_CH4P_MASK (0x3) 

#define PWM_PWM_CCMR_CH5P_POS (8) 
#define PWM_PWM_CCMR_CH5P_MASK (0x3) 

#define PWM_PWM_CCMR_CH6P_POS (10) 
#define PWM_PWM_CCMR_CH6P_MASK (0x3) 

#define PWM_PWM_CCMR_CH1E_POS (12) 
#define PWM_PWM_CCMR_CH1E_MASK (0x1) 

#define PWM_PWM_CCMR_CH2E_POS (13) 
#define PWM_PWM_CCMR_CH2E_MASK (0x1) 

#define PWM_PWM_CCMR_CH3E_POS (14) 
#define PWM_PWM_CCMR_CH3E_MASK (0x1) 

#define PWM_PWM_CCMR_CH4E_POS (15) 
#define PWM_PWM_CCMR_CH4E_MASK (0x1) 

#define PWM_PWM_CCMR_CH5E_POS (16) 
#define PWM_PWM_CCMR_CH5E_MASK (0x1) 

#define PWM_PWM_CCMR_CH6E_POS (17) 
#define PWM_PWM_CCMR_CH6E_MASK (0x1) 

#define PWM_PWM_CCMR_TIM1CCM_POS (18) 
#define PWM_PWM_CCMR_TIM1CCM_MASK (0x1) 

#define PWM_PWM_CCMR_TIM2CCM_POS (19) 
#define PWM_PWM_CCMR_TIM2CCM_MASK (0x1) 

#define PWM_PWM_CCMR_TIM3CCM_POS (20) 
#define PWM_PWM_CCMR_TIM3CCM_MASK (0x1) 

#define PWM_PWM_CCMR_OC1M_POS (21) 
#define PWM_PWM_CCMR_OC1M_MASK (0x7) 

#define PWM_PWM_CCMR_OC2M_POS (24) 
#define PWM_PWM_CCMR_OC2M_MASK (0x7) 

#define PWM_PWM_CCMR_OC3M_POS (27) 
#define PWM_PWM_CCMR_OC3M_MASK (0x7) 

#define PWM_PWM_CCMR_RESERVED_POS (30) 
#define PWM_PWM_CCMR_RESERVED_MASK (0x3) 

static inline uint32_t pwm_ll_get_pwm_ccmr_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
}

static inline void pwm_ll_set_pwm_ccmr_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,value);
}

/* REG_0x0a:pwm_ccmr->CH1P:0xa[1:0],TI1的输入极性: ; 00 上升沿敏感(捕获/触发) TI1P不反向(encoder mode); 01 下降沿敏感（捕获/触发）  同时TI1P反向（encoder mode）; 10 上升下降沿都敏感（捕获/触发）,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_ccmr_ch1p(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CCMR_CH1P_POS) & PWM_PWM_CCMR_CH1P_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_ccmr_ch1p(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value &= ~(PWM_PWM_CCMR_CH1P_MASK << PWM_PWM_CCMR_CH1P_POS);
    reg_value |= ((value & PWM_PWM_CCMR_CH1P_MASK) << PWM_PWM_CCMR_CH1P_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
}

/* REG_0x0a:pwm_ccmr->CH2P:0xa[3:2],见CH1P,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_ccmr_ch2p(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CCMR_CH2P_POS) & PWM_PWM_CCMR_CH2P_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_ccmr_ch2p(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value &= ~(PWM_PWM_CCMR_CH2P_MASK << PWM_PWM_CCMR_CH2P_POS);
    reg_value |= ((value & PWM_PWM_CCMR_CH2P_MASK) << PWM_PWM_CCMR_CH2P_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
}

/* REG_0x0a:pwm_ccmr->CH3P:0xa[5:4],见CH1P,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_ccmr_ch3p(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CCMR_CH3P_POS) & PWM_PWM_CCMR_CH3P_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_ccmr_ch3p(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value &= ~(PWM_PWM_CCMR_CH3P_MASK << PWM_PWM_CCMR_CH3P_POS);
    reg_value |= ((value & PWM_PWM_CCMR_CH3P_MASK) << PWM_PWM_CCMR_CH3P_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
}

/* REG_0x0a:pwm_ccmr->CH4P:0xa[7:6],见CH1P,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_ccmr_ch4p(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CCMR_CH4P_POS) & PWM_PWM_CCMR_CH4P_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_ccmr_ch4p(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value &= ~(PWM_PWM_CCMR_CH4P_MASK << PWM_PWM_CCMR_CH4P_POS);
    reg_value |= ((value & PWM_PWM_CCMR_CH4P_MASK) << PWM_PWM_CCMR_CH4P_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
}

/* REG_0x0a:pwm_ccmr->CH5P:0xa[9:8],见CH1P,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_ccmr_ch5p(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CCMR_CH5P_POS) & PWM_PWM_CCMR_CH5P_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_ccmr_ch5p(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value &= ~(PWM_PWM_CCMR_CH5P_MASK << PWM_PWM_CCMR_CH5P_POS);
    reg_value |= ((value & PWM_PWM_CCMR_CH5P_MASK) << PWM_PWM_CCMR_CH5P_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
}

/* REG_0x0a:pwm_ccmr->CH6P:0xa[11:10],见CH1P,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_ccmr_ch6p(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CCMR_CH6P_POS) & PWM_PWM_CCMR_CH6P_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_ccmr_ch6p(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value &= ~(PWM_PWM_CCMR_CH6P_MASK << PWM_PWM_CCMR_CH6P_POS);
    reg_value |= ((value & PWM_PWM_CCMR_CH6P_MASK) << PWM_PWM_CCMR_CH6P_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
}

static inline void pwm_ll_set_pwm_ccmr_chxp(pwm_hw_id_t id, uint32_t hw_chan, uint32_t value)
{
	if(hw_chan < SOC_PWM_CHAN_NUM_PER_UNIT)
	{
		uint32_t reg_value;
	    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
	    reg_value &= ~(PWM_PWM_CCMR_CH1P_MASK << (PWM_PWM_CCMR_CH1P_POS + 2 * hw_chan));
	    reg_value |= ((value & PWM_PWM_CCMR_CH1P_MASK) << (PWM_PWM_CCMR_CH1P_POS + 2 * hw_chan));
	    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
	}
}

/* REG_0x0a:pwm_ccmr->CH1E:0xa[12],CH1E通道输入/输出使能,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_ccmr_ch1e(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CCMR_CH1E_POS) & PWM_PWM_CCMR_CH1E_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_ccmr_ch1e(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value &= ~(PWM_PWM_CCMR_CH1E_MASK << PWM_PWM_CCMR_CH1E_POS);
    reg_value |= ((value & PWM_PWM_CCMR_CH1E_MASK) << PWM_PWM_CCMR_CH1E_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
}

/* REG_0x0a:pwm_ccmr->CH2E:0xa[13],见CH1E,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_ccmr_ch2e(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CCMR_CH2E_POS) & PWM_PWM_CCMR_CH2E_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_ccmr_ch2e(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value &= ~(PWM_PWM_CCMR_CH2E_MASK << PWM_PWM_CCMR_CH2E_POS);
    reg_value |= ((value & PWM_PWM_CCMR_CH2E_MASK) << PWM_PWM_CCMR_CH2E_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
}

/* REG_0x0a:pwm_ccmr->CH3E:0xa[14],见CH1E,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_ccmr_ch3e(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CCMR_CH3E_POS) & PWM_PWM_CCMR_CH3E_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_ccmr_ch3e(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value &= ~(PWM_PWM_CCMR_CH3E_MASK << PWM_PWM_CCMR_CH3E_POS);
    reg_value |= ((value & PWM_PWM_CCMR_CH3E_MASK) << PWM_PWM_CCMR_CH3E_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
}

/* REG_0x0a:pwm_ccmr->CH4E:0xa[15],见CH1E,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_ccmr_ch4e(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CCMR_CH4E_POS) & PWM_PWM_CCMR_CH4E_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_ccmr_ch4e(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value &= ~(PWM_PWM_CCMR_CH4E_MASK << PWM_PWM_CCMR_CH4E_POS);
    reg_value |= ((value & PWM_PWM_CCMR_CH4E_MASK) << PWM_PWM_CCMR_CH4E_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
}

/* REG_0x0a:pwm_ccmr->CH5E:0xa[16],见CH1E,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_ccmr_ch5e(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CCMR_CH5E_POS) & PWM_PWM_CCMR_CH5E_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_ccmr_ch5e(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value &= ~(PWM_PWM_CCMR_CH5E_MASK << PWM_PWM_CCMR_CH5E_POS);
    reg_value |= ((value & PWM_PWM_CCMR_CH5E_MASK) << PWM_PWM_CCMR_CH5E_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
}

/* REG_0x0a:pwm_ccmr->CH6E:0xa[17],见CH1E,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_ccmr_ch6e(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CCMR_CH6E_POS) & PWM_PWM_CCMR_CH6E_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_ccmr_ch6e(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value &= ~(PWM_PWM_CCMR_CH6E_MASK << PWM_PWM_CCMR_CH6E_POS);
    reg_value |= ((value & PWM_PWM_CCMR_CH6E_MASK) << PWM_PWM_CCMR_CH6E_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
}

/* REG_0x0a:pwm_ccmr->CHxE:0xa[17:12],见CH1E,0x0,R/W*/
#define PWM_PWM_CCMR_CHXE_POS(chx) (PWM_PWM_CCMR_CH1E_POS + chx)
static inline uint32_t pwm_ll_get_pwm_ccmr_chxe(pwm_hw_id_t id, uint32_t chx)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CCMR_CHXE_POS(chx)) & PWM_PWM_CCMR_CH1E_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_ccmr_chxe(pwm_hw_id_t id, uint32_t chx, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value &= ~(PWM_PWM_CCMR_CH1E_MASK << PWM_PWM_CCMR_CHXE_POS(chx));
    reg_value |= ((value & PWM_PWM_CCMR_CH1E_MASK) << PWM_PWM_CCMR_CHXE_POS(chx));
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
}

/* REG_0x0a:pwm_ccmr->TIM1CCM:0xa[18],TIM1的比较捕获模式: 0输出比较模式 1输入捕获模式,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_ccmr_tim1ccm(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CCMR_TIM1CCM_POS) & PWM_PWM_CCMR_TIM1CCM_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_ccmr_tim1ccm(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value &= ~(PWM_PWM_CCMR_TIM1CCM_MASK << PWM_PWM_CCMR_TIM1CCM_POS);
    reg_value |= ((value & PWM_PWM_CCMR_TIM1CCM_MASK) << PWM_PWM_CCMR_TIM1CCM_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
}

/* REG_0x0a:pwm_ccmr->TIM2CCM:0xa[19],见TIM1CCM,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_ccmr_tim2ccm(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CCMR_TIM2CCM_POS) & PWM_PWM_CCMR_TIM2CCM_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_ccmr_tim2ccm(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value &= ~(PWM_PWM_CCMR_TIM2CCM_MASK << PWM_PWM_CCMR_TIM2CCM_POS);
    reg_value |= ((value & PWM_PWM_CCMR_TIM2CCM_MASK) << PWM_PWM_CCMR_TIM2CCM_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
}

/* REG_0x0a:pwm_ccmr->TIM3CCM:0xa[20],见TIM1CCM,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_ccmr_tim3ccm(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CCMR_TIM3CCM_POS) & PWM_PWM_CCMR_TIM3CCM_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_ccmr_tim3ccm(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value &= ~(PWM_PWM_CCMR_TIM3CCM_MASK << PWM_PWM_CCMR_TIM3CCM_POS);
    reg_value |= ((value & PWM_PWM_CCMR_TIM3CCM_MASK) << PWM_PWM_CCMR_TIM3CCM_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
}

#define PWM_PWM_CCMR_TIMXCCM_POS(timx) (PWM_PWM_CCMR_TIM1CCM_POS + timx)
static inline uint32_t pwm_ll_get_pwm_ccmr_timxccm(pwm_hw_id_t id, uint32_t timx)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CCMR_TIMXCCM_POS(timx)) & PWM_PWM_CCMR_TIM1CCM_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_ccmr_timxccm(pwm_hw_id_t id, uint32_t timx, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value &= ~(PWM_PWM_CCMR_TIM1CCM_MASK << PWM_PWM_CCMR_TIMXCCM_POS(timx));
    reg_value |= ((value & PWM_PWM_CCMR_TIM1CCM_MASK) << PWM_PWM_CCMR_TIMXCCM_POS(timx));
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
}

/* REG_0x0a:pwm_ccmr->OC1M:0xa[23:21],TIM1的比较输出模式选择：; 000：OC1REF不受计数值的影响保持不变; 001：OC1REF碰到AAR不翻转，碰到CCRx翻转; 010：OC1REF set 1; 011：OC1REF碰到CCRx时翻转，碰到AAR也翻转->ARR; 100：OC1REF set 0,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_ccmr_oc1m(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CCMR_OC1M_POS) & PWM_PWM_CCMR_OC1M_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_ccmr_oc1m(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value &= ~(PWM_PWM_CCMR_OC1M_MASK << PWM_PWM_CCMR_OC1M_POS);
    reg_value |= ((value & PWM_PWM_CCMR_OC1M_MASK) << PWM_PWM_CCMR_OC1M_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
}

/* REG_0x0a:pwm_ccmr->OC2M:0xa[26:24],见OC1M,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_ccmr_oc2m(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CCMR_OC2M_POS) & PWM_PWM_CCMR_OC2M_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_ccmr_oc2m(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value &= ~(PWM_PWM_CCMR_OC2M_MASK << PWM_PWM_CCMR_OC2M_POS);
    reg_value |= ((value & PWM_PWM_CCMR_OC2M_MASK) << PWM_PWM_CCMR_OC2M_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
}

/* REG_0x0a:pwm_ccmr->OC3M:0xa[29:27],见OC1M,0x0,R/W*/
static inline uint32_t pwm_ll_get_pwm_ccmr_oc3m(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value = ((reg_value >> PWM_PWM_CCMR_OC3M_POS) & PWM_PWM_CCMR_OC3M_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pwm_ccmr_oc3m(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR);
    reg_value &= ~(PWM_PWM_CCMR_OC3M_MASK << PWM_PWM_CCMR_OC3M_POS);
    reg_value |= ((value & PWM_PWM_CCMR_OC3M_MASK) << PWM_PWM_CCMR_OC3M_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PWM_CCMR_ADDR,reg_value);
}

/* REG_0x0B */
#define PWM_TIM1_CNT_ADDR  (0xB*4) //REG ADDR :0x802b2c
#define PWM_TIM1_CNT_TIM1_CNT_POS (0) 
#define PWM_TIM1_CNT_TIM1_CNT_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_tim1_cnt_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM1_CNT_ADDR);
}

/* REG_0x0b:tim1_cnt->TIM1_CNT:0xb[31:0],TIM1的计数器回读值,0x0,RO*/
static inline uint32_t pwm_ll_get_tim1_cnt_tim1_cnt(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM1_CNT_ADDR);
}

/* REG_0x0C */
#define PWM_TIM2_CNT_ADDR  (0xC*4) //REG ADDR :0x802b30
#define PWM_TIM2_CNT_TIM2_CNT_POS (0) 
#define PWM_TIM2_CNT_TIM2_CNT_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_tim2_cnt_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM2_CNT_ADDR);
}

/* REG_0x0c:tim2_cnt->TIM2_CNT:0xc[31:0],TIM2的计数器回读值,0x0,RO*/
static inline uint32_t pwm_ll_get_tim2_cnt_tim2_cnt(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM2_CNT_ADDR);
}

/* REG_0x0D */
#define PWM_TIM3_CNT_ADDR  (0xD*4) //REG ADDR :0x802b34
#define PWM_TIM3_CNT_TIM3_CNT_POS (0) 
#define PWM_TIM3_CNT_TIM3_CNT_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_tim3_cnt_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM3_CNT_ADDR);
}

/* REG_0x0d:tim3_cnt->TIM3_CNT:0xd[31:0],TIM3的计数器回读值,0x0,RO*/
static inline uint32_t pwm_ll_get_tim3_cnt_tim3_cnt(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM3_CNT_ADDR);
}

/* REG_0x0E */
#define PWM_PRESCALER_ADDR  (0xE*4) //REG ADDR :0x802b38
#define PWM_PRESCALER_PSC1_POS (0) 
#define PWM_PRESCALER_PSC1_MASK (0xFF) 

#define PWM_PRESCALER_PSC2_POS (8) 
#define PWM_PRESCALER_PSC2_MASK (0xFF) 

#define PWM_PRESCALER_PSC3_POS (16) 
#define PWM_PRESCALER_PSC3_MASK (0xFF) 

#define PWM_PRESCALER_RESERVED_POS (24) 
#define PWM_PRESCALER_RESERVED_MASK (0xFF) 

static inline uint32_t pwm_ll_get_prescaler_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_PRESCALER_ADDR);
}

static inline void pwm_ll_set_prescaler_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PRESCALER_ADDR,value);
}

/* REG_0x0e:prescaler->PSC1:0xe[7:0],TIM1的时钟预分频值 从1到256,0x0,R/W*/
static inline uint32_t pwm_ll_get_prescaler_psc1(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PRESCALER_ADDR);
    reg_value = ((reg_value >> PWM_PRESCALER_PSC1_POS) & PWM_PRESCALER_PSC1_MASK);
    return reg_value;
}

static inline void pwm_ll_set_prescaler_psc1(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PRESCALER_ADDR);
    reg_value &= ~(PWM_PRESCALER_PSC1_MASK << PWM_PRESCALER_PSC1_POS);
    reg_value |= ((value & PWM_PRESCALER_PSC1_MASK) << PWM_PRESCALER_PSC1_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PRESCALER_ADDR,reg_value);
}

/* REG_0x0e:prescaler->PSC2:0xe[15:8],TIM2的时钟预分频值 从1到256,0x0,R/W*/
static inline uint32_t pwm_ll_get_prescaler_psc2(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PRESCALER_ADDR);
    reg_value = ((reg_value >> PWM_PRESCALER_PSC2_POS) & PWM_PRESCALER_PSC2_MASK);
    return reg_value;
}

static inline void pwm_ll_set_prescaler_psc2(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PRESCALER_ADDR);
    reg_value &= ~(PWM_PRESCALER_PSC2_MASK << PWM_PRESCALER_PSC2_POS);
    reg_value |= ((value & PWM_PRESCALER_PSC2_MASK) << PWM_PRESCALER_PSC2_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PRESCALER_ADDR,reg_value);
}

/* REG_0x0e:prescaler->PSC3:0xe[23:16],TIM3的时钟预分频值 从1到256,0x0,R/W*/
static inline uint32_t pwm_ll_get_prescaler_psc3(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PRESCALER_ADDR);
    reg_value = ((reg_value >> PWM_PRESCALER_PSC3_POS) & PWM_PRESCALER_PSC3_MASK);
    return reg_value;
}

static inline void pwm_ll_set_prescaler_psc3(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PRESCALER_ADDR);
    reg_value &= ~(PWM_PRESCALER_PSC3_MASK << PWM_PRESCALER_PSC3_POS);
    reg_value |= ((value & PWM_PRESCALER_PSC3_MASK) << PWM_PRESCALER_PSC3_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PRESCALER_ADDR,reg_value);
}

static inline uint32_t pwm_ll_get_prescaler_pscx(pwm_hw_id_t id, uint32_t pscx)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PRESCALER_ADDR);
    reg_value = ((reg_value >> ((PWM_PRESCALER_PSC2_POS-PWM_PRESCALER_PSC1_POS)*pscx) ) & PWM_PRESCALER_PSC1_MASK);
    return reg_value;
}

static inline void pwm_ll_set_prescaler_pscx(pwm_hw_id_t id, uint32_t pscx, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PRESCALER_ADDR);
    reg_value &= ~(PWM_PRESCALER_PSC1_MASK << ((PWM_PRESCALER_PSC2_POS-PWM_PRESCALER_PSC1_POS)*pscx));
    reg_value |= ((value & PWM_PRESCALER_PSC1_MASK) << ((PWM_PRESCALER_PSC2_POS-PWM_PRESCALER_PSC1_POS)*pscx));
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PRESCALER_ADDR,reg_value);
}

/* REG_0x0F */
#define PWM_TIM1_ARR_ADDR  (0xF*4) //REG ADDR :0x802b3c
#define PWM_TIM1_ARR_TIM1_ARR_POS (0) 
#define PWM_TIM1_ARR_TIM1_ARR_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_tim1_arr_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM1_ARR_ADDR);
}

static inline void pwm_ll_set_tim1_arr_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_TIM1_ARR_ADDR,value);
}

/* REG_0x0f:tim1_arr->TIM1_ARR:0xf[31:0],TIM1的定时器计数终点值preload寄存器,0x0,R/W*/
static inline uint32_t pwm_ll_get_tim1_arr_tim1_arr(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM1_ARR_ADDR);
}

static inline void pwm_ll_set_tim1_arr_tim1_arr(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_TIM1_ARR_ADDR,value);
}

/* REG_0x10 */
#define PWM_TIM2_ARR_ADDR  (0x10*4) //REG ADDR :0x802b40
#define PWM_TIM2_ARR_TIM2_ARR_POS (0) 
#define PWM_TIM2_ARR_TIM2_ARR_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_tim2_arr_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM2_ARR_ADDR);
}

static inline void pwm_ll_set_tim2_arr_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_TIM2_ARR_ADDR,value);
}

/* REG_0x10:tim2_arr->TIM2_ARR:0x10[31:0],TIM2的定时器计数终点值preload寄存器,0x0,R/W*/
static inline uint32_t pwm_ll_get_tim2_arr_tim2_arr(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM2_ARR_ADDR);
}

static inline void pwm_ll_set_tim2_arr_tim2_arr(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_TIM2_ARR_ADDR,value);
}

/* REG_0x11 */
#define PWM_TIM3_ARR_ADDR  (0x11*4) //REG ADDR :0x802b44
#define PWM_TIM3_ARR_TIM3_ARR_POS (0) 
#define PWM_TIM3_ARR_TIM3_ARR_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_tim3_arr_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM3_ARR_ADDR);
}

static inline void pwm_ll_set_tim3_arr_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_TIM3_ARR_ADDR,value);
}

/* REG_0x11:tim3_arr->TIM3_ARR:0x11[31:0],TIM3的定时器计数终点值preload寄存器,0x0,R/W*/
static inline uint32_t pwm_ll_get_tim3_arr_tim3_arr(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM3_ARR_ADDR);
}

static inline void pwm_ll_set_tim3_arr_tim3_arr(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_TIM3_ARR_ADDR,value);
}

/* REG_0xf ~ REG_0x11:timx_arr->TIMx_ARR:0xf~0x11[31:0],TIMx的定时器计数终点值preload寄存器,0x0,R/W*/
static inline uint32_t pwm_ll_get_timx_arr(pwm_hw_id_t id, uint32_t timx)
{
    return REG_READ(PWM_LL_REG_BASE(id) + (PWM_TIM1_ARR_ADDR + ((timx & 0x3) * 4)));
}

static inline void pwm_ll_set_timx_arr(pwm_hw_id_t id, uint32_t timx, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + (PWM_TIM1_ARR_ADDR + ((timx & 0x3) * 4)), value);
}

/* REG_0x12 */
#define PWM_TIM1_RCR_ADDR  (0x12*4) //REG ADDR :0x802b48
#define PWM_TIM1_RCR_TIM1_RCR_POS (0) 
#define PWM_TIM1_RCR_TIM1_RCR_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_tim1_rcr_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM1_RCR_ADDR);
}

static inline void pwm_ll_set_tim1_rcr_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_TIM1_RCR_ADDR,value);
}

/* REG_0x12:tim1_rcr->TIM1_RCR:0x12[31:0],TIM1的重复计数器设定值,在RCR+1次溢出后产生更新事件,0x0,R/W*/
static inline uint32_t pwm_ll_get_tim1_rcr_tim1_rcr(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM1_RCR_ADDR);
}

static inline void pwm_ll_set_tim1_rcr_tim1_rcr(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_TIM1_RCR_ADDR,value);
}

/* REG_0x13 */
#define PWM_TIM2_RCR_ADDR  (0x13*4) //REG ADDR :0x802b4c
#define PWM_TIM2_RCR_TIM2_RCR_POS (0) 
#define PWM_TIM2_RCR_TIM2_RCR_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_tim2_rcr_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM2_RCR_ADDR);
}

static inline void pwm_ll_set_tim2_rcr_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_TIM2_RCR_ADDR,value);
}

/* REG_0x13:tim2_rcr->TIM2_RCR:0x13[31:0],TIM2的重复计数器设定值,0x0,R/W*/
static inline uint32_t pwm_ll_get_tim2_rcr_tim2_rcr(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM2_RCR_ADDR);
}

static inline void pwm_ll_set_tim2_rcr_tim2_rcr(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_TIM2_RCR_ADDR,value);
}

/* REG_0x14 */
#define PWM_TIM3_RCR_ADDR  (0x14*4) //REG ADDR :0x802b50
#define PWM_TIM3_RCR_TIM3_RCR_POS (0) 
#define PWM_TIM3_RCR_TIM3_RCR_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_tim3_rcr_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM3_RCR_ADDR);
}

static inline void pwm_ll_set_tim3_rcr_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_TIM3_RCR_ADDR,value);
}

/* REG_0x14:tim3_rcr->TIM3_RCR:0x14[31:0],TIM3的重复计数器设定值,0x0,R/W*/
static inline uint32_t pwm_ll_get_tim3_rcr_tim3_rcr(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM3_RCR_ADDR);
}

static inline void pwm_ll_set_tim3_rcr_tim3_rcr(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_TIM3_RCR_ADDR,value);
}

/* REG_0x15 */
#define PWM_CCR1_ADDR  (0x15*4) //REG ADDR :0x802b54
#define PWM_CCR1_CCR1_POS (0) 
#define PWM_CCR1_CCR1_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_ccr1_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR1_ADDR);
}

static inline void pwm_ll_set_ccr1_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCR1_ADDR,value);
}

/* REG_0x15:ccr1->CCR1:0x15[31:0],比较捕获寄存器CCR1的preload寄存器,0x0,R/W*/
static inline uint32_t pwm_ll_get_ccr1_ccr1(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR1_ADDR);
}

static inline void pwm_ll_set_ccr1_ccr1(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCR1_ADDR,value);
}

/* REG_0x16 */
#define PWM_CCR2_ADDR  (0x16*4) //REG ADDR :0x802b58
#define PWM_CCR2_CCR2_POS (0) 
#define PWM_CCR2_CCR2_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_ccr2_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR2_ADDR);
}

static inline void pwm_ll_set_ccr2_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCR2_ADDR,value);
}

/* REG_0x16:ccr2->CCR2:0x16[31:0],比较捕获寄存器CCR2的preload寄存器,0x0,R/W*/
static inline uint32_t pwm_ll_get_ccr2_ccr2(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR2_ADDR);
}

static inline void pwm_ll_set_ccr2_ccr2(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCR2_ADDR,value);
}

/* REG_0x17 */
#define PWM_CCR3_ADDR  (0x17*4) //REG ADDR :0x802b5c
#define PWM_CCR3_CCR3_POS (0) 
#define PWM_CCR3_CCR3_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_ccr3_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR3_ADDR);
}

static inline void pwm_ll_set_ccr3_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCR3_ADDR,value);
}

/* REG_0x17:ccr3->CCR3:0x17[31:0],比较捕获寄存器CCR3的preload寄存器,0x0,R/W*/
static inline uint32_t pwm_ll_get_ccr3_ccr3(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR3_ADDR);
}

static inline void pwm_ll_set_ccr3_ccr3(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCR3_ADDR,value);
}

/* REG_0x18 */
#define PWM_CCR4_ADDR  (0x18*4) //REG ADDR :0x802b60
#define PWM_CCR4_CCR4_POS (0) 
#define PWM_CCR4_CCR4_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_ccr4_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR4_ADDR);
}

static inline void pwm_ll_set_ccr4_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCR4_ADDR,value);
}

/* REG_0x18:ccr4->CCR4:0x18[31:0],比较捕获寄存器CCR4的preload寄存器,0x0,R/W*/
static inline uint32_t pwm_ll_get_ccr4_ccr4(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR4_ADDR);
}

static inline void pwm_ll_set_ccr4_ccr4(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCR4_ADDR,value);
}

/* REG_0x19 */
#define PWM_CCR5_ADDR  (0x19*4) //REG ADDR :0x802b64
#define PWM_CCR5_CCR5_POS (0) 
#define PWM_CCR5_CCR5_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_ccr5_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR5_ADDR);
}

static inline void pwm_ll_set_ccr5_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCR5_ADDR,value);
}

/* REG_0x19:ccr5->CCR5:0x19[31:0],比较捕获寄存器CCR5的preload寄存器,0x0,R/W*/
static inline uint32_t pwm_ll_get_ccr5_ccr5(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR5_ADDR);
}

static inline void pwm_ll_set_ccr5_ccr5(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCR5_ADDR,value);
}

/* REG_0x1A */
#define PWM_CCR6_ADDR  (0x1A*4) //REG ADDR :0x802b68
#define PWM_CCR6_CCR6_POS (0) 
#define PWM_CCR6_CCR6_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_ccr6_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR6_ADDR);
}

static inline void pwm_ll_set_ccr6_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCR6_ADDR,value);
}

/* REG_0x1a:ccr6->CCR6:0x1a[31:0],比较捕获寄存器CCR6的preload寄存器,0x0,R/W*/
static inline uint32_t pwm_ll_get_ccr6_ccr6(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR6_ADDR);
}

static inline void pwm_ll_set_ccr6_ccr6(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCR6_ADDR,value);
}

/* REG_0x1B */
#define PWM_CCR7_ADDR  (0x1B*4) //REG ADDR :0x802b6c
#define PWM_CCR7_CCR7_POS (0) 
#define PWM_CCR7_CCR7_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_ccr7_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR7_ADDR);
}

static inline void pwm_ll_set_ccr7_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCR7_ADDR,value);
}

/* REG_0x1b:ccr7->CCR7:0x1b[31:0],比较捕获寄存器CCR7的preload寄存器,0x0,R/W*/
static inline uint32_t pwm_ll_get_ccr7_ccr7(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR7_ADDR);
}

static inline void pwm_ll_set_ccr7_ccr7(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCR7_ADDR,value);
}

/* REG_0x1C */
#define PWM_CCR8_ADDR  (0x1C*4) //REG ADDR :0x802b70
#define PWM_CCR8_CCR8_POS (0) 
#define PWM_CCR8_CCR8_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_ccr8_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR8_ADDR);
}

static inline void pwm_ll_set_ccr8_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCR8_ADDR,value);
}

/* REG_0x1c:ccr8->CCR8:0x1c[31:0],比较捕获寄存器CCR8的preload寄存器,0x0,R/W*/
static inline uint32_t pwm_ll_get_ccr8_ccr8(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR8_ADDR);
}

static inline void pwm_ll_set_ccr8_ccr8(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCR8_ADDR,value);
}

/* REG_0x1D */
#define PWM_CCR9_ADDR  (0x1D*4) //REG ADDR :0x802b74
#define PWM_CCR9_CCR9_POS (0) 
#define PWM_CCR9_CCR9_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_ccr9_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR9_ADDR);
}

static inline void pwm_ll_set_ccr9_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCR9_ADDR,value);
}

/* REG_0x1d:ccr9->CCR9:0x1d[31:0],比较捕获寄存器CCR9的preload寄存器,0x0,R/W*/
static inline uint32_t pwm_ll_get_ccr9_ccr9(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR9_ADDR);
}

static inline void pwm_ll_set_ccr9_ccr9(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCR9_ADDR,value);
}

/* REG_0x1E */
#define PWM_DT_ADDR  (0x1E*4) //REG ADDR :0x802b78
#define PWM_DT_DT1_POS (0) 
#define PWM_DT_DT1_MASK (0x3FF) 

#define PWM_DT_DT2_POS (10) 
#define PWM_DT_DT2_MASK (0x3FF) 

#define PWM_DT_DT3_POS (20) 
#define PWM_DT_DT3_MASK (0x3FF) 

#define PWM_DT_RESERVED_POS (30) 
#define PWM_DT_RESERVED_MASK (0x3) 

static inline uint32_t pwm_ll_get_dt_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_DT_ADDR);
}

static inline void pwm_ll_set_dt_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_DT_ADDR,value);
}

/* REG_0x1e:dt->DT1:0x1e[9:0],out1与out0死区时间设置：0到0x400个周期,0x0,R/W*/
static inline uint32_t pwm_ll_get_dt_dt1(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_DT_ADDR);
    reg_value = ((reg_value >> PWM_DT_DT1_POS) & PWM_DT_DT1_MASK);
    return reg_value;
}

static inline void pwm_ll_set_dt_dt1(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_DT_ADDR);
    reg_value &= ~(PWM_DT_DT1_MASK << PWM_DT_DT1_POS);
    reg_value |= ((value & PWM_DT_DT1_MASK) << PWM_DT_DT1_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_DT_ADDR,reg_value);
}

/* REG_0x1e:dt->DT2:0x1e[19:10],out3与out2死区时间设置：0到0x400个周期,0x0,R/W*/
static inline uint32_t pwm_ll_get_dt_dt2(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_DT_ADDR);
    reg_value = ((reg_value >> PWM_DT_DT2_POS) & PWM_DT_DT2_MASK);
    return reg_value;
}

static inline void pwm_ll_set_dt_dt2(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_DT_ADDR);
    reg_value &= ~(PWM_DT_DT2_MASK << PWM_DT_DT2_POS);
    reg_value |= ((value & PWM_DT_DT2_MASK) << PWM_DT_DT2_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_DT_ADDR,reg_value);
}

/* REG_0x1e:dt->DT3:0x1e[29:20],out5与out4死区时间设置：0到0x400个周期,0x0,R/W*/
static inline uint32_t pwm_ll_get_dt_dt3(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_DT_ADDR);
    reg_value = ((reg_value >> PWM_DT_DT3_POS) & PWM_DT_DT3_MASK);
    return reg_value;
}

static inline void pwm_ll_set_dt_dt3(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_DT_ADDR);
    reg_value &= ~(PWM_DT_DT3_MASK << PWM_DT_DT3_POS);
    reg_value |= ((value & PWM_DT_DT3_MASK) << PWM_DT_DT3_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_DT_ADDR,reg_value);
}

/* REG_0x1F */
#define PWM_TIM1_ARR_SHAD_ADDR  (0x1F*4) //REG ADDR :0x802b7c
#define PWM_TIM1_ARR_SHAD_TIM1_ARR_SHAD_POS (0) 
#define PWM_TIM1_ARR_SHAD_TIM1_ARR_SHAD_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_tim1_arr_shad_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM1_ARR_SHAD_ADDR);
}

/* REG_0x1f:tim1_arr_shad->TIM1_ARR_shad:0x1f[31:0],TIM1的定时器计数终点值shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_tim1_arr_shad_tim1_arr_shad(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM1_ARR_SHAD_ADDR);
}

/* REG_0x20 */
#define PWM_TIM2_ARR_SHAD_ADDR  (0x20*4) //REG ADDR :0x802b80
#define PWM_TIM2_ARR_SHAD_TIM2_ARR_SHAD_POS (0) 
#define PWM_TIM2_ARR_SHAD_TIM2_ARR_SHAD_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_tim2_arr_shad_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM2_ARR_SHAD_ADDR);
}

/* REG_0x20:tim2_arr_shad->TIM2_ARR_shad:0x20[31:0],TIM2的定时器计数终点值shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_tim2_arr_shad_tim2_arr_shad(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM2_ARR_SHAD_ADDR);
}

/* REG_0x21 */
#define PWM_TIM3_ARR_SHAD_ADDR  (0x21*4) //REG ADDR :0x802b84
#define PWM_TIM3_ARR_SHAD_TIM3_ARR_SHAD_POS (0) 
#define PWM_TIM3_ARR_SHAD_TIM3_ARR_SHAD_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_tim3_arr_shad_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM3_ARR_SHAD_ADDR);
}

/* REG_0x21:tim3_arr_shad->TIM3_ARR_shad:0x21[31:0],TIM3的定时器计数终点值shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_tim3_arr_shad_tim3_arr_shad(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM3_ARR_SHAD_ADDR);
}

/* REG_0x22 */
#define PWM_TIM1_RCR_SHAD_ADDR  (0x22*4) //REG ADDR :0x802b88
#define PWM_TIM1_RCR_SHAD_TIM1_RCR_SHAD_POS (0) 
#define PWM_TIM1_RCR_SHAD_TIM1_RCR_SHAD_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_tim1_rcr_shad_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM1_RCR_SHAD_ADDR);
}

/* REG_0x22:tim1_rcr_shad->TIM1_RCR_shad:0x22[31:0],TIM1的重复计数器设定值,在RCR+1次溢出后产生更新事件,0x0,RO*/
static inline uint32_t pwm_ll_get_tim1_rcr_shad_tim1_rcr_shad(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM1_RCR_SHAD_ADDR);
}

/* REG_0x23 */
#define PWM_TIM2_RCR_SHAD_ADDR  (0x23*4) //REG ADDR :0x802b8c
#define PWM_TIM2_RCR_SHAD_TIM2_RCR_SHAD_POS (0) 
#define PWM_TIM2_RCR_SHAD_TIM2_RCR_SHAD_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_tim2_rcr_shad_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM2_RCR_SHAD_ADDR);
}

/* REG_0x23:tim2_rcr_shad->TIM2_RCR_shad:0x23[31:0],TIM2的重复计数器设定值,0x0,RO*/
static inline uint32_t pwm_ll_get_tim2_rcr_shad_tim2_rcr_shad(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM2_RCR_SHAD_ADDR);
}

/* REG_0x24 */
#define PWM_TIM3_RCR_SHAD_ADDR  (0x24*4) //REG ADDR :0x802b90
#define PWM_TIM3_RCR_SHAD_TIM3_RCR_SHAD_POS (0) 
#define PWM_TIM3_RCR_SHAD_TIM3_RCR_SHAD_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_tim3_rcr_shad_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM3_RCR_SHAD_ADDR);
}

/* REG_0x24:tim3_rcr_shad->TIM3_RCR_shad:0x24[31:0],TIM3的重复计数器设定值,0x0,RO*/
static inline uint32_t pwm_ll_get_tim3_rcr_shad_tim3_rcr_shad(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM3_RCR_SHAD_ADDR);
}

/* REG_0x25 */
#define PWM_CCR1_SHAD_ADDR  (0x25*4) //REG ADDR :0x802b94
#define PWM_CCR1_SHAD_CCR1_SHAD_POS (0) 
#define PWM_CCR1_SHAD_CCR1_SHAD_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_ccr1_shad_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR1_SHAD_ADDR);
}

/* REG_0x25:ccr1_shad->CCR1_shad:0x25[31:0],比较捕获寄存器CCR1的shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_ccr1_shad_ccr1_shad(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR1_SHAD_ADDR);
}

/* REG_0x26 */
#define PWM_CCR2_SHAD_ADDR  (0x26*4) //REG ADDR :0x802b98
#define PWM_CCR2_SHAD_CCR2_SHAD_POS (0) 
#define PWM_CCR2_SHAD_CCR2_SHAD_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_ccr2_shad_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR2_SHAD_ADDR);
}

/* REG_0x26:ccr2_shad->CCR2_shad:0x26[31:0],比较捕获寄存器CCR2的shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_ccr2_shad_ccr2_shad(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR2_SHAD_ADDR);
}

/* REG_0x27 */
#define PWM_CCR3_SHAD_ADDR  (0x27*4) //REG ADDR :0x802b9c
#define PWM_CCR3_SHAD_CCR3_SHAD_POS (0) 
#define PWM_CCR3_SHAD_CCR3_SHAD_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_ccr3_shad_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR3_SHAD_ADDR);
}

/* REG_0x27:ccr3_shad->CCR3_shad:0x27[31:0],比较捕获寄存器CCR3的shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_ccr3_shad_ccr3_shad(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR3_SHAD_ADDR);
}

/* REG_0x28 */
#define PWM_CCR4_SHAD_ADDR  (0x28*4) //REG ADDR :0x802ba0
#define PWM_CCR4_SHAD_CCR4_SHAD_POS (0) 
#define PWM_CCR4_SHAD_CCR4_SHAD_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_ccr4_shad_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR4_SHAD_ADDR);
}

/* REG_0x28:ccr4_shad->CCR4_shad:0x28[31:0],比较捕获寄存器CCR4的shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_ccr4_shad_ccr4_shad(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR4_SHAD_ADDR);
}

/* REG_0x29 */
#define PWM_CCR5_SHAD_ADDR  (0x29*4) //REG ADDR :0x802ba4
#define PWM_CCR5_SHAD_CCR5_SHAD_POS (0) 
#define PWM_CCR5_SHAD_CCR5_SHAD_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_ccr5_shad_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR5_SHAD_ADDR);
}

/* REG_0x29:ccr5_shad->CCR5_shad:0x29[31:0],比较捕获寄存器CCR5的shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_ccr5_shad_ccr5_shad(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR5_SHAD_ADDR);
}

/* REG_0x2A */
#define PWM_CCR6_SHAD_ADDR  (0x2A*4) //REG ADDR :0x802ba8
#define PWM_CCR6_SHAD_CCR6_SHAD_POS (0) 
#define PWM_CCR6_SHAD_CCR6_SHAD_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_ccr6_shad_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR6_SHAD_ADDR);
}

/* REG_0x2a:ccr6_shad->CCR6_shad:0x2a[31:0],比较捕获寄存器CCR6的shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_ccr6_shad_ccr6_shad(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR6_SHAD_ADDR);
}

/* REG_0x2B */
#define PWM_CCR7_SHAD_ADDR  (0x2B*4) //REG ADDR :0x802bac
#define PWM_CCR7_SHAD_CCR7_SHAD_POS (0) 
#define PWM_CCR7_SHAD_CCR7_SHAD_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_ccr7_shad_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR7_SHAD_ADDR);
}

/* REG_0x2b:ccr7_shad->CCR7_shad:0x2b[31:0],比较捕获寄存器CCR7的shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_ccr7_shad_ccr7_shad(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR7_SHAD_ADDR);
}

/* REG_0x2C */
#define PWM_CCR8_SHAD_ADDR  (0x2C*4) //REG ADDR :0x802bb0
#define PWM_CCR8_SHAD_CCR8_SHAD_POS (0) 
#define PWM_CCR8_SHAD_CCR8_SHAD_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_ccr8_shad_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR8_SHAD_ADDR);
}

/* REG_0x2c:ccr8_shad->CCR8_shad:0x2c[31:0],比较捕获寄存器CCR8的shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_ccr8_shad_ccr8_shad(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR8_SHAD_ADDR);
}

/* REG_0x2D */
#define PWM_CCR9_SHAD_ADDR  (0x2D*4) //REG ADDR :0x802bb4
#define PWM_CCR9_SHAD_CCR9_SHAD_POS (0) 
#define PWM_CCR9_SHAD_CCR9_SHAD_MASK (0xFFFFFFFF) 

static inline uint32_t pwm_ll_get_ccr9_shad_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR9_SHAD_ADDR);
}

/* REG_0x2d:ccr9_shad->CCR9_shad:0x2d[31:0],比较捕获寄存器CCR9的shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_ccr9_shad_ccr9_shad(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCR9_SHAD_ADDR);
}

/* REG_0x2E */
#define PWM_CHXE_SHAD_ADDR  (0x2E*4) //REG ADDR :0x802bb8
#define PWM_CHXE_SHAD_CH6E_SHAD_POS (0) 
#define PWM_CHXE_SHAD_CH6E_SHAD_MASK (0x1) 

#define PWM_CHXE_SHAD_CH5E_SHAD_POS (1) 
#define PWM_CHXE_SHAD_CH5E_SHAD_MASK (0x1) 

#define PWM_CHXE_SHAD_CH4E_SHAD_POS (2) 
#define PWM_CHXE_SHAD_CH4E_SHAD_MASK (0x1) 

#define PWM_CHXE_SHAD_CH3E_SHAD_POS (3) 
#define PWM_CHXE_SHAD_CH3E_SHAD_MASK (0x1) 

#define PWM_CHXE_SHAD_CH2E_SHAD_POS (4) 
#define PWM_CHXE_SHAD_CH2E_SHAD_MASK (0x1) 

#define PWM_CHXE_SHAD_CH1E_SHAD_POS (5) 
#define PWM_CHXE_SHAD_CH1E_SHAD_MASK (0x1) 

#define PWM_CHXE_SHAD_OC1M_SHAD_POS (6) 
#define PWM_CHXE_SHAD_OC1M_SHAD_MASK (0x7) 

#define PWM_CHXE_SHAD_OC2M_SHAD_POS (9) 
#define PWM_CHXE_SHAD_OC2M_SHAD_MASK (0x7) 

#define PWM_CHXE_SHAD_OC3M_SHAD_POS (12) 
#define PWM_CHXE_SHAD_OC3M_SHAD_MASK (0x7) 

#define PWM_CHXE_SHAD_RESERVED_POS (15) 
#define PWM_CHXE_SHAD_RESERVED_MASK (0x1FFFF) 

static inline uint32_t pwm_ll_get_chxe_shad_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CHXE_SHAD_ADDR);
}

/* REG_0x2e:chxe_shad->CH6e_shad:0x2e[0],channel使能寄存器ch6e的shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_chxe_shad_ch6e_shad(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CHXE_SHAD_ADDR);
    reg_value = ((reg_value >> PWM_CHXE_SHAD_CH6E_SHAD_POS)&PWM_CHXE_SHAD_CH6E_SHAD_MASK);
    return reg_value;
}

/* REG_0x2e:chxe_shad->CH5e_shad:0x2e[1],channel使能寄存器ch5e的shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_chxe_shad_ch5e_shad(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CHXE_SHAD_ADDR);
    reg_value = ((reg_value >> PWM_CHXE_SHAD_CH5E_SHAD_POS)&PWM_CHXE_SHAD_CH5E_SHAD_MASK);
    return reg_value;
}

/* REG_0x2e:chxe_shad->CH4e_shad:0x2e[2],channel使能寄存器ch4e的shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_chxe_shad_ch4e_shad(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CHXE_SHAD_ADDR);
    reg_value = ((reg_value >> PWM_CHXE_SHAD_CH4E_SHAD_POS)&PWM_CHXE_SHAD_CH4E_SHAD_MASK);
    return reg_value;
}

/* REG_0x2e:chxe_shad->CH3e_shad:0x2e[3],channel使能寄存器ch3e的shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_chxe_shad_ch3e_shad(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CHXE_SHAD_ADDR);
    reg_value = ((reg_value >> PWM_CHXE_SHAD_CH3E_SHAD_POS)&PWM_CHXE_SHAD_CH3E_SHAD_MASK);
    return reg_value;
}

/* REG_0x2e:chxe_shad->CH2e_shad:0x2e[4],channel使能寄存器ch2e的shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_chxe_shad_ch2e_shad(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CHXE_SHAD_ADDR);
    reg_value = ((reg_value >> PWM_CHXE_SHAD_CH2E_SHAD_POS)&PWM_CHXE_SHAD_CH2E_SHAD_MASK);
    return reg_value;
}

/* REG_0x2e:chxe_shad->CH1e_shad:0x2e[5],channel使能寄存器ch1e的shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_chxe_shad_ch1e_shad(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CHXE_SHAD_ADDR);
    reg_value = ((reg_value >> PWM_CHXE_SHAD_CH1E_SHAD_POS)&PWM_CHXE_SHAD_CH1E_SHAD_MASK);
    return reg_value;
}

/* REG_0x2e:chxe_shad->oc1m_shad:0x2e[8:6],TIM1输出比较模式寄存器oc1m的shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_chxe_shad_oc1m_shad(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CHXE_SHAD_ADDR);
    reg_value = ((reg_value >> PWM_CHXE_SHAD_OC1M_SHAD_POS)&PWM_CHXE_SHAD_OC1M_SHAD_MASK);
    return reg_value;
}

/* REG_0x2e:chxe_shad->oc2m_shad:0x2e[11:9],TIM2输出比较模式寄存器oc2m的shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_chxe_shad_oc2m_shad(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CHXE_SHAD_ADDR);
    reg_value = ((reg_value >> PWM_CHXE_SHAD_OC2M_SHAD_POS)&PWM_CHXE_SHAD_OC2M_SHAD_MASK);
    return reg_value;
}

/* REG_0x2e:chxe_shad->oc3m_shad:0x2e[14:12],TIM3输出比较模式寄存器oc3m的shadow寄存器,0x0,RO*/
static inline uint32_t pwm_ll_get_chxe_shad_oc3m_shad(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CHXE_SHAD_ADDR);
    reg_value = ((reg_value >> PWM_CHXE_SHAD_OC3M_SHAD_POS)&PWM_CHXE_SHAD_OC3M_SHAD_MASK);
    return reg_value;
}

/* REG_0x2F */
#define PWM_CR3_ADDR  (0x2F*4) //REG ADDR :0x802bbc
#define PWM_CR3_CCRAIE_POS (0)
#define PWM_CR3_CCRAIE_MASK (0x1)

#define PWM_CR3_CCRBIE_POS (1)
#define PWM_CR3_CCRBIE_MASK (0x1)

#define PWM_CR3_CCRCIE_POS (2)
#define PWM_CR3_CCRCIE_MASK (0x1)

#define PWM_CR3_CHAE_POS (3)
#define PWM_CR3_CHAE_MASK (0x1)

#define PWM_CR3_CHBE_POS (4)
#define PWM_CR3_CHBE_MASK (0x1)

#define PWM_CR3_CHCE_POS (5)
#define PWM_CR3_CHCE_MASK (0x1)

#define PWM_CR3_CCAIF_POS (6)
#define PWM_CR3_CCAIF_MASK (0x1)

#define PWM_CR3_CCBIF_POS (7)
#define PWM_CR3_CCBIF_MASK (0x1)

#define PWM_CR3_CCCIF_POS (8)
#define PWM_CR3_CCCIF_MASK (0x1)

#define PWM_CR3_CEN6_POS (9)
#define PWM_CR3_CEN6_MASK (0x1)

#define PWM_CR3_CEN5_POS (10)
#define PWM_CR3_CEN5_MASK (0x1)

#define PWM_CR3_CEN4_POS (11)
#define PWM_CR3_CEN4_MASK (0x1)

static inline void pwm_ll_set_cr3_ccraie_value(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value &= ~(PWM_CR3_CCRAIE_MASK << PWM_CR3_CCRAIE_POS);
    reg_value |= ((value & PWM_CR3_CCRAIE_MASK) << PWM_CR3_CCRAIE_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR,reg_value);
}

static inline uint32_t pwm_ll_get_cr3_ccraie(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value = ((reg_value >> PWM_CR3_CCRAIE_POS) & PWM_CR3_CCRAIE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_cr3_ccrbie_value(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value &= ~(PWM_CR3_CCRBIE_MASK << PWM_CR3_CCRBIE_POS);
    reg_value |= ((value & PWM_CR3_CCRBIE_MASK) << PWM_CR3_CCRBIE_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR,reg_value);
}

static inline uint32_t pwm_ll_get_cr3_ccrbie(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value = ((reg_value >> PWM_CR3_CCRBIE_POS) & PWM_CR3_CCRBIE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_cr3_ccrcie_value(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value &= ~(PWM_CR3_CCRCIE_MASK << PWM_CR3_CCRCIE_POS);
    reg_value |= ((value & PWM_CR3_CCRCIE_MASK) << PWM_CR3_CCRCIE_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR,reg_value);
}

static inline uint32_t pwm_ll_get_cr3_ccrcie(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value = ((reg_value >> PWM_CR3_CCRCIE_POS) & PWM_CR3_CCRCIE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_cr3_chae_value(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value &= ~(PWM_CR3_CHAE_MASK << PWM_CR3_CHAE_POS);
    reg_value |= ((value & PWM_CR3_CHAE_MASK) << PWM_CR3_CHAE_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR,reg_value);
}

static inline uint32_t pwm_ll_get_cr3_chae(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value = ((reg_value >> PWM_CR3_CHAE_POS) & PWM_CR3_CHAE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_cr3_chbe_value(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value &= ~(PWM_CR3_CHBE_MASK << PWM_CR3_CHBE_POS);
    reg_value |= ((value & PWM_CR3_CHBE_MASK) << PWM_CR3_CHBE_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR,reg_value);
}

static inline uint32_t pwm_ll_get_cr3_chbe(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value = ((reg_value >> PWM_CR3_CHBE_POS) & PWM_CR3_CHBE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_cr3_chce_value(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value &= ~(PWM_CR3_CHCE_MASK << PWM_CR3_CHCE_POS);
    reg_value |= ((value & PWM_CR3_CHCE_MASK) << PWM_CR3_CHCE_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR,reg_value);
}

static inline uint32_t pwm_ll_get_cr3_chce(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value = ((reg_value >> PWM_CR3_CHCE_POS) & PWM_CR3_CHCE_MASK);
    return reg_value;
}

static inline void pwm_ll_set_cr3_ccaif_value(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value &= ~(PWM_CR3_CCAIF_MASK << PWM_CR3_CCAIF_POS);
    reg_value |= ((value & PWM_CR3_CCAIF_MASK) << PWM_CR3_CCAIF_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR,reg_value);
}

static inline uint32_t pwm_ll_get_cr3_ccaif(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value = ((reg_value >> PWM_CR3_CCAIF_POS) & PWM_CR3_CCAIF_MASK);
    return reg_value;
}

static inline void pwm_ll_set_cr3_ccbif_value(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value &= ~(PWM_CR3_CCBIF_MASK << PWM_CR3_CCBIF_POS);
    reg_value |= ((value & PWM_CR3_CCBIF_MASK) << PWM_CR3_CCBIF_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR,reg_value);
}

static inline uint32_t pwm_ll_get_cr3_ccbif(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value = ((reg_value >> PWM_CR3_CCBIF_POS) & PWM_CR3_CCBIF_MASK);
    return reg_value;
}

static inline void pwm_ll_set_cr3_cccif_value(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value &= ~(PWM_CR3_CCCIF_MASK << PWM_CR3_CCCIF_POS);
    reg_value |= ((value & PWM_CR3_CCCIF_MASK) << PWM_CR3_CCCIF_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR,reg_value);
}

static inline uint32_t pwm_ll_get_cr3_cccif(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value = ((reg_value >> PWM_CR3_CCCIF_POS) & PWM_CR3_CCCIF_MASK);
    return reg_value;
}

static inline void pwm_ll_set_cr3_cen6_value(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value &= ~(PWM_CR3_CEN6_MASK << PWM_CR3_CEN6_POS);
    reg_value |= ((value & PWM_CR3_CEN6_MASK) << PWM_CR3_CEN6_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR,reg_value);
}

static inline uint32_t pwm_ll_get_cr3_cen6(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value = ((reg_value >> PWM_CR3_CEN6_POS) & PWM_CR3_CEN6_MASK);
    return reg_value;
}

static inline void pwm_ll_set_cr3_cen5_value(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value &= ~(PWM_CR3_CEN5_MASK << PWM_CR3_CEN5_POS);
    reg_value |= ((value & PWM_CR3_CEN5_MASK) << PWM_CR3_CEN5_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR,reg_value);
}

static inline uint32_t pwm_ll_get_cr3_cen5(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value = ((reg_value >> PWM_CR3_CEN5_POS) & PWM_CR3_CEN5_MASK);
    return reg_value;
}

static inline void pwm_ll_set_cr3_cen4_value(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value &= ~(PWM_CR3_CEN4_MASK << PWM_CR3_CEN4_POS);
    reg_value |= ((value & PWM_CR3_CEN4_MASK) << PWM_CR3_CEN4_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR,reg_value);
}

static inline uint32_t pwm_ll_get_cr3_cen4(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_CR3_ADDR);
    reg_value = ((reg_value >> PWM_CR3_CEN4_POS) & PWM_CR3_CEN4_MASK);
    return reg_value;
}

/* REG_0x30 */
#define PWM_TIM4_CNT_ADDR  (0x30*4) //REG ADDR :0x8A00C0
#define PWM_TIM4_CNT_TIM4_CNT_POS (0)
#define PWM_TIM4_CNT_TIM4_CNT_MASK (0xFFFFFFFF)

static inline uint32_t pwm_ll_get_tim4_cnt_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM4_CNT_ADDR);
}

static inline uint32_t pwm_ll_get_tim4_cnt_tim4_cnt(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM4_CNT_ADDR);
}

/* REG_0x31 */
#define PWM_TIM5_CNT_ADDR  (0x31*4) //REG ADDR :0x8A00C0
#define PWM_TIM5_CNT_TIM5_CNT_POS (0)
#define PWM_TIM5_CNT_TIM5_CNT_MASK (0xFFFFFFFF)

static inline uint32_t pwm_ll_get_tim5_cnt_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM5_CNT_ADDR);
}

static inline uint32_t pwm_ll_get_tim5_cnt_tim5_cnt(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM5_CNT_ADDR);
}

/* REG_0x32 */
#define PWM_TIM6_CNT_ADDR  (0x32*4) //REG ADDR :0x8A00C0
#define PWM_TIM6_CNT_TIM6_CNT_POS (0)
#define PWM_TIM6_CNT_TIM6_CNT_MASK (0xFFFFFFFF)

static inline uint32_t pwm_ll_get_tim6_cnt_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM6_CNT_ADDR);
}

static inline uint32_t pwm_ll_get_tim6_cnt_tim6_cnt(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM6_CNT_ADDR);
}

/* REG_0x33 */
#define PWM_PSCR2_ADDR  (0x33*4) //REG ADDR :0x802bbc
#define PWM_PSCR2_PSC4_POS (0)
#define PWM_PSCR2_PSC4_MASK (0xFF)

#define PWM_PSCR2_PSC5_POS (8)
#define PWM_PSCR2_PSC5_MASK (0xFF)

#define PWM_PSCR2_PSC6_POS (16)
#define PWM_PSCR2_PSC6_MASK (0xFF)

static inline void pwm_ll_set_pscr2_psc4_value(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PSCR2_ADDR);
    reg_value &= ~(PWM_PSCR2_PSC4_MASK << PWM_PSCR2_PSC4_POS);
    reg_value |= ((value & PWM_PSCR2_PSC4_MASK) << PWM_PSCR2_PSC4_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PSCR2_ADDR,reg_value);
}

static inline uint32_t pwm_ll_get_pscr2_psc4(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PSCR2_ADDR);
    reg_value = ((reg_value >> PWM_PSCR2_PSC4_POS) & PWM_PSCR2_PSC4_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pscr2_psc5_value(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PSCR2_ADDR);
    reg_value &= ~(PWM_PSCR2_PSC5_MASK << PWM_PSCR2_PSC5_POS);
    reg_value |= ((value & PWM_PSCR2_PSC5_MASK) << PWM_PSCR2_PSC5_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PSCR2_ADDR,reg_value);
}

static inline uint32_t pwm_ll_get_pscr2_psc5(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PSCR2_ADDR);
    reg_value = ((reg_value >> PWM_PSCR2_PSC5_POS) & PWM_PSCR2_PSC5_MASK);
    return reg_value;
}

static inline void pwm_ll_set_pscr2_psc6_value(pwm_hw_id_t id, uint32_t value)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PSCR2_ADDR);
    reg_value &= ~(PWM_PSCR2_PSC6_MASK << PWM_PSCR2_PSC6_POS);
    reg_value |= ((value & PWM_PSCR2_PSC6_MASK) << PWM_PSCR2_PSC6_POS);
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_PSCR2_ADDR,reg_value);
}

static inline uint32_t pwm_ll_get_pscr2_psc6(pwm_hw_id_t id)
{
    uint32_t reg_value;
    reg_value = REG_READ(PWM_LL_REG_BASE(id) + PWM_PSCR2_ADDR);
    reg_value = ((reg_value >> PWM_PSCR2_PSC6_POS) & PWM_PSCR2_PSC6_MASK);
    return reg_value;
}

/* REG_0x34 */
#define PWM_TIM4_ARR_ADDR  (0x34*4) //REG ADDR :0x8A00C0
#define PWM_TIM4_ARR_TIM4_ARR_POS (0)
#define PWM_TIM4_ARR_TIM4_ARR_MASK (0xFFFFFFFF)

static inline uint32_t pwm_ll_get_tim4_arr_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM4_ARR_ADDR);
}

static inline void pwm_ll_set_tim4_arr_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_TIM4_ARR_ADDR,value);
}

static inline uint32_t pwm_ll_get_tim4_arr_tim4_arr(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM4_ARR_ADDR);
}

static inline void pwm_ll_set_tim4_arr_tim4_arr(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_TIM4_ARR_ADDR,value);
}

/* REG_0x35 */
#define PWM_TIM5_ARR_ADDR  (0x35*4) //REG ADDR :0x8A00C0
#define PWM_TIM5_ARR_TIM5_ARR_POS (0)
#define PWM_TIM5_ARR_TIM5_ARR_MASK (0xFFFFFFFF)

static inline uint32_t pwm_ll_get_tim5_arr_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM5_ARR_ADDR);
}

static inline void pwm_ll_set_tim5_arr_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_TIM5_ARR_ADDR,value);
}

static inline uint32_t pwm_ll_get_tim5_arr_tim5_arr(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM5_ARR_ADDR);
}

static inline void pwm_ll_set_tim5_arr_tim5_arr(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_TIM5_ARR_ADDR,value);
}

/* REG_0x36 */
#define PWM_TIM6_ARR_ADDR  (0x36*4) //REG ADDR :0x8A00C0
#define PWM_TIM6_ARR_TIM6_ARR_POS (0)
#define PWM_TIM6_ARR_TIM6_ARR_MASK (0xFFFFFFFF)

static inline uint32_t pwm_ll_get_tim6_arr_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM6_ARR_ADDR);
}

static inline void pwm_ll_set_tim6_arr_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_TIM6_ARR_ADDR,value);
}

static inline uint32_t pwm_ll_get_tim6_arr_tim6_arr(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_TIM6_ARR_ADDR);
}

static inline void pwm_ll_set_tim6_arr_tim6_arr(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_TIM6_ARR_ADDR,value);
}

/* REG_0x37 */
#define PWM_CCRA_ADDR  (0x37*4) //REG ADDR :0x8A00C0
#define PWM_CCRA_CCRA_POS (0)
#define PWM_CCRA_CCRA_MASK (0xFFFFFFFF)

static inline uint32_t pwm_ll_get_ccra_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCRA_ADDR);
}

static inline void pwm_ll_set_ccra_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCRA_ADDR,value);
}

static inline uint32_t pwm_ll_get_ccra_ccra(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCRA_ADDR);
}

static inline void pwm_ll_set_ccra_ccra(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCRA_ADDR,value);
}

/* REG_0x38 */
#define PWM_CCRB_ADDR  (0x38*4) //REG ADDR :0x8A00C0
#define PWM_CCRB_CCRB_POS (0)
#define PWM_CCRB_CCRB_MASK (0xFFFFFFFF)

static inline uint32_t pwm_ll_get_ccrb_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCRB_ADDR);
}

static inline void pwm_ll_set_ccrb_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCRB_ADDR,value);
}

static inline uint32_t pwm_ll_get_ccrb_ccrb(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCRB_ADDR);
}

static inline void pwm_ll_set_ccrb_ccrb(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCRB_ADDR,value);
}

/* REG_0x39 */
#define PWM_CCRC_ADDR  (0x39*4) //REG ADDR :0x8A00C0
#define PWM_CCRC_CCRC_POS (0)
#define PWM_CCRC_CCRC_MASK (0xFFFFFFFF)

static inline uint32_t pwm_ll_get_ccrc_value(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCRC_ADDR);
}

static inline void pwm_ll_set_ccrc_value(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCRC_ADDR,value);
}

static inline uint32_t pwm_ll_get_ccrc_ccrc(pwm_hw_id_t id)
{
    return REG_READ(PWM_LL_REG_BASE(id) + PWM_CCRC_ADDR);
}

static inline void pwm_ll_set_ccrc_ccrc(pwm_hw_id_t id, uint32_t value)
{
    REG_WRITE(PWM_LL_REG_BASE(id) + PWM_CCRC_ADDR,value);
}

#ifdef __cplusplus
}
#endif

#endif
