# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../timingSequence.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../timingSequence.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" --include "../../../../timingSequence.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../timingSequence.gen/sources_1/bd/design_1/ipshared/c2c6" --include "/home/fongen/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
"../../../../timingSequence.srcs/sources_1/new/ramSimulation.v" \
"../../../../timingSequence.srcs/sources_1/new/timingSequence.v" \
"../../../../timingSequence.srcs/sim_1/new/tb_timingSequence.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
