Classic Timing Analyzer report for EX
Tue May 10 16:39:14 2016
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                        ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -3.392 ns                        ; reset                       ; DigitalScanning:u2|cat[2]   ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.916 ns                        ; DigitalScanning:u2|diout[6] ; diout[6]                    ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 3.962 ns                         ; reset                       ; DigitalScanning:u2|diout[3] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 141.78 MHz ( period = 7.053 ns ) ; div_2000:u1|temp[5]         ; div_2000:u1|temp[8]         ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                             ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                          ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 141.78 MHz ( period = 7.053 ns )               ; div_2000:u1|temp[5]           ; div_2000:u1|temp[8]           ; clk        ; clk      ; None                        ; None                      ; 6.344 ns                ;
; N/A   ; 141.80 MHz ( period = 7.052 ns )               ; div_2000:u1|temp[5]           ; div_2000:u1|temp[7]           ; clk        ; clk      ; None                        ; None                      ; 6.343 ns                ;
; N/A   ; 141.84 MHz ( period = 7.050 ns )               ; div_2000:u1|temp[5]           ; div_2000:u1|temp[5]           ; clk        ; clk      ; None                        ; None                      ; 6.341 ns                ;
; N/A   ; 142.59 MHz ( period = 7.013 ns )               ; div_2000:u1|temp[0]           ; div_2000:u1|temp[6]           ; clk        ; clk      ; None                        ; None                      ; 6.304 ns                ;
; N/A   ; 142.69 MHz ( period = 7.008 ns )               ; div_2000:u1|temp[0]           ; div_2000:u1|temp[9]           ; clk        ; clk      ; None                        ; None                      ; 6.299 ns                ;
; N/A   ; 147.93 MHz ( period = 6.760 ns )               ; div_2000:u1|temp[0]           ; div_2000:u1|temp[5]           ; clk        ; clk      ; None                        ; None                      ; 6.051 ns                ;
; N/A   ; 148.17 MHz ( period = 6.749 ns )               ; div_2000:u1|temp[0]           ; div_2000:u1|temp[8]           ; clk        ; clk      ; None                        ; None                      ; 6.040 ns                ;
; N/A   ; 148.54 MHz ( period = 6.732 ns )               ; div_2000:u1|temp[0]           ; div_2000:u1|temp[7]           ; clk        ; clk      ; None                        ; None                      ; 6.023 ns                ;
; N/A   ; 151.45 MHz ( period = 6.603 ns )               ; div_2000:u1|temp[0]           ; div_2000:u1|temp[4]           ; clk        ; clk      ; None                        ; None                      ; 5.894 ns                ;
; N/A   ; 151.65 MHz ( period = 6.594 ns )               ; div_2000:u1|temp[5]           ; div_2000:u1|temp[9]           ; clk        ; clk      ; None                        ; None                      ; 5.885 ns                ;
; N/A   ; 151.65 MHz ( period = 6.594 ns )               ; div_2000:u1|temp[5]           ; div_2000:u1|temp[6]           ; clk        ; clk      ; None                        ; None                      ; 5.885 ns                ;
; N/A   ; 151.70 MHz ( period = 6.592 ns )               ; div_2000:u1|temp[5]           ; div_2000:u1|q_temp            ; clk        ; clk      ; None                        ; None                      ; 5.883 ns                ;
; N/A   ; 151.72 MHz ( period = 6.591 ns )               ; div_2000:u1|temp[5]           ; div_2000:u1|temp[3]           ; clk        ; clk      ; None                        ; None                      ; 5.882 ns                ;
; N/A   ; 155.06 MHz ( period = 6.449 ns )               ; div_2000:u1|temp[0]           ; div_2000:u1|temp[3]           ; clk        ; clk      ; None                        ; None                      ; 5.740 ns                ;
; N/A   ; 158.43 MHz ( period = 6.312 ns )               ; div_2000:u1|temp[0]           ; div_2000:u1|temp[0]           ; clk        ; clk      ; None                        ; None                      ; 5.603 ns                ;
; N/A   ; 160.95 MHz ( period = 6.213 ns )               ; div_2000:u1|temp[1]           ; div_2000:u1|temp[6]           ; clk        ; clk      ; None                        ; None                      ; 5.504 ns                ;
; N/A   ; 161.08 MHz ( period = 6.208 ns )               ; div_2000:u1|temp[1]           ; div_2000:u1|temp[9]           ; clk        ; clk      ; None                        ; None                      ; 5.499 ns                ;
; N/A   ; 164.28 MHz ( period = 6.087 ns )               ; div_2000:u1|temp[2]           ; div_2000:u1|temp[6]           ; clk        ; clk      ; None                        ; None                      ; 5.378 ns                ;
; N/A   ; 164.42 MHz ( period = 6.082 ns )               ; div_2000:u1|temp[2]           ; div_2000:u1|temp[9]           ; clk        ; clk      ; None                        ; None                      ; 5.373 ns                ;
; N/A   ; 166.78 MHz ( period = 5.996 ns )               ; div_2000:u1|temp[6]           ; div_2000:u1|temp[9]           ; clk        ; clk      ; None                        ; None                      ; 5.287 ns                ;
; N/A   ; 167.36 MHz ( period = 5.975 ns )               ; div_2000:u1|temp[0]           ; div_2000:u1|q_temp            ; clk        ; clk      ; None                        ; None                      ; 5.266 ns                ;
; N/A   ; 167.79 MHz ( period = 5.960 ns )               ; div_2000:u1|temp[1]           ; div_2000:u1|temp[5]           ; clk        ; clk      ; None                        ; None                      ; 5.251 ns                ;
; N/A   ; 168.10 MHz ( period = 5.949 ns )               ; div_2000:u1|temp[1]           ; div_2000:u1|temp[8]           ; clk        ; clk      ; None                        ; None                      ; 5.240 ns                ;
; N/A   ; 168.27 MHz ( period = 5.943 ns )               ; div_2000:u1|temp[3]           ; div_2000:u1|temp[6]           ; clk        ; clk      ; None                        ; None                      ; 5.234 ns                ;
; N/A   ; 168.41 MHz ( period = 5.938 ns )               ; div_2000:u1|temp[3]           ; div_2000:u1|temp[9]           ; clk        ; clk      ; None                        ; None                      ; 5.229 ns                ;
; N/A   ; 168.58 MHz ( period = 5.932 ns )               ; div_2000:u1|temp[1]           ; div_2000:u1|temp[7]           ; clk        ; clk      ; None                        ; None                      ; 5.223 ns                ;
; N/A   ; 169.00 MHz ( period = 5.917 ns )               ; div_2000:u1|temp[4]           ; div_2000:u1|temp[6]           ; clk        ; clk      ; None                        ; None                      ; 5.208 ns                ;
; N/A   ; 169.15 MHz ( period = 5.912 ns )               ; div_2000:u1|temp[4]           ; div_2000:u1|temp[9]           ; clk        ; clk      ; None                        ; None                      ; 5.203 ns                ;
; N/A   ; 170.53 MHz ( period = 5.864 ns )               ; div_2000:u1|temp[7]           ; div_2000:u1|temp[8]           ; clk        ; clk      ; None                        ; None                      ; 5.155 ns                ;
; N/A   ; 170.56 MHz ( period = 5.863 ns )               ; div_2000:u1|temp[7]           ; div_2000:u1|temp[7]           ; clk        ; clk      ; None                        ; None                      ; 5.154 ns                ;
; N/A   ; 170.62 MHz ( period = 5.861 ns )               ; div_2000:u1|temp[7]           ; div_2000:u1|temp[5]           ; clk        ; clk      ; None                        ; None                      ; 5.152 ns                ;
; N/A   ; 171.41 MHz ( period = 5.834 ns )               ; div_2000:u1|temp[2]           ; div_2000:u1|temp[5]           ; clk        ; clk      ; None                        ; None                      ; 5.125 ns                ;
; N/A   ; 171.73 MHz ( period = 5.823 ns )               ; div_2000:u1|temp[2]           ; div_2000:u1|temp[8]           ; clk        ; clk      ; None                        ; None                      ; 5.114 ns                ;
; N/A   ; 171.94 MHz ( period = 5.816 ns )               ; div_2000:u1|temp[0]           ; div_2000:u1|temp[2]           ; clk        ; clk      ; None                        ; None                      ; 5.107 ns                ;
; N/A   ; 172.24 MHz ( period = 5.806 ns )               ; div_2000:u1|temp[2]           ; div_2000:u1|temp[7]           ; clk        ; clk      ; None                        ; None                      ; 5.097 ns                ;
; N/A   ; 172.32 MHz ( period = 5.803 ns )               ; div_2000:u1|temp[1]           ; div_2000:u1|temp[4]           ; clk        ; clk      ; None                        ; None                      ; 5.094 ns                ;
; N/A   ; 173.25 MHz ( period = 5.772 ns )               ; div_2000:u1|temp[8]           ; div_2000:u1|temp[9]           ; clk        ; clk      ; None                        ; None                      ; 5.063 ns                ;
; N/A   ; 175.75 MHz ( period = 5.690 ns )               ; div_2000:u1|temp[3]           ; div_2000:u1|temp[5]           ; clk        ; clk      ; None                        ; None                      ; 4.981 ns                ;
; N/A   ; 176.09 MHz ( period = 5.679 ns )               ; div_2000:u1|temp[3]           ; div_2000:u1|temp[8]           ; clk        ; clk      ; None                        ; None                      ; 4.970 ns                ;
; N/A   ; 176.15 MHz ( period = 5.677 ns )               ; div_2000:u1|temp[2]           ; div_2000:u1|temp[4]           ; clk        ; clk      ; None                        ; None                      ; 4.968 ns                ;
; N/A   ; 176.21 MHz ( period = 5.675 ns )               ; div_2000:u1|temp[0]           ; div_2000:u1|temp[1]           ; clk        ; clk      ; None                        ; None                      ; 4.966 ns                ;
; N/A   ; 176.55 MHz ( period = 5.664 ns )               ; div_2000:u1|temp[4]           ; div_2000:u1|temp[5]           ; clk        ; clk      ; None                        ; None                      ; 4.955 ns                ;
; N/A   ; 176.62 MHz ( period = 5.662 ns )               ; div_2000:u1|temp[3]           ; div_2000:u1|temp[7]           ; clk        ; clk      ; None                        ; None                      ; 4.953 ns                ;
; N/A   ; 176.90 MHz ( period = 5.653 ns )               ; div_2000:u1|temp[4]           ; div_2000:u1|temp[8]           ; clk        ; clk      ; None                        ; None                      ; 4.944 ns                ;
; N/A   ; 177.02 MHz ( period = 5.649 ns )               ; div_2000:u1|temp[1]           ; div_2000:u1|temp[3]           ; clk        ; clk      ; None                        ; None                      ; 4.940 ns                ;
; N/A   ; 177.09 MHz ( period = 5.647 ns )               ; div_2000:u1|temp[7]           ; div_2000:u1|temp[9]           ; clk        ; clk      ; None                        ; None                      ; 4.938 ns                ;
; N/A   ; 177.43 MHz ( period = 5.636 ns )               ; div_2000:u1|temp[4]           ; div_2000:u1|temp[7]           ; clk        ; clk      ; None                        ; None                      ; 4.927 ns                ;
; N/A   ; 178.13 MHz ( period = 5.614 ns )               ; div_2000:u1|temp[6]           ; div_2000:u1|temp[8]           ; clk        ; clk      ; None                        ; None                      ; 4.905 ns                ;
; N/A   ; 180.73 MHz ( period = 5.533 ns )               ; div_2000:u1|temp[3]           ; div_2000:u1|temp[4]           ; clk        ; clk      ; None                        ; None                      ; 4.824 ns                ;
; N/A   ; 181.06 MHz ( period = 5.523 ns )               ; div_2000:u1|temp[2]           ; div_2000:u1|temp[3]           ; clk        ; clk      ; None                        ; None                      ; 4.814 ns                ;
; N/A   ; 182.68 MHz ( period = 5.474 ns )               ; div_2000:u1|temp[6]           ; div_2000:u1|temp[7]           ; clk        ; clk      ; None                        ; None                      ; 4.765 ns                ;
; N/A   ; 185.01 MHz ( period = 5.405 ns )               ; div_2000:u1|temp[7]           ; div_2000:u1|temp[6]           ; clk        ; clk      ; None                        ; None                      ; 4.696 ns                ;
; N/A   ; 185.08 MHz ( period = 5.403 ns )               ; div_2000:u1|temp[7]           ; div_2000:u1|q_temp            ; clk        ; clk      ; None                        ; None                      ; 4.694 ns                ;
; N/A   ; 185.12 MHz ( period = 5.402 ns )               ; div_2000:u1|temp[7]           ; div_2000:u1|temp[3]           ; clk        ; clk      ; None                        ; None                      ; 4.693 ns                ;
; N/A   ; 185.43 MHz ( period = 5.393 ns )               ; div_2000:u1|temp[6]           ; div_2000:u1|temp[5]           ; clk        ; clk      ; None                        ; None                      ; 4.684 ns                ;
; N/A   ; 187.86 MHz ( period = 5.323 ns )               ; div_2000:u1|temp[8]           ; div_2000:u1|temp[8]           ; clk        ; clk      ; None                        ; None                      ; 4.614 ns                ;
; N/A   ; 187.90 MHz ( period = 5.322 ns )               ; div_2000:u1|temp[8]           ; div_2000:u1|temp[7]           ; clk        ; clk      ; None                        ; None                      ; 4.613 ns                ;
; N/A   ; 187.97 MHz ( period = 5.320 ns )               ; div_2000:u1|temp[8]           ; div_2000:u1|temp[5]           ; clk        ; clk      ; None                        ; None                      ; 4.611 ns                ;
; N/A   ; 188.68 MHz ( period = 5.300 ns )               ; div_2000:u1|temp[1]           ; div_2000:u1|q_temp            ; clk        ; clk      ; None                        ; None                      ; 4.591 ns                ;
; N/A   ; 199.36 MHz ( period = 5.016 ns )               ; div_2000:u1|temp[1]           ; div_2000:u1|temp[2]           ; clk        ; clk      ; None                        ; None                      ; 4.307 ns                ;
; N/A   ; 202.55 MHz ( period = 4.937 ns )               ; div_2000:u1|temp[6]           ; div_2000:u1|temp[6]           ; clk        ; clk      ; None                        ; None                      ; 4.228 ns                ;
; N/A   ; 202.63 MHz ( period = 4.935 ns )               ; div_2000:u1|temp[6]           ; div_2000:u1|q_temp            ; clk        ; clk      ; None                        ; None                      ; 4.226 ns                ;
; N/A   ; 202.68 MHz ( period = 4.934 ns )               ; div_2000:u1|temp[6]           ; div_2000:u1|temp[3]           ; clk        ; clk      ; None                        ; None                      ; 4.225 ns                ;
; N/A   ; 202.88 MHz ( period = 4.929 ns )               ; div_2000:u1|temp[3]           ; div_2000:u1|q_temp            ; clk        ; clk      ; None                        ; None                      ; 4.220 ns                ;
; N/A   ; 202.92 MHz ( period = 4.928 ns )               ; div_2000:u1|temp[3]           ; div_2000:u1|temp[3]           ; clk        ; clk      ; None                        ; None                      ; 4.219 ns                ;
; N/A   ; 205.59 MHz ( period = 4.864 ns )               ; div_2000:u1|temp[8]           ; div_2000:u1|temp[6]           ; clk        ; clk      ; None                        ; None                      ; 4.155 ns                ;
; N/A   ; 205.68 MHz ( period = 4.862 ns )               ; div_2000:u1|temp[8]           ; div_2000:u1|q_temp            ; clk        ; clk      ; None                        ; None                      ; 4.153 ns                ;
; N/A   ; 205.72 MHz ( period = 4.861 ns )               ; div_2000:u1|temp[8]           ; div_2000:u1|temp[3]           ; clk        ; clk      ; None                        ; None                      ; 4.152 ns                ;
; N/A   ; 211.01 MHz ( period = 4.739 ns )               ; div_2000:u1|temp[4]           ; div_2000:u1|temp[4]           ; clk        ; clk      ; None                        ; None                      ; 4.030 ns                ;
; N/A   ; 229.57 MHz ( period = 4.356 ns )               ; div_2000:u1|temp[4]           ; div_2000:u1|q_temp            ; clk        ; clk      ; None                        ; None                      ; 3.647 ns                ;
; N/A   ; 229.62 MHz ( period = 4.355 ns )               ; div_2000:u1|temp[4]           ; div_2000:u1|temp[3]           ; clk        ; clk      ; None                        ; None                      ; 3.646 ns                ;
; N/A   ; 238.61 MHz ( period = 4.191 ns )               ; div_2000:u1|temp[2]           ; div_2000:u1|temp[2]           ; clk        ; clk      ; None                        ; None                      ; 3.482 ns                ;
; N/A   ; 239.46 MHz ( period = 4.176 ns )               ; div_2000:u1|temp[1]           ; div_2000:u1|temp[1]           ; clk        ; clk      ; None                        ; None                      ; 3.467 ns                ;
; N/A   ; 239.52 MHz ( period = 4.175 ns )               ; div_2000:u1|temp[9]           ; div_2000:u1|temp[9]           ; clk        ; clk      ; None                        ; None                      ; 3.466 ns                ;
; N/A   ; 245.52 MHz ( period = 4.073 ns )               ; div_2000:u1|temp[9]           ; div_2000:u1|temp[8]           ; clk        ; clk      ; None                        ; None                      ; 3.364 ns                ;
; N/A   ; 245.58 MHz ( period = 4.072 ns )               ; div_2000:u1|temp[9]           ; div_2000:u1|temp[7]           ; clk        ; clk      ; None                        ; None                      ; 3.363 ns                ;
; N/A   ; 245.70 MHz ( period = 4.070 ns )               ; div_2000:u1|temp[9]           ; div_2000:u1|temp[5]           ; clk        ; clk      ; None                        ; None                      ; 3.361 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; div_2000:u1|temp[2]           ; div_2000:u1|q_temp            ; clk        ; clk      ; None                        ; None                      ; 3.015 ns                ;
; N/A   ; 276.70 MHz ( period = 3.614 ns )               ; div_2000:u1|temp[9]           ; div_2000:u1|temp[6]           ; clk        ; clk      ; None                        ; None                      ; 2.905 ns                ;
; N/A   ; 276.85 MHz ( period = 3.612 ns )               ; div_2000:u1|temp[9]           ; div_2000:u1|q_temp            ; clk        ; clk      ; None                        ; None                      ; 2.903 ns                ;
; N/A   ; 276.93 MHz ( period = 3.611 ns )               ; div_2000:u1|temp[9]           ; div_2000:u1|temp[3]           ; clk        ; clk      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; 277.55 MHz ( period = 3.603 ns )               ; DigitalScanning:u2|tmp[1]     ; DigitalScanning:u2|tmpplus[1] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; 278.16 MHz ( period = 3.595 ns )               ; DigitalScanning:u2|tmp[0]     ; DigitalScanning:u2|tmpplus[0] ; clk        ; clk      ; None                        ; None                      ; 2.886 ns                ;
; N/A   ; 281.45 MHz ( period = 3.553 ns )               ; DigitalScanning:u2|tmp[2]     ; DigitalScanning:u2|tmpplus[2] ; clk        ; clk      ; None                        ; None                      ; 2.844 ns                ;
; N/A   ; 284.82 MHz ( period = 3.511 ns )               ; DigitalScanning:u2|tmpplus[0] ; DigitalScanning:u2|diout[6]   ; clk        ; clk      ; None                        ; None                      ; 2.802 ns                ;
; N/A   ; 299.04 MHz ( period = 3.344 ns )               ; DigitalScanning:u2|tmpplus[2] ; DigitalScanning:u2|diout[6]   ; clk        ; clk      ; None                        ; None                      ; 2.635 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|cat_tmp[4] ; DigitalScanning:u2|cat[4]     ; clk        ; clk      ; None                        ; None                      ; 2.477 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|cat_tmp[0] ; DigitalScanning:u2|cat[0]     ; clk        ; clk      ; None                        ; None                      ; 2.360 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|cat_tmp[2] ; DigitalScanning:u2|cat[2]     ; clk        ; clk      ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmpplus[1] ; DigitalScanning:u2|diout[6]   ; clk        ; clk      ; None                        ; None                      ; 2.287 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[2]     ; DigitalScanning:u2|cat_tmp[2] ; clk        ; clk      ; None                        ; None                      ; 2.222 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[2]     ; DigitalScanning:u2|cat_tmp[4] ; clk        ; clk      ; None                        ; None                      ; 2.220 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[2]     ; DigitalScanning:u2|tmp[1]     ; clk        ; clk      ; None                        ; None                      ; 2.219 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[2]     ; DigitalScanning:u2|cat_tmp[0] ; clk        ; clk      ; None                        ; None                      ; 2.216 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[2]     ; DigitalScanning:u2|cat_tmp[1] ; clk        ; clk      ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|cat_tmp[3] ; DigitalScanning:u2|cat[3]     ; clk        ; clk      ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[2]     ; DigitalScanning:u2|cat_tmp[3] ; clk        ; clk      ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[2]     ; DigitalScanning:u2|cat_tmp[5] ; clk        ; clk      ; None                        ; None                      ; 2.214 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[2]     ; DigitalScanning:u2|tmp[2]     ; clk        ; clk      ; None                        ; None                      ; 2.213 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; div_2000:u1|q_temp            ; div_2000:u1|q_temp            ; clk        ; clk      ; None                        ; None                      ; 2.057 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmpplus[0] ; DigitalScanning:u2|diout[3]   ; clk        ; clk      ; None                        ; None                      ; 2.034 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmpplus[0] ; DigitalScanning:u2|diout[4]   ; clk        ; clk      ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmpplus[0] ; DigitalScanning:u2|diout[5]   ; clk        ; clk      ; None                        ; None                      ; 2.027 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmpplus[0] ; DigitalScanning:u2|diout[2]   ; clk        ; clk      ; None                        ; None                      ; 2.022 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmpplus[0] ; DigitalScanning:u2|diout[1]   ; clk        ; clk      ; None                        ; None                      ; 2.020 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[1]     ; DigitalScanning:u2|cat_tmp[0] ; clk        ; clk      ; None                        ; None                      ; 1.883 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[1]     ; DigitalScanning:u2|cat_tmp[1] ; clk        ; clk      ; None                        ; None                      ; 1.882 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[1]     ; DigitalScanning:u2|cat_tmp[5] ; clk        ; clk      ; None                        ; None                      ; 1.881 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[1]     ; DigitalScanning:u2|tmp[2]     ; clk        ; clk      ; None                        ; None                      ; 1.880 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[1]     ; DigitalScanning:u2|cat_tmp[3] ; clk        ; clk      ; None                        ; None                      ; 1.878 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[1]     ; DigitalScanning:u2|cat_tmp[2] ; clk        ; clk      ; None                        ; None                      ; 1.874 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[1]     ; DigitalScanning:u2|cat_tmp[4] ; clk        ; clk      ; None                        ; None                      ; 1.872 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[1]     ; DigitalScanning:u2|tmp[1]     ; clk        ; clk      ; None                        ; None                      ; 1.871 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmpplus[2] ; DigitalScanning:u2|diout[1]   ; clk        ; clk      ; None                        ; None                      ; 1.858 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmpplus[2] ; DigitalScanning:u2|diout[2]   ; clk        ; clk      ; None                        ; None                      ; 1.857 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmpplus[2] ; DigitalScanning:u2|diout[5]   ; clk        ; clk      ; None                        ; None                      ; 1.855 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmpplus[2] ; DigitalScanning:u2|diout[0]   ; clk        ; clk      ; None                        ; None                      ; 1.849 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmpplus[2] ; DigitalScanning:u2|diout[4]   ; clk        ; clk      ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmpplus[2] ; DigitalScanning:u2|diout[3]   ; clk        ; clk      ; None                        ; None                      ; 1.839 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[0]     ; DigitalScanning:u2|cat_tmp[0] ; clk        ; clk      ; None                        ; None                      ; 1.662 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[0]     ; DigitalScanning:u2|cat_tmp[1] ; clk        ; clk      ; None                        ; None                      ; 1.661 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[0]     ; DigitalScanning:u2|cat_tmp[5] ; clk        ; clk      ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[0]     ; DigitalScanning:u2|tmp[2]     ; clk        ; clk      ; None                        ; None                      ; 1.659 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[0]     ; DigitalScanning:u2|cat_tmp[3] ; clk        ; clk      ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[0]     ; DigitalScanning:u2|tmp[1]     ; clk        ; clk      ; None                        ; None                      ; 1.647 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[0]     ; DigitalScanning:u2|cat_tmp[4] ; clk        ; clk      ; None                        ; None                      ; 1.644 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[0]     ; DigitalScanning:u2|tmp[0]     ; clk        ; clk      ; None                        ; None                      ; 1.638 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmp[0]     ; DigitalScanning:u2|cat_tmp[2] ; clk        ; clk      ; None                        ; None                      ; 1.638 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|cat_tmp[1] ; DigitalScanning:u2|cat[1]     ; clk        ; clk      ; None                        ; None                      ; 1.618 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmpplus[1] ; DigitalScanning:u2|diout[3]   ; clk        ; clk      ; None                        ; None                      ; 1.589 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmpplus[1] ; DigitalScanning:u2|diout[4]   ; clk        ; clk      ; None                        ; None                      ; 1.588 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmpplus[1] ; DigitalScanning:u2|diout[0]   ; clk        ; clk      ; None                        ; None                      ; 1.586 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmpplus[1] ; DigitalScanning:u2|diout[1]   ; clk        ; clk      ; None                        ; None                      ; 1.583 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmpplus[1] ; DigitalScanning:u2|diout[5]   ; clk        ; clk      ; None                        ; None                      ; 1.583 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|tmpplus[1] ; DigitalScanning:u2|diout[2]   ; clk        ; clk      ; None                        ; None                      ; 1.582 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DigitalScanning:u2|cat_tmp[5] ; DigitalScanning:u2|cat[5]     ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------+
; tsu                                                                                  ;
+-------+--------------+------------+-------+-------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                            ; To Clock ;
+-------+--------------+------------+-------+-------------------------------+----------+
; N/A   ; None         ; -3.392 ns  ; reset ; DigitalScanning:u2|cat[0]     ; clk      ;
; N/A   ; None         ; -3.392 ns  ; reset ; DigitalScanning:u2|cat[2]     ; clk      ;
; N/A   ; None         ; -3.408 ns  ; reset ; DigitalScanning:u2|diout[0]   ; clk      ;
; N/A   ; None         ; -3.408 ns  ; reset ; DigitalScanning:u2|tmpplus[1] ; clk      ;
; N/A   ; None         ; -3.408 ns  ; reset ; DigitalScanning:u2|tmpplus[2] ; clk      ;
; N/A   ; None         ; -3.408 ns  ; reset ; DigitalScanning:u2|diout[1]   ; clk      ;
; N/A   ; None         ; -3.408 ns  ; reset ; DigitalScanning:u2|tmpplus[0] ; clk      ;
; N/A   ; None         ; -3.408 ns  ; reset ; DigitalScanning:u2|diout[2]   ; clk      ;
; N/A   ; None         ; -3.408 ns  ; reset ; DigitalScanning:u2|diout[4]   ; clk      ;
; N/A   ; None         ; -3.408 ns  ; reset ; DigitalScanning:u2|diout[5]   ; clk      ;
; N/A   ; None         ; -3.408 ns  ; reset ; DigitalScanning:u2|diout[6]   ; clk      ;
; N/A   ; None         ; -3.408 ns  ; reset ; DigitalScanning:u2|cat_tmp[0] ; clk      ;
; N/A   ; None         ; -3.408 ns  ; reset ; DigitalScanning:u2|cat[1]     ; clk      ;
; N/A   ; None         ; -3.408 ns  ; reset ; DigitalScanning:u2|cat_tmp[1] ; clk      ;
; N/A   ; None         ; -3.408 ns  ; reset ; DigitalScanning:u2|cat_tmp[2] ; clk      ;
; N/A   ; None         ; -3.408 ns  ; reset ; DigitalScanning:u2|cat[3]     ; clk      ;
; N/A   ; None         ; -3.408 ns  ; reset ; DigitalScanning:u2|cat_tmp[3] ; clk      ;
; N/A   ; None         ; -3.408 ns  ; reset ; DigitalScanning:u2|cat[4]     ; clk      ;
; N/A   ; None         ; -3.408 ns  ; reset ; DigitalScanning:u2|cat_tmp[4] ; clk      ;
; N/A   ; None         ; -3.408 ns  ; reset ; DigitalScanning:u2|cat[5]     ; clk      ;
; N/A   ; None         ; -3.408 ns  ; reset ; DigitalScanning:u2|cat_tmp[5] ; clk      ;
; N/A   ; None         ; -3.408 ns  ; reset ; DigitalScanning:u2|diout[3]   ; clk      ;
+-------+--------------+------------+-------+-------------------------------+----------+


+-----------------------------------------------------------------------------------------+
; tco                                                                                     ;
+-------+--------------+------------+-----------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                        ; To       ; From Clock ;
+-------+--------------+------------+-----------------------------+----------+------------+
; N/A   ; None         ; 13.916 ns  ; DigitalScanning:u2|diout[6] ; diout[6] ; clk        ;
; N/A   ; None         ; 13.893 ns  ; DigitalScanning:u2|cat[1]   ; cat[1]   ; clk        ;
; N/A   ; None         ; 13.573 ns  ; DigitalScanning:u2|diout[3] ; diout[3] ; clk        ;
; N/A   ; None         ; 13.453 ns  ; DigitalScanning:u2|diout[4] ; diout[4] ; clk        ;
; N/A   ; None         ; 13.444 ns  ; DigitalScanning:u2|diout[1] ; diout[1] ; clk        ;
; N/A   ; None         ; 13.442 ns  ; DigitalScanning:u2|diout[0] ; diout[0] ; clk        ;
; N/A   ; None         ; 13.430 ns  ; DigitalScanning:u2|diout[5] ; diout[5] ; clk        ;
; N/A   ; None         ; 13.345 ns  ; DigitalScanning:u2|cat[5]   ; cat[5]   ; clk        ;
; N/A   ; None         ; 13.335 ns  ; DigitalScanning:u2|cat[2]   ; cat[2]   ; clk        ;
; N/A   ; None         ; 13.292 ns  ; DigitalScanning:u2|cat[4]   ; cat[4]   ; clk        ;
; N/A   ; None         ; 13.252 ns  ; DigitalScanning:u2|cat[3]   ; cat[3]   ; clk        ;
; N/A   ; None         ; 13.243 ns  ; DigitalScanning:u2|diout[2] ; diout[2] ; clk        ;
; N/A   ; None         ; 13.188 ns  ; DigitalScanning:u2|cat[0]   ; cat[0]   ; clk        ;
+-------+--------------+------------+-----------------------------+----------+------------+


+--------------------------------------------------------------------------------------------+
; th                                                                                         ;
+---------------+-------------+-----------+-------+-------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                            ; To Clock ;
+---------------+-------------+-----------+-------+-------------------------------+----------+
; N/A           ; None        ; 3.962 ns  ; reset ; DigitalScanning:u2|diout[0]   ; clk      ;
; N/A           ; None        ; 3.962 ns  ; reset ; DigitalScanning:u2|tmpplus[1] ; clk      ;
; N/A           ; None        ; 3.962 ns  ; reset ; DigitalScanning:u2|tmpplus[2] ; clk      ;
; N/A           ; None        ; 3.962 ns  ; reset ; DigitalScanning:u2|diout[1]   ; clk      ;
; N/A           ; None        ; 3.962 ns  ; reset ; DigitalScanning:u2|tmpplus[0] ; clk      ;
; N/A           ; None        ; 3.962 ns  ; reset ; DigitalScanning:u2|diout[2]   ; clk      ;
; N/A           ; None        ; 3.962 ns  ; reset ; DigitalScanning:u2|diout[4]   ; clk      ;
; N/A           ; None        ; 3.962 ns  ; reset ; DigitalScanning:u2|diout[5]   ; clk      ;
; N/A           ; None        ; 3.962 ns  ; reset ; DigitalScanning:u2|diout[6]   ; clk      ;
; N/A           ; None        ; 3.962 ns  ; reset ; DigitalScanning:u2|cat_tmp[0] ; clk      ;
; N/A           ; None        ; 3.962 ns  ; reset ; DigitalScanning:u2|cat[1]     ; clk      ;
; N/A           ; None        ; 3.962 ns  ; reset ; DigitalScanning:u2|cat_tmp[1] ; clk      ;
; N/A           ; None        ; 3.962 ns  ; reset ; DigitalScanning:u2|cat_tmp[2] ; clk      ;
; N/A           ; None        ; 3.962 ns  ; reset ; DigitalScanning:u2|cat[3]     ; clk      ;
; N/A           ; None        ; 3.962 ns  ; reset ; DigitalScanning:u2|cat_tmp[3] ; clk      ;
; N/A           ; None        ; 3.962 ns  ; reset ; DigitalScanning:u2|cat[4]     ; clk      ;
; N/A           ; None        ; 3.962 ns  ; reset ; DigitalScanning:u2|cat_tmp[4] ; clk      ;
; N/A           ; None        ; 3.962 ns  ; reset ; DigitalScanning:u2|cat[5]     ; clk      ;
; N/A           ; None        ; 3.962 ns  ; reset ; DigitalScanning:u2|cat_tmp[5] ; clk      ;
; N/A           ; None        ; 3.962 ns  ; reset ; DigitalScanning:u2|diout[3]   ; clk      ;
; N/A           ; None        ; 3.946 ns  ; reset ; DigitalScanning:u2|cat[0]     ; clk      ;
; N/A           ; None        ; 3.946 ns  ; reset ; DigitalScanning:u2|cat[2]     ; clk      ;
+---------------+-------------+-----------+-------+-------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue May 10 16:39:13 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EX -c EX
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "div_2000:u1|q_temp" as buffer
Info: Clock "clk" has Internal fmax of 141.78 MHz between source register "div_2000:u1|temp[5]" and destination register "div_2000:u1|temp[8]" (period= 7.053 ns)
    Info: + Longest register to register delay is 6.344 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y3_N8; Fanout = 4; REG Node = 'div_2000:u1|temp[5]'
        Info: 2: + IC(1.917 ns) + CELL(0.914 ns) = 2.831 ns; Loc. = LC_X13_Y3_N6; Fanout = 1; COMB Node = 'div_2000:u1|Equal0~1'
        Info: 3: + IC(0.702 ns) + CELL(0.914 ns) = 4.447 ns; Loc. = LC_X13_Y3_N9; Fanout = 7; COMB Node = 'div_2000:u1|Equal0~2'
        Info: 4: + IC(0.836 ns) + CELL(1.061 ns) = 6.344 ns; Loc. = LC_X13_Y3_N5; Fanout = 4; REG Node = 'div_2000:u1|temp[8]'
        Info: Total cell delay = 2.889 ns ( 45.54 % )
        Info: Total interconnect delay = 3.455 ns ( 54.46 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y3_N5; Fanout = 4; REG Node = 'div_2000:u1|temp[8]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "clk" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y3_N8; Fanout = 4; REG Node = 'div_2000:u1|temp[5]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tsu for register "DigitalScanning:u2|cat[0]" (data pin = "reset", clock pin = "clk") is -3.392 ns
    Info: + Longest pin to register delay is 4.894 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 25; PIN Node = 'reset'
        Info: 2: + IC(2.488 ns) + CELL(1.243 ns) = 4.894 ns; Loc. = LC_X6_Y10_N2; Fanout = 1; REG Node = 'DigitalScanning:u2|cat[0]'
        Info: Total cell delay = 2.406 ns ( 49.16 % )
        Info: Total interconnect delay = 2.488 ns ( 50.84 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk" to destination register is 8.619 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'clk'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y3_N3; Fanout = 26; REG Node = 'div_2000:u1|q_temp'
        Info: 3: + IC(3.506 ns) + CELL(0.918 ns) = 8.619 ns; Loc. = LC_X6_Y10_N2; Fanout = 1; REG Node = 'DigitalScanning:u2|cat[0]'
        Info: Total cell delay = 3.375 ns ( 39.16 % )
        Info: Total interconnect delay = 5.244 ns ( 60.84 % )
Info: tco from clock "clk" to destination pin "diout[6]" through register "DigitalScanning:u2|diout[6]" is 13.916 ns
    Info: + Longest clock path from clock "clk" to source register is 8.619 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'clk'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y3_N3; Fanout = 26; REG Node = 'div_2000:u1|q_temp'
        Info: 3: + IC(3.506 ns) + CELL(0.918 ns) = 8.619 ns; Loc. = LC_X3_Y7_N8; Fanout = 1; REG Node = 'DigitalScanning:u2|diout[6]'
        Info: Total cell delay = 3.375 ns ( 39.16 % )
        Info: Total interconnect delay = 5.244 ns ( 60.84 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 4.921 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y7_N8; Fanout = 1; REG Node = 'DigitalScanning:u2|diout[6]'
        Info: 2: + IC(2.599 ns) + CELL(2.322 ns) = 4.921 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'diout[6]'
        Info: Total cell delay = 2.322 ns ( 47.19 % )
        Info: Total interconnect delay = 2.599 ns ( 52.81 % )
Info: th for register "DigitalScanning:u2|diout[0]" (data pin = "reset", clock pin = "clk") is 3.962 ns
    Info: + Longest clock path from clock "clk" to destination register is 8.619 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'clk'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y3_N3; Fanout = 26; REG Node = 'div_2000:u1|q_temp'
        Info: 3: + IC(3.506 ns) + CELL(0.918 ns) = 8.619 ns; Loc. = LC_X3_Y7_N9; Fanout = 1; REG Node = 'DigitalScanning:u2|diout[0]'
        Info: Total cell delay = 3.375 ns ( 39.16 % )
        Info: Total interconnect delay = 5.244 ns ( 60.84 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 4.878 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 25; PIN Node = 'reset'
        Info: 2: + IC(2.472 ns) + CELL(1.243 ns) = 4.878 ns; Loc. = LC_X3_Y7_N9; Fanout = 1; REG Node = 'DigitalScanning:u2|diout[0]'
        Info: Total cell delay = 2.406 ns ( 49.32 % )
        Info: Total interconnect delay = 2.472 ns ( 50.68 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 206 megabytes
    Info: Processing ended: Tue May 10 16:39:14 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


