
../repos/rootname/CMakeFiles/rootname.dir/src/power.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <init_bat>:
   0:	mov	ip, sp
   4:	sub	sp, sp, #16
   8:	str	ip, [sp]
   c:	str	lr, [sp, #4]
  10:	str	r4, [sp, #8]
  14:	str	r5, [sp, #12]
  18:	mov	r5, r0
  1c:	ldr	r0, [pc, #252]	; 120 <init_bat+0x120>
  20:	ldr	r1, [pc, #232]	; 110 <init_bat+0x110>
  24:	bl	0 <fopen>
  28:	mov	r4, r0
  2c:	cmp	r4, #0
  30:	bne	44 <init_bat+0x44>
  34:	ldr	r0, [pc, #204]	; 108 <init_bat+0x108>
  38:	ldr	r1, [pc, #208]	; 110 <init_bat+0x110>
  3c:	bl	0 <fopen>
  40:	mov	r4, r0
  44:	cmp	r4, #0
  48:	bne	70 <init_bat+0x70>
  4c:	mov	r3, #0
  50:	strb	r3, [r5, #24]
  54:	mov	r1, #0
  58:	str	r1, [r5]
  5c:	mov	r0, #0
  60:	str	r0, [r5, #4]
  64:	mov	ip, #0
  68:	str	ip, [r5, #8]
  6c:	b	f0 <init_bat+0xf0>
  70:	mov	r1, #1
  74:	strb	r1, [r5, #24]
  78:	mov	r0, r4
  7c:	bl	0 <read_int>
  80:	str	r0, [r5, #16]
  84:	str	r1, [r5, #20]
  88:	ldr	r0, [pc, #124]	; 10c <init_bat+0x10c>
  8c:	ldr	r1, [pc, #124]	; 110 <init_bat+0x110>
  90:	bl	0 <fopen>
  94:	str	r0, [r5]
  98:	ldr	r0, [pc, #120]	; 118 <init_bat+0x118>
  9c:	ldr	r1, [pc, #108]	; 110 <init_bat+0x110>
  a0:	bl	0 <fopen>
  a4:	str	r0, [r5, #4]
  a8:	cmp	r0, #0
  ac:	bne	c0 <init_bat+0xc0>
  b0:	ldr	r0, [pc, #76]	; 104 <init_bat+0x104>
  b4:	ldr	r1, [pc, #84]	; 110 <init_bat+0x110>
  b8:	bl	0 <fopen>
  bc:	str	r0, [r5, #4]
  c0:	ldr	r0, [pc, #84]	; 11c <init_bat+0x11c>
  c4:	ldr	r1, [pc, #68]	; 110 <init_bat+0x110>
  c8:	bl	0 <fopen>
  cc:	str	r0, [r5, #8]
  d0:	cmp	r0, #0
  d4:	bne	e8 <init_bat+0xe8>
  d8:	ldr	r0, [pc, #52]	; 114 <init_bat+0x114>
  dc:	ldr	r1, [pc, #44]	; 110 <init_bat+0x110>
  e0:	bl	0 <fopen>
  e4:	str	r0, [r5, #8]
  e8:	mov	r0, r4
  ec:	bl	0 <fclose>
  f0:	ldr	r4, [sp, #8]
  f4:	ldr	r5, [sp, #12]
  f8:	ldr	lr, [sp, #4]
  fc:	add	sp, sp, #16
 100:	bx	lr
 104:	.word	0x0000011e
 108:	.word	0x000000f5
 10c:	.word	0x0000003c
 110:	.word	0x00000029
 114:	.word	0x00000000
 118:	.word	0x00000087
 11c:	.word	0x000000ce
 120:	.word	0x0000005e

00000124 <close_bat>:
 124:	mov	ip, sp
 128:	sub	sp, sp, #16
 12c:	str	ip, [sp]
 130:	str	lr, [sp, #4]
 134:	str	r4, [sp, #8]
 138:	mov	r4, r0
 13c:	ldr	r0, [r4]
 140:	cmp	r0, #0
 144:	beq	14c <close_bat+0x28>
 148:	bl	0 <fclose>
 14c:	ldr	r0, [r4, #4]
 150:	cmp	r0, #0
 154:	beq	15c <close_bat+0x38>
 158:	bl	0 <fclose>
 15c:	ldr	r0, [r4, #8]
 160:	cmp	r0, #0
 164:	beq	16c <close_bat+0x48>
 168:	bl	0 <fclose>
 16c:	ldr	r4, [sp, #8]
 170:	ldr	lr, [sp, #4]
 174:	add	sp, sp, #16
 178:	bx	lr

0000017c <bat>:
 17c:	mov	ip, sp
 180:	sub	sp, sp, #48	; 0x30
 184:	str	ip, [sp, #8]
 188:	str	lr, [sp, #12]
 18c:	str	r4, [sp, #16]
 190:	str	r5, [sp, #20]
 194:	str	r6, [sp, #24]
 198:	str	r7, [sp, #28]
 19c:	str	r8, [sp, #32]
 1a0:	str	r9, [sp, #36]	; 0x24
 1a4:	str	sl, [sp, #40]	; 0x28
 1a8:	str	fp, [sp, #44]	; 0x2c
 1ac:	mov	sl, r2
 1b0:	mov	r9, r1
 1b4:	mov	r7, r0
 1b8:	ldr	r0, [r7]
 1bc:	bl	0 <read_int>
 1c0:	orr	r2, r1, r0
 1c4:	cmp	r2, #0
 1c8:	movne	fp, #1
 1cc:	moveq	fp, #0
 1d0:	ldr	r0, [r7, #4]
 1d4:	bl	0 <read_int>
 1d8:	mov	r5, r1
 1dc:	mov	r4, r0
 1e0:	ldr	r0, [r7, #8]
 1e4:	bl	0 <read_int>
 1e8:	mov	r8, r1
 1ec:	mov	r6, r0
 1f0:	mov	r0, r4
 1f4:	mov	r1, #100	; 0x64
 1f8:	umull	r0, r3, r0, r1
 1fc:	mov	r2, #100	; 0x64
 200:	mov	r1, r5
 204:	mla	r1, r2, r1, r3
 208:	ldr	r2, [r7, #16]
 20c:	ldr	r3, [r7, #20]
 210:	bl	0 <__compcert_i64_udiv>
 214:	mov	r7, r0
 218:	cmp	fp, #0
 21c:	bne	334 <bat+0x1b8>
 220:	mov	r2, r8
 224:	mov	r1, r6
 228:	orr	ip, r2, r1
 22c:	cmp	ip, #0
 230:	beq	2f8 <bat+0x17c>
 234:	mov	r3, r8
 238:	mov	r2, r6
 23c:	mov	r1, r5
 240:	mov	r0, r4
 244:	bl	0 <__compcert_i64_udiv>
 248:	mov	fp, r0
 24c:	mov	ip, #60	; 0x3c
 250:	umull	r0, r1, r4, ip
 254:	mov	r3, #60	; 0x3c
 258:	mla	r1, r3, r5, r1
 25c:	mov	r3, r8
 260:	mov	r2, r6
 264:	bl	0 <__compcert_i64_udiv>
 268:	mov	r5, r1
 26c:	mov	r4, r0
 270:	movw	r3, #34952	; 0x8888
 274:	movt	r3, #34952	; 0x8888
 278:	movw	r2, #34953	; 0x8889
 27c:	movt	r2, #34952	; 0x8888
 280:	mov	r1, r5
 284:	mov	r0, r4
 288:	bl	0 <__compcert_i64_umulh>
 28c:	lsr	ip, r1, #5
 290:	lsr	r0, r0, #5
 294:	orr	r3, r0, r1, lsl #27
 298:	mov	r1, #60	; 0x3c
 29c:	umull	r0, r3, r3, r1
 2a0:	mov	r1, #60	; 0x3c
 2a4:	mla	r1, r1, ip, r3
 2a8:	subs	ip, r4, r0
 2ac:	sbc	r3, r5, r1
 2b0:	ldr	r2, [pc, #188]	; 374 <bat+0x1f8>
 2b4:	str	ip, [sp, #4]
 2b8:	str	fp, [sp]
 2bc:	mov	r3, r7
 2c0:	mov	r1, sl
 2c4:	mov	r0, r9
 2c8:	bl	0 <snprintf>
 2cc:	ldr	r4, [sp, #16]
 2d0:	ldr	r5, [sp, #20]
 2d4:	ldr	r6, [sp, #24]
 2d8:	ldr	r7, [sp, #28]
 2dc:	ldr	r8, [sp, #32]
 2e0:	ldr	r9, [sp, #36]	; 0x24
 2e4:	ldr	sl, [sp, #40]	; 0x28
 2e8:	ldr	fp, [sp, #44]	; 0x2c
 2ec:	ldr	lr, [sp, #12]
 2f0:	add	sp, sp, #48	; 0x30
 2f4:	bx	lr
 2f8:	ldr	r2, [pc, #120]	; 378 <bat+0x1fc>
 2fc:	mov	r3, r7
 300:	mov	r1, sl
 304:	mov	r0, r9
 308:	ldr	r4, [sp, #16]
 30c:	ldr	r5, [sp, #20]
 310:	ldr	r6, [sp, #24]
 314:	ldr	r7, [sp, #28]
 318:	ldr	r8, [sp, #32]
 31c:	ldr	r9, [sp, #36]	; 0x24
 320:	ldr	sl, [sp, #40]	; 0x28
 324:	ldr	fp, [sp, #44]	; 0x2c
 328:	ldr	lr, [sp, #12]
 32c:	add	sp, sp, #48	; 0x30
 330:	b	0 <snprintf>
 334:	ldr	r2, [pc, #52]	; 370 <bat+0x1f4>
 338:	mov	r3, r7
 33c:	mov	r1, sl
 340:	mov	r0, r9
 344:	ldr	r4, [sp, #16]
 348:	ldr	r5, [sp, #20]
 34c:	ldr	r6, [sp, #24]
 350:	ldr	r7, [sp, #28]
 354:	ldr	r8, [sp, #32]
 358:	ldr	r9, [sp, #36]	; 0x24
 35c:	ldr	sl, [sp, #40]	; 0x28
 360:	ldr	fp, [sp, #44]	; 0x2c
 364:	ldr	lr, [sp, #12]
 368:	add	sp, sp, #48	; 0x30
 36c:	b	0 <snprintf>
 370:	.word	0x000000c3
 374:	.word	0x000000af
 378:	.word	0x0000002b
