<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore-parse</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>
time_elapsed: 0.004s
ram usage: 9652 KB
</pre>
<pre class="log">

moore --dump-ast <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>
[
    Svlog(
        Root {
            timeunits: Timeunit {
                unit: None,
                prec: None,
            },
            items: [
                Module(
                    ModDecl {
                        id: NodeId(
                            0,
                        ),
                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):0-107,
                        lifetime: Static,
                        name: tri_buf(3),
                        name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):7-14,
                        params: [],
                        ports: [
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):16-17,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):15-16,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):16-17,
                                    name: a(5),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):18-19,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):17-18,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):18-19,
                                    name: b(7),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):20-26,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):19-20,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):20-26,
                                    name: enable(9),
                                },
                                dims: [],
                                expr: None,
                            },
                        ],
                        items: [
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):30-38,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):30-36,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):36-37,
                                            name: a(5),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):36-37,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):40-49,
                                    dir: Output,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):40-47,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):47-48,
                                            name: b(7),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):47-48,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):51-64,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):51-57,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):57-63,
                                            name: enable(9),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):57-63,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):66-73,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):66-71,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):71-72,
                                            name: b(7),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):71-72,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            ContAssign(
                                ContAssign {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):76-107,
                                    strength: None,
                                    delay: None,
                                    delay_control: None,
                                    assignments: [
                                        (
                                            Expr {
                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):83-84,
                                                data: IdentExpr(
                                                    Identifier {
                                                        id: NodeId(
                                                            0,
                                                        ),
                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):83-84,
                                                        name: b(7),
                                                    },
                                                ),
                                            },
                                            Expr {
                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):88-106,
                                                data: TernaryExpr {
                                                    cond: Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):88-94,
                                                        data: IdentExpr(
                                                            Identifier {
                                                                id: NodeId(
                                                                    0,
                                                                ),
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):88-94,
                                                                name: enable(9),
                                                            },
                                                        ),
                                                    },
                                                    true_expr: Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):98-99,
                                                        data: IdentExpr(
                                                            Identifier {
                                                                id: NodeId(
                                                                    0,
                                                                ),
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):98-99,
                                                                name: a(5),
                                                            },
                                                        ),
                                                    },
                                                    false_expr: Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>&#34;):102-106,
                                                        data: LiteralExpr(
                                                            BasedInteger(
                                                                Some(
                                                                    1(11),
                                                                ),
                                                                false,
                                                                &#39;b&#39;,
                                                                z(13),
                                                            ),
                                                        ),
                                                    },
                                                },
                                            },
                                        ),
                                    ],
                                },
                            ),
                        ],
                    },
                ),
            ],
        },
    ),
]

</pre>
</body>