// Seed: 845474623
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    input  tri   id_2,
    output wor   id_3,
    input  wor   id_4,
    input  tri   id_5,
    output uwire id_6
);
  wire id_8;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input  wire id_3
);
  supply1 id_5, id_6;
  tri id_7 = 1;
  if (1) wire id_8;
  else begin : LABEL_0
    id_9(
        .id_0(id_6 - id_6),
        .id_1(id_1),
        .id_2(id_1),
        .id_3(id_3),
        .id_4(1),
        .id_5(1),
        .id_6(1),
        .id_7(id_6)
    );
  end
  supply0 id_10 = 1'b0 - ~1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_3,
      id_1,
      id_3,
      id_0,
      id_1
  );
  assign modCall_1.type_3 = 0;
  wire id_11;
  wire id_12;
endmodule
