// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module train_step_forwardHidden (
        ap_clk,
        ap_rst,
        input_0_val,
        input_1_val,
        input_2_val,
        input_3_val,
        input_4_val,
        input_5_val,
        input_6_val,
        input_7_val,
        W1_0_0,
        W1_1_0,
        W1_2_0,
        W1_3_0,
        W1_4_0,
        W1_5_0,
        W1_6_0,
        W1_7_0,
        W1_0_1,
        W1_1_1,
        W1_2_1,
        W1_3_1,
        W1_4_1,
        W1_5_1,
        W1_6_1,
        W1_7_1,
        W1_0_2,
        W1_1_2,
        W1_2_2,
        W1_3_2,
        W1_4_2,
        W1_5_2,
        W1_6_2,
        W1_7_2,
        W1_0_3,
        W1_1_3,
        W1_2_3,
        W1_3_3,
        W1_4_3,
        W1_5_3,
        W1_6_3,
        W1_7_3,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);


input   ap_clk;
input   ap_rst;
input  [7:0] input_0_val;
input  [7:0] input_1_val;
input  [7:0] input_2_val;
input  [7:0] input_3_val;
input  [7:0] input_4_val;
input  [7:0] input_5_val;
input  [7:0] input_6_val;
input  [7:0] input_7_val;
input  [1:0] W1_0_0;
input  [1:0] W1_1_0;
input  [1:0] W1_2_0;
input  [1:0] W1_3_0;
input  [1:0] W1_4_0;
input  [1:0] W1_5_0;
input  [1:0] W1_6_0;
input  [1:0] W1_7_0;
input  [1:0] W1_0_1;
input  [1:0] W1_1_1;
input  [1:0] W1_2_1;
input  [1:0] W1_3_1;
input  [1:0] W1_4_1;
input  [1:0] W1_5_1;
input  [1:0] W1_6_1;
input  [1:0] W1_7_1;
input  [1:0] W1_0_2;
input  [1:0] W1_1_2;
input  [1:0] W1_2_2;
input  [1:0] W1_3_2;
input  [1:0] W1_4_2;
input  [1:0] W1_5_2;
input  [1:0] W1_6_2;
input  [1:0] W1_7_2;
input  [1:0] W1_0_3;
input  [1:0] W1_1_3;
input  [1:0] W1_2_3;
input  [1:0] W1_3_3;
input  [1:0] W1_4_3;
input  [1:0] W1_5_3;
input  [1:0] W1_6_3;
input  [1:0] W1_7_3;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;

reg   [7:0] input_6_val_read_reg_932;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] input_6_val_read_reg_932_pp0_iter1_reg;
reg   [7:0] input_4_val_read_reg_937;
reg   [7:0] input_4_val_read_reg_937_pp0_iter1_reg;
reg   [7:0] input_2_val_read_reg_942;
reg   [7:0] input_2_val_read_reg_942_pp0_iter1_reg;
reg   [7:0] input_1_val_read_reg_947;
reg   [7:0] input_1_val_read_reg_947_pp0_iter1_reg;
wire  signed [9:0] sext_ln56_fu_152_p1;
wire  signed [9:0] sext_ln56_9_fu_168_p1;
wire  signed [9:0] sext_ln56_15_fu_180_p1;
wire  signed [9:0] sext_ln56_21_fu_192_p1;
wire  signed [10:0] grp_fu_796_p3;
reg  signed [10:0] add_ln56_reg_1144;
wire  signed [10:0] grp_fu_804_p3;
reg  signed [10:0] add_ln56_1_reg_1149;
wire   [11:0] add_ln56_5_fu_598_p2;
reg   [11:0] add_ln56_5_reg_1154;
wire  signed [10:0] grp_fu_830_p3;
reg  signed [10:0] add_ln56_7_reg_1159;
wire  signed [10:0] grp_fu_838_p3;
reg  signed [10:0] add_ln56_8_reg_1164;
wire   [11:0] add_ln56_12_fu_610_p2;
reg   [11:0] add_ln56_12_reg_1169;
wire  signed [10:0] grp_fu_864_p3;
reg  signed [10:0] add_ln56_14_reg_1174;
wire  signed [10:0] grp_fu_872_p3;
reg  signed [10:0] add_ln56_15_reg_1179;
wire   [11:0] add_ln56_19_fu_622_p2;
reg   [11:0] add_ln56_19_reg_1184;
wire  signed [10:0] grp_fu_898_p3;
reg  signed [10:0] add_ln56_21_reg_1189;
wire  signed [10:0] grp_fu_906_p3;
reg  signed [10:0] add_ln56_22_reg_1194;
wire   [11:0] add_ln56_26_fu_634_p2;
reg   [11:0] add_ln56_26_reg_1199;
wire    ap_block_pp0_stage0;
wire  signed [7:0] mul_ln56_fu_303_p1;
wire  signed [9:0] sext_ln56_3_fu_300_p1;
wire  signed [9:0] mul_ln56_fu_303_p2;
wire  signed [7:0] mul_ln56_1_fu_324_p1;
wire  signed [9:0] sext_ln56_6_fu_321_p1;
wire  signed [9:0] mul_ln56_1_fu_324_p2;
wire  signed [7:0] mul_ln56_3_fu_345_p1;
wire  signed [9:0] sext_ln56_12_fu_342_p1;
wire  signed [9:0] mul_ln56_3_fu_345_p2;
wire  signed [7:0] mul_ln56_5_fu_366_p1;
wire  signed [9:0] sext_ln56_18_fu_363_p1;
wire  signed [9:0] mul_ln56_5_fu_366_p2;
wire  signed [7:0] mul_ln56_8_fu_384_p1;
wire  signed [9:0] mul_ln56_8_fu_384_p2;
wire  signed [7:0] mul_ln56_9_fu_402_p1;
wire  signed [9:0] mul_ln56_9_fu_402_p2;
wire  signed [7:0] mul_ln56_11_fu_420_p1;
wire  signed [9:0] mul_ln56_11_fu_420_p2;
wire  signed [7:0] mul_ln56_13_fu_438_p1;
wire  signed [9:0] mul_ln56_13_fu_438_p2;
wire  signed [7:0] mul_ln56_16_fu_456_p1;
wire  signed [9:0] mul_ln56_16_fu_456_p2;
wire  signed [7:0] mul_ln56_17_fu_474_p1;
wire  signed [9:0] mul_ln56_17_fu_474_p2;
wire  signed [7:0] mul_ln56_19_fu_492_p1;
wire  signed [9:0] mul_ln56_19_fu_492_p2;
wire  signed [7:0] mul_ln56_21_fu_510_p1;
wire  signed [9:0] mul_ln56_21_fu_510_p2;
wire  signed [7:0] mul_ln56_24_fu_528_p1;
wire  signed [9:0] mul_ln56_24_fu_528_p2;
wire  signed [7:0] mul_ln56_25_fu_546_p1;
wire  signed [9:0] mul_ln56_25_fu_546_p2;
wire  signed [7:0] mul_ln56_27_fu_564_p1;
wire  signed [9:0] mul_ln56_27_fu_564_p2;
wire  signed [7:0] mul_ln56_29_fu_582_p1;
wire  signed [9:0] mul_ln56_29_fu_582_p2;
wire  signed [10:0] grp_fu_812_p3;
wire  signed [10:0] grp_fu_821_p3;
wire  signed [11:0] sext_ln56_26_fu_595_p1;
wire  signed [11:0] sext_ln56_25_fu_592_p1;
wire  signed [10:0] grp_fu_846_p3;
wire  signed [10:0] grp_fu_855_p3;
wire  signed [11:0] sext_ln56_46_fu_607_p1;
wire  signed [11:0] sext_ln56_45_fu_604_p1;
wire  signed [10:0] grp_fu_880_p3;
wire  signed [10:0] grp_fu_889_p3;
wire  signed [11:0] sext_ln56_66_fu_619_p1;
wire  signed [11:0] sext_ln56_65_fu_616_p1;
wire  signed [10:0] grp_fu_914_p3;
wire  signed [10:0] grp_fu_923_p3;
wire  signed [11:0] sext_ln56_86_fu_631_p1;
wire  signed [11:0] sext_ln56_85_fu_628_p1;
wire  signed [11:0] sext_ln56_24_fu_643_p1;
wire  signed [11:0] sext_ln56_23_fu_640_p1;
wire   [11:0] add_ln56_2_fu_646_p2;
wire   [11:0] x_fu_652_p2;
wire   [0:0] tmp_fu_657_p3;
wire  signed [11:0] sext_ln56_44_fu_676_p1;
wire  signed [11:0] sext_ln56_43_fu_673_p1;
wire   [11:0] add_ln56_9_fu_679_p2;
wire   [11:0] x_4_fu_685_p2;
wire   [0:0] tmp_32_fu_690_p3;
wire  signed [11:0] sext_ln56_64_fu_709_p1;
wire  signed [11:0] sext_ln56_63_fu_706_p1;
wire   [11:0] add_ln56_16_fu_712_p2;
wire   [11:0] x_5_fu_718_p2;
wire   [0:0] tmp_33_fu_723_p3;
wire  signed [11:0] sext_ln56_84_fu_742_p1;
wire  signed [11:0] sext_ln56_83_fu_739_p1;
wire   [11:0] add_ln56_23_fu_745_p2;
wire   [11:0] x_3_fu_751_p2;
wire   [0:0] tmp_34_fu_756_p3;
wire   [7:0] select_ln53_fu_665_p3;
wire   [7:0] select_ln56_fu_698_p3;
wire   [7:0] select_ln56_1_fu_731_p3;
wire   [7:0] select_ln61_fu_764_p3;
wire  signed [7:0] grp_fu_796_p0;
wire  signed [7:0] grp_fu_804_p0;
wire  signed [7:0] grp_fu_812_p0;
wire  signed [7:0] grp_fu_821_p0;
wire  signed [7:0] grp_fu_830_p0;
wire  signed [7:0] grp_fu_838_p0;
wire  signed [7:0] grp_fu_846_p0;
wire  signed [7:0] grp_fu_855_p0;
wire  signed [7:0] grp_fu_864_p0;
wire  signed [7:0] grp_fu_872_p0;
wire  signed [7:0] grp_fu_880_p0;
wire  signed [7:0] grp_fu_889_p0;
wire  signed [7:0] grp_fu_898_p0;
wire  signed [7:0] grp_fu_906_p0;
wire  signed [7:0] grp_fu_914_p0;
wire  signed [7:0] grp_fu_923_p0;
reg   [7:0] input_0_val_int_reg;
reg   [7:0] input_1_val_int_reg;
reg   [7:0] input_2_val_int_reg;
reg   [7:0] input_3_val_int_reg;
reg   [7:0] input_4_val_int_reg;
reg   [7:0] input_5_val_int_reg;
reg   [7:0] input_6_val_int_reg;
reg   [7:0] input_7_val_int_reg;
reg  signed [1:0] W1_0_0_int_reg;
reg  signed [1:0] W1_1_0_int_reg;
reg  signed [1:0] W1_2_0_int_reg;
reg  signed [1:0] W1_3_0_int_reg;
reg  signed [1:0] W1_4_0_int_reg;
reg  signed [1:0] W1_5_0_int_reg;
reg  signed [1:0] W1_6_0_int_reg;
reg  signed [1:0] W1_7_0_int_reg;
reg  signed [1:0] W1_0_1_int_reg;
reg  signed [1:0] W1_1_1_int_reg;
reg  signed [1:0] W1_2_1_int_reg;
reg  signed [1:0] W1_3_1_int_reg;
reg  signed [1:0] W1_4_1_int_reg;
reg  signed [1:0] W1_5_1_int_reg;
reg  signed [1:0] W1_6_1_int_reg;
reg  signed [1:0] W1_7_1_int_reg;
reg  signed [1:0] W1_0_2_int_reg;
reg  signed [1:0] W1_1_2_int_reg;
reg  signed [1:0] W1_2_2_int_reg;
reg  signed [1:0] W1_3_2_int_reg;
reg  signed [1:0] W1_4_2_int_reg;
reg  signed [1:0] W1_5_2_int_reg;
reg  signed [1:0] W1_6_2_int_reg;
reg  signed [1:0] W1_7_2_int_reg;
reg  signed [1:0] W1_0_3_int_reg;
reg  signed [1:0] W1_1_3_int_reg;
reg  signed [1:0] W1_2_3_int_reg;
reg  signed [1:0] W1_3_3_int_reg;
reg  signed [1:0] W1_4_3_int_reg;
reg  signed [1:0] W1_5_3_int_reg;
reg  signed [1:0] W1_6_3_int_reg;
reg  signed [1:0] W1_7_3_int_reg;
wire    ap_ce_reg;

train_step_mul_2s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_2s_8s_10_1_1_U1(
    .din0(W1_1_0_int_reg),
    .din1(mul_ln56_fu_303_p1),
    .dout(mul_ln56_fu_303_p2)
);

train_step_mul_2s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_2s_8s_10_1_1_U2(
    .din0(W1_2_0_int_reg),
    .din1(mul_ln56_1_fu_324_p1),
    .dout(mul_ln56_1_fu_324_p2)
);

train_step_mul_2s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_2s_8s_10_1_1_U3(
    .din0(W1_4_0_int_reg),
    .din1(mul_ln56_3_fu_345_p1),
    .dout(mul_ln56_3_fu_345_p2)
);

train_step_mul_2s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_2s_8s_10_1_1_U4(
    .din0(W1_6_0_int_reg),
    .din1(mul_ln56_5_fu_366_p1),
    .dout(mul_ln56_5_fu_366_p2)
);

train_step_mul_2s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_2s_8s_10_1_1_U5(
    .din0(W1_1_1_int_reg),
    .din1(mul_ln56_8_fu_384_p1),
    .dout(mul_ln56_8_fu_384_p2)
);

train_step_mul_2s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_2s_8s_10_1_1_U6(
    .din0(W1_2_1_int_reg),
    .din1(mul_ln56_9_fu_402_p1),
    .dout(mul_ln56_9_fu_402_p2)
);

train_step_mul_2s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_2s_8s_10_1_1_U7(
    .din0(W1_4_1_int_reg),
    .din1(mul_ln56_11_fu_420_p1),
    .dout(mul_ln56_11_fu_420_p2)
);

train_step_mul_2s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_2s_8s_10_1_1_U8(
    .din0(W1_6_1_int_reg),
    .din1(mul_ln56_13_fu_438_p1),
    .dout(mul_ln56_13_fu_438_p2)
);

train_step_mul_2s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_2s_8s_10_1_1_U9(
    .din0(W1_1_2_int_reg),
    .din1(mul_ln56_16_fu_456_p1),
    .dout(mul_ln56_16_fu_456_p2)
);

train_step_mul_2s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_2s_8s_10_1_1_U10(
    .din0(W1_2_2_int_reg),
    .din1(mul_ln56_17_fu_474_p1),
    .dout(mul_ln56_17_fu_474_p2)
);

train_step_mul_2s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_2s_8s_10_1_1_U11(
    .din0(W1_4_2_int_reg),
    .din1(mul_ln56_19_fu_492_p1),
    .dout(mul_ln56_19_fu_492_p2)
);

train_step_mul_2s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_2s_8s_10_1_1_U12(
    .din0(W1_6_2_int_reg),
    .din1(mul_ln56_21_fu_510_p1),
    .dout(mul_ln56_21_fu_510_p2)
);

train_step_mul_2s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_2s_8s_10_1_1_U13(
    .din0(W1_1_3_int_reg),
    .din1(mul_ln56_24_fu_528_p1),
    .dout(mul_ln56_24_fu_528_p2)
);

train_step_mul_2s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_2s_8s_10_1_1_U14(
    .din0(W1_2_3_int_reg),
    .din1(mul_ln56_25_fu_546_p1),
    .dout(mul_ln56_25_fu_546_p2)
);

train_step_mul_2s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_2s_8s_10_1_1_U15(
    .din0(W1_4_3_int_reg),
    .din1(mul_ln56_27_fu_564_p1),
    .dout(mul_ln56_27_fu_564_p2)
);

train_step_mul_2s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_2s_8s_10_1_1_U16(
    .din0(W1_6_3_int_reg),
    .din1(mul_ln56_29_fu_582_p1),
    .dout(mul_ln56_29_fu_582_p2)
);

train_step_mac_muladd_8s_2s_10s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 11 ))
mac_muladd_8s_2s_10s_11_4_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_796_p0),
    .din1(W1_0_0_int_reg),
    .din2(mul_ln56_fu_303_p2),
    .ce(1'b1),
    .dout(grp_fu_796_p3)
);

train_step_mac_muladd_8s_2s_10s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 11 ))
mac_muladd_8s_2s_10s_11_4_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_804_p0),
    .din1(W1_3_0_int_reg),
    .din2(mul_ln56_1_fu_324_p2),
    .ce(1'b1),
    .dout(grp_fu_804_p3)
);

train_step_mac_muladd_8s_2s_10s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 11 ))
mac_muladd_8s_2s_10s_11_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_812_p0),
    .din1(W1_5_0_int_reg),
    .din2(mul_ln56_3_fu_345_p2),
    .ce(1'b1),
    .dout(grp_fu_812_p3)
);

train_step_mac_muladd_8s_2s_10s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 11 ))
mac_muladd_8s_2s_10s_11_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_821_p0),
    .din1(W1_7_0_int_reg),
    .din2(mul_ln56_5_fu_366_p2),
    .ce(1'b1),
    .dout(grp_fu_821_p3)
);

train_step_mac_muladd_8s_2s_10s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 11 ))
mac_muladd_8s_2s_10s_11_4_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_830_p0),
    .din1(W1_0_1_int_reg),
    .din2(mul_ln56_8_fu_384_p2),
    .ce(1'b1),
    .dout(grp_fu_830_p3)
);

train_step_mac_muladd_8s_2s_10s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 11 ))
mac_muladd_8s_2s_10s_11_4_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_838_p0),
    .din1(W1_3_1_int_reg),
    .din2(mul_ln56_9_fu_402_p2),
    .ce(1'b1),
    .dout(grp_fu_838_p3)
);

train_step_mac_muladd_8s_2s_10s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 11 ))
mac_muladd_8s_2s_10s_11_4_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_846_p0),
    .din1(W1_5_1_int_reg),
    .din2(mul_ln56_11_fu_420_p2),
    .ce(1'b1),
    .dout(grp_fu_846_p3)
);

train_step_mac_muladd_8s_2s_10s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 11 ))
mac_muladd_8s_2s_10s_11_4_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_855_p0),
    .din1(W1_7_1_int_reg),
    .din2(mul_ln56_13_fu_438_p2),
    .ce(1'b1),
    .dout(grp_fu_855_p3)
);

train_step_mac_muladd_8s_2s_10s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 11 ))
mac_muladd_8s_2s_10s_11_4_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_864_p0),
    .din1(W1_0_2_int_reg),
    .din2(mul_ln56_16_fu_456_p2),
    .ce(1'b1),
    .dout(grp_fu_864_p3)
);

train_step_mac_muladd_8s_2s_10s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 11 ))
mac_muladd_8s_2s_10s_11_4_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_872_p0),
    .din1(W1_3_2_int_reg),
    .din2(mul_ln56_17_fu_474_p2),
    .ce(1'b1),
    .dout(grp_fu_872_p3)
);

train_step_mac_muladd_8s_2s_10s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 11 ))
mac_muladd_8s_2s_10s_11_4_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_880_p0),
    .din1(W1_5_2_int_reg),
    .din2(mul_ln56_19_fu_492_p2),
    .ce(1'b1),
    .dout(grp_fu_880_p3)
);

train_step_mac_muladd_8s_2s_10s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 11 ))
mac_muladd_8s_2s_10s_11_4_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_889_p0),
    .din1(W1_7_2_int_reg),
    .din2(mul_ln56_21_fu_510_p2),
    .ce(1'b1),
    .dout(grp_fu_889_p3)
);

train_step_mac_muladd_8s_2s_10s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 11 ))
mac_muladd_8s_2s_10s_11_4_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_898_p0),
    .din1(W1_0_3_int_reg),
    .din2(mul_ln56_24_fu_528_p2),
    .ce(1'b1),
    .dout(grp_fu_898_p3)
);

train_step_mac_muladd_8s_2s_10s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 11 ))
mac_muladd_8s_2s_10s_11_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_906_p0),
    .din1(W1_3_3_int_reg),
    .din2(mul_ln56_25_fu_546_p2),
    .ce(1'b1),
    .dout(grp_fu_906_p3)
);

train_step_mac_muladd_8s_2s_10s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 11 ))
mac_muladd_8s_2s_10s_11_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_914_p0),
    .din1(W1_5_3_int_reg),
    .din2(mul_ln56_27_fu_564_p2),
    .ce(1'b1),
    .dout(grp_fu_914_p3)
);

train_step_mac_muladd_8s_2s_10s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 11 ))
mac_muladd_8s_2s_10s_11_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_923_p0),
    .din1(W1_7_3_int_reg),
    .din2(mul_ln56_29_fu_582_p2),
    .ce(1'b1),
    .dout(grp_fu_923_p3)
);

always @ (posedge ap_clk) begin
    W1_0_0_int_reg <= W1_0_0;
end

always @ (posedge ap_clk) begin
    W1_0_1_int_reg <= W1_0_1;
end

always @ (posedge ap_clk) begin
    W1_0_2_int_reg <= W1_0_2;
end

always @ (posedge ap_clk) begin
    W1_0_3_int_reg <= W1_0_3;
end

always @ (posedge ap_clk) begin
    W1_1_0_int_reg <= W1_1_0;
end

always @ (posedge ap_clk) begin
    W1_1_1_int_reg <= W1_1_1;
end

always @ (posedge ap_clk) begin
    W1_1_2_int_reg <= W1_1_2;
end

always @ (posedge ap_clk) begin
    W1_1_3_int_reg <= W1_1_3;
end

always @ (posedge ap_clk) begin
    W1_2_0_int_reg <= W1_2_0;
end

always @ (posedge ap_clk) begin
    W1_2_1_int_reg <= W1_2_1;
end

always @ (posedge ap_clk) begin
    W1_2_2_int_reg <= W1_2_2;
end

always @ (posedge ap_clk) begin
    W1_2_3_int_reg <= W1_2_3;
end

always @ (posedge ap_clk) begin
    W1_3_0_int_reg <= W1_3_0;
end

always @ (posedge ap_clk) begin
    W1_3_1_int_reg <= W1_3_1;
end

always @ (posedge ap_clk) begin
    W1_3_2_int_reg <= W1_3_2;
end

always @ (posedge ap_clk) begin
    W1_3_3_int_reg <= W1_3_3;
end

always @ (posedge ap_clk) begin
    W1_4_0_int_reg <= W1_4_0;
end

always @ (posedge ap_clk) begin
    W1_4_1_int_reg <= W1_4_1;
end

always @ (posedge ap_clk) begin
    W1_4_2_int_reg <= W1_4_2;
end

always @ (posedge ap_clk) begin
    W1_4_3_int_reg <= W1_4_3;
end

always @ (posedge ap_clk) begin
    W1_5_0_int_reg <= W1_5_0;
end

always @ (posedge ap_clk) begin
    W1_5_1_int_reg <= W1_5_1;
end

always @ (posedge ap_clk) begin
    W1_5_2_int_reg <= W1_5_2;
end

always @ (posedge ap_clk) begin
    W1_5_3_int_reg <= W1_5_3;
end

always @ (posedge ap_clk) begin
    W1_6_0_int_reg <= W1_6_0;
end

always @ (posedge ap_clk) begin
    W1_6_1_int_reg <= W1_6_1;
end

always @ (posedge ap_clk) begin
    W1_6_2_int_reg <= W1_6_2;
end

always @ (posedge ap_clk) begin
    W1_6_3_int_reg <= W1_6_3;
end

always @ (posedge ap_clk) begin
    W1_7_0_int_reg <= W1_7_0;
end

always @ (posedge ap_clk) begin
    W1_7_1_int_reg <= W1_7_1;
end

always @ (posedge ap_clk) begin
    W1_7_2_int_reg <= W1_7_2;
end

always @ (posedge ap_clk) begin
    W1_7_3_int_reg <= W1_7_3;
end

always @ (posedge ap_clk) begin
    input_0_val_int_reg <= input_0_val;
end

always @ (posedge ap_clk) begin
    input_1_val_int_reg <= input_1_val;
end

always @ (posedge ap_clk) begin
    input_2_val_int_reg <= input_2_val;
end

always @ (posedge ap_clk) begin
    input_3_val_int_reg <= input_3_val;
end

always @ (posedge ap_clk) begin
    input_4_val_int_reg <= input_4_val;
end

always @ (posedge ap_clk) begin
    input_5_val_int_reg <= input_5_val;
end

always @ (posedge ap_clk) begin
    input_6_val_int_reg <= input_6_val;
end

always @ (posedge ap_clk) begin
    input_7_val_int_reg <= input_7_val;
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln56_12_reg_1169 <= add_ln56_12_fu_610_p2;
        add_ln56_14_reg_1174 <= grp_fu_864_p3;
        add_ln56_15_reg_1179 <= grp_fu_872_p3;
        add_ln56_19_reg_1184 <= add_ln56_19_fu_622_p2;
        add_ln56_1_reg_1149 <= grp_fu_804_p3;
        add_ln56_21_reg_1189 <= grp_fu_898_p3;
        add_ln56_22_reg_1194 <= grp_fu_906_p3;
        add_ln56_26_reg_1199 <= add_ln56_26_fu_634_p2;
        add_ln56_5_reg_1154 <= add_ln56_5_fu_598_p2;
        add_ln56_7_reg_1159 <= grp_fu_830_p3;
        add_ln56_8_reg_1164 <= grp_fu_838_p3;
        add_ln56_reg_1144 <= grp_fu_796_p3;
        input_1_val_read_reg_947 <= input_1_val_int_reg;
        input_1_val_read_reg_947_pp0_iter1_reg <= input_1_val_read_reg_947;
        input_2_val_read_reg_942 <= input_2_val_int_reg;
        input_2_val_read_reg_942_pp0_iter1_reg <= input_2_val_read_reg_942;
        input_4_val_read_reg_937 <= input_4_val_int_reg;
        input_4_val_read_reg_937_pp0_iter1_reg <= input_4_val_read_reg_937;
        input_6_val_read_reg_932 <= input_6_val_int_reg;
        input_6_val_read_reg_932_pp0_iter1_reg <= input_6_val_read_reg_932;
    end
end

assign add_ln56_12_fu_610_p2 = ($signed(sext_ln56_46_fu_607_p1) + $signed(sext_ln56_45_fu_604_p1));

assign add_ln56_16_fu_712_p2 = ($signed(sext_ln56_64_fu_709_p1) + $signed(sext_ln56_63_fu_706_p1));

assign add_ln56_19_fu_622_p2 = ($signed(sext_ln56_66_fu_619_p1) + $signed(sext_ln56_65_fu_616_p1));

assign add_ln56_23_fu_745_p2 = ($signed(sext_ln56_84_fu_742_p1) + $signed(sext_ln56_83_fu_739_p1));

assign add_ln56_26_fu_634_p2 = ($signed(sext_ln56_86_fu_631_p1) + $signed(sext_ln56_85_fu_628_p1));

assign add_ln56_2_fu_646_p2 = ($signed(sext_ln56_24_fu_643_p1) + $signed(sext_ln56_23_fu_640_p1));

assign add_ln56_5_fu_598_p2 = ($signed(sext_ln56_26_fu_595_p1) + $signed(sext_ln56_25_fu_592_p1));

assign add_ln56_9_fu_679_p2 = ($signed(sext_ln56_44_fu_676_p1) + $signed(sext_ln56_43_fu_673_p1));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return_0 = select_ln53_fu_665_p3;

assign ap_return_1 = select_ln56_fu_698_p3;

assign ap_return_2 = select_ln56_1_fu_731_p3;

assign ap_return_3 = select_ln61_fu_764_p3;

assign grp_fu_796_p0 = sext_ln56_fu_152_p1;

assign grp_fu_804_p0 = sext_ln56_9_fu_168_p1;

assign grp_fu_812_p0 = sext_ln56_15_fu_180_p1;

assign grp_fu_821_p0 = sext_ln56_21_fu_192_p1;

assign grp_fu_830_p0 = sext_ln56_fu_152_p1;

assign grp_fu_838_p0 = sext_ln56_9_fu_168_p1;

assign grp_fu_846_p0 = sext_ln56_15_fu_180_p1;

assign grp_fu_855_p0 = sext_ln56_21_fu_192_p1;

assign grp_fu_864_p0 = sext_ln56_fu_152_p1;

assign grp_fu_872_p0 = sext_ln56_9_fu_168_p1;

assign grp_fu_880_p0 = sext_ln56_15_fu_180_p1;

assign grp_fu_889_p0 = sext_ln56_21_fu_192_p1;

assign grp_fu_898_p0 = sext_ln56_fu_152_p1;

assign grp_fu_906_p0 = sext_ln56_9_fu_168_p1;

assign grp_fu_914_p0 = sext_ln56_15_fu_180_p1;

assign grp_fu_923_p0 = sext_ln56_21_fu_192_p1;

assign mul_ln56_11_fu_420_p1 = sext_ln56_12_fu_342_p1;

assign mul_ln56_13_fu_438_p1 = sext_ln56_18_fu_363_p1;

assign mul_ln56_16_fu_456_p1 = sext_ln56_3_fu_300_p1;

assign mul_ln56_17_fu_474_p1 = sext_ln56_6_fu_321_p1;

assign mul_ln56_19_fu_492_p1 = sext_ln56_12_fu_342_p1;

assign mul_ln56_1_fu_324_p1 = sext_ln56_6_fu_321_p1;

assign mul_ln56_21_fu_510_p1 = sext_ln56_18_fu_363_p1;

assign mul_ln56_24_fu_528_p1 = sext_ln56_3_fu_300_p1;

assign mul_ln56_25_fu_546_p1 = sext_ln56_6_fu_321_p1;

assign mul_ln56_27_fu_564_p1 = sext_ln56_12_fu_342_p1;

assign mul_ln56_29_fu_582_p1 = sext_ln56_18_fu_363_p1;

assign mul_ln56_3_fu_345_p1 = sext_ln56_12_fu_342_p1;

assign mul_ln56_5_fu_366_p1 = sext_ln56_18_fu_363_p1;

assign mul_ln56_8_fu_384_p1 = sext_ln56_3_fu_300_p1;

assign mul_ln56_9_fu_402_p1 = sext_ln56_6_fu_321_p1;

assign mul_ln56_fu_303_p1 = sext_ln56_3_fu_300_p1;

assign select_ln53_fu_665_p3 = ((tmp_fu_657_p3[0:0] == 1'b1) ? 8'd255 : 8'd1);

assign select_ln56_1_fu_731_p3 = ((tmp_33_fu_723_p3[0:0] == 1'b1) ? 8'd255 : 8'd1);

assign select_ln56_fu_698_p3 = ((tmp_32_fu_690_p3[0:0] == 1'b1) ? 8'd255 : 8'd1);

assign select_ln61_fu_764_p3 = ((tmp_34_fu_756_p3[0:0] == 1'b1) ? 8'd255 : 8'd1);

assign sext_ln56_12_fu_342_p1 = $signed(input_4_val_read_reg_937_pp0_iter1_reg);

assign sext_ln56_15_fu_180_p1 = $signed(input_5_val_int_reg);

assign sext_ln56_18_fu_363_p1 = $signed(input_6_val_read_reg_932_pp0_iter1_reg);

assign sext_ln56_21_fu_192_p1 = $signed(input_7_val_int_reg);

assign sext_ln56_23_fu_640_p1 = add_ln56_reg_1144;

assign sext_ln56_24_fu_643_p1 = add_ln56_1_reg_1149;

assign sext_ln56_25_fu_592_p1 = grp_fu_812_p3;

assign sext_ln56_26_fu_595_p1 = grp_fu_821_p3;

assign sext_ln56_3_fu_300_p1 = $signed(input_1_val_read_reg_947_pp0_iter1_reg);

assign sext_ln56_43_fu_673_p1 = add_ln56_7_reg_1159;

assign sext_ln56_44_fu_676_p1 = add_ln56_8_reg_1164;

assign sext_ln56_45_fu_604_p1 = grp_fu_846_p3;

assign sext_ln56_46_fu_607_p1 = grp_fu_855_p3;

assign sext_ln56_63_fu_706_p1 = add_ln56_14_reg_1174;

assign sext_ln56_64_fu_709_p1 = add_ln56_15_reg_1179;

assign sext_ln56_65_fu_616_p1 = grp_fu_880_p3;

assign sext_ln56_66_fu_619_p1 = grp_fu_889_p3;

assign sext_ln56_6_fu_321_p1 = $signed(input_2_val_read_reg_942_pp0_iter1_reg);

assign sext_ln56_83_fu_739_p1 = add_ln56_21_reg_1189;

assign sext_ln56_84_fu_742_p1 = add_ln56_22_reg_1194;

assign sext_ln56_85_fu_628_p1 = grp_fu_914_p3;

assign sext_ln56_86_fu_631_p1 = grp_fu_923_p3;

assign sext_ln56_9_fu_168_p1 = $signed(input_3_val_int_reg);

assign sext_ln56_fu_152_p1 = $signed(input_0_val_int_reg);

assign tmp_32_fu_690_p3 = x_4_fu_685_p2[32'd11];

assign tmp_33_fu_723_p3 = x_5_fu_718_p2[32'd11];

assign tmp_34_fu_756_p3 = x_3_fu_751_p2[32'd11];

assign tmp_fu_657_p3 = x_fu_652_p2[32'd11];

assign x_3_fu_751_p2 = (add_ln56_26_reg_1199 + add_ln56_23_fu_745_p2);

assign x_4_fu_685_p2 = (add_ln56_12_reg_1169 + add_ln56_9_fu_679_p2);

assign x_5_fu_718_p2 = (add_ln56_19_reg_1184 + add_ln56_16_fu_712_p2);

assign x_fu_652_p2 = (add_ln56_5_reg_1154 + add_ln56_2_fu_646_p2);

endmodule //train_step_forwardHidden
