Vivado Simulator 2020.1.1
Time resolution is 1 ps
Parallel: [stage = 1 [element = 1] [index = 1] 
Parallel: [stage = 1 [element = 0] [index = 1] 
Parallel: [stage = 2 [element = 1] [index = 1025] 
Parallel: [stage = 2 [element = 0] [index = 1] 
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. fft_wide_unit.u_fft_wide.gen_fft_r2_wide.\\gen_pipelined_ffts(3)\ .u_pft.gen_reorder_and_separate.u_reorder_sep.u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /fft_wide_unit/u_fft_wide/gen_fft_r2_wide/\gen_pipelined_ffts(3)\/u_pft/gen_reorder_and_separate/u_reorder_sep/u_buff/u_rw_rw/u_crw_crw/gen_adr/u_mem/gen_simple_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial294_10  Scope: fft_wide_unit.u_fft_wide.gen_fft_r2_wide.\\gen_pipelined_ffts(3)\ .u_pft.gen_reorder_and_separate.u_reorder_sep.u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc  File: /wrk/2020.sub/2020.1.1/continuous/2020_08_05_2960000/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. fft_wide_unit.u_fft_wide.gen_fft_r2_wide.\\gen_pipelined_ffts(3)\ .u_pft.gen_reorder_and_separate.u_reorder_sep.u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /fft_wide_unit/u_fft_wide/gen_fft_r2_wide/\gen_pipelined_ffts(3)\/u_pft/gen_reorder_and_separate/u_reorder_sep/u_buff/u_rw_rw/u_crw_crw/gen_adr/u_mem/gen_simple_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial294_10  Scope: fft_wide_unit.u_fft_wide.gen_fft_r2_wide.\\gen_pipelined_ffts(3)\ .u_pft.gen_reorder_and_separate.u_reorder_sep.u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc  File: /wrk/2020.sub/2020.1.1/continuous/2020_08_05_2960000/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. fft_wide_unit.u_fft_wide.gen_fft_r2_wide.\\gen_pipelined_ffts(2)\ .u_pft.gen_reorder_and_separate.u_reorder_sep.u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /fft_wide_unit/u_fft_wide/gen_fft_r2_wide/\gen_pipelined_ffts(2)\/u_pft/gen_reorder_and_separate/u_reorder_sep/u_buff/u_rw_rw/u_crw_crw/gen_adr/u_mem/gen_simple_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial294_10  Scope: fft_wide_unit.u_fft_wide.gen_fft_r2_wide.\\gen_pipelined_ffts(2)\ .u_pft.gen_reorder_and_separate.u_reorder_sep.u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc  File: /wrk/2020.sub/2020.1.1/continuous/2020_08_05_2960000/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. fft_wide_unit.u_fft_wide.gen_fft_r2_wide.\\gen_pipelined_ffts(2)\ .u_pft.gen_reorder_and_separate.u_reorder_sep.u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /fft_wide_unit/u_fft_wide/gen_fft_r2_wide/\gen_pipelined_ffts(2)\/u_pft/gen_reorder_and_separate/u_reorder_sep/u_buff/u_rw_rw/u_crw_crw/gen_adr/u_mem/gen_simple_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial294_10  Scope: fft_wide_unit.u_fft_wide.gen_fft_r2_wide.\\gen_pipelined_ffts(2)\ .u_pft.gen_reorder_and_separate.u_reorder_sep.u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc  File: /wrk/2020.sub/2020.1.1/continuous/2020_08_05_2960000/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. fft_wide_unit.u_fft_wide.gen_fft_r2_wide.\\gen_pipelined_ffts(1)\ .u_pft.gen_reorder_and_separate.u_reorder_sep.u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /fft_wide_unit/u_fft_wide/gen_fft_r2_wide/\gen_pipelined_ffts(1)\/u_pft/gen_reorder_and_separate/u_reorder_sep/u_buff/u_rw_rw/u_crw_crw/gen_adr/u_mem/gen_simple_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial294_10  Scope: fft_wide_unit.u_fft_wide.gen_fft_r2_wide.\\gen_pipelined_ffts(1)\ .u_pft.gen_reorder_and_separate.u_reorder_sep.u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc  File: /wrk/2020.sub/2020.1.1/continuous/2020_08_05_2960000/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. fft_wide_unit.u_fft_wide.gen_fft_r2_wide.\\gen_pipelined_ffts(1)\ .u_pft.gen_reorder_and_separate.u_reorder_sep.u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /fft_wide_unit/u_fft_wide/gen_fft_r2_wide/\gen_pipelined_ffts(1)\/u_pft/gen_reorder_and_separate/u_reorder_sep/u_buff/u_rw_rw/u_crw_crw/gen_adr/u_mem/gen_simple_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial294_10  Scope: fft_wide_unit.u_fft_wide.gen_fft_r2_wide.\\gen_pipelined_ffts(1)\ .u_pft.gen_reorder_and_separate.u_reorder_sep.u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc  File: /wrk/2020.sub/2020.1.1/continuous/2020_08_05_2960000/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. fft_wide_unit.u_fft_wide.gen_fft_r2_wide.\\gen_pipelined_ffts(0)\ .u_pft.gen_reorder_and_separate.u_reorder_sep.u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /fft_wide_unit/u_fft_wide/gen_fft_r2_wide/\gen_pipelined_ffts(0)\/u_pft/gen_reorder_and_separate/u_reorder_sep/u_buff/u_rw_rw/u_crw_crw/gen_adr/u_mem/gen_simple_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial294_10  Scope: fft_wide_unit.u_fft_wide.gen_fft_r2_wide.\\gen_pipelined_ffts(0)\ .u_pft.gen_reorder_and_separate.u_reorder_sep.u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc  File: /wrk/2020.sub/2020.1.1/continuous/2020_08_05_2960000/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. fft_wide_unit.u_fft_wide.gen_fft_r2_wide.\\gen_pipelined_ffts(0)\ .u_pft.gen_reorder_and_separate.u_reorder_sep.u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /fft_wide_unit/u_fft_wide/gen_fft_r2_wide/\gen_pipelined_ffts(0)\/u_pft/gen_reorder_and_separate/u_reorder_sep/u_buff/u_rw_rw/u_crw_crw/gen_adr/u_mem/gen_simple_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial294_10  Scope: fft_wide_unit.u_fft_wide.gen_fft_r2_wide.\\gen_pipelined_ffts(0)\ .u_pft.gen_reorder_and_separate.u_reorder_sep.u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc  File: /wrk/2020.sub/2020.1.1/continuous/2020_08_05_2960000/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. fft_wide_unit.u_fft_wide.gen_fft_r2_wide.gen_separate.u_separator.\\gen_dual_paged_rams(3)\ .u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /fft_wide_unit/u_fft_wide/gen_fft_r2_wide/gen_separate/u_separator/\gen_dual_paged_rams(3)\/u_buff/u_rw_rw/u_crw_crw/gen_adr/u_mem/gen_simple_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial294_10  Scope: fft_wide_unit.u_fft_wide.gen_fft_r2_wide.gen_separate.u_separator.\\gen_dual_paged_rams(3)\ .u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc  File: /wrk/2020.sub/2020.1.1/continuous/2020_08_05_2960000/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. fft_wide_unit.u_fft_wide.gen_fft_r2_wide.gen_separate.u_separator.\\gen_dual_paged_rams(3)\ .u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /fft_wide_unit/u_fft_wide/gen_fft_r2_wide/gen_separate/u_separator/\gen_dual_paged_rams(3)\/u_buff/u_rw_rw/u_crw_crw/gen_adr/u_mem/gen_simple_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial294_10  Scope: fft_wide_unit.u_fft_wide.gen_fft_r2_wide.gen_separate.u_separator.\\gen_dual_paged_rams(3)\ .u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc  File: /wrk/2020.sub/2020.1.1/continuous/2020_08_05_2960000/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. fft_wide_unit.u_fft_wide.gen_fft_r2_wide.gen_separate.u_separator.\\gen_dual_paged_rams(2)\ .u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /fft_wide_unit/u_fft_wide/gen_fft_r2_wide/gen_separate/u_separator/\gen_dual_paged_rams(2)\/u_buff/u_rw_rw/u_crw_crw/gen_adr/u_mem/gen_simple_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial294_10  Scope: fft_wide_unit.u_fft_wide.gen_fft_r2_wide.gen_separate.u_separator.\\gen_dual_paged_rams(2)\ .u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc  File: /wrk/2020.sub/2020.1.1/continuous/2020_08_05_2960000/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. fft_wide_unit.u_fft_wide.gen_fft_r2_wide.gen_separate.u_separator.\\gen_dual_paged_rams(2)\ .u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /fft_wide_unit/u_fft_wide/gen_fft_r2_wide/gen_separate/u_separator/\gen_dual_paged_rams(2)\/u_buff/u_rw_rw/u_crw_crw/gen_adr/u_mem/gen_simple_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial294_10  Scope: fft_wide_unit.u_fft_wide.gen_fft_r2_wide.gen_separate.u_separator.\\gen_dual_paged_rams(2)\ .u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc  File: /wrk/2020.sub/2020.1.1/continuous/2020_08_05_2960000/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. fft_wide_unit.u_fft_wide.gen_fft_r2_wide.gen_separate.u_separator.\\gen_dual_paged_rams(1)\ .u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /fft_wide_unit/u_fft_wide/gen_fft_r2_wide/gen_separate/u_separator/\gen_dual_paged_rams(1)\/u_buff/u_rw_rw/u_crw_crw/gen_adr/u_mem/gen_simple_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial294_10  Scope: fft_wide_unit.u_fft_wide.gen_fft_r2_wide.gen_separate.u_separator.\\gen_dual_paged_rams(1)\ .u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc  File: /wrk/2020.sub/2020.1.1/continuous/2020_08_05_2960000/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. fft_wide_unit.u_fft_wide.gen_fft_r2_wide.gen_separate.u_separator.\\gen_dual_paged_rams(1)\ .u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /fft_wide_unit/u_fft_wide/gen_fft_r2_wide/gen_separate/u_separator/\gen_dual_paged_rams(1)\/u_buff/u_rw_rw/u_crw_crw/gen_adr/u_mem/gen_simple_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial294_10  Scope: fft_wide_unit.u_fft_wide.gen_fft_r2_wide.gen_separate.u_separator.\\gen_dual_paged_rams(1)\ .u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc  File: /wrk/2020.sub/2020.1.1/continuous/2020_08_05_2960000/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. fft_wide_unit.u_fft_wide.gen_fft_r2_wide.gen_separate.u_separator.\\gen_dual_paged_rams(0)\ .u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /fft_wide_unit/u_fft_wide/gen_fft_r2_wide/gen_separate/u_separator/\gen_dual_paged_rams(0)\/u_buff/u_rw_rw/u_crw_crw/gen_adr/u_mem/gen_simple_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial294_10  Scope: fft_wide_unit.u_fft_wide.gen_fft_r2_wide.gen_separate.u_separator.\\gen_dual_paged_rams(0)\ .u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc  File: /wrk/2020.sub/2020.1.1/continuous/2020_08_05_2960000/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. fft_wide_unit.u_fft_wide.gen_fft_r2_wide.gen_separate.u_separator.\\gen_dual_paged_rams(0)\ .u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /fft_wide_unit/u_fft_wide/gen_fft_r2_wide/gen_separate/u_separator/\gen_dual_paged_rams(0)\/u_buff/u_rw_rw/u_crw_crw/gen_adr/u_mem/gen_simple_dual_port/u_ram/gen_ip_xilinx/u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial294_10  Scope: fft_wide_unit.u_fft_wide.gen_fft_r2_wide.gen_separate.u_separator.\\gen_dual_paged_rams(0)\ .u_buff.u_rw_rw.u_crw_crw.gen_adr.u_mem.gen_simple_dual_port.u_ram.gen_ip_xilinx.u1.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc  File: /wrk/2020.sub/2020.1.1/continuous/2020_08_05_2960000/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
