<dec f='llvm/build/lib/Target/X86/X86GenRegisterBank.inc' l='16' type='1'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='181' u='r' c='_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='413' u='r' c='_ZNK12_GLOBAL__N_122X86InstructionSelector14getLoadStoreOpERKN4llvm3LLTERKNS1_12RegisterBankEjNS1_5AlignE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='423' u='r' c='_ZNK12_GLOBAL__N_122X86InstructionSelector14getLoadStoreOpERKN4llvm3LLTERKNS1_12RegisterBankEjNS1_5AlignE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='60' u='r' c='_ZNK4llvm19X86RegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE'/>
