// SPDX-License-Identifier: GPL-2.0
/*
 * ADRV2CRR-FMC using ADRV9009-ZU11EG Rev.B System on Module
 *
 * https://wiki.analog.com/resources/eval/user-guides/adrv9009
 * https://wiki.analog.com/resources/tools-software/linux-drivers/iio-transceiver/adrv9009
 * https://wiki.analog.com/resources/tools-software/linux-software/adrv9009_advanced_plugin
 * https://wiki.analog.com/resources/eval/user-guides/adrv9009-zu11eg/adrv2crr-fmc_carrier_board
 *
 * hdl_project: <adrv9009zu11eg/adrv2crr_fmc>
 * board_revision: <B>
 *
 * Copyright (C) 2019 Analog Devices Inc.
 */

#include "zynqmp-adrv9009-zu11eg-revb-adrv2crr-fmc-revb.dts"
#include <dt-bindings/iio/frequency/hmc7044.h>
#include <dt-bindings/iio/adc/adi,adrv9009.h>

/ {
	adf5356_clkin: clock@0 {
		compatible = "fixed-clock";

		clock-frequency = <100000000>;
		clock-output-names = "refclk";
		#clock-cells = <0>;
	};

	vcm: fixedregulator@0 {
		compatible = "regulator-fixed";
		regulator-name = "vcm";
		regulator-min-microvolt = <1500000>;
		regulator-max-microvolt = <1500000>;
		regulator-boot-on;
	};
};

&trx0_adrv9009 {
	jesd204-device;
	#jesd204-cells = <2>;
	jesd204-top-device = <0>; /* This is the TOP device */
	jesd204-link-ids = <DEFRAMER_LINK_TX FRAMER_LINK_RX FRAMER_LINK_ORX>;

	jesd204-inputs =
		<&trx1_adrv9009 0 FRAMER_LINK_RX>,
		<&trx1_adrv9009 0 FRAMER_LINK_ORX>,
		<&trx1_adrv9009 0 DEFRAMER_LINK_TX>;

	/delete-property/ interrupts;
	adi,jesd204-framer-a-lmfc-offset = <15>;
};

&trx1_adrv9009 {
	jesd204-device;
	#jesd204-cells = <2>;
	jesd204-inputs =
                <&axi_adrv9009_rx_jesd 0 FRAMER_LINK_RX>,
		<&axi_adrv9009_rx_os_jesd 0 FRAMER_LINK_ORX>,
		<&axi_adrv9009_core_tx 0 DEFRAMER_LINK_TX>;

	/delete-property/ interrupts;
	adi,jesd204-framer-a-lmfc-offset = <15>;
};

&axi_adrv9009_core_tx {
	jesd204-device;
	#jesd204-cells = <2>;
	jesd204-inputs = <&axi_adrv9009_tx_jesd 0 DEFRAMER_LINK_TX>;
};

&axi_adrv9009_rx_jesd {
	jesd204-device;
	#jesd204-cells = <2>;
	jesd204-inputs = <&axi_adrv9009_adxcvr_rx 0 FRAMER_LINK_RX>;
	clocks = <&zynqmp_clk 71>, <&hmc7044 7>, <&axi_adrv9009_adxcvr_rx 0>;
	clock-names = "s_axi_aclk", "device_clk", "lane_clk";
};

&axi_adrv9009_rx_os_jesd {
	jesd204-device;
	#jesd204-cells = <2>;
	jesd204-inputs = <&axi_adrv9009_adxcvr_rx_os 0 FRAMER_LINK_ORX>;
	clocks = <&zynqmp_clk 71>, <&hmc7044 6>, <&axi_adrv9009_adxcvr_rx_os 0>;
	clock-names = "s_axi_aclk", "device_clk", "lane_clk";
};

&axi_adrv9009_tx_jesd {
	jesd204-device;
	#jesd204-cells = <2>;
	jesd204-inputs = <&axi_adrv9009_adxcvr_tx 0 DEFRAMER_LINK_TX>;
	clocks = <&zynqmp_clk 71>, <&hmc7044 6>, <&axi_adrv9009_adxcvr_tx 0>;
	clock-names = "s_axi_aclk", "device_clk", "lane_clk";
};

&axi_adrv9009_adxcvr_rx {
	jesd204-device;
	#jesd204-cells = <2>;
	jesd204-inputs =  <&hmc7044 0 FRAMER_LINK_RX>;
	clock-names = "conv";
	clocks = <&hmc7044 5>;
};

&axi_adrv9009_adxcvr_rx_os {
	jesd204-device;
	#jesd204-cells = <2>;
	jesd204-inputs =  <&hmc7044 0 FRAMER_LINK_ORX>;
	clock-names = "conv";
	clocks = <&hmc7044 4>;
};

&axi_adrv9009_adxcvr_tx {
	jesd204-device;
	#jesd204-cells = <2>;
	jesd204-inputs =  <&hmc7044 0 DEFRAMER_LINK_TX>;
	clock-names = "conv";
	clocks = <&hmc7044 4>;
};

&hmc7044 {
	jesd204-device;
	#jesd204-cells = <2>;
	jesd204-inputs = <&hmc7044_car 0 FRAMER_LINK_RX>,
		<&hmc7044_car 0 FRAMER_LINK_ORX>,
		<&hmc7044_car 0 DEFRAMER_LINK_TX>;

	adi,pulse-generator-mode = <HMC7044_PULSE_GEN_16_PULSE>;
	adi,sync-pin-mode = <1>;

	/delete-property/ adi,pll2-autocal-bypass-manual-cap-bank-sel;
	adi,hmc-two-level-tree-sync-en;
};

&hmc7044_car {
	jesd204-device;
	#jesd204-cells = <2>;
	jesd204-sysref-provider;

	adi,pulse-generator-mode = <HMC7044_PULSE_GEN_16_PULSE>;
	adi,sync-pin-mode = <0>;

	/delete-property/ adi,pll2-autocal-bypass-manual-cap-bank-sel;
	adi,hmc-two-level-tree-sync-en;
};

&fpga_axi {
	axi_spi_1: spi@84000000 {
		#address-cells = <1>;
		#size-cells = <0>;
		bits-per-word = <8>;
		compatible = "xlnx,xps-spi-2.00.a";
		reg = <0x0 0x84000000 0x1000>;
		fifo-size = <16>;
		interrupts = <0 92 IRQ_TYPE_EDGE_RISING>;
		num-cs = <0x8>;
		xlnx,num-ss-bits = <0x8>;
		xlnx,spi-mode = <0>;
	};
};

&axi_spi_1 {
	admv1013_a@0 {
		label = "CS0";
		compatible = "adi,admv1013";
		reg = <0>;
		spi-max-frequency = <5000000>;
		clocks = <&lo_adf5356>;
		clock-names = "lo_in";
		clock-scales = <1 8>;
		vcm-supply = <&vcm>;
		adi,parity-en;
		adi,quad-se-mode = <9>;
		adi,mixer-if-en;
		adi,det-en;
	};

	admv1013_b@1 {
		label = "CS1";
		compatible = "adi,admv1013";
		reg = <1>;
		spi-max-frequency = <5000000>;
		clocks = <&lo_adf5356>;
		clock-names = "lo_in";
		clock-scales = <1 8>;
		vcm-supply = <&vcm>;
		adi,quad-se-mode = <9>;
		adi,parity-en;
		adi,mixer-if-en;
		adi,det-en;
	};

	admv1014_a@2 {
		label = "CS2";
		compatible = "adi,admv1014";
		reg = <2>;
		spi-max-frequency = <5000000>;
		clocks = <&lo_adf5356>;
		clock-names = "lo_in";
		clock-scales = <1 8>;
		vcm-supply = <&vcm>;
		adi,quad-se-mode = <6>;
		adi,p1db-comp = <3>;
		adi,det-prog = <4>;
		adi,parity-en;
		adi,bb-amp-gain-ctrl = <0>;
	};

	admv1014_b@3 {
		label = "CS3";
		compatible = "adi,admv1014";
		reg = <3>;
		spi-max-frequency = <5000000>;
		clocks = <&lo_adf5356>;
		clock-names = "lo_in";
		clock-scales = <1 8>;
		vcm-supply = <&vcm>;
		adi,quad-se-mode = <6>;
		adi,p1db-comp = <3>;
		adi,det-prog = <4>;
		adi,parity-en;
		adi,bb-amp-gain-ctrl = <0>;
	};

	lo_adf5356: adf5356@4 {
		label = "CS4";
		#clock-cells = <0>;
		compatible = "adi,adf5356";
		reg = <4>;
		spi-max-frequency = <5000000>;
		clocks = <&adf5356_clkin>;
		clock-names = "clkin";
		clock-output-names = "ADF5356";
		adi,charge-pump-current = <900>;
		adi,muxout-select = <6>;
		adi,muxout-level-3v3-enable;
		adi,mute-till-lock-enable;
		adi,output-a-power = <3>;
		adi,output-b-power = <0>;
		adi,charge-pump-negative-bleed-enable;
		adi,power-up-frequency = /bits/ 64 <6800000000>;
		adi,output-b-enable;
		adi,clock-shift = <2>;
		adi,reference-doubler-enable;
	};
};