Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 28 16:42:49 2024
| Host         : DESKTOP-MII2473 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file multiplier_conventional_timing_summary_routed.rpt -pb multiplier_conventional_timing_summary_routed.pb -rpx multiplier_conventional_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplier_conventional
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.542ns  (logic 4.859ns (35.884%)  route 8.683ns (64.116%))
  Logic Levels:           9  (IBUF=1 LUT3=2 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    R18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  a_IBUF[4]_inst/O
                         net (fo=25, routed)          2.254     3.184    a_IBUF[4]
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.124     3.308 r  P_OBUF[8]_inst_i_17/O
                         net (fo=4, routed)           1.056     4.365    P_OBUF[8]_inst_i_17_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.150     4.515 f  P_OBUF[8]_inst_i_16/O
                         net (fo=3, routed)           0.820     5.335    P_OBUF[8]_inst_i_16_n_0
    SLICE_X4Y16          LUT3 (Prop_lut3_I2_O)        0.328     5.663 r  P_OBUF[8]_inst_i_9/O
                         net (fo=1, routed)           0.670     6.333    P_OBUF[8]_inst_i_9_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     6.457 r  P_OBUF[8]_inst_i_3/O
                         net (fo=3, routed)           0.664     7.121    P_OBUF[8]_inst_i_3_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     7.245 r  P_OBUF[10]_inst_i_4/O
                         net (fo=4, routed)           0.542     7.787    P_OBUF[10]_inst_i_4_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  P_OBUF[13]_inst_i_3/O
                         net (fo=3, routed)           0.800     8.711    P_OBUF[13]_inst_i_3_n_0
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.152     8.863 r  P_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.876    10.739    P_OBUF[11]
    V17                  OBUF (Prop_obuf_I_O)         2.803    13.542 r  P_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.542    P[11]
    V17                                                               r  P[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            P[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.330ns  (logic 4.638ns (34.791%)  route 8.693ns (65.209%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    R18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  a_IBUF[4]_inst/O
                         net (fo=25, routed)          2.254     3.184    a_IBUF[4]
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.124     3.308 r  P_OBUF[8]_inst_i_17/O
                         net (fo=4, routed)           1.056     4.365    P_OBUF[8]_inst_i_17_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.150     4.515 f  P_OBUF[8]_inst_i_16/O
                         net (fo=3, routed)           0.820     5.335    P_OBUF[8]_inst_i_16_n_0
    SLICE_X4Y16          LUT3 (Prop_lut3_I2_O)        0.328     5.663 r  P_OBUF[8]_inst_i_9/O
                         net (fo=1, routed)           0.670     6.333    P_OBUF[8]_inst_i_9_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     6.457 r  P_OBUF[8]_inst_i_3/O
                         net (fo=3, routed)           0.664     7.121    P_OBUF[8]_inst_i_3_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     7.245 r  P_OBUF[10]_inst_i_4/O
                         net (fo=4, routed)           0.542     7.787    P_OBUF[10]_inst_i_4_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  P_OBUF[13]_inst_i_3/O
                         net (fo=3, routed)           0.800     8.711    P_OBUF[13]_inst_i_3_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I1_O)        0.124     8.835 r  P_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.886    10.721    P_OBUF[12]
    V16                  OBUF (Prop_obuf_I_O)         2.609    13.330 r  P_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.330    P[12]
    V16                                                               r  P[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            P[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.289ns  (logic 4.618ns (34.749%)  route 8.671ns (65.251%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    R18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  a_IBUF[4]_inst/O
                         net (fo=25, routed)          2.254     3.184    a_IBUF[4]
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.124     3.308 r  P_OBUF[8]_inst_i_17/O
                         net (fo=4, routed)           1.056     4.365    P_OBUF[8]_inst_i_17_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.150     4.515 f  P_OBUF[8]_inst_i_16/O
                         net (fo=3, routed)           0.820     5.335    P_OBUF[8]_inst_i_16_n_0
    SLICE_X4Y16          LUT3 (Prop_lut3_I2_O)        0.328     5.663 r  P_OBUF[8]_inst_i_9/O
                         net (fo=1, routed)           0.670     6.333    P_OBUF[8]_inst_i_9_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     6.457 r  P_OBUF[8]_inst_i_3/O
                         net (fo=3, routed)           0.664     7.121    P_OBUF[8]_inst_i_3_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     7.245 r  P_OBUF[10]_inst_i_4/O
                         net (fo=4, routed)           0.542     7.787    P_OBUF[10]_inst_i_4_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  P_OBUF[13]_inst_i_3/O
                         net (fo=3, routed)           0.802     8.714    P_OBUF[13]_inst_i_3_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.838 r  P_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.862    10.700    P_OBUF[13]
    U18                  OBUF (Prop_obuf_I_O)         2.589    13.289 r  P_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.289    P[13]
    U18                                                               r  P[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            P[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.216ns  (logic 4.630ns (35.036%)  route 8.585ns (64.964%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    R18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  a_IBUF[4]_inst/O
                         net (fo=25, routed)          2.254     3.184    a_IBUF[4]
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.124     3.308 r  P_OBUF[8]_inst_i_17/O
                         net (fo=4, routed)           1.056     4.365    P_OBUF[8]_inst_i_17_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.150     4.515 f  P_OBUF[8]_inst_i_16/O
                         net (fo=3, routed)           0.820     5.335    P_OBUF[8]_inst_i_16_n_0
    SLICE_X4Y16          LUT3 (Prop_lut3_I2_O)        0.328     5.663 r  P_OBUF[8]_inst_i_9/O
                         net (fo=1, routed)           0.670     6.333    P_OBUF[8]_inst_i_9_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     6.457 r  P_OBUF[8]_inst_i_3/O
                         net (fo=3, routed)           0.664     7.121    P_OBUF[8]_inst_i_3_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     7.245 r  P_OBUF[10]_inst_i_4/O
                         net (fo=4, routed)           0.816     8.061    P_OBUF[10]_inst_i_4_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.185 r  P_OBUF[15]_inst_i_5/O
                         net (fo=2, routed)           0.592     8.778    P_OBUF[15]_inst_i_5_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.124     8.902 r  P_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.712    10.614    P_OBUF[15]
    T18                  OBUF (Prop_obuf_I_O)         2.602    13.216 r  P_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.216    P[15]
    T18                                                               r  P[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            P[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.096ns  (logic 4.629ns (35.346%)  route 8.467ns (64.654%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    R18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  a_IBUF[4]_inst/O
                         net (fo=25, routed)          2.254     3.184    a_IBUF[4]
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.124     3.308 r  P_OBUF[8]_inst_i_17/O
                         net (fo=4, routed)           1.056     4.365    P_OBUF[8]_inst_i_17_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.150     4.515 f  P_OBUF[8]_inst_i_16/O
                         net (fo=3, routed)           0.820     5.335    P_OBUF[8]_inst_i_16_n_0
    SLICE_X4Y16          LUT3 (Prop_lut3_I2_O)        0.328     5.663 r  P_OBUF[8]_inst_i_9/O
                         net (fo=1, routed)           0.670     6.333    P_OBUF[8]_inst_i_9_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     6.457 r  P_OBUF[8]_inst_i_3/O
                         net (fo=3, routed)           0.664     7.121    P_OBUF[8]_inst_i_3_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     7.245 r  P_OBUF[10]_inst_i_4/O
                         net (fo=4, routed)           0.816     8.061    P_OBUF[10]_inst_i_4_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.185 r  P_OBUF[15]_inst_i_5/O
                         net (fo=2, routed)           0.321     8.506    P_OBUF[15]_inst_i_5_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I2_O)        0.124     8.630 r  P_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.865    10.496    P_OBUF[14]
    U17                  OBUF (Prop_obuf_I_O)         2.600    13.096 r  P_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.096    P[14]
    U17                                                               r  P[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.774ns  (logic 4.744ns (37.139%)  route 8.030ns (62.861%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    R18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  a_IBUF[4]_inst/O
                         net (fo=25, routed)          2.254     3.184    a_IBUF[4]
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.124     3.308 r  P_OBUF[8]_inst_i_17/O
                         net (fo=4, routed)           1.056     4.365    P_OBUF[8]_inst_i_17_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.150     4.515 f  P_OBUF[8]_inst_i_16/O
                         net (fo=3, routed)           0.820     5.335    P_OBUF[8]_inst_i_16_n_0
    SLICE_X4Y16          LUT3 (Prop_lut3_I2_O)        0.328     5.663 r  P_OBUF[8]_inst_i_9/O
                         net (fo=1, routed)           0.670     6.333    P_OBUF[8]_inst_i_9_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     6.457 r  P_OBUF[8]_inst_i_3/O
                         net (fo=3, routed)           0.664     7.121    P_OBUF[8]_inst_i_3_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     7.245 r  P_OBUF[10]_inst_i_4/O
                         net (fo=4, routed)           0.542     7.787    P_OBUF[10]_inst_i_4_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.148     7.935 r  P_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.023     9.959    P_OBUF[10]
    W16                  OBUF (Prop_obuf_I_O)         2.816    12.774 r  P_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.774    P[10]
    W16                                                               r  P[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            P[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.410ns  (logic 4.501ns (36.269%)  route 7.909ns (63.731%))
  Logic Levels:           8  (IBUF=1 LUT3=2 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    R18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  a_IBUF[4]_inst/O
                         net (fo=25, routed)          2.254     3.184    a_IBUF[4]
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.124     3.308 r  P_OBUF[8]_inst_i_17/O
                         net (fo=4, routed)           1.056     4.365    P_OBUF[8]_inst_i_17_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.150     4.515 f  P_OBUF[8]_inst_i_16/O
                         net (fo=3, routed)           0.820     5.335    P_OBUF[8]_inst_i_16_n_0
    SLICE_X4Y16          LUT3 (Prop_lut3_I2_O)        0.328     5.663 r  P_OBUF[8]_inst_i_9/O
                         net (fo=1, routed)           0.670     6.333    P_OBUF[8]_inst_i_9_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     6.457 r  P_OBUF[8]_inst_i_3/O
                         net (fo=3, routed)           0.664     7.121    P_OBUF[8]_inst_i_3_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     7.245 r  P_OBUF[10]_inst_i_4/O
                         net (fo=4, routed)           0.540     7.785    P_OBUF[10]_inst_i_4_n_0
    SLICE_X2Y17          LUT3 (Prop_lut3_I0_O)        0.124     7.909 r  P_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.904     9.813    P_OBUF[9]
    W17                  OBUF (Prop_obuf_I_O)         2.596    12.410 r  P_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.410    P[9]
    W17                                                               r  P[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.935ns  (logic 4.621ns (38.718%)  route 7.314ns (61.282%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    L17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  b_IBUF[1]_inst/O
                         net (fo=20, routed)          2.446     3.407    b_IBUF[1]
    SLICE_X2Y15          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  P_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.513     4.044    P_OBUF[6]_inst_i_6_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I2_O)        0.116     4.160 r  P_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.802     4.962    P_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I4_O)        0.356     5.318 r  P_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.498     5.816    P_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.326     6.142 r  P_OBUF[8]_inst_i_4/O
                         net (fo=3, routed)           0.993     7.135    P_OBUF[8]_inst_i_4_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.259 r  P_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.062     9.321    P_OBUF[8]
    V15                  OBUF (Prop_obuf_I_O)         2.614    11.935 r  P_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.935    P[8]
    V15                                                               r  P[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.908ns  (logic 4.379ns (36.774%)  route 7.529ns (63.226%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    R18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  a_IBUF[4]_inst/O
                         net (fo=25, routed)          2.254     3.184    a_IBUF[4]
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.124     3.308 r  P_OBUF[8]_inst_i_17/O
                         net (fo=4, routed)           1.056     4.365    P_OBUF[8]_inst_i_17_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.150     4.515 f  P_OBUF[8]_inst_i_16/O
                         net (fo=3, routed)           0.820     5.335    P_OBUF[8]_inst_i_16_n_0
    SLICE_X4Y16          LUT3 (Prop_lut3_I2_O)        0.328     5.663 r  P_OBUF[8]_inst_i_9/O
                         net (fo=1, routed)           0.670     6.333    P_OBUF[8]_inst_i_9_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     6.457 r  P_OBUF[8]_inst_i_3/O
                         net (fo=3, routed)           0.666     7.123    P_OBUF[8]_inst_i_3_n_0
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.124     7.247 r  P_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.062     9.310    P_OBUF[7]
    W15                  OBUF (Prop_obuf_I_O)         2.599    11.908 r  P_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.908    P[7]
    W15                                                               r  P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.053ns  (logic 4.490ns (40.620%)  route 6.563ns (59.380%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    L17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  b_IBUF[1]_inst/O
                         net (fo=20, routed)          2.446     3.407    b_IBUF[1]
    SLICE_X2Y15          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  P_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.513     4.044    P_OBUF[6]_inst_i_6_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I2_O)        0.116     4.160 r  P_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.802     4.962    P_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I4_O)        0.356     5.318 r  P_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.886     6.203    P_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.326     6.529 r  P_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.917     8.446    P_OBUF[6]
    W13                  OBUF (Prop_obuf_I_O)         2.607    11.053 r  P_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.053    P[6]
    W13                                                               r  P[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.325ns (58.662%)  route 0.933ns (41.338%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  a_IBUF[0]_inst/O
                         net (fo=23, routed)          0.420     0.586    a_IBUF[0]
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.045     0.631 r  P_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.513     1.144    P_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         1.114     2.258 r  P_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.258    P[2]
    V13                                                               r  P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.334ns (57.861%)  route 0.972ns (42.139%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  a_IBUF[0]_inst/O
                         net (fo=23, routed)          0.528     0.694    a_IBUF[0]
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.045     0.739 r  P_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.443     1.182    P_OBUF[6]
    W13                  OBUF (Prop_obuf_I_O)         1.124     2.306 r  P_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.306    P[6]
    W13                                                               r  P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            P[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.371ns (57.675%)  route 1.006ns (42.325%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b[6]
    N19                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  b_IBUF[6]_inst/O
                         net (fo=27, routed)          0.591     0.753    b_IBUF[6]
    SLICE_X0Y18          LUT6 (Prop_lut6_I1_O)        0.045     0.798 r  P_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.058     0.855    P_OBUF[15]_inst_i_7_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.900 r  P_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.258    P_OBUF[15]
    T18                  OBUF (Prop_obuf_I_O)         1.119     2.376 r  P_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.376    P[15]
    T18                                                               r  P[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.325ns (55.651%)  route 1.056ns (44.349%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  a_IBUF[0]_inst/O
                         net (fo=23, routed)          0.608     0.773    a_IBUF[0]
    SLICE_X0Y15          LUT5 (Prop_lut5_I1_O)        0.045     0.818 r  P_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.448     1.266    P_OBUF[5]
    W14                  OBUF (Prop_obuf_I_O)         1.115     2.381 r  P_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.381    P[5]
    W14                                                               r  P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.328ns (54.674%)  route 1.101ns (45.326%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    W18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  a_IBUF[1]_inst/O
                         net (fo=28, routed)          0.587     0.755    a_IBUF[1]
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.045     0.800 r  P_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.514     1.314    P_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.115     2.429 r  P_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.429    P[3]
    U16                                                               r  P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            P[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.478ns  (logic 1.367ns (55.163%)  route 1.111ns (44.837%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    R18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  a_IBUF[4]_inst/O
                         net (fo=25, routed)          0.538     0.697    a_IBUF[4]
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.742 r  P_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.168     0.911    P_OBUF[14]_inst_i_2_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.045     0.956 r  P_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.361    P_OBUF[14]
    U17                  OBUF (Prop_obuf_I_O)         1.117     2.478 r  P_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.478    P[14]
    U17                                                               r  P[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.321ns (51.136%)  route 1.262ns (48.864%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  a_IBUF[0]_inst/O
                         net (fo=23, routed)          0.757     0.923    a_IBUF[0]
    SLICE_X0Y14          LUT4 (Prop_lut4_I2_O)        0.045     0.968 r  P_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.505     1.473    P_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.111     2.584 r  P_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.584    P[1]
    V14                                                               r  P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.389ns (53.669%)  route 1.199ns (46.331%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    W18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  a_IBUF[1]_inst/O
                         net (fo=28, routed)          0.541     0.708    a_IBUF[1]
    SLICE_X4Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.753 r  P_OBUF[8]_inst_i_3/O
                         net (fo=3, routed)           0.155     0.908    P_OBUF[8]_inst_i_3_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.045     0.953 r  P_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.503     1.457    P_OBUF[8]
    V15                  OBUF (Prop_obuf_I_O)         1.131     2.588 r  P_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.588    P[8]
    V15                                                               r  P[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.589ns  (logic 1.374ns (53.053%)  route 1.216ns (46.947%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    W18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  a_IBUF[1]_inst/O
                         net (fo=28, routed)          0.648     0.816    a_IBUF[1]
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.861 r  P_OBUF[8]_inst_i_5/O
                         net (fo=3, routed)           0.064     0.925    P_OBUF[8]_inst_i_5_n_0
    SLICE_X3Y16          LUT4 (Prop_lut4_I2_O)        0.045     0.970 r  P_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.503     1.473    P_OBUF[7]
    W15                  OBUF (Prop_obuf_I_O)         1.116     2.589 r  P_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.589    P[7]
    W15                                                               r  P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            P[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.356ns (52.351%)  route 1.234ns (47.649%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    R18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  a_IBUF[4]_inst/O
                         net (fo=25, routed)          0.476     0.635    a_IBUF[4]
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.680 r  P_OBUF[15]_inst_i_3/O
                         net (fo=4, routed)           0.350     1.031    P_OBUF[15]_inst_i_3_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.076 r  P_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.408     1.484    P_OBUF[13]
    U18                  OBUF (Prop_obuf_I_O)         1.106     2.590 r  P_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.590    P[13]
    U18                                                               r  P[13] (OUT)
  -------------------------------------------------------------------    -------------------





