Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter xsthdpdir set to ./_cg/_dbg/Figura_xsd


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: ./_cg/_dbg/Figura.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "./_cg/_dbg/Figura.prj"
Input Format                       : VHDL

---- Target Parameters
Output Format                      : NGC
Output File Name                   : "./_cg/_dbg/Figura.ngc"
Target Device                      : xc6vlx75t-3ff484

---- Source Options
Work Library                       : work
Entity Name                        : Figura
Architecture Name                  : virtex6
Top Module Name                    : Figura
Resource Sharing                   : NO

---- Target Options
Add IO Buffers                     : NO
Register Duplication               : NO

---- General Options
Bus Delimiter                      : <>
Library Search Order               : "./_cg/_dbg/_default.lso"
Keep Hierarchy                     : NO

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\dist_mem_gen_v7_2\dist_mem_utils.vhd" into library dist_mem_gen_v7_2
Parsing package <dist_mem_utils>.
Parsing package body <dist_mem_utils>.
Parsing VHDL file "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\dist_mem_gen_v7_2\dist_mem_comps.vhd" into library dist_mem_gen_v7_2
Parsing package <dist_mem_comps>.
Parsing VHDL file "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\dist_mem_gen_v7_2\rom\rom.vhd" into library dist_mem_gen_v7_2
Parsing entity <rom>.
Parsing architecture <rtl> of entity <rom>.
Parsing VHDL file "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\dist_mem_gen_v7_2\spram\spram.vhd" into library dist_mem_gen_v7_2
Parsing entity <spram>.
Parsing architecture <rtl> of entity <spram>.
Parsing VHDL file "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\dist_mem_gen_v7_2\dpram\dpram.vhd" into library dist_mem_gen_v7_2
Parsing entity <dpram>.
Parsing architecture <rtl> of entity <dpram>.
Parsing VHDL file "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\dist_mem_gen_v7_2\sdpram\sdpram.vhd" into library dist_mem_gen_v7_2
Parsing entity <sdpram>.
Parsing architecture <rtl> of entity <sdpram>.
Parsing VHDL file "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\dist_mem_gen_v7_2\srlram\srl_block.vhd" into library dist_mem_gen_v7_2
Parsing entity <srl_block>.
Parsing architecture <rtl> of entity <srl_block>.
Parsing VHDL file "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\dist_mem_gen_v7_2\srlram\srlram.vhd" into library dist_mem_gen_v7_2
Parsing entity <srlram>.
Parsing architecture <rtl> of entity <srlram>.
Parsing VHDL file "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\dist_mem_gen_v7_2\dist_mem_gen_v7_2_xst_comp.vhd" into library dist_mem_gen_v7_2
Parsing package <dist_mem_gen_v7_2_xst_comp>.
Parsing VHDL file "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\dist_mem_gen_v7_2\dist_mem_gen_v7_2_xst.vhd" into library dist_mem_gen_v7_2
Parsing entity <dist_mem_gen_v7_2_xst>.
Parsing architecture <rtl> of entity <dist_mem_gen_v7_2_xst>.
Parsing VHDL file "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\dist_mem_gen_v7_2\dist_mem_gen_v7_2.vhd" into library dist_mem_gen_v7_2
Parsing entity <dist_mem_gen_v7_2>.
Parsing architecture <xilinx> of entity <dist_mem_gen_v7_2>.
Parsing VHDL file "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\Figura.vhd" into library work
Parsing entity <Figura>.
Parsing architecture <virtex6> of entity <figura>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Figura> (architecture <virtex6>) from library <work>.

Elaborating entity <dist_mem_gen_v7_2> (architecture <xilinx>) with generics from library <dist_mem_gen_v7_2>.

Elaborating entity <dist_mem_gen_v7_2_xst> (architecture <rtl>) with generics from library <dist_mem_gen_v7_2>.
WARNING:HDLCompiler:321 - "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\dist_mem_gen_v7_2\dist_mem_gen_v7_2_xst.vhd" Line 145: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\dist_mem_gen_v7_2\dist_mem_gen_v7_2_xst.vhd" Line 164: Assignment to gnd_bus ignored, since the identifier is never used

Elaborating entity <rom> (architecture <rtl>) with generics from library <dist_mem_gen_v7_2>.
WARNING:HDLCompiler:634 - "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\dist_mem_gen_v7_2\dist_mem_gen_v7_2.vhd" Line 164: Net <gnd> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\dist_mem_gen_v7_2\dist_mem_gen_v7_2.vhd" Line 165: Net <gnd_bus[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\dist_mem_gen_v7_2\dist_mem_gen_v7_2.vhd" Line 166: Net <vcc> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Figura>.
    Related source file is "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\Figura.vhd".
INFO:Xst:3210 - "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\Figura.vhd" line 115: Output port <dpo> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\Figura.vhd" line 115: Output port <qdpo> of the instance <U0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Figura> synthesized.

Synthesizing Unit <dist_mem_gen_v7_2>.
    Related source file is "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\dist_mem_gen_v7_2\dist_mem_gen_v7_2.vhd".
        c_family = "virtex6"
        c_addr_width = 10
        c_default_data = "0"
        c_depth = 1024
        c_has_clk = 1
        c_has_d = 0
        c_has_dpo = 0
        c_has_dpra = 0
        c_has_i_ce = 0
        c_has_qdpo = 0
        c_has_qdpo_ce = 0
        c_has_qdpo_clk = 0
        c_has_qdpo_rst = 0
        c_has_qdpo_srst = 0
        c_has_qspo = 1
        c_has_qspo_ce = 0
        c_has_qspo_rst = 0
        c_has_qspo_srst = 0
        c_has_spo = 1
        c_has_spra = 0
        c_has_we = 0
        c_mem_init_file = "no_coe_file_loaded"
        c_elaboration_dir = "C:/Users/luna/Desktop/SpaceInvaders/tmp/_cg/"
        c_mem_type = 0
        c_pipeline_stages = 0
        c_qce_joined = 0
        c_qualify_we = 0
        c_read_mif = 0
        c_reg_a_d_inputs = 1
        c_reg_dpra_input = 0
        c_sync_enable = 1
        c_width = 32
        c_parser_type = 1
WARNING:Xst:647 - Input <d> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dpra> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spra> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qspo_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qdpo_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qdpo_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qspo_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qdpo_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qspo_srst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qdpo_srst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <gnd_bus<31:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gnd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <vcc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <dist_mem_gen_v7_2> synthesized.

Synthesizing Unit <dist_mem_gen_v7_2_xst>.
    Related source file is "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\dist_mem_gen_v7_2\dist_mem_gen_v7_2_xst.vhd".
        c_family = "virtex6"
        c_addr_width = 10
        c_default_data = "0"
        c_depth = 1024
        c_has_clk = 1
        c_has_d = 0
        c_has_dpo = 0
        c_has_dpra = 0
        c_has_i_ce = 0
        c_has_qdpo = 0
        c_has_qdpo_ce = 0
        c_has_qdpo_clk = 0
        c_has_qdpo_rst = 0
        c_has_qdpo_srst = 0
        c_has_qspo = 1
        c_has_qspo_ce = 0
        c_has_qspo_rst = 0
        c_has_qspo_srst = 0
        c_has_spo = 1
        c_has_spra = 0
        c_has_we = 0
        c_mem_init_file = "no_coe_file_loaded"
        c_elaboration_dir = "C:/Users/luna/Desktop/SpaceInvaders/tmp/_cg/"
        c_mem_type = 0
        c_pipeline_stages = 0
        c_qce_joined = 0
        c_qualify_we = 0
        c_read_mif = 0
        c_reg_a_d_inputs = 1
        c_reg_dpra_input = 0
        c_sync_enable = 1
        c_width = 32
        c_parser_type = 0
WARNING:Xst:647 - Input <d> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dpra> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spra> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qdpo_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qdpo_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qdpo_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qdpo_srst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dpo> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <qdpo> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <dist_mem_gen_v7_2_xst> synthesized.

Synthesizing Unit <rom>.
    Related source file is "C:\Users\luna\Desktop\SpaceInvaders\tmp\_cg\_dbg\dist_mem_gen_v7_2\rom\rom.vhd".
        c_addr_width = 10
        c_depth = 1024
        c_width = 32
        c_default_data = "0"
        c_mem_init_file = "no_coe_file_loaded"
        c_elaboration_dir = "C:/Users/luna/Desktop/SpaceInvaders/tmp/_cg/"
        c_read_mif = 0
        c_reg_a_d_inputs = 1
        c_has_clk = 1
        c_has_qspo_ce = 0
        c_has_qspo_rst = 0
        c_has_qspo_srst = 0
        c_has_spo = 1
        c_has_qspo = 1
        c_sync_enable = 1
        c_parser_type = 0
    Set property "rom_extract = yes" for signal <spo_int>.
    Set property "rom_style = distributed" for signal <spo_int>.
WARNING:Xst:647 - Input <qspo_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qspo_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qspo_srst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    WARNING:Xst:2404 -  FFs/Latches <ce_reg<0:0>> (without init value) have a constant value of 1 in block <rom>.
    WARNING:Xst:2404 -  FFs/Latches <qspo_int<31:0>> (without init value) have a constant value of 0 in block <rom>.
    Summary:
	no macro.
Unit <rom> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Figura> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block Figura, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Figura.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1
#      GND                         : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx75tff484-3 


Slice Logic Utilization: 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      0
   Number with an unused Flip Flop:       0  out of      0         
   Number with an unused LUT:             0  out of      0         
   Number of fully used LUT-FF pairs:     0  out of      0         
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          75
 Number of bonded IOBs:                   0  out of    240     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.31 secs
 
--> 

Total memory usage is 296796 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :    2 (   0 filtered)

