<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/hsail/insts/mem.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_03f472ecb374fe3232f14867de362360.html">hsail</a></li><li class="navelem"><a class="el" href="dir_9bcfb723c74d6727651a53e00cf31100.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mem.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2hsail_2insts_2mem_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012-2015 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * For use for simulation and test purposes only</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name of the copyright holder nor the names of its contributors</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * may be used to endorse or promote products derived from this software</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * without specific prior written permission.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * Author: Steve Reinhardt</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __ARCH_HSAIL_INSTS_MEM_HH__</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define __ARCH_HSAIL_INSTS_MEM_HH__</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &lt;type_traits&gt;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="decl_8hh.html">arch/hsail/insts/decl.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2hsail_2insts_2gpu__static__inst_8hh.html">arch/hsail/insts/gpu_static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="operand_8hh.html">arch/hsail/operand.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="compute__unit_8hh.html">gpu-compute/compute_unit.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceHsailISA.html">HsailISA</a></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classHsailISA_1_1MemInst.html">   48</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classHsailISA_1_1MemInst.html">MemInst</a></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    {</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classHsailISA_1_1MemInst.html#a2298048d02de7f13dcdfea6e2daed109">   51</a></span>&#160;        <a class="code" href="classHsailISA_1_1MemInst.html#a2298048d02de7f13dcdfea6e2daed109">MemInst</a>() : <a class="code" href="classHsailISA_1_1MemInst.html#a739f3925be130e82d8fe2010b3d39691">size</a>(0), <a class="code" href="classHsailISA_1_1MemInst.html#a5c2c8b3a1c2a9d30804c31c53eeeecfb">addr_operand</a>(nullptr) { }</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classHsailISA_1_1MemInst.html#a89dc92580806e1509e5ea1b79e632649">   53</a></span>&#160;        <a class="code" href="classHsailISA_1_1MemInst.html#a89dc92580806e1509e5ea1b79e632649">MemInst</a>(Enums::MemType m_type)</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        {</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;            <span class="keywordflow">if</span> (m_type == Enums::M_U64 ||</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                m_type == Enums::M_S64 ||</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                m_type == Enums::M_F64) {</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                <a class="code" href="classHsailISA_1_1MemInst.html#a739f3925be130e82d8fe2010b3d39691">size</a> = 8;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (m_type == Enums::M_U32 ||</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                       m_type == Enums::M_S32 ||</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                       m_type == Enums::M_F32) {</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                <a class="code" href="classHsailISA_1_1MemInst.html#a739f3925be130e82d8fe2010b3d39691">size</a> = 4;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (m_type == Enums::M_U16 ||</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                       m_type == Enums::M_S16 ||</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                       m_type == Enums::M_F16) {</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                <a class="code" href="classHsailISA_1_1MemInst.html#a739f3925be130e82d8fe2010b3d39691">size</a> = 2;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                <a class="code" href="classHsailISA_1_1MemInst.html#a739f3925be130e82d8fe2010b3d39691">size</a> = 1;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;            }</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;            <a class="code" href="classHsailISA_1_1MemInst.html#a5c2c8b3a1c2a9d30804c31c53eeeecfb">addr_operand</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        }</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classHsailISA_1_1MemInst.html#a4172070b8fbfff1bbf40d7fcd56364b7">   75</a></span>&#160;        <a class="code" href="classHsailISA_1_1MemInst.html#a4172070b8fbfff1bbf40d7fcd56364b7">init_addr</a>(<a class="code" href="classAddrOperandBase.html">AddrOperandBase</a> *_addr_operand)</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        {</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            <a class="code" href="classHsailISA_1_1MemInst.html#a5c2c8b3a1c2a9d30804c31c53eeeecfb">addr_operand</a> = _addr_operand;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      <span class="keyword">private</span>:</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classHsailISA_1_1MemInst.html#a739f3925be130e82d8fe2010b3d39691">   81</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1MemInst.html#a739f3925be130e82d8fe2010b3d39691">size</a>;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classHsailISA_1_1MemInst.html#a5c2c8b3a1c2a9d30804c31c53eeeecfb">   82</a></span>&#160;        <a class="code" href="classAddrOperandBase.html">AddrOperandBase</a> *<a class="code" href="classHsailISA_1_1MemInst.html#a5c2c8b3a1c2a9d30804c31c53eeeecfb">addr_operand</a>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classHsailISA_1_1MemInst.html#a139f0aaead5741ed3da0f11048d9b3f7">   85</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1MemInst.html#a139f0aaead5741ed3da0f11048d9b3f7">getMemOperandSize</a>() { <span class="keywordflow">return</span> <a class="code" href="classHsailISA_1_1MemInst.html#a739f3925be130e82d8fe2010b3d39691">size</a>; }</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classHsailISA_1_1MemInst.html#a3d39de29f337bdbd3ea1686cb51b5e61">   86</a></span>&#160;        <a class="code" href="classAddrOperandBase.html">AddrOperandBase</a> *<a class="code" href="classHsailISA_1_1MemInst.html#a3d39de29f337bdbd3ea1686cb51b5e61">getAddressOperand</a>() { <span class="keywordflow">return</span> <a class="code" href="classHsailISA_1_1MemInst.html#a5c2c8b3a1c2a9d30804c31c53eeeecfb">addr_operand</a>; }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    };</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> DestOperandType, <span class="keyword">typename</span> AddrOperandType&gt;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdaInstBase.html">   90</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classHsailISA_1_1LdaInstBase.html">LdaInstBase</a> : <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1HsailGPUStaticInst.html">HsailGPUStaticInst</a></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    {</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdaInstBase.html#ae7db4c67935ac0d3cba8c0e52baaec48">   93</a></span>&#160;        <span class="keyword">typename</span> DestOperandType::DestOperand <a class="code" href="classHsailISA_1_1LdaInstBase.html#ae7db4c67935ac0d3cba8c0e52baaec48">dest</a>;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdaInstBase.html#a31c4c75246ab4e7e7dd31377a0bbe8ec">   94</a></span>&#160;        AddrOperandType <a class="code" href="classHsailISA_1_1LdaInstBase.html#a31c4c75246ab4e7e7dd31377a0bbe8ec">addr</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdaInstBase.html#adae1c30b5e92d11a240e6210af3ae963">   96</a></span>&#160;        <a class="code" href="classHsailISA_1_1LdaInstBase.html#adae1c30b5e92d11a240e6210af3ae963">LdaInstBase</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                    <span class="keyword">const</span> <span class="keywordtype">char</span> *_opcode)</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;           : <a class="code" href="classHsailISA_1_1HsailGPUStaticInst.html">HsailGPUStaticInst</a>(obj, _opcode)</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        {</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;            <span class="keyword">using namespace </span><a class="code" href="namespaceBrig.html">Brig</a>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;            setFlag(ALU);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;            <span class="keywordtype">unsigned</span> op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>, 0);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;            dest.init(op_offs, obj);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;            op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>, 1);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            addr.init(op_offs, obj);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        }</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdaInstBase.html#a7a53048caef64df9b239448fe8cd63d4">  110</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1LdaInstBase.html#a7a53048caef64df9b239448fe8cd63d4">numSrcRegOperands</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keyword">        </span>{ <span class="keywordflow">return</span>(this-&gt;addr.isVectorRegister()); }</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdaInstBase.html#ac859c3e3b4d989d7aea7860e090ed1a0">  112</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1LdaInstBase.html#ac859c3e3b4d989d7aea7860e090ed1a0">numDstRegOperands</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="keyword">        </span>{ <span class="keywordflow">return</span> dest.isVectorRegister(); }</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdaInstBase.html#a8c02a66a314eb23a297ca7c9021e3095">  114</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1LdaInstBase.html#a8c02a66a314eb23a297ca7c9021e3095">isVectorRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            <span class="keywordflow">return</span>((operandIndex == 0) ? dest.isVectorRegister() :</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                   this-&gt;addr.isVectorRegister());</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        }</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdaInstBase.html#afc191f5337d25e1f9c2de69fe524964e">  120</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1LdaInstBase.html#afc191f5337d25e1f9c2de69fe524964e">isCondRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;            <span class="keywordflow">return</span>((operandIndex == 0) ? dest.isCondRegister() :</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                   this-&gt;addr.isCondRegister());</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        }</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdaInstBase.html#aa1d462172aeab9cc038e84868288c333">  126</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1LdaInstBase.html#aa1d462172aeab9cc038e84868288c333">isScalarRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;            <span class="keywordflow">return</span>((operandIndex == 0) ? dest.isScalarRegister() :</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                   this-&gt;addr.isScalarRegister());</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        }</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdaInstBase.html#ae21771a36779bf593a3546f833a8aeba">  132</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1LdaInstBase.html#ae21771a36779bf593a3546f833a8aeba">isSrcOperand</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;            <span class="keywordflow">if</span> (operandIndex &gt; 0)</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                <span class="keywordflow">return</span>(this-&gt;addr.isVectorRegister());</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        }</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdaInstBase.html#afcbfd01a07dcaf727352d58ec0bbace3">  139</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1LdaInstBase.html#afcbfd01a07dcaf727352d58ec0bbace3">isDstOperand</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            <span class="keywordflow">return</span>(operandIndex == 0);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        }</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdaInstBase.html#a022b0ddb48378047d3333e66d2294f29">  143</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1LdaInstBase.html#a022b0ddb48378047d3333e66d2294f29">getOperandSize</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;            <span class="keywordflow">return</span>((operandIndex == 0) ? dest.opSize() :</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                   this-&gt;addr.opSize());</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        }</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdaInstBase.html#a2508e6c20c7d4cb756e41bf82f22b55d">  150</a></span>&#160;        <a class="code" href="classHsailISA_1_1LdaInstBase.html#a2508e6c20c7d4cb756e41bf82f22b55d">getRegisterIndex</a>(<span class="keywordtype">int</span> operandIndex, <a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)<span class="keyword"> override</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            <span class="keywordflow">return</span>((operandIndex == 0) ? dest.regIndex() :</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                   this-&gt;addr.regIndex());</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        }</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdaInstBase.html#a7102669083385031beb0334dd594da2a">  156</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1LdaInstBase.html#a7102669083385031beb0334dd594da2a">getNumOperands</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;            <span class="keywordflow">if</span> (this-&gt;addr.isVectorRegister())</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;            <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        }</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    };</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> DestDataType, <span class="keyword">typename</span> AddrOperandType&gt;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdaInst.html">  165</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classHsailISA_1_1LdaInst.html">LdaInst</a> :</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1LdaInstBase.html">LdaInstBase</a>&lt;typename DestDataType::OperandType, AddrOperandType&gt;,</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1MemInst.html">MemInst</a></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    {</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        <span class="keywordtype">void</span> generateDisassembly();</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdaInst.html#a0bcf7c94c68c58f678feb14f7fec38b0">  172</a></span>&#160;        <a class="code" href="classHsailISA_1_1LdaInst.html#a0bcf7c94c68c58f678feb14f7fec38b0">LdaInst</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj,</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                        <span class="keyword">const</span> <span class="keywordtype">char</span> *_opcode)</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;            : <a class="code" href="classHsailISA_1_1LdaInstBase.html">LdaInstBase</a>&lt;typename DestDataType::OperandType,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                          AddrOperandType&gt;(ib, obj, _opcode)</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        {</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            <a class="code" href="classHsailISA_1_1MemInst.html#a4172070b8fbfff1bbf40d7fcd56364b7">init_addr</a>(&amp;this-&gt;<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        }</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <span class="keywordtype">void</span> execute(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    };</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> DataType&gt;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="classGPUStaticInst.html">GPUStaticInst</a>*</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="namespaceHsailISA.html#a1801ee9476c0d1611ecab8a2a602dadd">  185</a></span>&#160;    <a class="code" href="namespaceHsailISA.html#a1801ee9476c0d1611ecab8a2a602dadd">decodeLda</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj)</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    {</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        <span class="keywordtype">unsigned</span> op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>, 1);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <a class="code" href="classBrigRegOperandInfo.html">BrigRegOperandInfo</a> regDataType = <a class="code" href="operand_8cc.html#ae0ac71fd39b385f582ba03dd0f79fd0e">findRegDataType</a>(op_offs, obj);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <span class="keywordflow">if</span> (regDataType.<a class="code" href="classBrigRegOperandInfo.html#a5ac610280c354b6b96b058c94e1f34d7">kind</a> == <a class="code" href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a38d7c728711d20528cf8c8650f4b994e">Brig::BRIG_KIND_OPERAND_ADDRESS</a>) {</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classHsailISA_1_1LdaInst.html">LdaInst&lt;DataType, NoRegAddrOperand&gt;</a>(ib, obj, <span class="stringliteral">&quot;ldas&quot;</span>);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (regDataType.<a class="code" href="classBrigRegOperandInfo.html#a5ac610280c354b6b96b058c94e1f34d7">kind</a> == <a class="code" href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a1d45270659a47663834df7d74fd62b44">Brig::BRIG_KIND_OPERAND_REGISTER</a>) {</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;            <span class="comment">// V2/V4 not allowed</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;            <span class="keywordflow">switch</span> (regDataType.<a class="code" href="classBrigRegOperandInfo.html#a3d5f1cfa1332b797b1cf5f1b18889ad0">regKind</a>) {</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#ac4720fd38d5c7859817dca036bd67b97a71f3763fd680ef204b50d82e74059f1d">Brig::BRIG_REGISTER_KIND_SINGLE</a>:</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classHsailISA_1_1LdaInst.html">LdaInst&lt;DataType, SRegAddrOperand&gt;</a>(ib, obj, <span class="stringliteral">&quot;ldas&quot;</span>);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#ac4720fd38d5c7859817dca036bd67b97aee5f19db15eb17b1a1995b41dac74ea5">Brig::BRIG_REGISTER_KIND_DOUBLE</a>:</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classHsailISA_1_1LdaInst.html">LdaInst&lt;DataType, DRegAddrOperand&gt;</a>(ib, obj, <span class="stringliteral">&quot;ldas&quot;</span>);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Bad ldas register operand type %d\n&quot;</span>, regDataType.<a class="code" href="classBrigRegOperandInfo.html#a39cda85bcc9fda00d7d18554398c955b">type</a>);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;            }</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Bad ldas register operand kind %d\n&quot;</span>, regDataType.<a class="code" href="classBrigRegOperandInfo.html#a5ac610280c354b6b96b058c94e1f34d7">kind</a>);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        }</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    }</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> MemOperandType, <span class="keyword">typename</span> DestOperandType,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;             <span class="keyword">typename</span> AddrOperandType&gt;</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInstBase.html">  209</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classHsailISA_1_1LdInstBase.html">LdInstBase</a> : <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1HsailGPUStaticInst.html">HsailGPUStaticInst</a></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    {</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInstBase.html#afdec11ed842e6c438ccfbff480d8d58c">  212</a></span>&#160;        <a class="code" href="namespaceBrig.html#a5794ce8ddf5d20f942a9e042db592838">Brig::BrigWidth8_t</a> <a class="code" href="classHsailISA_1_1LdInstBase.html#afdec11ed842e6c438ccfbff480d8d58c">width</a>;</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInstBase.html#afa8773f08c757981a9d90d59d21dc6d0">  213</a></span>&#160;        <span class="keyword">typename</span> DestOperandType::DestOperand <a class="code" href="classHsailISA_1_1LdInstBase.html#afa8773f08c757981a9d90d59d21dc6d0">dest</a>;</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInstBase.html#a64c1f930d66a1482ba2f4952a7340fae">  214</a></span>&#160;        AddrOperandType <a class="code" href="classHsailISA_1_1LdInstBase.html#a64c1f930d66a1482ba2f4952a7340fae">addr</a>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInstBase.html#abefe70029fafbcecdc6cb319ea847c12">  216</a></span>&#160;        <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841">Brig::BrigSegment</a> <a class="code" href="classHsailISA_1_1LdInstBase.html#abefe70029fafbcecdc6cb319ea847c12">segment</a>;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInstBase.html#a883e154464452ae3abd69eef18b7fe1d">  217</a></span>&#160;        <a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00">Brig::BrigMemoryOrder</a> <a class="code" href="classHsailISA_1_1LdInstBase.html#a883e154464452ae3abd69eef18b7fe1d">memoryOrder</a>;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInstBase.html#a92faddcd554c1f4b44dc7d239da89473">  218</a></span>&#160;        <a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7">Brig::BrigMemoryScope</a> <a class="code" href="classHsailISA_1_1LdInstBase.html#a92faddcd554c1f4b44dc7d239da89473">memoryScope</a>;</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInstBase.html#a79069c66c4b07af48ad9ce6179e2b351">  219</a></span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1LdInstBase.html#a79069c66c4b07af48ad9ce6179e2b351">equivClass</a>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInstBase.html#a02068c3fe6e84fe84dd26dea24765fc8">  221</a></span>&#160;        <a class="code" href="classHsailISA_1_1LdInstBase.html#a02068c3fe6e84fe84dd26dea24765fc8">LdInstBase</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                   <span class="keyword">const</span> <span class="keywordtype">char</span> *_opcode)</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;           : <a class="code" href="classHsailISA_1_1HsailGPUStaticInst.html">HsailGPUStaticInst</a>(obj, _opcode)</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        {</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;            <span class="keyword">using namespace </span><a class="code" href="namespaceBrig.html">Brig</a>;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;            setFlag(MemoryRef);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;            setFlag(Load);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;            <span class="keywordflow">if</span> (ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a1b20a501f92d890e70e6229f89f962a9">opcode</a> == <a class="code" href="namespaceBrig.html#a6a864102c33799368758cf53da405764a9915b485f34ebe0e3efe29550b9d4c15">BRIG_OPCODE_LD</a>) {</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                <span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstMem.html">BrigInstMem</a> *ldst = (<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstMem.html">BrigInstMem</a>*)ib;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                segment = (<a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841">BrigSegment</a>)ldst-&gt;<a class="code" href="structBrig_1_1BrigInstMem.html#a169460a95effb80c28a4e69937dfeac1">segment</a>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                memoryOrder = <a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00af10556c05d54e82480275825c6f26ac7">BRIG_MEMORY_ORDER_NONE</a>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                memoryScope = <a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a798c96598e0ec87a81bf08219b100142">BRIG_MEMORY_SCOPE_NONE</a>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                equivClass = ldst-&gt;<a class="code" href="structBrig_1_1BrigInstMem.html#af524810ad4d5ea5e922cdcde66544b7c">equivClass</a>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                width = ldst-&gt;<a class="code" href="structBrig_1_1BrigInstMem.html#adaf6c438e01821562c995ae6cdfc0731">width</a>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                <span class="keywordtype">unsigned</span> op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>, 0);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                <span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigBase.html">Brig::BrigOperand</a> *brigOp = obj-&gt;<a class="code" href="classBrigObject.html#a8c95ee6f3f2c8b19688ae4f95f9363da">getOperand</a>(op_offs);</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                <span class="keywordflow">if</span> (brigOp-&gt;<a class="code" href="structBrig_1_1BrigBase.html#a3a43ef7d0fa1e9bb86234448c3f583ee">kind</a> == <a class="code" href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a1d45270659a47663834df7d74fd62b44">BRIG_KIND_OPERAND_REGISTER</a>)</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                    dest.init(op_offs, obj);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>, 1);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                addr.init(op_offs, obj);</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                <span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstAtomic.html">BrigInstAtomic</a> *<a class="code" href="namespaceArmISA.html#a8728270df2de2c2b050d8218731304ec">at</a> = (<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstAtomic.html">BrigInstAtomic</a>*)ib;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                segment = (<a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841">BrigSegment</a>)at-&gt;<a class="code" href="structBrig_1_1BrigInstAtomic.html#a26a2a4eb8e7654e888a6fb26c8cf03ff">segment</a>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                memoryOrder = (<a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00">BrigMemoryOrder</a>)at-&gt;<a class="code" href="structBrig_1_1BrigInstAtomic.html#af606749217152f011e083e228d262d3c">memoryOrder</a>;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                memoryScope = (<a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7">BrigMemoryScope</a>)at-&gt;<a class="code" href="structBrig_1_1BrigInstAtomic.html#a0b85b2da149069ddaf1e58f1a6805167">memoryScope</a>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                equivClass = 0;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                width = <a class="code" href="namespaceBrig.html#aaacbe4fabb80e52ffc0ec15216de2a98a05a82779a5c5c7212ba2c74c07e326a4">BRIG_WIDTH_1</a>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                <span class="keywordtype">unsigned</span> op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>, 0);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                <span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigBase.html">Brig::BrigOperand</a> *brigOp = obj-&gt;<a class="code" href="classBrigObject.html#a8c95ee6f3f2c8b19688ae4f95f9363da">getOperand</a>(op_offs);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                <span class="keywordflow">if</span> (brigOp-&gt;<a class="code" href="structBrig_1_1BrigBase.html#a3a43ef7d0fa1e9bb86234448c3f583ee">kind</a> == <a class="code" href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a1d45270659a47663834df7d74fd62b44">BRIG_KIND_OPERAND_REGISTER</a>)</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                    dest.init(op_offs, obj);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>,1);</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                addr.init(op_offs, obj);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;            }</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;            <span class="keywordflow">switch</span> (memoryOrder) {</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00af10556c05d54e82480275825c6f26ac7">BRIG_MEMORY_ORDER_NONE</a>:</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                setFlag(NoOrder);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00a898e4951595f595010679e3dbc0ffa9d">BRIG_MEMORY_ORDER_RELAXED</a>:</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                setFlag(RelaxedOrder);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00a2fe9a4ea21a13faf1f5a816b30a04de7">BRIG_MEMORY_ORDER_SC_ACQUIRE</a>:</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                setFlag(Acquire);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00a2a69818b05180f065ae1275159f334f6">BRIG_MEMORY_ORDER_SC_RELEASE</a>:</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                setFlag(Release);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00aaf3099ec00697c7e36bd9b383d2cd5b6">BRIG_MEMORY_ORDER_SC_ACQUIRE_RELEASE</a>:</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                setFlag(AcquireRelease);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;LdInst has bad memory order type\n&quot;</span>);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;            }</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;            <span class="keywordflow">switch</span> (memoryScope) {</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a798c96598e0ec87a81bf08219b100142">BRIG_MEMORY_SCOPE_NONE</a>:</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                setFlag(NoScope);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a6964a96f51bdf3cdaa3447b7b61aed74">BRIG_MEMORY_SCOPE_WORKITEM</a>:</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                setFlag(WorkitemScope);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a91fd1ee222e4d3d60b866e82a0a99a26">BRIG_MEMORY_SCOPE_WORKGROUP</a>:</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                setFlag(WorkgroupScope);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a8aa57fe864b8b2cb453fc075233bd074">BRIG_MEMORY_SCOPE_AGENT</a>:</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                setFlag(DeviceScope);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a01e83f68026c2481ebe4feb8c6b890f7">BRIG_MEMORY_SCOPE_SYSTEM</a>:</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                setFlag(SystemScope);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;LdInst has bad memory scope type\n&quot;</span>);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;            }</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;            <span class="keywordflow">switch</span> (segment) {</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a13eb0943c3ea24e3d0b37f93a045bbb3">BRIG_SEGMENT_GLOBAL</a>:</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                setFlag(GlobalSegment);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a29920c038956b7b828d68a8ed5743d9e">BRIG_SEGMENT_GROUP</a>:</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                setFlag(GroupSegment);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841ae1371f792917f8174da38fe7f7b78004">BRIG_SEGMENT_PRIVATE</a>:</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                setFlag(PrivateSegment);</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a6776981ec5485192c8c2540a360fffb3">BRIG_SEGMENT_READONLY</a>:</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                setFlag(ReadOnlySegment);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a56202d4ea548cd3eba62f82de3d0a706">BRIG_SEGMENT_SPILL</a>:</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                setFlag(SpillSegment);</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a02f8ed89c8ece0530462eb6a332b6837">BRIG_SEGMENT_FLAT</a>:</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                setFlag(Flat);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a822dbc2b70eab6842d6b4c196e158076">BRIG_SEGMENT_KERNARG</a>:</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                setFlag(KernArgSegment);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a49836b8d5e5ac120d9cfe0b6e7622325">BRIG_SEGMENT_ARG</a>:</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                setFlag(ArgSegment);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Ld: segment %d not supported\n&quot;</span>, segment);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;            }</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        }</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInstBase.html#a07a4b45a77de8ec5845ad797ca6a06ca">  335</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1LdInstBase.html#a07a4b45a77de8ec5845ad797ca6a06ca">numSrcRegOperands</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="keyword">        </span>{ <span class="keywordflow">return</span>(this-&gt;addr.isVectorRegister()); }</div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInstBase.html#ab57249bf9ab6bf6a28ab71173ae9649a">  337</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1LdInstBase.html#ab57249bf9ab6bf6a28ab71173ae9649a">numDstRegOperands</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> dest.isVectorRegister(); }</div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInstBase.html#a7d84e4f2ba5084882038a6170e9939ef">  338</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1LdInstBase.html#a7d84e4f2ba5084882038a6170e9939ef">getNumOperands</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;            <span class="keywordflow">if</span> (this-&gt;addr.isVectorRegister())</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        }</div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInstBase.html#a059b5ec4b4b1465636b97be1e7db72a9">  345</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1LdInstBase.html#a059b5ec4b4b1465636b97be1e7db72a9">isVectorRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;            <span class="keywordflow">return</span>((operandIndex == 0) ? dest.isVectorRegister() :</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                   this-&gt;addr.isVectorRegister());</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        }</div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInstBase.html#a79e393b719115e420d6f3b8d23cc930f">  351</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1LdInstBase.html#a79e393b719115e420d6f3b8d23cc930f">isCondRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;            <span class="keywordflow">return</span>((operandIndex == 0) ? dest.isCondRegister() :</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                   this-&gt;addr.isCondRegister());</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        }</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInstBase.html#a1173497f297a9add8e43a3d3861d3ae7">  357</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1LdInstBase.html#a1173497f297a9add8e43a3d3861d3ae7">isScalarRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;            <span class="keywordflow">return</span>((operandIndex == 0) ? dest.isScalarRegister() :</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                   this-&gt;addr.isScalarRegister());</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        }</div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInstBase.html#a942d45145073e01e7745102a7f28f478">  363</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1LdInstBase.html#a942d45145073e01e7745102a7f28f478">isSrcOperand</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;            <span class="keywordflow">if</span> (operandIndex &gt; 0)</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                <span class="keywordflow">return</span>(this-&gt;addr.isVectorRegister());</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        }</div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInstBase.html#aab4220a509b80292e906fbb9293a1e17">  370</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1LdInstBase.html#aab4220a509b80292e906fbb9293a1e17">isDstOperand</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;            <span class="keywordflow">return</span>(operandIndex == 0);</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        }</div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInstBase.html#a834fc2d417fed008182880889f4d9195">  375</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1LdInstBase.html#a834fc2d417fed008182880889f4d9195">getOperandSize</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;            <span class="keywordflow">return</span>((operandIndex == 0) ? dest.opSize() :</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                   this-&gt;addr.opSize());</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        }</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInstBase.html#ab49d0826adbdecf04e3f0d153355b904">  382</a></span>&#160;        <a class="code" href="classHsailISA_1_1LdInstBase.html#ab49d0826adbdecf04e3f0d153355b904">getRegisterIndex</a>(<span class="keywordtype">int</span> operandIndex, <a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)<span class="keyword"> override</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;            <span class="keywordflow">return</span>((operandIndex == 0) ? dest.regIndex() :</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                   this-&gt;addr.regIndex());</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        }</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    };</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> MemDataType, <span class="keyword">typename</span> DestDataType,</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;             <span class="keyword">typename</span> AddrOperandType&gt;</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInst.html">  392</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classHsailISA_1_1LdInst.html">LdInst</a> :</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1LdInstBase.html">LdInstBase</a>&lt;typename MemDataType::CType,</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                          typename DestDataType::OperandType, AddrOperandType&gt;,</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1MemInst.html">MemInst</a></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    {</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInst.html#acc9ceed2a01264ec87f41f865da32ac2">  397</a></span>&#160;        <span class="keyword">typename</span> DestDataType::OperandType::DestOperand dest_vect[4];</div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInst.html#ad76e1fb22aea269ddfdce8e100a528c3">  398</a></span>&#160;        uint16_t <a class="code" href="classHsailISA_1_1LdInst.html#ad76e1fb22aea269ddfdce8e100a528c3">num_dest_operands</a>;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        <span class="keywordtype">void</span> generateDisassembly() <span class="keyword">override</span>;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInst.html#ae260531842a34dc227133f691457d1b6">  402</a></span>&#160;        <a class="code" href="classHsailISA_1_1LdInst.html#ae260531842a34dc227133f691457d1b6">LdInst</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj,</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;               <span class="keyword">const</span> <span class="keywordtype">char</span> *_opcode)</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;            : <a class="code" href="classHsailISA_1_1LdInstBase.html">LdInstBase</a>&lt;typename MemDataType::CType,</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                         typename DestDataType::OperandType,</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                         AddrOperandType&gt;(ib, obj, _opcode),</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;              <a class="code" href="classHsailISA_1_1MemInst.html">MemInst</a>(MemDataType::memType)</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        {</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;            <a class="code" href="classHsailISA_1_1MemInst.html#a4172070b8fbfff1bbf40d7fcd56364b7">init_addr</a>(&amp;this-&gt;<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;            <span class="keywordtype">unsigned</span> op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>,0);</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;            <span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigBase.html">Brig::BrigOperand</a> *brigOp = obj-&gt;<a class="code" href="classBrigObject.html#a8c95ee6f3f2c8b19688ae4f95f9363da">getOperand</a>(op_offs);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;            <span class="keywordflow">if</span> (brigOp-&gt;<a class="code" href="structBrig_1_1BrigBase.html#a3a43ef7d0fa1e9bb86234448c3f583ee">kind</a> == <a class="code" href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a7f3be610c4ec80c53fd86d596ec7a0e0">Brig::BRIG_KIND_OPERAND_OPERAND_LIST</a>) {</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                <span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigOperandOperandList.html">Brig::BrigOperandOperandList</a> *brigRegVecOp =</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                    (<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigOperandOperandList.html">Brig::BrigOperandOperandList</a>*)brigOp;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                num_dest_operands =</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                    *((<span class="keywordtype">unsigned</span>*)obj-&gt;<a class="code" href="classBrigObject.html#ab1918c74f5276d1353b39436282f64c2">getData</a>(brigRegVecOp-&gt;<a class="code" href="structBrig_1_1BrigOperandOperandList.html#a9d46f4a1032a8b55ba8c9c8ad1688974">elements</a>)) / 4;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                assert(num_dest_operands &lt;= 4);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                num_dest_operands = 1;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;            }</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;            <span class="keywordflow">if</span> (num_dest_operands &gt; 1) {</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;                assert(brigOp-&gt;<a class="code" href="structBrig_1_1BrigBase.html#a3a43ef7d0fa1e9bb86234448c3f583ee">kind</a> == <a class="code" href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a7f3be610c4ec80c53fd86d596ec7a0e0">Brig::BRIG_KIND_OPERAND_OPERAND_LIST</a>);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; num_dest_operands; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                    dest_vect[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].init_from_vect(op_offs, obj, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                }</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;            }</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        }</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInst.html#ae752d4488aa9a8b96d8b6f118f77f36f">  436</a></span>&#160;        <a class="code" href="classHsailISA_1_1LdInst.html#ae752d4488aa9a8b96d8b6f118f77f36f">initiateAcc</a>(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)<span class="keyword"> override</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;            <span class="keyword">typedef</span> <span class="keyword">typename</span> MemDataType::CType c0;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;            gpuDynInst-&gt;statusBitVector = gpuDynInst-&gt;exec_mask;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;            <span class="keywordflow">if</span> (num_dest_operands &gt; 1) {</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; gpuDynInst-&gt;computeUnit()-&gt;wfSize(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                    <span class="keywordflow">if</span> (gpuDynInst-&gt;exec_mask[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>])</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                        gpuDynInst-&gt;statusVector.push_back(num_dest_operands);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                    <span class="keywordflow">else</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                        gpuDynInst-&gt;statusVector.push_back(0);</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;            }</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a> = 0; <a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a> &lt; num_dest_operands; ++<a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a>) {</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                c0 *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a> = &amp;((c0*)gpuDynInst-&gt;d_data)</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                    [<a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a> * gpuDynInst-&gt;computeUnit()-&gt;wfSize()];</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; gpuDynInst-&gt;computeUnit()-&gt;wfSize(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                    <span class="keywordflow">if</span> (gpuDynInst-&gt;exec_mask[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]) {</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = gpuDynInst-&gt;addr[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] + <a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a> * <span class="keyword">sizeof</span>(c0);</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                        <span class="keywordflow">if</span> (this-&gt;isLocalMem()) {</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                            <span class="comment">// load from shared memory</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;                            *d = gpuDynInst-&gt;wavefront()-&gt;ldsChunk-&gt;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;                                read&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                            <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> req = std::make_shared&lt;Request&gt;(0,</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                                <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, <span class="keyword">sizeof</span>(c0), 0,</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                                gpuDynInst-&gt;computeUnit()-&gt;masterId(),</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                                0, gpuDynInst-&gt;wfDynId);</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                            gpuDynInst-&gt;setRequestFlags(req);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                            <a class="code" href="classPacket.html">PacketPtr</a> pkt = <span class="keyword">new</span> <a class="code" href="namespaceProbePoints.html#ad737652905dacb8536adf3c5c4051bc4">Packet</a>(req, <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16">MemCmd::ReadReq</a>);</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                            pkt-&gt;<a class="code" href="classPacket.html#afe77e06caa81808b679abf9291dfc44f">dataStatic</a>(d);</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                            <span class="keywordflow">if</span> (gpuDynInst-&gt;computeUnit()-&gt;shader-&gt;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;                                separate_acquire_release &amp;&amp;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                                gpuDynInst-&gt;isAcquire()) {</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                                <span class="comment">// if this load has acquire semantics,</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                                <span class="comment">// set the response continuation function</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                                <span class="comment">// to perform an Acquire request</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                                gpuDynInst-&gt;execContinuation =</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                                    &amp;<a class="code" href="classGPUStaticInst.html#ac984ce52031d6672ca8d3633476ad857">GPUStaticInst::execLdAcq</a>;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                                gpuDynInst-&gt;useContinuation = <span class="keyword">true</span>;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                                <span class="comment">// the request will be finished when</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;                                <span class="comment">// the load completes</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                                gpuDynInst-&gt;useContinuation = <span class="keyword">false</span>;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                            }</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                            <span class="comment">// translation is performed in sendRequest()</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                            gpuDynInst-&gt;computeUnit()-&gt;sendRequest(gpuDynInst,</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                                                                   <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, pkt);</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                        }</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                    }</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                    ++<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                }</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;            }</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;            gpuDynInst-&gt;updateStats();</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        }</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInst.html#a093f4c124a7ff1e1b54ead663fbcab8b">  501</a></span>&#160;        <a class="code" href="classHsailISA_1_1LdInst.html#a093f4c124a7ff1e1b54ead663fbcab8b">completeAcc</a>(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)<span class="keyword"> override</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;            <span class="keyword">typedef</span> <span class="keyword">typename</span> MemDataType::CType c1;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;            constexpr <span class="keywordtype">bool</span> is_vt_32 = DestDataType::vgprType == <a class="code" href="gpu__dyn__inst_8hh.html#aeb7fbeeb68e2e48723a8cfb0b21a8765a46e8afeb4397c5ab922c8b6b6c3bec06">VT_32</a>;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;            <span class="keyword">typedef</span> <span class="keyword">typename</span> std::conditional&lt;is_vt_32,</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;                <span class="keyword">typename</span> std::conditional&lt;std::is_floating_point&lt;c1&gt;::value,</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;                    float, <span class="keyword">typename</span> std::conditional&lt;std::is_signed&lt;c1&gt;::value,</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;                    int32_t, uint32_t&gt;<a class="code" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">::type</a>&gt;<a class="code" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">::type</a>,</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;                <span class="keyword">typename</span> std::conditional&lt;std::is_floating_point&lt;c1&gt;::value,</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;                    double, <span class="keyword">typename</span> std::conditional&lt;std::is_signed&lt;c1&gt;::value,</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                    int64_t, uint64_t&gt;::type&gt;::type&gt;::type c0;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;            <a class="code" href="classWavefront.html">Wavefront</a> *<a class="code" href="namespaceMipsISA.html#abbf89a8639f14e61b3b9a72ea14a06a8">w</a> = gpuDynInst-&gt;wavefront();</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;            <a class="code" href="classstd_1_1vector.html">std::vector&lt;uint32_t&gt;</a> regVec;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;            <span class="comment">// iterate over number of destination register operands since</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;            <span class="comment">// this is a load</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a> = 0; <a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a> &lt; num_dest_operands; ++<a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a>) {</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                assert((<span class="keyword">sizeof</span>(c1) * num_dest_operands)</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                       &lt;= <a class="code" href="compute__unit_8hh.html#a9935398ae33efea638acbccbe3235149">MAX_WIDTH_FOR_MEM_INST</a>);</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                <span class="keywordtype">int</span> dst = this-&gt;dest.regIndex() + <a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;                <span class="keywordflow">if</span> (num_dest_operands &gt; <a class="code" href="compute__unit_8hh.html#a8a78fff9294052a31cb1c6168c2a9ef7">MAX_REGS_FOR_NON_VEC_MEM_INST</a>)</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                    dst = dest_vect[<a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a>].regIndex();</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;                <span class="comment">// virtual-&gt;physical VGPR mapping</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;                <span class="keywordtype">int</span> physVgpr = w-&gt;<a class="code" href="classWavefront.html#ac4c81c2070e71d1a02bdc3830ad72f18">remap</a>(dst, <span class="keyword">sizeof</span>(c0), 1);</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                <span class="comment">// save the physical VGPR index</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                regVec.push_back(physVgpr);</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                c1 *p1 =</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                    &amp;((c1*)gpuDynInst-&gt;d_data)[<a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a> * w-&gt;<a class="code" href="classWavefront.html#ae0651630713cafebaabfcb4cb2fdf6c7">computeUnit</a>-&gt;<a class="code" href="classComputeUnit.html#ada7957bc1e5a7d9c862a1c81b4055aaa">wfSize</a>()];</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; w-&gt;<a class="code" href="classWavefront.html#ae0651630713cafebaabfcb4cb2fdf6c7">computeUnit</a>-&gt;<a class="code" href="classComputeUnit.html#ada7957bc1e5a7d9c862a1c81b4055aaa">wfSize</a>(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                    <span class="keywordflow">if</span> (gpuDynInst-&gt;exec_mask[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]) {</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;                        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUReg, <span class="stringliteral">&quot;CU%d, WF[%d][%d], lane %d: &quot;</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;                                <span class="stringliteral">&quot;$%s%d &lt;- %d global ld done (src = wavefront &quot;</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;                                <span class="stringliteral">&quot;ld inst)\n&quot;</span>, w-&gt;<a class="code" href="classWavefront.html#ae0651630713cafebaabfcb4cb2fdf6c7">computeUnit</a>-&gt;<a class="code" href="classComputeUnit.html#a8f614c41caa2ce9eb8ea8e022866f23c">cu_id</a>, w-&gt;<a class="code" href="classWavefront.html#a82ea7df77b7edd98f56d4241ec933d76">simdId</a>,</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;                                w-&gt;<a class="code" href="classWavefront.html#a95cc60ad40ab4180b870be62bb564c2e">wfSlotId</a>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <span class="keyword">sizeof</span>(c0) == 4 ? <span class="stringliteral">&quot;s&quot;</span> : <span class="stringliteral">&quot;d&quot;</span>,</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                                dst, *p1);</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;                        <span class="comment">// write the value into the physical VGPR. This is a</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;                        <span class="comment">// purely functional operation. No timing is modeled.</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                        w-&gt;<a class="code" href="classWavefront.html#ae0651630713cafebaabfcb4cb2fdf6c7">computeUnit</a>-&gt;<a class="code" href="classComputeUnit.html#a2b64c52a2dd14737dd65123c70d3da97">vrf</a>[w-&gt;<a class="code" href="classWavefront.html#a82ea7df77b7edd98f56d4241ec933d76">simdId</a>]-&gt;write&lt;c0&gt;(physVgpr,</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;                                                                    *p1, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;                    }</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;                    ++p1;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;                }</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;            }</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;            <span class="comment">// Schedule the write operation of the load data on the VRF.</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;            <span class="comment">// This simply models the timing aspect of the VRF write operation.</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;            <span class="comment">// It does not modify the physical VGPR.</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;            <span class="keywordtype">int</span> loadVrfBankConflictCycles = gpuDynInst-&gt;computeUnit()-&gt;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                vrf[w-&gt;<a class="code" href="classWavefront.html#a82ea7df77b7edd98f56d4241ec933d76">simdId</a>]-&gt;exec(gpuDynInst-&gt;seqNum(), <a class="code" href="namespaceMipsISA.html#abbf89a8639f14e61b3b9a72ea14a06a8">w</a>, regVec,</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                                     <span class="keyword">sizeof</span>(c0), gpuDynInst-&gt;time);</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;            <span class="keywordflow">if</span> (this-&gt;isGlobalMem()) {</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;                gpuDynInst-&gt;computeUnit()-&gt;globalMemoryPipe</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                    .incLoadVRFBankConflictCycles(loadVrfBankConflictCycles);</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;                assert(this-&gt;isLocalMem());</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;                gpuDynInst-&gt;computeUnit()-&gt;localMemoryPipe</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;                    .incLoadVRFBankConflictCycles(loadVrfBankConflictCycles);</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;            }</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;        }</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;      <span class="keyword">private</span>:</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInst.html#ae491c93de432921a76180189798558b3">  582</a></span>&#160;        <a class="code" href="classHsailISA_1_1LdInst.html#ae491c93de432921a76180189798558b3">execLdAcq</a>(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)<span class="keyword"> override</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;            <span class="comment">// after the load has complete and if the load has acquire</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;            <span class="comment">// semantics, issue an acquire request.</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;            <span class="keywordflow">if</span> (!this-&gt;isLocalMem()) {</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;                <span class="keywordflow">if</span> (gpuDynInst-&gt;computeUnit()-&gt;shader-&gt;separate_acquire_release</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;                    &amp;&amp; gpuDynInst-&gt;isAcquire()) {</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;                    gpuDynInst-&gt;statusBitVector = <a class="code" href="gpu-compute_2misc_8hh.html#a3bbe609e2c3c2987d3e7bd41ca65636f">VectorMask</a>(1);</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;                    gpuDynInst-&gt;useContinuation = <span class="keyword">false</span>;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                    <span class="comment">// create request</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;                    <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> req = std::make_shared&lt;Request&gt;(0, 0, 0, 0,</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;                                  gpuDynInst-&gt;computeUnit()-&gt;masterId(),</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                                  0, gpuDynInst-&gt;wfDynId);</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;                    req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27aaf47e6c5f68306617e83fcb45ffc7661">Request::ACQUIRE</a>);</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                    gpuDynInst-&gt;computeUnit()-&gt;injectGlobalMemFence(gpuDynInst, <span class="keyword">false</span>, req);</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                }</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;            }</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;        }</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInst.html#aa0ca8dfb594ab21d9a0abd5a53c5fd7b">  602</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1LdInst.html#aa0ca8dfb594ab21d9a0abd5a53c5fd7b">isVectorRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;            <span class="keywordflow">if</span> ((num_dest_operands != getNumOperands()) &amp;&amp;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                (operandIndex == (getNumOperands()-1)))</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;                <span class="keywordflow">return</span>(this-&gt;<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>.isVectorRegister());</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;            <span class="keywordflow">if</span> (num_dest_operands &gt; 1) {</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;                <span class="keywordflow">return</span> dest_vect[operandIndex].isVectorRegister();</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;            }</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (num_dest_operands == 1) {</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="classHsailISA_1_1LdInstBase.html">LdInstBase</a>&lt;<span class="keyword">typename</span> MemDataType::CType,</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;                       <span class="keyword">typename</span> DestDataType::OperandType,</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;                       AddrOperandType&gt;::dest.<a class="code" href="classHsailISA_1_1LdInstBase.html#a059b5ec4b4b1465636b97be1e7db72a9">isVectorRegister</a>();</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;            }</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;        }</div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInst.html#afe5f71dc2ddfd929364ede3f5d3abe6a">  618</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1LdInst.html#afe5f71dc2ddfd929364ede3f5d3abe6a">isCondRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;            <span class="keywordflow">if</span> ((num_dest_operands != getNumOperands()) &amp;&amp;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;                (operandIndex == (getNumOperands()-1)))</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;                <span class="keywordflow">return</span>(this-&gt;<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>.isCondRegister());</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;            <span class="keywordflow">if</span> (num_dest_operands &gt; 1)</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;                <span class="keywordflow">return</span> dest_vect[operandIndex].isCondRegister();</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (num_dest_operands == 1)</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="classHsailISA_1_1LdInstBase.html">LdInstBase</a>&lt;<span class="keyword">typename</span> MemDataType::CType,</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                       <span class="keyword">typename</span> DestDataType::OperandType,</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;                       AddrOperandType&gt;::dest.<a class="code" href="classHsailISA_1_1LdInstBase.html#a79e393b719115e420d6f3b8d23cc930f">isCondRegister</a>();</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        }</div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInst.html#ac5abcc32643c5f649c4ae78aa0d44118">  632</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1LdInst.html#ac5abcc32643c5f649c4ae78aa0d44118">isScalarRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;            <span class="keywordflow">if</span> ((num_dest_operands != getNumOperands()) &amp;&amp;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;                (operandIndex == (getNumOperands()-1)))</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;                <span class="keywordflow">return</span>(this-&gt;<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>.isScalarRegister());</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;            <span class="keywordflow">if</span> (num_dest_operands &gt; 1)</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;                <span class="keywordflow">return</span> dest_vect[operandIndex].isScalarRegister();</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (num_dest_operands == 1)</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="classHsailISA_1_1LdInstBase.html">LdInstBase</a>&lt;<span class="keyword">typename</span> MemDataType::CType,</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;                       <span class="keyword">typename</span> DestDataType::OperandType,</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;                       AddrOperandType&gt;::dest.<a class="code" href="classHsailISA_1_1LdInstBase.html#a1173497f297a9add8e43a3d3861d3ae7">isScalarRegister</a>();</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        }</div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInst.html#ad04d5f2ee98643ec8bbbe729296df9fc">  646</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1LdInst.html#ad04d5f2ee98643ec8bbbe729296df9fc">isSrcOperand</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;            <span class="keywordflow">if</span> ((num_dest_operands != getNumOperands()) &amp;&amp;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;                (operandIndex == (getNumOperands()-1)))</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;                <span class="keywordflow">return</span>(this-&gt;<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>.isVectorRegister());</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;        }</div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInst.html#a4c43758597355e93ad197272cdbe286f">  654</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1LdInst.html#a4c43758597355e93ad197272cdbe286f">isDstOperand</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;            <span class="keywordflow">if</span> ((num_dest_operands != getNumOperands()) &amp;&amp;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;                (operandIndex == (getNumOperands()-1)))</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        }</div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInst.html#a0ea6c2b53eef101dc1f18ae9f43f4465">  662</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1LdInst.html#a0ea6c2b53eef101dc1f18ae9f43f4465">getOperandSize</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;            <span class="keywordflow">if</span> ((num_dest_operands != getNumOperands()) &amp;&amp;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;                (operandIndex == (getNumOperands()-1)))</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;                <span class="keywordflow">return</span>(this-&gt;<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>.opSize());</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;            <span class="keywordflow">if</span> (num_dest_operands &gt; 1)</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;                <span class="keywordflow">return</span>(dest_vect[operandIndex].opSize());</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (num_dest_operands == 1)</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;                <span class="keywordflow">return</span>(<a class="code" href="classHsailISA_1_1LdInstBase.html">LdInstBase</a>&lt;<span class="keyword">typename</span> MemDataType::CType,</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;                       <span class="keyword">typename</span> DestDataType::OperandType,</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;                       AddrOperandType&gt;::dest.opSize());</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;            <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;        }</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInst.html#a8b8b3622ffd5f2549f30fba3fe9ccd25">  677</a></span>&#160;        <a class="code" href="classHsailISA_1_1LdInst.html#a8b8b3622ffd5f2549f30fba3fe9ccd25">getRegisterIndex</a>(<span class="keywordtype">int</span> operandIndex, <a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)<span class="keyword"> override</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;            <span class="keywordflow">if</span> ((num_dest_operands != getNumOperands()) &amp;&amp;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;                (operandIndex == (getNumOperands()-1)))</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;                <span class="keywordflow">return</span>(this-&gt;<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>.regIndex());</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;            <span class="keywordflow">if</span> (num_dest_operands &gt; 1)</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;                <span class="keywordflow">return</span>(dest_vect[operandIndex].regIndex());</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (num_dest_operands == 1)</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;                <span class="keywordflow">return</span>(<a class="code" href="classHsailISA_1_1LdInstBase.html">LdInstBase</a>&lt;<span class="keyword">typename</span> MemDataType::CType,</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;                       <span class="keyword">typename</span> DestDataType::OperandType,</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;                       AddrOperandType&gt;::dest.regIndex());</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;            <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;        }</div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="classHsailISA_1_1LdInst.html#ad74aa6c72a6957e18c55a7c1bbdfc944">  691</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1LdInst.html#ad74aa6c72a6957e18c55a7c1bbdfc944">getNumOperands</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;            <span class="keywordflow">if</span> (this-&gt;<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>.isVectorRegister() || this-&gt;<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>.isScalarRegister())</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                <span class="keywordflow">return</span>(num_dest_operands+1);</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;                <span class="keywordflow">return</span>(num_dest_operands);</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        }</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        <span class="keywordtype">void</span> execute(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst) <span class="keyword">override</span>;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    };</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> MemDT, <span class="keyword">typename</span> DestDT&gt;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <a class="code" href="classGPUStaticInst.html">GPUStaticInst</a>*</div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="namespaceHsailISA.html#a8d13771200ec8a6393f30e66f70e8c28">  703</a></span>&#160;    <a class="code" href="namespaceHsailISA.html#a8d13771200ec8a6393f30e66f70e8c28">decodeLd2</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj)</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    {</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;        <span class="keywordtype">unsigned</span> op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>,1);</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;        <a class="code" href="classBrigRegOperandInfo.html">BrigRegOperandInfo</a> tmp = <a class="code" href="operand_8cc.html#ae0ac71fd39b385f582ba03dd0f79fd0e">findRegDataType</a>(op_offs, obj);</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;        <span class="keywordflow">if</span> (tmp.<a class="code" href="classBrigRegOperandInfo.html#a5ac610280c354b6b96b058c94e1f34d7">kind</a> == <a class="code" href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a38d7c728711d20528cf8c8650f4b994e">Brig::BRIG_KIND_OPERAND_ADDRESS</a>) {</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classHsailISA_1_1LdInst.html">LdInst&lt;MemDT, DestDT, NoRegAddrOperand&gt;</a>(ib, obj, <span class="stringliteral">&quot;ld&quot;</span>);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tmp.<a class="code" href="classBrigRegOperandInfo.html#a5ac610280c354b6b96b058c94e1f34d7">kind</a> == <a class="code" href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a1d45270659a47663834df7d74fd62b44">Brig::BRIG_KIND_OPERAND_REGISTER</a> ||</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;                   tmp.<a class="code" href="classBrigRegOperandInfo.html#a5ac610280c354b6b96b058c94e1f34d7">kind</a> == <a class="code" href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a7f3be610c4ec80c53fd86d596ec7a0e0">Brig::BRIG_KIND_OPERAND_OPERAND_LIST</a>) {</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;            <span class="keywordflow">switch</span> (tmp.<a class="code" href="classBrigRegOperandInfo.html#a3d5f1cfa1332b797b1cf5f1b18889ad0">regKind</a>) {</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#ac4720fd38d5c7859817dca036bd67b97a71f3763fd680ef204b50d82e74059f1d">Brig::BRIG_REGISTER_KIND_SINGLE</a>:</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classHsailISA_1_1LdInst.html">LdInst</a>&lt;MemDT, DestDT,</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                                  <a class="code" href="classRegAddrOperand.html">SRegAddrOperand</a>&gt;(ib, obj, <span class="stringliteral">&quot;ld&quot;</span>);</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#ac4720fd38d5c7859817dca036bd67b97aee5f19db15eb17b1a1995b41dac74ea5">Brig::BRIG_REGISTER_KIND_DOUBLE</a>:</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classHsailISA_1_1LdInst.html">LdInst</a>&lt;MemDT, DestDT,</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;                                  <a class="code" href="classRegAddrOperand.html">DRegAddrOperand</a>&gt;(ib, obj, <span class="stringliteral">&quot;ld&quot;</span>);</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;                <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Bad ld register operand type %d\n&quot;</span>, tmp.<a class="code" href="classBrigRegOperandInfo.html#a3d5f1cfa1332b797b1cf5f1b18889ad0">regKind</a>);</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;            }</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;            <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Bad ld register operand kind %d\n&quot;</span>, tmp.<a class="code" href="classBrigRegOperandInfo.html#a5ac610280c354b6b96b058c94e1f34d7">kind</a>);</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        }</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    }</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> MemDT&gt;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <a class="code" href="classGPUStaticInst.html">GPUStaticInst</a>*</div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="namespaceHsailISA.html#aa3cbca5c05b4e859aff674aa7d1459ac">  729</a></span>&#160;    <a class="code" href="namespaceHsailISA.html#aa3cbca5c05b4e859aff674aa7d1459ac">decodeLd</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj)</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    {</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;        <span class="keywordtype">unsigned</span> op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>,0);</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;        <a class="code" href="classBrigRegOperandInfo.html">BrigRegOperandInfo</a> dest = <a class="code" href="operand_8cc.html#ae0ac71fd39b385f582ba03dd0f79fd0e">findRegDataType</a>(op_offs, obj);</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;        assert(dest.<a class="code" href="classBrigRegOperandInfo.html#a5ac610280c354b6b96b058c94e1f34d7">kind</a> == <a class="code" href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a1d45270659a47663834df7d74fd62b44">Brig::BRIG_KIND_OPERAND_REGISTER</a> ||</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;               dest.<a class="code" href="classBrigRegOperandInfo.html#a5ac610280c354b6b96b058c94e1f34d7">kind</a> == <a class="code" href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a7f3be610c4ec80c53fd86d596ec7a0e0">Brig::BRIG_KIND_OPERAND_OPERAND_LIST</a>);</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;        <span class="keywordflow">switch</span>(dest.<a class="code" href="classBrigRegOperandInfo.html#a3d5f1cfa1332b797b1cf5f1b18889ad0">regKind</a>) {</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#ac4720fd38d5c7859817dca036bd67b97a71f3763fd680ef204b50d82e74059f1d">Brig::BRIG_REGISTER_KIND_SINGLE</a>:</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;            <span class="keywordflow">switch</span> (ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a32a9a381ec3859a2e2cc797dc2b17c70">type</a>) {</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842eab9af269d8bd55cefd27236870d886809">Brig::BRIG_TYPE_B8</a>:</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea2467dac42f11fd7175d967b8340cbc27">Brig::BRIG_TYPE_B16</a>:</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea91021be2b1c2ef97ccff8b6393474a31">Brig::BRIG_TYPE_B32</a>:</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;                <span class="keywordflow">return</span> decodeLd2&lt;MemDT, B32&gt;(ib, obj);</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea7fc35cba3f1e485362956dbd86c86fe8">Brig::BRIG_TYPE_U8</a>:</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea7a406c0e5b1682eafaf4fddaf4a9e9a4">Brig::BRIG_TYPE_U16</a>:</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842eac303927ac516b85c19d5e0f2b8d60c45">Brig::BRIG_TYPE_U32</a>:</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;                <span class="keywordflow">return</span> decodeLd2&lt;MemDT, U32&gt;(ib, obj);</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ead7af50b3d6c34de85e190a90c7cb1e66">Brig::BRIG_TYPE_S8</a>:</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea9cc2caeff6482c9d233331471ff32b4d">Brig::BRIG_TYPE_S16</a>:</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842eacd1a8c184e9b761165941c66103640bd">Brig::BRIG_TYPE_S32</a>:</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;                <span class="keywordflow">return</span> decodeLd2&lt;MemDT, S32&gt;(ib, obj);</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea10c4d99e757e44fe81d5181a0067b928">Brig::BRIG_TYPE_F16</a>:</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea770926941480bdddaf84724cb208176d">Brig::BRIG_TYPE_F32</a>:</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;                <span class="keywordflow">return</span> decodeLd2&lt;MemDT, U32&gt;(ib, obj);</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;                <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Bad ld register operand type %d, %d\n&quot;</span>,</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;                      dest.<a class="code" href="classBrigRegOperandInfo.html#a3d5f1cfa1332b797b1cf5f1b18889ad0">regKind</a>, ib-&gt;type);</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;            };</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#ac4720fd38d5c7859817dca036bd67b97aee5f19db15eb17b1a1995b41dac74ea5">Brig::BRIG_REGISTER_KIND_DOUBLE</a>:</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;            <span class="keywordflow">switch</span> (ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a32a9a381ec3859a2e2cc797dc2b17c70">type</a>) {</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea86a0932ddef74162490407100a18b3a6">Brig::BRIG_TYPE_B64</a>:</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;                <span class="keywordflow">return</span> decodeLd2&lt;MemDT, B64&gt;(ib, obj);</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea4d71179ee8a7f025fe4347824ddd83ee">Brig::BRIG_TYPE_U64</a>:</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;                <span class="keywordflow">return</span> decodeLd2&lt;MemDT, U64&gt;(ib, obj);</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea26809908095834c4ae444db5eb559c1c">Brig::BRIG_TYPE_S64</a>:</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;                <span class="keywordflow">return</span> decodeLd2&lt;MemDT, S64&gt;(ib, obj);</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842eab4c627d1bc21fc6a52cb002e711df2a4">Brig::BRIG_TYPE_F64</a>:</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;                <span class="keywordflow">return</span> decodeLd2&lt;MemDT, U64&gt;(ib, obj);</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;                <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Bad ld register operand type %d, %d\n&quot;</span>,</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;                      dest.<a class="code" href="classBrigRegOperandInfo.html#a3d5f1cfa1332b797b1cf5f1b18889ad0">regKind</a>, ib-&gt;type);</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;            };</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;            <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Bad ld register operand type %d, %d\n&quot;</span>, dest.<a class="code" href="classBrigRegOperandInfo.html#a3d5f1cfa1332b797b1cf5f1b18889ad0">regKind</a>,</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;                  ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a32a9a381ec3859a2e2cc797dc2b17c70">type</a>);</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;        }</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    }</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> MemDataType, <span class="keyword">typename</span> SrcOperandType,</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;             <span class="keyword">typename</span> AddrOperandType&gt;</div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInstBase.html">  780</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classHsailISA_1_1StInstBase.html">StInstBase</a> : <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1HsailGPUStaticInst.html">HsailGPUStaticInst</a></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    {</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInstBase.html#a9e12486a452bedf0e1451f9dd89a3a5b">  783</a></span>&#160;        <span class="keyword">typename</span> SrcOperandType::SrcOperand <a class="code" href="classHsailISA_1_1StInstBase.html#a9e12486a452bedf0e1451f9dd89a3a5b">src</a>;</div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInstBase.html#a7fb5e58a9ba019449a725f430b3259d9">  784</a></span>&#160;        AddrOperandType <a class="code" href="classHsailISA_1_1StInstBase.html#a7fb5e58a9ba019449a725f430b3259d9">addr</a>;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInstBase.html#a7b85f9aecf875dde8482a82dba2668ae">  786</a></span>&#160;        <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841">Brig::BrigSegment</a> <a class="code" href="classHsailISA_1_1StInstBase.html#a7b85f9aecf875dde8482a82dba2668ae">segment</a>;</div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInstBase.html#a25fdaa2d6522863756d4dfd3792169f0">  787</a></span>&#160;        <a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7">Brig::BrigMemoryScope</a> <a class="code" href="classHsailISA_1_1StInstBase.html#a25fdaa2d6522863756d4dfd3792169f0">memoryScope</a>;</div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInstBase.html#a96049c261d3693b9a29e0f1f7eb793a2">  788</a></span>&#160;        <a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00">Brig::BrigMemoryOrder</a> <a class="code" href="classHsailISA_1_1StInstBase.html#a96049c261d3693b9a29e0f1f7eb793a2">memoryOrder</a>;</div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInstBase.html#a3ec14de75216c8c034fde22bdc835c03">  789</a></span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1StInstBase.html#a3ec14de75216c8c034fde22bdc835c03">equivClass</a>;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInstBase.html#aa3e320577e75dc17b5692047654b4715">  791</a></span>&#160;        <a class="code" href="classHsailISA_1_1StInstBase.html#aa3e320577e75dc17b5692047654b4715">StInstBase</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj,</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;                   <span class="keyword">const</span> <span class="keywordtype">char</span> *_opcode)</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;           : <a class="code" href="classHsailISA_1_1HsailGPUStaticInst.html">HsailGPUStaticInst</a>(obj, _opcode)</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;        {</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;            <span class="keyword">using namespace </span><a class="code" href="namespaceBrig.html">Brig</a>;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;            setFlag(MemoryRef);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;            setFlag(Store);</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;            <span class="keywordflow">if</span> (ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a1b20a501f92d890e70e6229f89f962a9">opcode</a> == <a class="code" href="namespaceBrig.html#a6a864102c33799368758cf53da405764a555733a87f7834ca8678646ca4e48153">BRIG_OPCODE_ST</a>) {</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;                <span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstMem.html">BrigInstMem</a> *ldst = (<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstMem.html">BrigInstMem</a>*)ib;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;                segment = (<a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841">BrigSegment</a>)ldst-&gt;<a class="code" href="structBrig_1_1BrigInstMem.html#a169460a95effb80c28a4e69937dfeac1">segment</a>;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;                memoryOrder = <a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00af10556c05d54e82480275825c6f26ac7">BRIG_MEMORY_ORDER_NONE</a>;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;                memoryScope = <a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a798c96598e0ec87a81bf08219b100142">BRIG_MEMORY_SCOPE_NONE</a>;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;                equivClass = ldst-&gt;<a class="code" href="structBrig_1_1BrigInstMem.html#af524810ad4d5ea5e922cdcde66544b7c">equivClass</a>;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;                <span class="keywordtype">unsigned</span> op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>, 0);</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;                <span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigBase.html">BrigOperand</a> *baseOp = obj-&gt;<a class="code" href="classBrigObject.html#a8c95ee6f3f2c8b19688ae4f95f9363da">getOperand</a>(op_offs);</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;                <span class="keywordflow">if</span> ((baseOp-&gt;<a class="code" href="structBrig_1_1BrigBase.html#a3a43ef7d0fa1e9bb86234448c3f583ee">kind</a> == <a class="code" href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a2457adabd797b22e61f168c6dd973cbd">BRIG_KIND_OPERAND_CONSTANT_BYTES</a>) ||</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;                    (baseOp-&gt;<a class="code" href="structBrig_1_1BrigBase.html#a3a43ef7d0fa1e9bb86234448c3f583ee">kind</a> == <a class="code" href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a1d45270659a47663834df7d74fd62b44">BRIG_KIND_OPERAND_REGISTER</a>)) {</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;                    src.init(op_offs, obj);</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;                }</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;                op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>, 1);</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;                addr.init(op_offs, obj);</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;                <span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstAtomic.html">BrigInstAtomic</a> *<a class="code" href="namespaceArmISA.html#a8728270df2de2c2b050d8218731304ec">at</a> = (<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstAtomic.html">BrigInstAtomic</a>*)ib;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;                segment = (<a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841">BrigSegment</a>)at-&gt;<a class="code" href="structBrig_1_1BrigInstAtomic.html#a26a2a4eb8e7654e888a6fb26c8cf03ff">segment</a>;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;                memoryScope = (<a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7">BrigMemoryScope</a>)at-&gt;<a class="code" href="structBrig_1_1BrigInstAtomic.html#a0b85b2da149069ddaf1e58f1a6805167">memoryScope</a>;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;                memoryOrder = (<a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00">BrigMemoryOrder</a>)at-&gt;<a class="code" href="structBrig_1_1BrigInstAtomic.html#af606749217152f011e083e228d262d3c">memoryOrder</a>;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;                equivClass = 0;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;                <span class="keywordtype">unsigned</span> op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>, 0);</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;                addr.init(op_offs, obj);</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;                op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>, 1);</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;                src.init(op_offs, obj);</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;            }</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;            <span class="keywordflow">switch</span> (memoryOrder) {</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00af10556c05d54e82480275825c6f26ac7">BRIG_MEMORY_ORDER_NONE</a>:</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;                setFlag(NoOrder);</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00a898e4951595f595010679e3dbc0ffa9d">BRIG_MEMORY_ORDER_RELAXED</a>:</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;                setFlag(RelaxedOrder);</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00a2fe9a4ea21a13faf1f5a816b30a04de7">BRIG_MEMORY_ORDER_SC_ACQUIRE</a>:</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                setFlag(Acquire);</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00a2a69818b05180f065ae1275159f334f6">BRIG_MEMORY_ORDER_SC_RELEASE</a>:</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;                setFlag(Release);</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00aaf3099ec00697c7e36bd9b383d2cd5b6">BRIG_MEMORY_ORDER_SC_ACQUIRE_RELEASE</a>:</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;                setFlag(AcquireRelease);</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;                <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;StInst has bad memory order type\n&quot;</span>);</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;            }</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;            <span class="keywordflow">switch</span> (memoryScope) {</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a798c96598e0ec87a81bf08219b100142">BRIG_MEMORY_SCOPE_NONE</a>:</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;                setFlag(NoScope);</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a6964a96f51bdf3cdaa3447b7b61aed74">BRIG_MEMORY_SCOPE_WORKITEM</a>:</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;                setFlag(WorkitemScope);</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a91fd1ee222e4d3d60b866e82a0a99a26">BRIG_MEMORY_SCOPE_WORKGROUP</a>:</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;                setFlag(WorkgroupScope);</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a8aa57fe864b8b2cb453fc075233bd074">BRIG_MEMORY_SCOPE_AGENT</a>:</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;                setFlag(DeviceScope);</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a01e83f68026c2481ebe4feb8c6b890f7">BRIG_MEMORY_SCOPE_SYSTEM</a>:</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;                setFlag(SystemScope);</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;                <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;StInst has bad memory scope type\n&quot;</span>);</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;            }</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;            <span class="keywordflow">switch</span> (segment) {</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a13eb0943c3ea24e3d0b37f93a045bbb3">BRIG_SEGMENT_GLOBAL</a>:</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;                setFlag(GlobalSegment);</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a29920c038956b7b828d68a8ed5743d9e">BRIG_SEGMENT_GROUP</a>:</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;                setFlag(GroupSegment);</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841ae1371f792917f8174da38fe7f7b78004">BRIG_SEGMENT_PRIVATE</a>:</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;                setFlag(PrivateSegment);</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a6776981ec5485192c8c2540a360fffb3">BRIG_SEGMENT_READONLY</a>:</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;                setFlag(ReadOnlySegment);</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a56202d4ea548cd3eba62f82de3d0a706">BRIG_SEGMENT_SPILL</a>:</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;                setFlag(SpillSegment);</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a02f8ed89c8ece0530462eb6a332b6837">BRIG_SEGMENT_FLAT</a>:</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;                setFlag(Flat);</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a49836b8d5e5ac120d9cfe0b6e7622325">BRIG_SEGMENT_ARG</a>:</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                setFlag(ArgSegment);</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;                <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;St: segment %d not supported\n&quot;</span>, segment);</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;            }</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;        }</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInstBase.html#a7030969fd20eb1358571438aa883183e">  900</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1StInstBase.html#a7030969fd20eb1358571438aa883183e">numDstRegOperands</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> 0; }</div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInstBase.html#ad9c4bc7e8e3b9f6e7150b2e8af4a0a6c">  901</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1StInstBase.html#ad9c4bc7e8e3b9f6e7150b2e8af4a0a6c">numSrcRegOperands</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;            <span class="keywordflow">return</span> src.isVectorRegister() + this-&gt;addr.isVectorRegister();</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;        }</div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInstBase.html#ae12cc2b4630deb79528410e104c326cd">  905</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1StInstBase.html#ae12cc2b4630deb79528410e104c326cd">getNumOperands</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;            <span class="keywordflow">if</span> (this-&gt;addr.isVectorRegister() || this-&gt;addr.isScalarRegister())</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;                <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;                <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;        }</div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInstBase.html#a78d2d855139374222014255f489a5731">  912</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1StInstBase.html#a78d2d855139374222014255f489a5731">isVectorRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;            assert(operandIndex &gt;= 0 &amp;&amp; operandIndex &lt; getNumOperands());</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;            <span class="keywordflow">return</span> !operandIndex ? src.isVectorRegister() :</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;                   this-&gt;addr.isVectorRegister();</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;        }</div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInstBase.html#a7e2232b6c5bd3429fb69ce3b1fb98e75">  918</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1StInstBase.html#a7e2232b6c5bd3429fb69ce3b1fb98e75">isCondRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;            assert(operandIndex &gt;= 0 &amp;&amp; operandIndex &lt; getNumOperands());</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;            <span class="keywordflow">return</span> !operandIndex ? src.isCondRegister() :</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;                   this-&gt;addr.isCondRegister();</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;        }</div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInstBase.html#a373a87865d47e44939d2b511ade6622f">  924</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1StInstBase.html#a373a87865d47e44939d2b511ade6622f">isScalarRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;            assert(operandIndex &gt;= 0 &amp;&amp; operandIndex &lt; getNumOperands());</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;            <span class="keywordflow">return</span> !operandIndex ? src.isScalarRegister() :</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;                   this-&gt;addr.isScalarRegister();</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;        }</div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInstBase.html#aa64a865c2934f0cb05f09016de7b4d1e">  930</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1StInstBase.html#aa64a865c2934f0cb05f09016de7b4d1e">isSrcOperand</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;        }</div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInstBase.html#af3f8a4c7e4a074ea42f429aca4990386">  935</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1StInstBase.html#af3f8a4c7e4a074ea42f429aca4990386">isDstOperand</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInstBase.html#af2574bcb17933f6b6bb4578fcea23890">  936</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1StInstBase.html#af2574bcb17933f6b6bb4578fcea23890">getOperandSize</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;            assert(operandIndex &gt;= 0 &amp;&amp; operandIndex &lt; getNumOperands());</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;            <span class="keywordflow">return</span> !operandIndex ? src.opSize() : this-&gt;addr.opSize();</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;        }</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInstBase.html#a1e90277424f4857685fa71bd89bba00c">  942</a></span>&#160;        <a class="code" href="classHsailISA_1_1StInstBase.html#a1e90277424f4857685fa71bd89bba00c">getRegisterIndex</a>(<span class="keywordtype">int</span> operandIndex, <a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)<span class="keyword"> override</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;            assert(operandIndex &gt;= 0 &amp;&amp; operandIndex &lt; getNumOperands());</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;            <span class="keywordflow">return</span> !operandIndex ? src.regIndex() : this-&gt;addr.regIndex();</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;        }</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    };</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> MemDataType, <span class="keyword">typename</span> SrcDataType,</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;             <span class="keyword">typename</span> AddrOperandType&gt;</div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInst.html">  952</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classHsailISA_1_1StInst.html">StInst</a> :</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;        <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1StInstBase.html">StInstBase</a>&lt;MemDataType, typename SrcDataType::OperandType,</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;                          AddrOperandType&gt;,</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1MemInst.html">MemInst</a></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;    {</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInst.html#a71babc8c1e34d0e51435d00df1cfbc47">  958</a></span>&#160;        <span class="keyword">typename</span> SrcDataType::OperandType::SrcOperand src_vect[4];</div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInst.html#a046d5136bcb29a31291b14051d5d335b">  959</a></span>&#160;        uint16_t <a class="code" href="classHsailISA_1_1StInst.html#a046d5136bcb29a31291b14051d5d335b">num_src_operands</a>;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;        <span class="keywordtype">void</span> generateDisassembly() <span class="keyword">override</span>;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInst.html#a1a2f79719987c1821f266f8310cb4af4">  962</a></span>&#160;        <a class="code" href="classHsailISA_1_1StInst.html#a1a2f79719987c1821f266f8310cb4af4">StInst</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj,</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;                        <span class="keyword">const</span> <span class="keywordtype">char</span> *_opcode, <span class="keywordtype">int</span> srcIdx)</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;            : <a class="code" href="classHsailISA_1_1StInstBase.html">StInstBase</a>&lt;MemDataType, typename SrcDataType::OperandType,</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;                         AddrOperandType&gt;(ib, obj, _opcode),</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;              <a class="code" href="classHsailISA_1_1MemInst.html">MemInst</a>(SrcDataType::memType)</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;        {</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;            <a class="code" href="classHsailISA_1_1MemInst.html#a4172070b8fbfff1bbf40d7fcd56364b7">init_addr</a>(&amp;this-&gt;<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>);</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;            <a class="code" href="classBrigRegOperandInfo.html">BrigRegOperandInfo</a> rinfo;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;            <span class="keywordtype">unsigned</span> op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>,srcIdx);</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;            <span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigBase.html">Brig::BrigOperand</a> *baseOp = obj-&gt;<a class="code" href="classBrigObject.html#a8c95ee6f3f2c8b19688ae4f95f9363da">getOperand</a>(op_offs);</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;            <span class="keywordflow">if</span> (baseOp-&gt;<a class="code" href="structBrig_1_1BrigBase.html#a3a43ef7d0fa1e9bb86234448c3f583ee">kind</a> == <a class="code" href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a2457adabd797b22e61f168c6dd973cbd">Brig::BRIG_KIND_OPERAND_CONSTANT_BYTES</a>) {</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;                <span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigOperandConstantBytes.html">Brig::BrigOperandConstantBytes</a> *<a class="code" href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">op</a> =</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;                    (<a class="code" href="structBrig_1_1BrigOperandConstantBytes.html">Brig::BrigOperandConstantBytes</a>*)baseOp;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;                rinfo = <a class="code" href="classBrigRegOperandInfo.html">BrigRegOperandInfo</a>((<a class="code" href="namespaceBrig.html#a19187fae331d3a1282424c1d86d5d3ab">Brig::BrigKind16_t</a>)op-&gt;<a class="code" href="structBrig_1_1BrigOperandConstantBytes.html#a620beea1b9a2f9bc95ddf6597a6c1b6f">base</a>.<a class="code" href="structBrig_1_1BrigBase.html#a3a43ef7d0fa1e9bb86234448c3f583ee">kind</a>,</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;                                           <a class="code" href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842eaf64e16c370b708d5207714a2d487b64d">Brig::BRIG_TYPE_NONE</a>);</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;                rinfo = <a class="code" href="operand_8cc.html#ae0ac71fd39b385f582ba03dd0f79fd0e">findRegDataType</a>(op_offs, obj);</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;            }</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;            <span class="keywordflow">if</span> (baseOp-&gt;<a class="code" href="structBrig_1_1BrigBase.html#a3a43ef7d0fa1e9bb86234448c3f583ee">kind</a> == <a class="code" href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a7f3be610c4ec80c53fd86d596ec7a0e0">Brig::BRIG_KIND_OPERAND_OPERAND_LIST</a>) {</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;                <span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigOperandOperandList.html">Brig::BrigOperandOperandList</a> *brigRegVecOp =</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;                    (<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigOperandOperandList.html">Brig::BrigOperandOperandList</a>*)baseOp;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;                num_src_operands =</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;                    *((<span class="keywordtype">unsigned</span>*)obj-&gt;<a class="code" href="classBrigObject.html#ab1918c74f5276d1353b39436282f64c2">getData</a>(brigRegVecOp-&gt;<a class="code" href="structBrig_1_1BrigOperandOperandList.html#a9d46f4a1032a8b55ba8c9c8ad1688974">elements</a>)) / 4;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;                assert(num_src_operands &lt;= 4);</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;                num_src_operands = 1;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;            }</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;            <span class="keywordflow">if</span> (num_src_operands &gt; 1) {</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;                assert(baseOp-&gt;<a class="code" href="structBrig_1_1BrigBase.html#a3a43ef7d0fa1e9bb86234448c3f583ee">kind</a> == <a class="code" href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a7f3be610c4ec80c53fd86d596ec7a0e0">Brig::BRIG_KIND_OPERAND_OPERAND_LIST</a>);</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; num_src_operands; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;                    src_vect[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].init_from_vect(op_offs, obj, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;                }</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;            }</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;        }</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInst.html#ac1a9462bef0a76166ede33dcd1cc30e9"> 1006</a></span>&#160;        <a class="code" href="classHsailISA_1_1StInst.html#ac1a9462bef0a76166ede33dcd1cc30e9">initiateAcc</a>(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)<span class="keyword"> override</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;            <span class="comment">// before performing a store, check if this store has</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;            <span class="comment">// release semantics, and if so issue a release first</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;            <span class="keywordflow">if</span> (!this-&gt;isLocalMem()) {</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;                <span class="keywordflow">if</span> (gpuDynInst-&gt;computeUnit()-&gt;shader-&gt;separate_acquire_release</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;                    &amp;&amp; gpuDynInst-&gt;isRelease()) {</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;                    gpuDynInst-&gt;statusBitVector = <a class="code" href="gpu-compute_2misc_8hh.html#a3bbe609e2c3c2987d3e7bd41ca65636f">VectorMask</a>(1);</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;                    gpuDynInst-&gt;execContinuation = &amp;<a class="code" href="classGPUStaticInst.html#a6774661e08fe10effbff10d82c633c30">GPUStaticInst::execSt</a>;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;                    gpuDynInst-&gt;useContinuation = <span class="keyword">true</span>;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;                    <span class="comment">// create request</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;                    <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> req = std::make_shared&lt;Request&gt;(0, 0, 0, 0,</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;                                  gpuDynInst-&gt;computeUnit()-&gt;masterId(),</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;                                  0, gpuDynInst-&gt;wfDynId);</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;                    req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27abde74ea51c68dd712daa840077cca672">Request::RELEASE</a>);</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;                    gpuDynInst-&gt;computeUnit()-&gt;injectGlobalMemFence(gpuDynInst, <span class="keyword">false</span>, req);</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;                    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;                }</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;            }</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;            <span class="comment">// if there is no release semantic, perform stores immediately</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;            execSt(gpuDynInst);</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;        }</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;        <span class="comment">// stores don&#39;t write anything back, so there is nothing</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;        <span class="comment">// to do here. we only override this method to avoid the</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;        <span class="comment">// fatal in the base class implementation</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInst.html#a569a66db3e9b25349a751faca260de63"> 1035</a></span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classHsailISA_1_1StInst.html#a569a66db3e9b25349a751faca260de63">completeAcc</a>(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)<span class="keyword"> override </span>{ }</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;      <span class="keyword">private</span>:</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;        <span class="comment">// execSt may be called through a continuation</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;        <span class="comment">// if the store had release semantics. see comment for</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;        <span class="comment">// execSt in gpu_static_inst.hh</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInst.html#a91bab490df0f522d69b29e3097811190"> 1042</a></span>&#160;        <a class="code" href="classHsailISA_1_1StInst.html#a91bab490df0f522d69b29e3097811190">execSt</a>(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)<span class="keyword"> override</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;            <span class="keyword">typedef</span> <span class="keyword">typename</span> MemDataType::CType c0;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;            gpuDynInst-&gt;statusBitVector = gpuDynInst-&gt;exec_mask;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;            <span class="keywordflow">if</span> (num_src_operands &gt; 1) {</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; gpuDynInst-&gt;computeUnit()-&gt;wfSize(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;                    <span class="keywordflow">if</span> (gpuDynInst-&gt;exec_mask[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>])</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;                        gpuDynInst-&gt;statusVector.push_back(num_src_operands);</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;                    <span class="keywordflow">else</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;                        gpuDynInst-&gt;statusVector.push_back(0);</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;            }</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a> = 0; <a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a> &lt; num_src_operands; ++<a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a>) {</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;                c0 *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a> = &amp;((c0*)gpuDynInst-&gt;d_data)</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;                    [<a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a> * gpuDynInst-&gt;computeUnit()-&gt;wfSize()];</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; gpuDynInst-&gt;computeUnit()-&gt;wfSize(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;                    <span class="keywordflow">if</span> (gpuDynInst-&gt;exec_mask[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]) {</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;                        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = gpuDynInst-&gt;addr[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] + <a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a> * <span class="keyword">sizeof</span>(c0);</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;                        <span class="keywordflow">if</span> (this-&gt;isLocalMem()) {</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;                            <span class="comment">//store to shared memory</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;                            gpuDynInst-&gt;wavefront()-&gt;ldsChunk-&gt;write&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>,</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;                                                                         *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;                        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;                            <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> req = std::make_shared&lt;Request&gt;(</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;                                0, <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, <span class="keyword">sizeof</span>(c0), 0,</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;                                gpuDynInst-&gt;computeUnit()-&gt;masterId(),</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;                                0, gpuDynInst-&gt;wfDynId);</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;                            gpuDynInst-&gt;setRequestFlags(req);</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;                            <a class="code" href="classPacket.html">PacketPtr</a> pkt = <span class="keyword">new</span> <a class="code" href="namespaceProbePoints.html#ad737652905dacb8536adf3c5c4051bc4">Packet</a>(req, <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a6b6c4696087b2f083bdad6d143d3f0c0">MemCmd::WriteReq</a>);</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;                            pkt-&gt;<a class="code" href="classPacket.html#afe77e06caa81808b679abf9291dfc44f">dataStatic</a>&lt;c0&gt;(<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>);</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;                            <span class="comment">// translation is performed in sendRequest()</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;                            <span class="comment">// the request will be finished when the store completes</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;                            gpuDynInst-&gt;useContinuation = <span class="keyword">false</span>;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;                            gpuDynInst-&gt;computeUnit()-&gt;sendRequest(gpuDynInst,</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;                                                                   <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, pkt);</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;                        }</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;                    }</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;                    ++<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;                }</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;            }</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;            gpuDynInst-&gt;updateStats();</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;        }</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInst.html#a4ad72f4f939e064180a1eaf43281ee5b"> 1094</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1StInst.html#a4ad72f4f939e064180a1eaf43281ee5b">isVectorRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;            <span class="keywordflow">if</span> (operandIndex == num_src_operands)</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;                <span class="keywordflow">return</span> this-&gt;<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>.isVectorRegister();</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;            <span class="keywordflow">if</span> (num_src_operands &gt; 1)</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;                <span class="keywordflow">return</span> src_vect[operandIndex].isVectorRegister();</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (num_src_operands == 1)</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="classHsailISA_1_1StInstBase.html">StInstBase</a>&lt;MemDataType,</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;                       <span class="keyword">typename</span> SrcDataType::OperandType,</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;                       AddrOperandType&gt;::src.<a class="code" href="classHsailISA_1_1StInstBase.html#a78d2d855139374222014255f489a5731">isVectorRegister</a>();</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;        }</div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInst.html#a6811f6f27c86ccac81a0a13dc7fd18db"> 1107</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1StInst.html#a6811f6f27c86ccac81a0a13dc7fd18db">isCondRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;            <span class="keywordflow">if</span> (operandIndex == num_src_operands)</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;                <span class="keywordflow">return</span> this-&gt;<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>.isCondRegister();</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;            <span class="keywordflow">if</span> (num_src_operands &gt; 1)</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;                <span class="keywordflow">return</span> src_vect[operandIndex].isCondRegister();</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (num_src_operands == 1)</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="classHsailISA_1_1StInstBase.html">StInstBase</a>&lt;MemDataType,</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;                       <span class="keyword">typename</span> SrcDataType::OperandType,</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;                       AddrOperandType&gt;::src.<a class="code" href="classHsailISA_1_1StInstBase.html#a7e2232b6c5bd3429fb69ce3b1fb98e75">isCondRegister</a>();</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;        }</div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInst.html#a996fba01b8e72c738eda6a955e926df1"> 1120</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1StInst.html#a996fba01b8e72c738eda6a955e926df1">isScalarRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;            <span class="keywordflow">if</span> (operandIndex == num_src_operands)</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;                <span class="keywordflow">return</span> this-&gt;<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>.isScalarRegister();</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;            <span class="keywordflow">if</span> (num_src_operands &gt; 1)</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;                <span class="keywordflow">return</span> src_vect[operandIndex].isScalarRegister();</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (num_src_operands == 1)</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="classHsailISA_1_1StInstBase.html">StInstBase</a>&lt;MemDataType,</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;                       <span class="keyword">typename</span> SrcDataType::OperandType,</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;                       AddrOperandType&gt;::src.<a class="code" href="classHsailISA_1_1StInstBase.html#a373a87865d47e44939d2b511ade6622f">isScalarRegister</a>();</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;        }</div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInst.html#a7118a06aa6a4ae2e25097967965cdc19"> 1133</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1StInst.html#a7118a06aa6a4ae2e25097967965cdc19">isSrcOperand</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;        }</div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInst.html#a1a71d36f1c85c431e2798235e770bd22"> 1138</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1StInst.html#a1a71d36f1c85c431e2798235e770bd22">isDstOperand</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInst.html#ae7737b3d7c27c03dc2199ff86eb88444"> 1139</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1StInst.html#ae7737b3d7c27c03dc2199ff86eb88444">getOperandSize</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;            <span class="keywordflow">if</span> (operandIndex == num_src_operands)</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;                <span class="keywordflow">return</span> this-&gt;<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>.opSize();</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;            <span class="keywordflow">if</span> (num_src_operands &gt; 1)</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;                <span class="keywordflow">return</span> src_vect[operandIndex].opSize();</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (num_src_operands == 1)</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="classHsailISA_1_1StInstBase.html">StInstBase</a>&lt;MemDataType,</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;                       <span class="keyword">typename</span> SrcDataType::OperandType,</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;                       AddrOperandType&gt;::src.opSize();</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;            <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;        }</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInst.html#ab85c4f4197e2d71903e6d39713e5a2ad"> 1153</a></span>&#160;        <a class="code" href="classHsailISA_1_1StInst.html#ab85c4f4197e2d71903e6d39713e5a2ad">getRegisterIndex</a>(<span class="keywordtype">int</span> operandIndex, <a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)<span class="keyword"> override</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;            <span class="keywordflow">if</span> (operandIndex == num_src_operands)</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;                <span class="keywordflow">return</span> this-&gt;<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>.regIndex();</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;            <span class="keywordflow">if</span> (num_src_operands &gt; 1)</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;                <span class="keywordflow">return</span> src_vect[operandIndex].regIndex();</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (num_src_operands == 1)</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="classHsailISA_1_1StInstBase.html">StInstBase</a>&lt;MemDataType,</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;                       <span class="keyword">typename</span> SrcDataType::OperandType,</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;                       AddrOperandType&gt;::src.regIndex();</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;            <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;        }</div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="classHsailISA_1_1StInst.html#a813d4dd6db6b3b2a2efb3a5610b81bf0"> 1166</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1StInst.html#a813d4dd6db6b3b2a2efb3a5610b81bf0">getNumOperands</a>()<span class="keyword"> override</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;            <span class="keywordflow">if</span> (this-&gt;<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>.isVectorRegister() || this-&gt;<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>.isScalarRegister())</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;                <span class="keywordflow">return</span> num_src_operands + 1;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;                <span class="keywordflow">return</span> num_src_operands;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;        }</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;        <span class="keywordtype">void</span> execute(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst) <span class="keyword">override</span>;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    };</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> DataType, <span class="keyword">typename</span> SrcDataType&gt;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    <a class="code" href="classGPUStaticInst.html">GPUStaticInst</a>*</div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="namespaceHsailISA.html#a682eba4df1c95e647aee02da07f22b8e"> 1178</a></span>&#160;    <a class="code" href="namespaceHsailISA.html#a682eba4df1c95e647aee02da07f22b8e">decodeSt</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj)</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    {</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;        <span class="keywordtype">int</span> srcIdx = 0;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;        <span class="keywordtype">int</span> destIdx = 1;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;        <span class="keywordflow">if</span> (ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a1b20a501f92d890e70e6229f89f962a9">opcode</a> == <a class="code" href="namespaceBrig.html#a6a864102c33799368758cf53da405764a3137f7db5be02e2023ef4201f8e3a43a">Brig::BRIG_OPCODE_ATOMIC</a> ||</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;            ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a1b20a501f92d890e70e6229f89f962a9">opcode</a> == <a class="code" href="namespaceBrig.html#a6a864102c33799368758cf53da405764ae9f4166c0c944977bb9b8a03c4fc2748">Brig::BRIG_OPCODE_ATOMICNORET</a>) {</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;            srcIdx = 1;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;            destIdx = 0;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;        }</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;        <span class="keywordtype">unsigned</span> op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>,destIdx);</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;        <a class="code" href="classBrigRegOperandInfo.html">BrigRegOperandInfo</a> tmp = <a class="code" href="operand_8cc.html#ae0ac71fd39b385f582ba03dd0f79fd0e">findRegDataType</a>(op_offs, obj);</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;        <span class="keywordflow">if</span> (tmp.<a class="code" href="classBrigRegOperandInfo.html#a5ac610280c354b6b96b058c94e1f34d7">kind</a> == <a class="code" href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a38d7c728711d20528cf8c8650f4b994e">Brig::BRIG_KIND_OPERAND_ADDRESS</a>) {</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classHsailISA_1_1StInst.html">StInst</a>&lt;DataType, SrcDataType,</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;                              <a class="code" href="classNoRegAddrOperand.html">NoRegAddrOperand</a>&gt;(ib, obj, <span class="stringliteral">&quot;st&quot;</span>, srcIdx);</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tmp.<a class="code" href="classBrigRegOperandInfo.html#a5ac610280c354b6b96b058c94e1f34d7">kind</a> == <a class="code" href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a1d45270659a47663834df7d74fd62b44">Brig::BRIG_KIND_OPERAND_REGISTER</a>) {</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;            <span class="comment">// V2/V4 not allowed</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;            <span class="keywordflow">switch</span> (tmp.<a class="code" href="classBrigRegOperandInfo.html#a3d5f1cfa1332b797b1cf5f1b18889ad0">regKind</a>) {</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#ac4720fd38d5c7859817dca036bd67b97a71f3763fd680ef204b50d82e74059f1d">Brig::BRIG_REGISTER_KIND_SINGLE</a>:</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classHsailISA_1_1StInst.html">StInst</a>&lt;DataType, SrcDataType,</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;                                  <a class="code" href="classRegAddrOperand.html">SRegAddrOperand</a>&gt;(ib, obj, <span class="stringliteral">&quot;st&quot;</span>, srcIdx);</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#ac4720fd38d5c7859817dca036bd67b97aee5f19db15eb17b1a1995b41dac74ea5">Brig::BRIG_REGISTER_KIND_DOUBLE</a>:</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classHsailISA_1_1StInst.html">StInst</a>&lt;DataType, SrcDataType,</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;                                  <a class="code" href="classRegAddrOperand.html">DRegAddrOperand</a>&gt;(ib, obj, <span class="stringliteral">&quot;st&quot;</span>, srcIdx);</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;                <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Bad st register operand type %d\n&quot;</span>, tmp.<a class="code" href="classBrigRegOperandInfo.html#a39cda85bcc9fda00d7d18554398c955b">type</a>);</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;            }</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;            <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Bad st register operand kind %d\n&quot;</span>, tmp.<a class="code" href="classBrigRegOperandInfo.html#a5ac610280c354b6b96b058c94e1f34d7">kind</a>);</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;        }</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    }</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> OperandType, <span class="keyword">typename</span> AddrOperandType, <span class="keywordtype">int</span> NumSrcOperands,</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;             <span class="keywordtype">bool</span> HasDst&gt;</div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInstBase.html"> 1213</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classHsailISA_1_1AtomicInstBase.html">AtomicInstBase</a> : <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1HsailGPUStaticInst.html">HsailGPUStaticInst</a></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    {</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInstBase.html#a714c8aab8de9f627a0cea7268baf77b0"> 1216</a></span>&#160;        <span class="keyword">typename</span> OperandType::DestOperand <a class="code" href="classHsailISA_1_1AtomicInstBase.html#a714c8aab8de9f627a0cea7268baf77b0">dest</a>;</div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInstBase.html#ab7f515e27934ac4ce9936db19f8aab6a"> 1217</a></span>&#160;        <span class="keyword">typename</span> OperandType::SrcOperand src[NumSrcOperands];</div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInstBase.html#aff10067204cb63dd8fd6757e75c2bc81"> 1218</a></span>&#160;        AddrOperandType <a class="code" href="classHsailISA_1_1AtomicInstBase.html#aff10067204cb63dd8fd6757e75c2bc81">addr</a>;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInstBase.html#a421a5094dea773315f9b60fad75e01da"> 1220</a></span>&#160;        <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841">Brig::BrigSegment</a> <a class="code" href="classHsailISA_1_1AtomicInstBase.html#a421a5094dea773315f9b60fad75e01da">segment</a>;</div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInstBase.html#a28fd89d14f91286294e4a352b0dc0e74"> 1221</a></span>&#160;        <a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00">Brig::BrigMemoryOrder</a> <a class="code" href="classHsailISA_1_1AtomicInstBase.html#a28fd89d14f91286294e4a352b0dc0e74">memoryOrder</a>;</div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInstBase.html#ac003b2c4e5bca8c1fef0d1c0d1ade889"> 1222</a></span>&#160;        <a class="code" href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364def">Brig::BrigAtomicOperation</a> <a class="code" href="classHsailISA_1_1AtomicInstBase.html#ac003b2c4e5bca8c1fef0d1c0d1ade889">atomicOperation</a>;</div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInstBase.html#ad2165ebdaecfab00a47fce5a6681843e"> 1223</a></span>&#160;        <a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7">Brig::BrigMemoryScope</a> <a class="code" href="classHsailISA_1_1AtomicInstBase.html#ad2165ebdaecfab00a47fce5a6681843e">memoryScope</a>;</div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInstBase.html#aeba43f8644be124547886c11648e043c"> 1224</a></span>&#160;        <a class="code" href="namespaceBrig.html#a6a864102c33799368758cf53da405764">Brig::BrigOpcode</a> <a class="code" href="classHsailISA_1_1AtomicInstBase.html#aeba43f8644be124547886c11648e043c">opcode</a>;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInstBase.html#abe7bc129b21d55e483fe039f8e322867"> 1226</a></span>&#160;        <a class="code" href="classHsailISA_1_1AtomicInstBase.html#abe7bc129b21d55e483fe039f8e322867">AtomicInstBase</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj,</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;                       <span class="keyword">const</span> <span class="keywordtype">char</span> *_opcode)</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;           : <a class="code" href="classHsailISA_1_1HsailGPUStaticInst.html">HsailGPUStaticInst</a>(obj, _opcode)</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;        {</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;            <span class="keyword">using namespace </span><a class="code" href="namespaceBrig.html">Brig</a>;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;            <span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstAtomic.html">BrigInstAtomic</a> *<a class="code" href="namespaceArmISA.html#a8728270df2de2c2b050d8218731304ec">at</a> = (<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstAtomic.html">BrigInstAtomic</a>*)ib;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;            segment = (<a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841">BrigSegment</a>)at-&gt;<a class="code" href="structBrig_1_1BrigInstAtomic.html#a26a2a4eb8e7654e888a6fb26c8cf03ff">segment</a>;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;            memoryScope = (<a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7">BrigMemoryScope</a>)at-&gt;<a class="code" href="structBrig_1_1BrigInstAtomic.html#a0b85b2da149069ddaf1e58f1a6805167">memoryScope</a>;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;            memoryOrder = (<a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00">BrigMemoryOrder</a>)at-&gt;<a class="code" href="structBrig_1_1BrigInstAtomic.html#af606749217152f011e083e228d262d3c">memoryOrder</a>;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;            atomicOperation = (<a class="code" href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364def">BrigAtomicOperation</a>)at-&gt;<a class="code" href="structBrig_1_1BrigInstAtomic.html#ac8578224f3ff74b6dd8ee0a71071d38a">atomicOperation</a>;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;            opcode = (<a class="code" href="namespaceBrig.html#a6a864102c33799368758cf53da405764">BrigOpcode</a>)ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a1b20a501f92d890e70e6229f89f962a9">opcode</a>;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;            assert(opcode == <a class="code" href="namespaceBrig.html#a6a864102c33799368758cf53da405764ae9f4166c0c944977bb9b8a03c4fc2748">Brig::BRIG_OPCODE_ATOMICNORET</a> ||</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;                   opcode == <a class="code" href="namespaceBrig.html#a6a864102c33799368758cf53da405764a3137f7db5be02e2023ef4201f8e3a43a">Brig::BRIG_OPCODE_ATOMIC</a>);</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;            setFlag(MemoryRef);</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;            <span class="keywordflow">if</span> (opcode == <a class="code" href="namespaceBrig.html#a6a864102c33799368758cf53da405764a3137f7db5be02e2023ef4201f8e3a43a">Brig::BRIG_OPCODE_ATOMIC</a>) {</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;                setFlag(AtomicReturn);</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;                setFlag(AtomicNoReturn);</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;            }</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;            <span class="keywordflow">switch</span> (memoryOrder) {</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00af10556c05d54e82480275825c6f26ac7">BRIG_MEMORY_ORDER_NONE</a>:</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;                setFlag(NoOrder);</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00a898e4951595f595010679e3dbc0ffa9d">BRIG_MEMORY_ORDER_RELAXED</a>:</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;                setFlag(RelaxedOrder);</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00a2fe9a4ea21a13faf1f5a816b30a04de7">BRIG_MEMORY_ORDER_SC_ACQUIRE</a>:</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;                setFlag(Acquire);</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00a2a69818b05180f065ae1275159f334f6">BRIG_MEMORY_ORDER_SC_RELEASE</a>:</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;                setFlag(Release);</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00aaf3099ec00697c7e36bd9b383d2cd5b6">BRIG_MEMORY_ORDER_SC_ACQUIRE_RELEASE</a>:</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;                setFlag(AcquireRelease);</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;                <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;AtomicInst has bad memory order type\n&quot;</span>);</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;            }</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;            <span class="keywordflow">switch</span> (memoryScope) {</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a798c96598e0ec87a81bf08219b100142">BRIG_MEMORY_SCOPE_NONE</a>:</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;                setFlag(NoScope);</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a6964a96f51bdf3cdaa3447b7b61aed74">BRIG_MEMORY_SCOPE_WORKITEM</a>:</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;                setFlag(WorkitemScope);</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a91fd1ee222e4d3d60b866e82a0a99a26">BRIG_MEMORY_SCOPE_WORKGROUP</a>:</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;                setFlag(WorkgroupScope);</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a8aa57fe864b8b2cb453fc075233bd074">BRIG_MEMORY_SCOPE_AGENT</a>:</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;                setFlag(DeviceScope);</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a01e83f68026c2481ebe4feb8c6b890f7">BRIG_MEMORY_SCOPE_SYSTEM</a>:</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;                setFlag(SystemScope);</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;                <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;AtomicInst has bad memory scope type\n&quot;</span>);</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;            }</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;            <span class="keywordflow">switch</span> (atomicOperation) {</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defa970e831f3ef6f668b16c257e710aab12">Brig::BRIG_ATOMIC_AND</a>:</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;                setFlag(AtomicAnd);</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defaaf0d10085ff1b9e08c86289bb8c59ba0">Brig::BRIG_ATOMIC_OR</a>:</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;                setFlag(AtomicOr);</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defa7319c646ea2c3e309d80f4910917ad27">Brig::BRIG_ATOMIC_XOR</a>:</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;                setFlag(AtomicXor);</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defa52bd72a18b80d9b6ba738d908697402c">Brig::BRIG_ATOMIC_CAS</a>:</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;                setFlag(AtomicCAS);</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defa34a12564bdd2639a022f6927271a2a29">Brig::BRIG_ATOMIC_EXCH</a>:</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;                setFlag(AtomicExch);</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defa87e81cf2294d2fecc83a4d6eb75e43eb">Brig::BRIG_ATOMIC_ADD</a>:</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;                setFlag(AtomicAdd);</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defa044cf22ebc09fc3108761908188742ec">Brig::BRIG_ATOMIC_WRAPINC</a>:</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;                setFlag(AtomicInc);</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defa9abd39aee83a61591042fa033fe17903">Brig::BRIG_ATOMIC_WRAPDEC</a>:</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;                setFlag(AtomicDec);</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defae817f60ebf529226c23b21cf20975907">Brig::BRIG_ATOMIC_MIN</a>:</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;                setFlag(AtomicMin);</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defae691701c1f1aee03f8586835f6a91c63">Brig::BRIG_ATOMIC_MAX</a>:</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;                setFlag(AtomicMax);</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defa8d54215f846f0c93fe0f4f87632f1f4e">Brig::BRIG_ATOMIC_SUB</a>:</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;                setFlag(AtomicSub);</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;                <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Bad BrigAtomicOperation code %d\n&quot;</span>, atomicOperation);</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;            }</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;            <span class="keywordflow">switch</span> (segment) {</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a13eb0943c3ea24e3d0b37f93a045bbb3">BRIG_SEGMENT_GLOBAL</a>:</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;                setFlag(GlobalSegment);</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a29920c038956b7b828d68a8ed5743d9e">BRIG_SEGMENT_GROUP</a>:</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;                setFlag(GroupSegment);</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a02f8ed89c8ece0530462eb6a332b6837">BRIG_SEGMENT_FLAT</a>:</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;                setFlag(Flat);</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;                <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Atomic: segment %d not supported\n&quot;</span>, segment);</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;            }</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;            <span class="keywordflow">if</span> (HasDst) {</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;                <span class="keywordtype">unsigned</span> op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>, 0);</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;                dest.init(op_offs, obj);</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;                op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>, 1);</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;                addr.init(op_offs, obj);</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; NumSrcOperands; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;                    op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> + 2);</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;                    src[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].init(op_offs, obj);</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;                }</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;                <span class="keywordtype">unsigned</span> op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>, 0);</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;                addr.init(op_offs, obj);</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; NumSrcOperands; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;                    op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> + 1);</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;                    src[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].init(op_offs, obj);</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;                }</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;            }</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;        }</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInstBase.html#aaa35559e50b8619d290f6b4bfe2e9f31"> 1366</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1AtomicInstBase.html#aaa35559e50b8619d290f6b4bfe2e9f31">numSrcRegOperands</a>()</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;        {</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;            <span class="keywordtype">int</span> operands = 0;</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; NumSrcOperands; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;                <span class="keywordflow">if</span> (src[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].isVectorRegister()) {</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;                    operands++;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;                }</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;            }</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;            <span class="keywordflow">if</span> (addr.isVectorRegister())</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;                operands++;</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;            <span class="keywordflow">return</span> operands;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;        }</div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInstBase.html#ad47d7230e579c850d211adeae8d643f1"> 1378</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1AtomicInstBase.html#ad47d7230e579c850d211adeae8d643f1">numDstRegOperands</a>() { <span class="keywordflow">return</span> dest.isVectorRegister(); }</div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInstBase.html#a0e6eb2b61b1008d2cb372744cff7a01e"> 1379</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1AtomicInstBase.html#a0e6eb2b61b1008d2cb372744cff7a01e">getNumOperands</a>()</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;        {</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;            <span class="keywordflow">if</span> (addr.isVectorRegister())</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;                <span class="keywordflow">return</span>(NumSrcOperands + 2);</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;            <span class="keywordflow">return</span>(NumSrcOperands + 1);</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;        }</div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInstBase.html#aaa7fcb339c54dca6bf7b66f37edd43ca"> 1385</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1AtomicInstBase.html#aaa7fcb339c54dca6bf7b66f37edd43ca">isVectorRegister</a>(<span class="keywordtype">int</span> operandIndex)</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;        {</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;            <span class="keywordflow">if</span> (operandIndex &lt; NumSrcOperands)</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;                <span class="keywordflow">return</span> src[operandIndex].isVectorRegister();</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (operandIndex == NumSrcOperands)</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;                <span class="keywordflow">return</span>(addr.isVectorRegister());</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;                <span class="keywordflow">return</span> dest.isVectorRegister();</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;        }</div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInstBase.html#a398779a23ead3f51a697917dd73986cc"> 1395</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1AtomicInstBase.html#a398779a23ead3f51a697917dd73986cc">isCondRegister</a>(<span class="keywordtype">int</span> operandIndex)</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;        {</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;            <span class="keywordflow">if</span> (operandIndex &lt; NumSrcOperands)</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;                <span class="keywordflow">return</span> src[operandIndex].isCondRegister();</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (operandIndex == NumSrcOperands)</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;                <span class="keywordflow">return</span>(addr.isCondRegister());</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;                <span class="keywordflow">return</span> dest.isCondRegister();</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;        }</div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInstBase.html#a24e4bc072f0426e7c6c883469176139a"> 1405</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1AtomicInstBase.html#a24e4bc072f0426e7c6c883469176139a">isScalarRegister</a>(<span class="keywordtype">int</span> operandIndex)</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;        {</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;            <span class="keywordflow">if</span> (operandIndex &lt; NumSrcOperands)</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;                <span class="keywordflow">return</span> src[operandIndex].isScalarRegister();</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (operandIndex == NumSrcOperands)</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;                <span class="keywordflow">return</span>(addr.isScalarRegister());</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;                <span class="keywordflow">return</span> dest.isScalarRegister();</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;        }</div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInstBase.html#a2a50e6465ca26a2c78f8cfc46646c210"> 1415</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1AtomicInstBase.html#a2a50e6465ca26a2c78f8cfc46646c210">isSrcOperand</a>(<span class="keywordtype">int</span> operandIndex)</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;        {</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;            <span class="keywordflow">if</span> (operandIndex &lt; NumSrcOperands)</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (operandIndex == NumSrcOperands)</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;                <span class="keywordflow">return</span>(addr.isVectorRegister());</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;        }</div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInstBase.html#a961af6c0c6a5597176d0771bfd6c398d"> 1425</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1AtomicInstBase.html#a961af6c0c6a5597176d0771bfd6c398d">isDstOperand</a>(<span class="keywordtype">int</span> operandIndex)</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;        {</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;            <span class="keywordflow">if</span> (operandIndex &lt;= NumSrcOperands)</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;        }</div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInstBase.html#a6386828b9e0937876d57e775cf9742fb"> 1432</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1AtomicInstBase.html#a6386828b9e0937876d57e775cf9742fb">getOperandSize</a>(<span class="keywordtype">int</span> operandIndex)</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;        {</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;            <span class="keywordflow">if</span> (operandIndex &lt; NumSrcOperands)</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;                <span class="keywordflow">return</span>(src[operandIndex].opSize());</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (operandIndex == NumSrcOperands)</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;                <span class="keywordflow">return</span>(addr.opSize());</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;                <span class="keywordflow">return</span>(dest.opSize());</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;        }</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInstBase.html#ac1573215d2b943098a7ac6098ccfec8c"> 1443</a></span>&#160;        <a class="code" href="classHsailISA_1_1AtomicInstBase.html#ac1573215d2b943098a7ac6098ccfec8c">getRegisterIndex</a>(<span class="keywordtype">int</span> operandIndex, <a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;        {</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; getNumOperands()));</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;            <span class="keywordflow">if</span> (operandIndex &lt; NumSrcOperands)</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;                <span class="keywordflow">return</span>(src[operandIndex].regIndex());</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (operandIndex == NumSrcOperands)</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;                <span class="keywordflow">return</span>(addr.regIndex());</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;                <span class="keywordflow">return</span>(dest.regIndex());</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;            <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;        }</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;    };</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> MemDataType, <span class="keyword">typename</span> AddrOperandType, <span class="keywordtype">int</span> NumSrcOperands,</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;             <span class="keywordtype">bool</span> HasDst&gt;</div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInst.html"> 1458</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classHsailISA_1_1AtomicInst.html">AtomicInst</a> :</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;        <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1AtomicInstBase.html">AtomicInstBase</a>&lt;typename MemDataType::OperandType,</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;                              AddrOperandType, NumSrcOperands, HasDst&gt;,</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;        <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1MemInst.html">MemInst</a></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    {</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;        <span class="keywordtype">void</span> generateDisassembly() <span class="keyword">override</span>;</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInst.html#a394602f6a3a154e27134fff054395c7b"> 1466</a></span>&#160;        <a class="code" href="classHsailISA_1_1AtomicInst.html#a394602f6a3a154e27134fff054395c7b">AtomicInst</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj,</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;                   <span class="keyword">const</span> <span class="keywordtype">char</span> *_opcode)</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;            : <a class="code" href="classHsailISA_1_1AtomicInstBase.html">AtomicInstBase</a>&lt;typename MemDataType::OperandType, AddrOperandType,</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;                             NumSrcOperands, HasDst&gt;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;                (ib, obj, _opcode),</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;              <a class="code" href="classHsailISA_1_1MemInst.html">MemInst</a>(MemDataType::memType)</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;        {</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;            <a class="code" href="classHsailISA_1_1MemInst.html#a4172070b8fbfff1bbf40d7fcd56364b7">init_addr</a>(&amp;this-&gt;<a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>);</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;        }</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInst.html#ac78d0a177f4599c2ed102fc718ee2164"> 1477</a></span>&#160;        <a class="code" href="classHsailISA_1_1AtomicInst.html#ac78d0a177f4599c2ed102fc718ee2164">initiateAcc</a>(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)<span class="keyword"> override</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;            <span class="comment">// before doing the RMW, check if this atomic has</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;            <span class="comment">// release semantics, and if so issue a release first</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;            <span class="keywordflow">if</span> (!this-&gt;isLocalMem()) {</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;                <span class="keywordflow">if</span> (gpuDynInst-&gt;computeUnit()-&gt;shader-&gt;separate_acquire_release</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;                    &amp;&amp; (gpuDynInst-&gt;isRelease()</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;                    || gpuDynInst-&gt;isAcquireRelease())) {</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;                    gpuDynInst-&gt;statusBitVector = <a class="code" href="gpu-compute_2misc_8hh.html#a3bbe609e2c3c2987d3e7bd41ca65636f">VectorMask</a>(1);</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;                    gpuDynInst-&gt;execContinuation = &amp;<a class="code" href="classGPUStaticInst.html#a86c5ad0fdd48bacea78a8036e0a24ebd">GPUStaticInst::execAtomic</a>;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;                    gpuDynInst-&gt;useContinuation = <span class="keyword">true</span>;</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;                    <span class="comment">// create request</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;                    <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> req = std::make_shared&lt;Request&gt;(0, 0, 0, 0,</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;                                  gpuDynInst-&gt;computeUnit()-&gt;masterId(),</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;                                  0, gpuDynInst-&gt;wfDynId);</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;                    req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27abde74ea51c68dd712daa840077cca672">Request::RELEASE</a>);</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;                    gpuDynInst-&gt;computeUnit()-&gt;injectGlobalMemFence(gpuDynInst, <span class="keyword">false</span>, req);</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;                    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;                }</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;            }</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;            <span class="comment">// if there is no release semantic, execute the RMW immediately</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;            execAtomic(gpuDynInst);</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;        }</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInst.html#a28fd1d086381017f8f33dd7b5bc15b9b"> 1508</a></span>&#160;        <a class="code" href="classHsailISA_1_1AtomicInst.html#a28fd1d086381017f8f33dd7b5bc15b9b">completeAcc</a>(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)<span class="keyword"> override</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;            <span class="comment">// if this is not an atomic return op, then we</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;            <span class="comment">// have nothing more to do.</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;            <span class="keywordflow">if</span> (this-&gt;isAtomicRet()) {</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;                <span class="comment">// the size of the src operands and the</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;                <span class="comment">// memory being operated on must match</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;                <span class="comment">// for HSAIL atomics - this assumption may</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;                <span class="comment">// not apply to all ISAs</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;                <span class="keyword">typedef</span> <span class="keyword">typename</span> MemDataType::CType CType;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;                <a class="code" href="classWavefront.html">Wavefront</a> *<a class="code" href="namespaceMipsISA.html#abbf89a8639f14e61b3b9a72ea14a06a8">w</a> = gpuDynInst-&gt;wavefront();</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;                <span class="keywordtype">int</span> dst = this-&gt;dest.regIndex();</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;                <a class="code" href="classstd_1_1vector.html">std::vector&lt;uint32_t&gt;</a> regVec;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;                <span class="comment">// virtual-&gt;physical VGPR mapping</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;                <span class="keywordtype">int</span> physVgpr = w-&gt;<a class="code" href="classWavefront.html#ac4c81c2070e71d1a02bdc3830ad72f18">remap</a>(dst, <span class="keyword">sizeof</span>(CType), 1);</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;                regVec.push_back(physVgpr);</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;                CType *p1 = &amp;((CType*)gpuDynInst-&gt;d_data)[0];</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; w-&gt;<a class="code" href="classWavefront.html#ae0651630713cafebaabfcb4cb2fdf6c7">computeUnit</a>-&gt;<a class="code" href="classComputeUnit.html#ada7957bc1e5a7d9c862a1c81b4055aaa">wfSize</a>(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;                    <span class="keywordflow">if</span> (gpuDynInst-&gt;exec_mask[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]) {</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;                        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUReg, <span class="stringliteral">&quot;CU%d, WF[%d][%d], lane %d: &quot;</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;                                <span class="stringliteral">&quot;$%s%d &lt;- %d global ld done (src = wavefront &quot;</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;                                <span class="stringliteral">&quot;ld inst)\n&quot;</span>, w-&gt;<a class="code" href="classWavefront.html#ae0651630713cafebaabfcb4cb2fdf6c7">computeUnit</a>-&gt;<a class="code" href="classComputeUnit.html#a8f614c41caa2ce9eb8ea8e022866f23c">cu_id</a>, w-&gt;<a class="code" href="classWavefront.html#a82ea7df77b7edd98f56d4241ec933d76">simdId</a>,</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;                                w-&gt;<a class="code" href="classWavefront.html#a95cc60ad40ab4180b870be62bb564c2e">wfSlotId</a>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <span class="keyword">sizeof</span>(CType) == 4 ? <span class="stringliteral">&quot;s&quot;</span> : <span class="stringliteral">&quot;d&quot;</span>,</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;                                dst, *p1);</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;                        <span class="comment">// write the value into the physical VGPR. This is a</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;                        <span class="comment">// purely functional operation. No timing is modeled.</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;                        w-&gt;<a class="code" href="classWavefront.html#ae0651630713cafebaabfcb4cb2fdf6c7">computeUnit</a>-&gt;<a class="code" href="classComputeUnit.html#a2b64c52a2dd14737dd65123c70d3da97">vrf</a>[w-&gt;<a class="code" href="classWavefront.html#a82ea7df77b7edd98f56d4241ec933d76">simdId</a>]-&gt;write&lt;CType&gt;(physVgpr, *p1, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;                    }</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;                    ++p1;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;                }</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;                <span class="comment">// Schedule the write operation of the load data on the VRF.</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;                <span class="comment">// This simply models the timing aspect of the VRF write operation.</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;                <span class="comment">// It does not modify the physical VGPR.</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;                <span class="keywordtype">int</span> loadVrfBankConflictCycles = gpuDynInst-&gt;computeUnit()-&gt;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;                    vrf[w-&gt;<a class="code" href="classWavefront.html#a82ea7df77b7edd98f56d4241ec933d76">simdId</a>]-&gt;exec(gpuDynInst-&gt;seqNum(), <a class="code" href="namespaceMipsISA.html#abbf89a8639f14e61b3b9a72ea14a06a8">w</a>, regVec,</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;                                         <span class="keyword">sizeof</span>(CType), gpuDynInst-&gt;time);</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;                <span class="keywordflow">if</span> (this-&gt;isGlobalMem()) {</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;                    gpuDynInst-&gt;computeUnit()-&gt;globalMemoryPipe</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;                        .incLoadVRFBankConflictCycles(loadVrfBankConflictCycles);</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;                    assert(this-&gt;isLocalMem());</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;                    gpuDynInst-&gt;computeUnit()-&gt;localMemoryPipe</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;                        .incLoadVRFBankConflictCycles(loadVrfBankConflictCycles);</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;                }</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;            }</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;        }</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;        <span class="keywordtype">void</span> execute(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst) <span class="keyword">override</span>;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;      <span class="keyword">private</span>:</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;        <span class="comment">// execAtomic may be called through a continuation</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;        <span class="comment">// if the RMW had release semantics. see comment for</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;        <span class="comment">// execContinuation in gpu_dyn_inst.hh</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInst.html#a1729ab618737ff0b34681a307fba6c64"> 1566</a></span>&#160;        <a class="code" href="classHsailISA_1_1AtomicInst.html#a1729ab618737ff0b34681a307fba6c64">execAtomic</a>(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)<span class="keyword"> override</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;            gpuDynInst-&gt;statusBitVector = gpuDynInst-&gt;exec_mask;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;            <span class="keyword">typedef</span> <span class="keyword">typename</span> MemDataType::CType c0;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;            c0 *<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a> = &amp;((c0*) gpuDynInst-&gt;d_data)[0];</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;            c0 *<a class="code" href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">e</a> = &amp;((c0*) gpuDynInst-&gt;a_data)[0];</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;            c0 *<a class="code" href="namespaceArmISA.html#a4b35d507a9016b299505ac92e2c05c12">f</a> = &amp;((c0*) gpuDynInst-&gt;x_data)[0];</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; gpuDynInst-&gt;computeUnit()-&gt;wfSize(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;                <span class="keywordflow">if</span> (gpuDynInst-&gt;exec_mask[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]) {</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;                    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = gpuDynInst-&gt;addr[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>];</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;                    <span class="keywordflow">if</span> (this-&gt;isLocalMem()) {</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;                        <a class="code" href="classWavefront.html">Wavefront</a> *wavefront = gpuDynInst-&gt;wavefront();</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;                        *d = wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a5dd3f93d266c172ef23013831fca45ae">read</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>);</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;                        <span class="keywordflow">if</span> (this-&gt;isAtomicAdd()) {</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;                            wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a35d84cac5adacf4bb905bc6e9a354efe">write</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>,</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;                            wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a5dd3f93d266c172ef23013831fca45ae">read</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>) + (*e));</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;                        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (this-&gt;isAtomicSub()) {</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;                            wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a35d84cac5adacf4bb905bc6e9a354efe">write</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>,</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;                            wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a5dd3f93d266c172ef23013831fca45ae">read</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>) - (*e));</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;                        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (this-&gt;isAtomicMax()) {</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;                            wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a35d84cac5adacf4bb905bc6e9a354efe">write</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>,</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;                            std::max(wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a5dd3f93d266c172ef23013831fca45ae">read</a>&lt;c0&gt;(vaddr),</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;                            (*e)));</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;                        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (this-&gt;isAtomicMin()) {</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;                            wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a35d84cac5adacf4bb905bc6e9a354efe">write</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>,</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;                            std::min(wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a5dd3f93d266c172ef23013831fca45ae">read</a>&lt;c0&gt;(vaddr),</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;                            (*e)));</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;                        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (this-&gt;isAtomicAnd()) {</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;                            wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a35d84cac5adacf4bb905bc6e9a354efe">write</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>,</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;                            wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a5dd3f93d266c172ef23013831fca45ae">read</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>) &amp; (*e));</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;                        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (this-&gt;isAtomicOr()) {</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;                            wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a35d84cac5adacf4bb905bc6e9a354efe">write</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>,</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;                            wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a5dd3f93d266c172ef23013831fca45ae">read</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>) | (*e));</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;                        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (this-&gt;isAtomicXor()) {</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;                            wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a35d84cac5adacf4bb905bc6e9a354efe">write</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>,</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;                            wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a5dd3f93d266c172ef23013831fca45ae">read</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>) ^ (*e));</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;                        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (this-&gt;isAtomicInc()) {</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;                            wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a35d84cac5adacf4bb905bc6e9a354efe">write</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>,</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;                            wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a5dd3f93d266c172ef23013831fca45ae">read</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>) + 1);</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;                        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (this-&gt;isAtomicDec()) {</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;                            wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a35d84cac5adacf4bb905bc6e9a354efe">write</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>,</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;                            wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a5dd3f93d266c172ef23013831fca45ae">read</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>) - 1);</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;                        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (this-&gt;isAtomicExch()) {</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;                            wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a35d84cac5adacf4bb905bc6e9a354efe">write</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, (*e));</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;                        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (this-&gt;isAtomicCAS()) {</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;                            wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a35d84cac5adacf4bb905bc6e9a354efe">write</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>,</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;                            (wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a5dd3f93d266c172ef23013831fca45ae">read</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>) == (*e)) ?</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;                            (*f) : wavefront-&gt;<a class="code" href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">ldsChunk</a>-&gt;<a class="code" href="classLdsChunk.html#a5dd3f93d266c172ef23013831fca45ae">read</a>&lt;c0&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>));</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;                        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;                            <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Unrecognized or invalid HSAIL atomic op &quot;</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;                                  <span class="stringliteral">&quot;type.\n&quot;</span>);</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;                        }</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;                    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;                        <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> req =</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;                            std::make_shared&lt;Request&gt;(0, <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, <span class="keyword">sizeof</span>(c0), 0,</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;                                        gpuDynInst-&gt;computeUnit()-&gt;masterId(),</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;                                        0, gpuDynInst-&gt;wfDynId,</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;                                        gpuDynInst-&gt;makeAtomicOpFunctor&lt;c0&gt;(<a class="code" href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">e</a>,</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;                                        <a class="code" href="namespaceArmISA.html#a4b35d507a9016b299505ac92e2c05c12">f</a>));</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;                        gpuDynInst-&gt;setRequestFlags(req);</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;                        <a class="code" href="classPacket.html">PacketPtr</a> pkt = <span class="keyword">new</span> <a class="code" href="namespaceProbePoints.html#ad737652905dacb8536adf3c5c4051bc4">Packet</a>(req, <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102ac7f755b88d8c576770c6cdfc67af5fc9">MemCmd::SwapReq</a>);</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;                        pkt-&gt;<a class="code" href="classPacket.html#afe77e06caa81808b679abf9291dfc44f">dataStatic</a>(d);</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;                        <span class="keywordflow">if</span> (gpuDynInst-&gt;computeUnit()-&gt;shader-&gt;</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;                            separate_acquire_release &amp;&amp;</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;                            (gpuDynInst-&gt;isAcquire())) {</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;                            <span class="comment">// if this atomic has acquire semantics,</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;                            <span class="comment">// schedule the continuation to perform an</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;                            <span class="comment">// acquire after the RMW completes</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;                            gpuDynInst-&gt;execContinuation =</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;                                &amp;<a class="code" href="classGPUStaticInst.html#ac2610b1737a447bef5c377efa16b1fa9">GPUStaticInst::execAtomicAcq</a>;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;                            gpuDynInst-&gt;useContinuation = <span class="keyword">true</span>;</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;                        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;                            <span class="comment">// the request will be finished when the RMW completes</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;                            gpuDynInst-&gt;useContinuation = <span class="keyword">false</span>;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;                        }</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;                        <span class="comment">// translation is performed in sendRequest()</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;                        gpuDynInst-&gt;computeUnit()-&gt;sendRequest(gpuDynInst, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>,</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;                                                               pkt);</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;                    }</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;                }</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;                ++<a class="code" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a>;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;                ++<a class="code" href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">e</a>;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;                ++<a class="code" href="namespaceArmISA.html#a4b35d507a9016b299505ac92e2c05c12">f</a>;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;            }</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;            gpuDynInst-&gt;updateStats();</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;        }</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;        <span class="comment">// execAtomicACq will always be called through a continuation.</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;        <span class="comment">// see comment for execContinuation in gpu_dyn_inst.hh</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="classHsailISA_1_1AtomicInst.html#a0779ca127dc1722903101253d4744070"> 1666</a></span>&#160;        <a class="code" href="classHsailISA_1_1AtomicInst.html#a0779ca127dc1722903101253d4744070">execAtomicAcq</a>(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)<span class="keyword"> override</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;            <span class="comment">// after performing the RMW, check to see if this instruction</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;            <span class="comment">// has acquire semantics, and if so, issue an acquire</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;            <span class="keywordflow">if</span> (!this-&gt;isLocalMem()) {</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;                <span class="keywordflow">if</span> (gpuDynInst-&gt;computeUnit()-&gt;shader-&gt;separate_acquire_release</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;                     &amp;&amp; gpuDynInst-&gt;isAcquire()) {</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;                    gpuDynInst-&gt;statusBitVector = <a class="code" href="gpu-compute_2misc_8hh.html#a3bbe609e2c3c2987d3e7bd41ca65636f">VectorMask</a>(1);</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;                    <span class="comment">// the request will be finished when</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;                    <span class="comment">// the acquire completes</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;                    gpuDynInst-&gt;useContinuation = <span class="keyword">false</span>;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;                    <span class="comment">// create request</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;                    <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> req = std::make_shared&lt;Request&gt;(0, 0, 0, 0,</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;                                  gpuDynInst-&gt;computeUnit()-&gt;masterId(),</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;                                  0, gpuDynInst-&gt;wfDynId);</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;                    req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27aaf47e6c5f68306617e83fcb45ffc7661">Request::ACQUIRE</a>);</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;                    gpuDynInst-&gt;computeUnit()-&gt;injectGlobalMemFence(gpuDynInst, <span class="keyword">false</span>, req);</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;                }</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;            }</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;        }</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    };</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> DataType, <span class="keyword">typename</span> AddrOperandType, <span class="keywordtype">int</span> NumSrcOperands&gt;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;    <a class="code" href="classGPUStaticInst.html">GPUStaticInst</a>*</div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="namespaceHsailISA.html#aba9cd988777b494c26b8c41a5eba5234"> 1691</a></span>&#160;    <a class="code" href="namespaceHsailISA.html#aba9cd988777b494c26b8c41a5eba5234">constructAtomic</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj)</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;    {</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;        <span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstAtomic.html">Brig::BrigInstAtomic</a> *<a class="code" href="namespaceArmISA.html#a8728270df2de2c2b050d8218731304ec">at</a> = (<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstAtomic.html">Brig::BrigInstAtomic</a>*)ib;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;        <span class="keywordflow">if</span> (at-&gt;<a class="code" href="structBrig_1_1BrigInstAtomic.html#ac8578224f3ff74b6dd8ee0a71071d38a">atomicOperation</a> == <a class="code" href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defaa30c542cd35d02291173564af88983f4">Brig::BRIG_ATOMIC_LD</a>) {</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;            <span class="keywordflow">return</span> decodeLd&lt;DataType&gt;(ib, obj);</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (at-&gt;<a class="code" href="structBrig_1_1BrigInstAtomic.html#ac8578224f3ff74b6dd8ee0a71071d38a">atomicOperation</a> == <a class="code" href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defa16811b15d1874fc03b6f898a5628f4f2">Brig::BRIG_ATOMIC_ST</a>) {</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;            <span class="keywordflow">switch</span> (ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a32a9a381ec3859a2e2cc797dc2b17c70">type</a>) {</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842eab9af269d8bd55cefd27236870d886809">Brig::BRIG_TYPE_B8</a>:</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;                <span class="keywordflow">return</span> decodeSt&lt;S8,S8&gt;(ib, obj);</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea2467dac42f11fd7175d967b8340cbc27">Brig::BRIG_TYPE_B16</a>:</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;                <span class="keywordflow">return</span> decodeSt&lt;S16,S16&gt;(ib, obj);</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea91021be2b1c2ef97ccff8b6393474a31">Brig::BRIG_TYPE_B32</a>:</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;                <span class="keywordflow">return</span> decodeSt&lt;S32,S32&gt;(ib, obj);</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea86a0932ddef74162490407100a18b3a6">Brig::BRIG_TYPE_B64</a>:</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;                <span class="keywordflow">return</span> decodeSt&lt;S64,S64&gt;(ib, obj);</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;              <span class="keywordflow">default</span>: <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;AtomicSt: Operand type mismatch %d\n&quot;</span>, ib-&gt;type);</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;            }</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;            <span class="keywordflow">if</span> ((<a class="code" href="namespaceBrig.html#a6a864102c33799368758cf53da405764">Brig::BrigOpcode</a>)ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a1b20a501f92d890e70e6229f89f962a9">opcode</a> == <a class="code" href="namespaceBrig.html#a6a864102c33799368758cf53da405764ae9f4166c0c944977bb9b8a03c4fc2748">Brig::BRIG_OPCODE_ATOMICNORET</a>)</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classHsailISA_1_1AtomicInst.html">AtomicInst</a>&lt;DataType, AddrOperandType,</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;                    NumSrcOperands, <span class="keyword">false</span>&gt;(ib, obj, <span class="stringliteral">&quot;atomicnoret&quot;</span>);</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classHsailISA_1_1AtomicInst.html">AtomicInst</a>&lt;DataType, AddrOperandType,</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;                    NumSrcOperands, <span class="keyword">true</span>&gt;(ib, obj, <span class="stringliteral">&quot;atomic&quot;</span>);</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;        }</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;    }</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> DataType, <span class="keywordtype">int</span> NumSrcOperands&gt;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;    <a class="code" href="classGPUStaticInst.html">GPUStaticInst</a>*</div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="namespaceHsailISA.html#a1a710079bf4429515772a6262363e3a7"> 1721</a></span>&#160;    <a class="code" href="namespaceHsailISA.html#a1a710079bf4429515772a6262363e3a7">decodeAtomicHelper</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj)</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;    {</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;        <span class="keywordtype">unsigned</span> addrIndex = (<a class="code" href="namespaceBrig.html#a6a864102c33799368758cf53da405764">Brig::BrigOpcode</a>)ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a1b20a501f92d890e70e6229f89f962a9">opcode</a> ==</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;            <a class="code" href="namespaceBrig.html#a6a864102c33799368758cf53da405764ae9f4166c0c944977bb9b8a03c4fc2748">Brig::BRIG_OPCODE_ATOMICNORET</a> ? 0 : 1;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;        <span class="keywordtype">unsigned</span> op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>,addrIndex);</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;        <a class="code" href="classBrigRegOperandInfo.html">BrigRegOperandInfo</a> tmp = <a class="code" href="operand_8cc.html#ae0ac71fd39b385f582ba03dd0f79fd0e">findRegDataType</a>(op_offs, obj);</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;        <span class="keywordflow">if</span> (tmp.<a class="code" href="classBrigRegOperandInfo.html#a5ac610280c354b6b96b058c94e1f34d7">kind</a> == <a class="code" href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a38d7c728711d20528cf8c8650f4b994e">Brig::BRIG_KIND_OPERAND_ADDRESS</a>) {</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceHsailISA.html#aba9cd988777b494c26b8c41a5eba5234">constructAtomic</a>&lt;DataType, <a class="code" href="classNoRegAddrOperand.html">NoRegAddrOperand</a>,</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;                                   NumSrcOperands&gt;(ib, obj);</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tmp.<a class="code" href="classBrigRegOperandInfo.html#a5ac610280c354b6b96b058c94e1f34d7">kind</a> == <a class="code" href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a1d45270659a47663834df7d74fd62b44">Brig::BRIG_KIND_OPERAND_REGISTER</a>) {</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;            <span class="comment">// V2/V4 not allowed</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;            <span class="keywordflow">switch</span> (tmp.<a class="code" href="classBrigRegOperandInfo.html#a3d5f1cfa1332b797b1cf5f1b18889ad0">regKind</a>) {</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#ac4720fd38d5c7859817dca036bd67b97a71f3763fd680ef204b50d82e74059f1d">Brig::BRIG_REGISTER_KIND_SINGLE</a>:</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;                  <span class="keywordflow">return</span> <a class="code" href="namespaceHsailISA.html#aba9cd988777b494c26b8c41a5eba5234">constructAtomic</a>&lt;DataType, <a class="code" href="operand_8hh.html#a421091d9ecd3f127b2ec97c09975a019">SRegAddrOperand</a>,</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;                                         NumSrcOperands&gt;(ib, obj);</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="namespaceBrig.html#ac4720fd38d5c7859817dca036bd67b97aee5f19db15eb17b1a1995b41dac74ea5">Brig::BRIG_REGISTER_KIND_DOUBLE</a>:</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="namespaceHsailISA.html#aba9cd988777b494c26b8c41a5eba5234">constructAtomic</a>&lt;DataType, <a class="code" href="operand_8hh.html#a3ad2b35d82568b8e30d73656b7d67ebf">DRegAddrOperand</a>,</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;                                       NumSrcOperands&gt;(ib, obj);</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;                <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Bad atomic register operand type %d\n&quot;</span>, tmp.<a class="code" href="classBrigRegOperandInfo.html#a39cda85bcc9fda00d7d18554398c955b">type</a>);</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;            }</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;            <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Bad atomic register operand kind %d\n&quot;</span>, tmp.<a class="code" href="classBrigRegOperandInfo.html#a5ac610280c354b6b96b058c94e1f34d7">kind</a>);</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;        }</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;    }</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> DataType&gt;</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;    <a class="code" href="classGPUStaticInst.html">GPUStaticInst</a>*</div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="namespaceHsailISA.html#a4125d8919ba6d07a6db030340d63d637"> 1753</a></span>&#160;    <a class="code" href="namespaceHsailISA.html#a4125d8919ba6d07a6db030340d63d637">decodeAtomic</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj)</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;    {</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;        <span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstAtomic.html">Brig::BrigInstAtomic</a> *<a class="code" href="namespaceArmISA.html#a8728270df2de2c2b050d8218731304ec">at</a> = (<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstAtomic.html">Brig::BrigInstAtomic</a>*)ib;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;        <span class="keywordflow">if</span> (at-&gt;<a class="code" href="structBrig_1_1BrigInstAtomic.html#ac8578224f3ff74b6dd8ee0a71071d38a">atomicOperation</a> == <a class="code" href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defa52bd72a18b80d9b6ba738d908697402c">Brig::BRIG_ATOMIC_CAS</a>) {</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;            <span class="keywordflow">return</span> decodeAtomicHelper&lt;DataType, 2&gt;(ib, obj);</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;            <span class="keywordflow">return</span> decodeAtomicHelper&lt;DataType, 1&gt;(ib, obj);</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;        }</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;    }</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> DataType&gt;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;    <a class="code" href="classGPUStaticInst.html">GPUStaticInst</a>*</div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="namespaceHsailISA.html#ae51296d28c6b72478435bb5e7b3fd2b1"> 1766</a></span>&#160;    <a class="code" href="namespaceHsailISA.html#ae51296d28c6b72478435bb5e7b3fd2b1">decodeAtomicNoRet</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj)</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;    {</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;        <span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstAtomic.html">Brig::BrigInstAtomic</a> *<a class="code" href="namespaceArmISA.html#a8728270df2de2c2b050d8218731304ec">at</a> = (<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstAtomic.html">Brig::BrigInstAtomic</a>*)ib;</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;        <span class="keywordflow">if</span> (at-&gt;<a class="code" href="structBrig_1_1BrigInstAtomic.html#ac8578224f3ff74b6dd8ee0a71071d38a">atomicOperation</a> == <a class="code" href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defa52bd72a18b80d9b6ba738d908697402c">Brig::BRIG_ATOMIC_CAS</a>) {</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;            <span class="keywordflow">return</span> decodeAtomicHelper&lt;DataType, 2&gt;(ib, obj);</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;            <span class="keywordflow">return</span> decodeAtomicHelper&lt;DataType, 1&gt;(ib, obj);</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;        }</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;    }</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;} <span class="comment">// namespace HsailISA</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#endif // __ARCH_HSAIL_INSTS_MEM_HH__</span></div><div class="ttc" id="namespaceBrig_html_a9fab6e9f8915d16efdb307286e14842ead7af50b3d6c34de85e190a90c7cb1e66"><div class="ttname"><a href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ead7af50b3d6c34de85e190a90c7cb1e66">Brig::BRIG_TYPE_S8</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01014">Brig.h:1014</a></div></div>
<div class="ttc" id="namespaceBrig_html_a9fab6e9f8915d16efdb307286e14842ea10c4d99e757e44fe81d5181a0067b928"><div class="ttname"><a href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea10c4d99e757e44fe81d5181a0067b928">Brig::BRIG_TYPE_F16</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01018">Brig.h:1018</a></div></div>
<div class="ttc" id="classWavefront_html"><div class="ttname"><a href="classWavefront.html">Wavefront</a></div><div class="ttdef"><b>Definition:</b> <a href="wavefront_8hh_source.html#l00147">wavefront.hh:147</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInstBase_html_a96049c261d3693b9a29e0f1f7eb793a2"><div class="ttname"><a href="classHsailISA_1_1StInstBase.html#a96049c261d3693b9a29e0f1f7eb793a2">HsailISA::StInstBase::memoryOrder</a></div><div class="ttdeci">Brig::BrigMemoryOrder memoryOrder</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00788">mem.hh:788</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInstBase_html_a883e154464452ae3abd69eef18b7fe1d"><div class="ttname"><a href="classHsailISA_1_1LdInstBase.html#a883e154464452ae3abd69eef18b7fe1d">HsailISA::LdInstBase::memoryOrder</a></div><div class="ttdeci">Brig::BrigMemoryOrder memoryOrder</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00217">mem.hh:217</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInstBase_html_afdec11ed842e6c438ccfbff480d8d58c"><div class="ttname"><a href="classHsailISA_1_1LdInstBase.html#afdec11ed842e6c438ccfbff480d8d58c">HsailISA::LdInstBase::width</a></div><div class="ttdeci">Brig::BrigWidth8_t width</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00212">mem.hh:212</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInst_html_aa0ca8dfb594ab21d9a0abd5a53c5fd7b"><div class="ttname"><a href="classHsailISA_1_1LdInst.html#aa0ca8dfb594ab21d9a0abd5a53c5fd7b">HsailISA::LdInst::isVectorRegister</a></div><div class="ttdeci">bool isVectorRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00602">mem.hh:602</a></div></div>
<div class="ttc" id="namespaceBrig_html_a7d0db4324052c9a7d2ad1e4108fef1f7a6964a96f51bdf3cdaa3447b7b61aed74"><div class="ttname"><a href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a6964a96f51bdf3cdaa3447b7b61aed74">Brig::BRIG_MEMORY_SCOPE_WORKITEM</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00529">Brig.h:529</a></div></div>
<div class="ttc" id="namespaceBrig_html_a706401f00d2ef9717214e8eeadcf3c00a2fe9a4ea21a13faf1f5a816b30a04de7"><div class="ttname"><a href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00a2fe9a4ea21a13faf1f5a816b30a04de7">Brig::BRIG_MEMORY_ORDER_SC_ACQUIRE</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00514">Brig.h:514</a></div></div>
<div class="ttc" id="structBrig_1_1BrigInstAtomic_html"><div class="ttname"><a href="structBrig_1_1BrigInstAtomic.html">Brig::BrigInstAtomic</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01335">Brig.h:1335</a></div></div>
<div class="ttc" id="namespaceBrig_html_a4dd532e0ef5262e245f3b8f59c364defa9abd39aee83a61591042fa033fe17903"><div class="ttname"><a href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defa9abd39aee83a61591042fa033fe17903">Brig::BRIG_ATOMIC_WRAPDEC</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00290">Brig.h:290</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInst_html_a813d4dd6db6b3b2a2efb3a5610b81bf0"><div class="ttname"><a href="classHsailISA_1_1StInst.html#a813d4dd6db6b3b2a2efb3a5610b81bf0">HsailISA::StInst::getNumOperands</a></div><div class="ttdeci">int getNumOperands() override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01166">mem.hh:1166</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInstBase_html_ac1573215d2b943098a7ac6098ccfec8c"><div class="ttname"><a href="classHsailISA_1_1AtomicInstBase.html#ac1573215d2b943098a7ac6098ccfec8c">HsailISA::AtomicInstBase::getRegisterIndex</a></div><div class="ttdeci">int getRegisterIndex(int operandIndex, GPUDynInstPtr gpuDynInst)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01443">mem.hh:1443</a></div></div>
<div class="ttc" id="namespaceBrig_html_a9fab6e9f8915d16efdb307286e14842ea26809908095834c4ae444db5eb559c1c"><div class="ttname"><a href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea26809908095834c4ae444db5eb559c1c">Brig::BRIG_TYPE_S64</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01017">Brig.h:1017</a></div></div>
<div class="ttc" id="namespaceBrig_html_a8a3f4ee442232dde4f5927e3a8c1e841a56202d4ea548cd3eba62f82de3d0a706"><div class="ttname"><a href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a56202d4ea548cd3eba62f82de3d0a706">Brig::BRIG_SEGMENT_SPILL</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00940">Brig.h:940</a></div></div>
<div class="ttc" id="operand_8hh_html"><div class="ttname"><a href="operand_8hh.html">operand.hh</a></div><div class="ttdoc">Defines classes encapsulating HSAIL instruction operands. </div></div>
<div class="ttc" id="structBrig_1_1BrigInstAtomic_html_a26a2a4eb8e7654e888a6fb26c8cf03ff"><div class="ttname"><a href="structBrig_1_1BrigInstAtomic.html#a26a2a4eb8e7654e888a6fb26c8cf03ff">Brig::BrigInstAtomic::segment</a></div><div class="ttdeci">BrigSegment8_t segment</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01337">Brig.h:1337</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdaInstBase_html_afcbfd01a07dcaf727352d58ec0bbace3"><div class="ttname"><a href="classHsailISA_1_1LdaInstBase.html#afcbfd01a07dcaf727352d58ec0bbace3">HsailISA::LdaInstBase::isDstOperand</a></div><div class="ttdeci">bool isDstOperand(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00139">mem.hh:139</a></div></div>
<div class="ttc" id="logging_8hh_html_acad519418dbfdd70c1208711e609c80e"><div class="ttname"><a href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a></div><div class="ttdeci">#define fatal(...)</div><div class="ttdoc">This implements a cprintf based fatal() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00175">logging.hh:175</a></div></div>
<div class="ttc" id="classComputeUnit_html_a8f614c41caa2ce9eb8ea8e022866f23c"><div class="ttname"><a href="classComputeUnit.html#a8f614c41caa2ce9eb8ea8e022866f23c">ComputeUnit::cu_id</a></div><div class="ttdeci">int cu_id</div><div class="ttdef"><b>Definition:</b> <a href="compute__unit_8hh_source.html#l00137">compute_unit.hh:137</a></div></div>
<div class="ttc" id="structBrig_1_1BrigInstBase_html_a3ecce462d0a56124d0abf45b8b9f7a58"><div class="ttname"><a href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">Brig::BrigInstBase::operands</a></div><div class="ttdeci">BrigDataOffsetOperandList32_t operands</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01323">Brig.h:1323</a></div></div>
<div class="ttc" id="namespaceBrig_html_a8a3f4ee442232dde4f5927e3a8c1e841a02f8ed89c8ece0530462eb6a332b6837"><div class="ttname"><a href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a02f8ed89c8ece0530462eb6a332b6837">Brig::BRIG_SEGMENT_FLAT</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00934">Brig.h:934</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInstBase_html_a961af6c0c6a5597176d0771bfd6c398d"><div class="ttname"><a href="classHsailISA_1_1AtomicInstBase.html#a961af6c0c6a5597176d0771bfd6c398d">HsailISA::AtomicInstBase::isDstOperand</a></div><div class="ttdeci">bool isDstOperand(int operandIndex)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01425">mem.hh:1425</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInstBase_html_a1173497f297a9add8e43a3d3861d3ae7"><div class="ttname"><a href="classHsailISA_1_1LdInstBase.html#a1173497f297a9add8e43a3d3861d3ae7">HsailISA::LdInstBase::isScalarRegister</a></div><div class="ttdeci">bool isScalarRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00357">mem.hh:357</a></div></div>
<div class="ttc" id="namespaceBrig_html_a9fab6e9f8915d16efdb307286e14842eab9af269d8bd55cefd27236870d886809"><div class="ttname"><a href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842eab9af269d8bd55cefd27236870d886809">Brig::BRIG_TYPE_B8</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01022">Brig.h:1022</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInstBase_html_a834fc2d417fed008182880889f4d9195"><div class="ttname"><a href="classHsailISA_1_1LdInstBase.html#a834fc2d417fed008182880889f4d9195">HsailISA::LdInstBase::getOperandSize</a></div><div class="ttdeci">int getOperandSize(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00375">mem.hh:375</a></div></div>
<div class="ttc" id="classBrigObject_html"><div class="ttname"><a href="classBrigObject.html">BrigObject</a></div><div class="ttdef"><b>Definition:</b> <a href="brig__object_8hh_source.html#l00060">brig_object.hh:60</a></div></div>
<div class="ttc" id="structBrig_1_1BrigInstBase_html_a32a9a381ec3859a2e2cc797dc2b17c70"><div class="ttname"><a href="structBrig_1_1BrigInstBase.html#a32a9a381ec3859a2e2cc797dc2b17c70">Brig::BrigInstBase::type</a></div><div class="ttdeci">BrigType16_t type</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01322">Brig.h:1322</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInstBase_html"><div class="ttname"><a href="classHsailISA_1_1StInstBase.html">HsailISA::StInstBase</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00780">mem.hh:780</a></div></div>
<div class="ttc" id="namespaceBrig_html_a6a864102c33799368758cf53da405764a3137f7db5be02e2023ef4201f8e3a43a"><div class="ttname"><a href="namespaceBrig.html#a6a864102c33799368758cf53da405764a3137f7db5be02e2023ef4201f8e3a43a">Brig::BRIG_OPCODE_ATOMIC</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00653">Brig.h:653</a></div></div>
<div class="ttc" id="namespaceBrig_html_af9c70e3fb7bfa02a0e6ae2871dbab745a1d45270659a47663834df7d74fd62b44"><div class="ttname"><a href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a1d45270659a47663834df7d74fd62b44">Brig::BRIG_KIND_OPERAND_REGISTER</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00220">Brig.h:220</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInst_html_a91bab490df0f522d69b29e3097811190"><div class="ttname"><a href="classHsailISA_1_1StInst.html#a91bab490df0f522d69b29e3097811190">HsailISA::StInst::execSt</a></div><div class="ttdeci">void execSt(GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01042">mem.hh:1042</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInst_html_a093f4c124a7ff1e1b54ead663fbcab8b"><div class="ttname"><a href="classHsailISA_1_1LdInst.html#a093f4c124a7ff1e1b54ead663fbcab8b">HsailISA::LdInst::completeAcc</a></div><div class="ttdeci">void completeAcc(GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00501">mem.hh:501</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInst_html_a28fd1d086381017f8f33dd7b5bc15b9b"><div class="ttname"><a href="classHsailISA_1_1AtomicInst.html#a28fd1d086381017f8f33dd7b5bc15b9b">HsailISA::AtomicInst::completeAcc</a></div><div class="ttdeci">void completeAcc(GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01508">mem.hh:1508</a></div></div>
<div class="ttc" id="compute__unit_8hh_html_a8a78fff9294052a31cb1c6168c2a9ef7"><div class="ttname"><a href="compute__unit_8hh.html#a8a78fff9294052a31cb1c6168c2a9ef7">MAX_REGS_FOR_NON_VEC_MEM_INST</a></div><div class="ttdeci">static const int MAX_REGS_FOR_NON_VEC_MEM_INST</div><div class="ttdef"><b>Definition:</b> <a href="compute__unit_8hh_source.html#l00059">compute_unit.hh:59</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInst_html_a4ad72f4f939e064180a1eaf43281ee5b"><div class="ttname"><a href="classHsailISA_1_1StInst.html#a4ad72f4f939e064180a1eaf43281ee5b">HsailISA::StInst::isVectorRegister</a></div><div class="ttdeci">bool isVectorRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01094">mem.hh:1094</a></div></div>
<div class="ttc" id="compute__unit_8hh_html_a9935398ae33efea638acbccbe3235149"><div class="ttname"><a href="compute__unit_8hh.html#a9935398ae33efea638acbccbe3235149">MAX_WIDTH_FOR_MEM_INST</a></div><div class="ttdeci">static const int MAX_WIDTH_FOR_MEM_INST</div><div class="ttdef"><b>Definition:</b> <a href="compute__unit_8hh_source.html#l00060">compute_unit.hh:60</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInstBase_html"><div class="ttname"><a href="classHsailISA_1_1LdInstBase.html">HsailISA::LdInstBase</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00209">mem.hh:209</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInstBase_html_a78d2d855139374222014255f489a5731"><div class="ttname"><a href="classHsailISA_1_1StInstBase.html#a78d2d855139374222014255f489a5731">HsailISA::StInstBase::isVectorRegister</a></div><div class="ttdeci">bool isVectorRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00912">mem.hh:912</a></div></div>
<div class="ttc" id="namespaceBrig_html_a9fab6e9f8915d16efdb307286e14842eac303927ac516b85c19d5e0f2b8d60c45"><div class="ttname"><a href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842eac303927ac516b85c19d5e0f2b8d60c45">Brig::BRIG_TYPE_U32</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01012">Brig.h:1012</a></div></div>
<div class="ttc" id="namespaceBrig_html_a19187fae331d3a1282424c1d86d5d3ab"><div class="ttname"><a href="namespaceBrig.html#a19187fae331d3a1282424c1d86d5d3ab">Brig::BrigKind16_t</a></div><div class="ttdeci">uint16_t BrigKind16_t</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00102">Brig.h:102</a></div></div>
<div class="ttc" id="namespaceBrig_html_af9c70e3fb7bfa02a0e6ae2871dbab745a2457adabd797b22e61f168c6dd973cbd"><div class="ttname"><a href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a2457adabd797b22e61f168c6dd973cbd">Brig::BRIG_KIND_OPERAND_CONSTANT_BYTES</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00214">Brig.h:214</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdaInstBase_html_ae21771a36779bf593a3546f833a8aeba"><div class="ttname"><a href="classHsailISA_1_1LdaInstBase.html#ae21771a36779bf593a3546f833a8aeba">HsailISA::LdaInstBase::isSrcOperand</a></div><div class="ttdeci">bool isSrcOperand(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00132">mem.hh:132</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdaInst_html"><div class="ttname"><a href="classHsailISA_1_1LdaInst.html">HsailISA::LdaInst</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00165">mem.hh:165</a></div></div>
<div class="ttc" id="namespaceBrig_html_a9fab6e9f8915d16efdb307286e14842ea2467dac42f11fd7175d967b8340cbc27"><div class="ttname"><a href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea2467dac42f11fd7175d967b8340cbc27">Brig::BRIG_TYPE_B16</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01023">Brig.h:1023</a></div></div>
<div class="ttc" id="namespaceBrig_html_a7d0db4324052c9a7d2ad1e4108fef1f7a91fd1ee222e4d3d60b866e82a0a99a26"><div class="ttname"><a href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a91fd1ee222e4d3d60b866e82a0a99a26">Brig::BRIG_MEMORY_SCOPE_WORKGROUP</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00531">Brig.h:531</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInstBase_html_ab49d0826adbdecf04e3f0d153355b904"><div class="ttname"><a href="classHsailISA_1_1LdInstBase.html#ab49d0826adbdecf04e3f0d153355b904">HsailISA::LdInstBase::getRegisterIndex</a></div><div class="ttdeci">int getRegisterIndex(int operandIndex, GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00382">mem.hh:382</a></div></div>
<div class="ttc" id="structBrig_1_1BrigInstAtomic_html_af606749217152f011e083e228d262d3c"><div class="ttname"><a href="structBrig_1_1BrigInstAtomic.html#af606749217152f011e083e228d262d3c">Brig::BrigInstAtomic::memoryOrder</a></div><div class="ttdeci">BrigMemoryOrder8_t memoryOrder</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01338">Brig.h:1338</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInstBase_html_a059b5ec4b4b1465636b97be1e7db72a9"><div class="ttname"><a href="classHsailISA_1_1LdInstBase.html#a059b5ec4b4b1465636b97be1e7db72a9">HsailISA::LdInstBase::isVectorRegister</a></div><div class="ttdeci">bool isVectorRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00345">mem.hh:345</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInstBase_html_aa3e320577e75dc17b5692047654b4715"><div class="ttname"><a href="classHsailISA_1_1StInstBase.html#aa3e320577e75dc17b5692047654b4715">HsailISA::StInstBase::StInstBase</a></div><div class="ttdeci">StInstBase(const Brig::BrigInstBase *ib, const BrigObject *obj, const char *_opcode)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00791">mem.hh:791</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInst_html_ae752d4488aa9a8b96d8b6f118f77f36f"><div class="ttname"><a href="classHsailISA_1_1LdInst.html#ae752d4488aa9a8b96d8b6f118f77f36f">HsailISA::LdInst::initiateAcc</a></div><div class="ttdeci">void initiateAcc(GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00436">mem.hh:436</a></div></div>
<div class="ttc" id="request_8hh_html_a7b4f6e20c8b9ccdc4518bb61c20fc81c"><div class="ttname"><a href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a></div><div class="ttdeci">std::shared_ptr&lt; Request &gt; RequestPtr</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00082">request.hh:82</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInst_html_a1729ab618737ff0b34681a307fba6c64"><div class="ttname"><a href="classHsailISA_1_1AtomicInst.html#a1729ab618737ff0b34681a307fba6c64">HsailISA::AtomicInst::execAtomic</a></div><div class="ttdeci">void execAtomic(GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01566">mem.hh:1566</a></div></div>
<div class="ttc" id="structBrig_1_1BrigInstBase_html"><div class="ttname"><a href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01319">Brig.h:1319</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdaInstBase_html_a022b0ddb48378047d3333e66d2294f29"><div class="ttname"><a href="classHsailISA_1_1LdaInstBase.html#a022b0ddb48378047d3333e66d2294f29">HsailISA::LdaInstBase::getOperandSize</a></div><div class="ttdeci">int getOperandSize(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00143">mem.hh:143</a></div></div>
<div class="ttc" id="operand_8hh_html_a421091d9ecd3f127b2ec97c09975a019"><div class="ttname"><a href="operand_8hh.html#a421091d9ecd3f127b2ec97c09975a019">SRegAddrOperand</a></div><div class="ttdeci">RegAddrOperand&lt; SRegOperand &gt; SRegAddrOperand</div><div class="ttdef"><b>Definition:</b> <a href="operand_8hh_source.html#l00703">operand.hh:703</a></div></div>
<div class="ttc" id="classGPUStaticInst_html_ac984ce52031d6672ca8d3633476ad857"><div class="ttname"><a href="classGPUStaticInst.html#ac984ce52031d6672ca8d3633476ad857">GPUStaticInst::execLdAcq</a></div><div class="ttdeci">virtual void execLdAcq(GPUDynInstPtr gpuDynInst)</div><div class="ttdef"><b>Definition:</b> <a href="gpu-compute_2gpu__static__inst_8hh_source.html#l00225">gpu_static_inst.hh:225</a></div></div>
<div class="ttc" id="gpu-compute_2misc_8hh_html_a3bbe609e2c3c2987d3e7bd41ca65636f"><div class="ttname"><a href="gpu-compute_2misc_8hh.html#a3bbe609e2c3c2987d3e7bd41ca65636f">VectorMask</a></div><div class="ttdeci">std::bitset&lt; std::numeric_limits&lt; unsigned long long &gt;::digits &gt; VectorMask</div><div class="ttdef"><b>Definition:</b> <a href="gpu-compute_2misc_8hh_source.html#l00045">misc.hh:45</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInstBase_html_aa64a865c2934f0cb05f09016de7b4d1e"><div class="ttname"><a href="classHsailISA_1_1StInstBase.html#aa64a865c2934f0cb05f09016de7b4d1e">HsailISA::StInstBase::isSrcOperand</a></div><div class="ttdeci">bool isSrcOperand(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00930">mem.hh:930</a></div></div>
<div class="ttc" id="structBrig_1_1BrigInstMem_html_a169460a95effb80c28a4e69937dfeac1"><div class="ttname"><a href="structBrig_1_1BrigInstMem.html#a169460a95effb80c28a4e69937dfeac1">Brig::BrigInstMem::segment</a></div><div class="ttdeci">BrigSegment8_t segment</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01389">Brig.h:1389</a></div></div>
<div class="ttc" id="namespaceBrig_html_ac4720fd38d5c7859817dca036bd67b97aee5f19db15eb17b1a1995b41dac74ea5"><div class="ttname"><a href="namespaceBrig.html#ac4720fd38d5c7859817dca036bd67b97aee5f19db15eb17b1a1995b41dac74ea5">Brig::BRIG_REGISTER_KIND_DOUBLE</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00806">Brig.h:806</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInstBase_html_a3ec14de75216c8c034fde22bdc835c03"><div class="ttname"><a href="classHsailISA_1_1StInstBase.html#a3ec14de75216c8c034fde22bdc835c03">HsailISA::StInstBase::equivClass</a></div><div class="ttdeci">unsigned int equivClass</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00789">mem.hh:789</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdaInstBase_html_a7102669083385031beb0334dd594da2a"><div class="ttname"><a href="classHsailISA_1_1LdaInstBase.html#a7102669083385031beb0334dd594da2a">HsailISA::LdaInstBase::getNumOperands</a></div><div class="ttdeci">int getNumOperands() override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00156">mem.hh:156</a></div></div>
<div class="ttc" id="namespaceBrig_html_a4dd532e0ef5262e245f3b8f59c364defae817f60ebf529226c23b21cf20975907"><div class="ttname"><a href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defae817f60ebf529226c23b21cf20975907">Brig::BRIG_ATOMIC_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00286">Brig.h:286</a></div></div>
<div class="ttc" id="namespaceBrig_html_a7d0db4324052c9a7d2ad1e4108fef1f7a8aa57fe864b8b2cb453fc075233bd074"><div class="ttname"><a href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a8aa57fe864b8b2cb453fc075233bd074">Brig::BRIG_MEMORY_SCOPE_AGENT</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00532">Brig.h:532</a></div></div>
<div class="ttc" id="classWavefront_html_a82ea7df77b7edd98f56d4241ec933d76"><div class="ttname"><a href="classWavefront.html#a82ea7df77b7edd98f56d4241ec933d76">Wavefront::simdId</a></div><div class="ttdeci">int simdId</div><div class="ttdef"><b>Definition:</b> <a href="wavefront_8hh_source.html#l00165">wavefront.hh:165</a></div></div>
<div class="ttc" id="structBrig_1_1BrigInstMem_html_af524810ad4d5ea5e922cdcde66544b7c"><div class="ttname"><a href="structBrig_1_1BrigInstMem.html#af524810ad4d5ea5e922cdcde66544b7c">Brig::BrigInstMem::equivClass</a></div><div class="ttdeci">uint8_t equivClass</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01391">Brig.h:1391</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInstBase_html_a2a50e6465ca26a2c78f8cfc46646c210"><div class="ttname"><a href="classHsailISA_1_1AtomicInstBase.html#a2a50e6465ca26a2c78f8cfc46646c210">HsailISA::AtomicInstBase::isSrcOperand</a></div><div class="ttdeci">bool isSrcOperand(int operandIndex)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01415">mem.hh:1415</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInstBase_html"><div class="ttname"><a href="classHsailISA_1_1AtomicInstBase.html">HsailISA::AtomicInstBase</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01213">mem.hh:1213</a></div></div>
<div class="ttc" id="classGPUStaticInst_html_ac2610b1737a447bef5c377efa16b1fa9"><div class="ttname"><a href="classGPUStaticInst.html#ac2610b1737a447bef5c377efa16b1fa9">GPUStaticInst::execAtomicAcq</a></div><div class="ttdeci">virtual void execAtomicAcq(GPUDynInstPtr gpuDynInst)</div><div class="ttdef"><b>Definition:</b> <a href="gpu-compute_2gpu__static__inst_8hh_source.html#l00243">gpu_static_inst.hh:243</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInstBase_html_a7fb5e58a9ba019449a725f430b3259d9"><div class="ttname"><a href="classHsailISA_1_1StInstBase.html#a7fb5e58a9ba019449a725f430b3259d9">HsailISA::StInstBase::addr</a></div><div class="ttdeci">AddrOperandType addr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00784">mem.hh:784</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInst_html_a1a71d36f1c85c431e2798235e770bd22"><div class="ttname"><a href="classHsailISA_1_1StInst.html#a1a71d36f1c85c431e2798235e770bd22">HsailISA::StInst::isDstOperand</a></div><div class="ttdeci">bool isDstOperand(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01138">mem.hh:1138</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102a6b6c4696087b2f083bdad6d143d3f0c0"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a6b6c4696087b2f083bdad6d143d3f0c0">MemCmd::WriteReq</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00090">packet.hh:90</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInst_html_a394602f6a3a154e27134fff054395c7b"><div class="ttname"><a href="classHsailISA_1_1AtomicInst.html#a394602f6a3a154e27134fff054395c7b">HsailISA::AtomicInst::AtomicInst</a></div><div class="ttdeci">AtomicInst(const Brig::BrigInstBase *ib, const BrigObject *obj, const char *_opcode)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01466">mem.hh:1466</a></div></div>
<div class="ttc" id="namespaceBrig_html_a9fab6e9f8915d16efdb307286e14842ea4d71179ee8a7f025fe4347824ddd83ee"><div class="ttname"><a href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea4d71179ee8a7f025fe4347824ddd83ee">Brig::BRIG_TYPE_U64</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01013">Brig.h:1013</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInstBase_html_ab57249bf9ab6bf6a28ab71173ae9649a"><div class="ttname"><a href="classHsailISA_1_1LdInstBase.html#ab57249bf9ab6bf6a28ab71173ae9649a">HsailISA::LdInstBase::numDstRegOperands</a></div><div class="ttdeci">int numDstRegOperands() override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00337">mem.hh:337</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInstBase_html_a398779a23ead3f51a697917dd73986cc"><div class="ttname"><a href="classHsailISA_1_1AtomicInstBase.html#a398779a23ead3f51a697917dd73986cc">HsailISA::AtomicInstBase::isCondRegister</a></div><div class="ttdeci">bool isCondRegister(int operandIndex)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01395">mem.hh:1395</a></div></div>
<div class="ttc" id="classWavefront_html_a95cc60ad40ab4180b870be62bb564c2e"><div class="ttname"><a href="classWavefront.html#a95cc60ad40ab4180b870be62bb564c2e">Wavefront::wfSlotId</a></div><div class="ttdeci">int wfSlotId</div><div class="ttdef"><b>Definition:</b> <a href="wavefront_8hh_source.html#l00162">wavefront.hh:162</a></div></div>
<div class="ttc" id="namespaceBrig_html_a4dd532e0ef5262e245f3b8f59c364defa16811b15d1874fc03b6f898a5628f4f2"><div class="ttname"><a href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defa16811b15d1874fc03b6f898a5628f4f2">Brig::BRIG_ATOMIC_ST</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00288">Brig.h:288</a></div></div>
<div class="ttc" id="compute__unit_8hh_html"><div class="ttname"><a href="compute__unit_8hh.html">compute_unit.hh</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdaInstBase_html_ae7db4c67935ac0d3cba8c0e52baaec48"><div class="ttname"><a href="classHsailISA_1_1LdaInstBase.html#ae7db4c67935ac0d3cba8c0e52baaec48">HsailISA::LdaInstBase::dest</a></div><div class="ttdeci">DestOperandType::DestOperand dest</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00093">mem.hh:93</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInstBase_html_a79069c66c4b07af48ad9ce6179e2b351"><div class="ttname"><a href="classHsailISA_1_1LdInstBase.html#a79069c66c4b07af48ad9ce6179e2b351">HsailISA::LdInstBase::equivClass</a></div><div class="ttdeci">unsigned int equivClass</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00219">mem.hh:219</a></div></div>
<div class="ttc" id="classWavefront_html_a744c9738502706f8050b588a1efd7d89"><div class="ttname"><a href="classWavefront.html#a744c9738502706f8050b588a1efd7d89">Wavefront::ldsChunk</a></div><div class="ttdeci">LdsChunk * ldsChunk</div><div class="ttdef"><b>Definition:</b> <a href="wavefront_8hh_source.html#l00260">wavefront.hh:260</a></div></div>
<div class="ttc" id="classHsailISA_1_1MemInst_html_a89dc92580806e1509e5ea1b79e632649"><div class="ttname"><a href="classHsailISA_1_1MemInst.html#a89dc92580806e1509e5ea1b79e632649">HsailISA::MemInst::MemInst</a></div><div class="ttdeci">MemInst(Enums::MemType m_type)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00053">mem.hh:53</a></div></div>
<div class="ttc" id="namespaceBrig_html_a4dd532e0ef5262e245f3b8f59c364defaa30c542cd35d02291173564af88983f4"><div class="ttname"><a href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defaa30c542cd35d02291173564af88983f4">Brig::BRIG_ATOMIC_LD</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00284">Brig.h:284</a></div></div>
<div class="ttc" id="namespaceBrig_html_a4dd532e0ef5262e245f3b8f59c364defa8d54215f846f0c93fe0f4f87632f1f4e"><div class="ttname"><a href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defa8d54215f846f0c93fe0f4f87632f1f4e">Brig::BRIG_ATOMIC_SUB</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00289">Brig.h:289</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdaInstBase_html_a31c4c75246ab4e7e7dd31377a0bbe8ec"><div class="ttname"><a href="classHsailISA_1_1LdaInstBase.html#a31c4c75246ab4e7e7dd31377a0bbe8ec">HsailISA::LdaInstBase::addr</a></div><div class="ttdeci">AddrOperandType addr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00094">mem.hh:94</a></div></div>
<div class="ttc" id="namespaceBrig_html_a4dd532e0ef5262e245f3b8f59c364defa34a12564bdd2639a022f6927271a2a29"><div class="ttname"><a href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defa34a12564bdd2639a022f6927271a2a29">Brig::BRIG_ATOMIC_EXCH</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00283">Brig.h:283</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector&lt; uint32_t &gt;</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInstBase_html_a25fdaa2d6522863756d4dfd3792169f0"><div class="ttname"><a href="classHsailISA_1_1StInstBase.html#a25fdaa2d6522863756d4dfd3792169f0">HsailISA::StInstBase::memoryScope</a></div><div class="ttdeci">Brig::BrigMemoryScope memoryScope</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00787">mem.hh:787</a></div></div>
<div class="ttc" id="classPacket_html_afe77e06caa81808b679abf9291dfc44f"><div class="ttname"><a href="classPacket.html#afe77e06caa81808b679abf9291dfc44f">Packet::dataStatic</a></div><div class="ttdeci">void dataStatic(T *p)</div><div class="ttdoc">Set the data pointer to the following value that should not be freed. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01040">packet.hh:1040</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInst_html_a996fba01b8e72c738eda6a955e926df1"><div class="ttname"><a href="classHsailISA_1_1StInst.html#a996fba01b8e72c738eda6a955e926df1">HsailISA::StInst::isScalarRegister</a></div><div class="ttdeci">bool isScalarRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01120">mem.hh:1120</a></div></div>
<div class="ttc" id="gpu__dyn__inst_8hh_html_aeb7fbeeb68e2e48723a8cfb0b21a8765a46e8afeb4397c5ab922c8b6b6c3bec06"><div class="ttname"><a href="gpu__dyn__inst_8hh.html#aeb7fbeeb68e2e48723a8cfb0b21a8765a46e8afeb4397c5ab922c8b6b6c3bec06">VT_32</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu__dyn__inst_8hh_source.html#l00193">gpu_dyn_inst.hh:193</a></div></div>
<div class="ttc" id="structBrig_1_1BrigOperandOperandList_html"><div class="ttname"><a href="structBrig_1_1BrigOperandOperandList.html">Brig::BrigOperandOperandList</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01521">Brig.h:1521</a></div></div>
<div class="ttc" id="classBrigRegOperandInfo_html_a5ac610280c354b6b96b058c94e1f34d7"><div class="ttname"><a href="classBrigRegOperandInfo.html#a5ac610280c354b6b96b058c94e1f34d7">BrigRegOperandInfo::kind</a></div><div class="ttdeci">Brig::BrigKind16_t kind</div><div class="ttdef"><b>Definition:</b> <a href="operand_8hh_source.html#l00080">operand.hh:80</a></div></div>
<div class="ttc" id="classHsailISA_1_1MemInst_html_a2298048d02de7f13dcdfea6e2daed109"><div class="ttname"><a href="classHsailISA_1_1MemInst.html#a2298048d02de7f13dcdfea6e2daed109">HsailISA::MemInst::MemInst</a></div><div class="ttdeci">MemInst()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00051">mem.hh:51</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a4b35d507a9016b299505ac92e2c05c12"><div class="ttname"><a href="namespaceArmISA.html#a4b35d507a9016b299505ac92e2c05c12">ArmISA::f</a></div><div class="ttdeci">Bitfield&lt; 6 &gt; f</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00067">miscregs_types.hh:67</a></div></div>
<div class="ttc" id="arch_2hsail_2insts_2gpu__static__inst_8hh_html"><div class="ttname"><a href="arch_2hsail_2insts_2gpu__static__inst_8hh.html">gpu_static_inst.hh</a></div></div>
<div class="ttc" id="classGPUStaticInst_html_a6774661e08fe10effbff10d82c633c30"><div class="ttname"><a href="classGPUStaticInst.html#a6774661e08fe10effbff10d82c633c30">GPUStaticInst::execSt</a></div><div class="ttdeci">virtual void execSt(GPUDynInstPtr gpuDynInst)</div><div class="ttdef"><b>Definition:</b> <a href="gpu-compute_2gpu__static__inst_8hh_source.html#l00231">gpu_static_inst.hh:231</a></div></div>
<div class="ttc" id="structBrig_1_1BrigBase_html_a3a43ef7d0fa1e9bb86234448c3f583ee"><div class="ttname"><a href="structBrig_1_1BrigBase.html#a3a43ef7d0fa1e9bb86234448c3f583ee">Brig::BrigBase::kind</a></div><div class="ttdeci">BrigKind16_t kind</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01180">Brig.h:1180</a></div></div>
<div class="ttc" id="classRegAddrOperand_html"><div class="ttname"><a href="classRegAddrOperand.html">RegAddrOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="operand_8hh_source.html#l00600">operand.hh:600</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdaInstBase_html_a2508e6c20c7d4cb756e41bf82f22b55d"><div class="ttname"><a href="classHsailISA_1_1LdaInstBase.html#a2508e6c20c7d4cb756e41bf82f22b55d">HsailISA::LdaInstBase::getRegisterIndex</a></div><div class="ttdeci">int getRegisterIndex(int operandIndex, GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00150">mem.hh:150</a></div></div>
<div class="ttc" id="gpu-compute_2misc_8hh_html_a7c06c25b74cbcf224d5866c50cf39da1"><div class="ttname"><a href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a></div><div class="ttdeci">std::shared_ptr&lt; GPUDynInst &gt; GPUDynInstPtr</div><div class="ttdef"><b>Definition:</b> <a href="gpu-compute_2misc_8hh_source.html#l00048">misc.hh:48</a></div></div>
<div class="ttc" id="namespaceBrig_html_a706401f00d2ef9717214e8eeadcf3c00a898e4951595f595010679e3dbc0ffa9d"><div class="ttname"><a href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00a898e4951595f595010679e3dbc0ffa9d">Brig::BRIG_MEMORY_ORDER_RELAXED</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00513">Brig.h:513</a></div></div>
<div class="ttc" id="inet_8hh_html_a1d127017fb298b889f4ba24752d08b8e"><div class="ttname"><a href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a></div><div class="ttdeci">uint8_t type</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00333">inet.hh:333</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInst_html_a046d5136bcb29a31291b14051d5d335b"><div class="ttname"><a href="classHsailISA_1_1StInst.html#a046d5136bcb29a31291b14051d5d335b">HsailISA::StInst::num_src_operands</a></div><div class="ttdeci">uint16_t num_src_operands</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00959">mem.hh:959</a></div></div>
<div class="ttc" id="classGPUStaticInst_html_a86c5ad0fdd48bacea78a8036e0a24ebd"><div class="ttname"><a href="classGPUStaticInst.html#a86c5ad0fdd48bacea78a8036e0a24ebd">GPUStaticInst::execAtomic</a></div><div class="ttdeci">virtual void execAtomic(GPUDynInstPtr gpuDynInst)</div><div class="ttdef"><b>Definition:</b> <a href="gpu-compute_2gpu__static__inst_8hh_source.html#l00237">gpu_static_inst.hh:237</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInst_html_ae491c93de432921a76180189798558b3"><div class="ttname"><a href="classHsailISA_1_1LdInst.html#ae491c93de432921a76180189798558b3">HsailISA::LdInst::execLdAcq</a></div><div class="ttdeci">void execLdAcq(GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00582">mem.hh:582</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInst_html_a6811f6f27c86ccac81a0a13dc7fd18db"><div class="ttname"><a href="classHsailISA_1_1StInst.html#a6811f6f27c86ccac81a0a13dc7fd18db">HsailISA::StInst::isCondRegister</a></div><div class="ttdeci">bool isCondRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01107">mem.hh:1107</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInst_html"><div class="ttname"><a href="classHsailISA_1_1AtomicInst.html">HsailISA::AtomicInst</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01458">mem.hh:1458</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInst_html_ab85c4f4197e2d71903e6d39713e5a2ad"><div class="ttname"><a href="classHsailISA_1_1StInst.html#ab85c4f4197e2d71903e6d39713e5a2ad">HsailISA::StInst::getRegisterIndex</a></div><div class="ttdeci">int getRegisterIndex(int operandIndex, GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01153">mem.hh:1153</a></div></div>
<div class="ttc" id="namespaceBrig_html_a6a864102c33799368758cf53da405764ae9f4166c0c944977bb9b8a03c4fc2748"><div class="ttname"><a href="namespaceBrig.html#a6a864102c33799368758cf53da405764ae9f4166c0c944977bb9b8a03c4fc2748">Brig::BRIG_OPCODE_ATOMICNORET</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00654">Brig.h:654</a></div></div>
<div class="ttc" id="classBrigObject_html_a2b043d0d2988afbe75ee14f8ddb134d0"><div class="ttname"><a href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">BrigObject::getOperandPtr</a></div><div class="ttdeci">unsigned getOperandPtr(int offs, int index) const</div><div class="ttdef"><b>Definition:</b> <a href="brig__object_8cc_source.html#l00122">brig_object.cc:122</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInst_html_a4c43758597355e93ad197272cdbe286f"><div class="ttname"><a href="classHsailISA_1_1LdInst.html#a4c43758597355e93ad197272cdbe286f">HsailISA::LdInst::isDstOperand</a></div><div class="ttdeci">bool isDstOperand(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00654">mem.hh:654</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInstBase_html_a64c1f930d66a1482ba2f4952a7340fae"><div class="ttname"><a href="classHsailISA_1_1LdInstBase.html#a64c1f930d66a1482ba2f4952a7340fae">HsailISA::LdInstBase::addr</a></div><div class="ttdeci">AddrOperandType addr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00214">mem.hh:214</a></div></div>
<div class="ttc" id="namespaceBrig_html_a8a3f4ee442232dde4f5927e3a8c1e841a6776981ec5485192c8c2540a360fffb3"><div class="ttname"><a href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a6776981ec5485192c8c2540a360fffb3">Brig::BRIG_SEGMENT_READONLY</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00936">Brig.h:936</a></div></div>
<div class="ttc" id="namespaceBrig_html_a9fab6e9f8915d16efdb307286e14842ea9cc2caeff6482c9d233331471ff32b4d"><div class="ttname"><a href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea9cc2caeff6482c9d233331471ff32b4d">Brig::BRIG_TYPE_S16</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01015">Brig.h:1015</a></div></div>
<div class="ttc" id="structBrig_1_1BrigInstAtomic_html_a0b85b2da149069ddaf1e58f1a6805167"><div class="ttname"><a href="structBrig_1_1BrigInstAtomic.html#a0b85b2da149069ddaf1e58f1a6805167">Brig::BrigInstAtomic::memoryScope</a></div><div class="ttdeci">BrigMemoryScope8_t memoryScope</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01339">Brig.h:1339</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInstBase_html_ad9c4bc7e8e3b9f6e7150b2e8af4a0a6c"><div class="ttname"><a href="classHsailISA_1_1StInstBase.html#ad9c4bc7e8e3b9f6e7150b2e8af4a0a6c">HsailISA::StInstBase::numSrcRegOperands</a></div><div class="ttdeci">int numSrcRegOperands() override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00901">mem.hh:901</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInstBase_html_afa8773f08c757981a9d90d59d21dc6d0"><div class="ttname"><a href="classHsailISA_1_1LdInstBase.html#afa8773f08c757981a9d90d59d21dc6d0">HsailISA::LdInstBase::dest</a></div><div class="ttdeci">DestOperandType::DestOperand dest</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00213">mem.hh:213</a></div></div>
<div class="ttc" id="classNoRegAddrOperand_html"><div class="ttname"><a href="classNoRegAddrOperand.html">NoRegAddrOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="operand_8hh_source.html#l00706">operand.hh:706</a></div></div>
<div class="ttc" id="namespaceBrig_html_a706401f00d2ef9717214e8eeadcf3c00"><div class="ttname"><a href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00">Brig::BrigMemoryOrder</a></div><div class="ttdeci">BrigMemoryOrder</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00505">Brig.h:505</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInstBase_html_ac003b2c4e5bca8c1fef0d1c0d1ade889"><div class="ttname"><a href="classHsailISA_1_1AtomicInstBase.html#ac003b2c4e5bca8c1fef0d1c0d1ade889">HsailISA::AtomicInstBase::atomicOperation</a></div><div class="ttdeci">Brig::BrigAtomicOperation atomicOperation</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01222">mem.hh:1222</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInstBase_html_a79e393b719115e420d6f3b8d23cc930f"><div class="ttname"><a href="classHsailISA_1_1LdInstBase.html#a79e393b719115e420d6f3b8d23cc930f">HsailISA::LdInstBase::isCondRegister</a></div><div class="ttdeci">bool isCondRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00351">mem.hh:351</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a8728270df2de2c2b050d8218731304ec"><div class="ttname"><a href="namespaceArmISA.html#a8728270df2de2c2b050d8218731304ec">ArmISA::at</a></div><div class="ttdeci">Bitfield&lt; 35, 32 &gt; at</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00153">miscregs_types.hh:153</a></div></div>
<div class="ttc" id="classGPUStaticInst_html"><div class="ttname"><a href="classGPUStaticInst.html">GPUStaticInst</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu-compute_2gpu__static__inst_8hh_source.html#l00060">gpu_static_inst.hh:60</a></div></div>
<div class="ttc" id="namespaceBrig_html_a4dd532e0ef5262e245f3b8f59c364defae691701c1f1aee03f8586835f6a91c63"><div class="ttname"><a href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defae691701c1f1aee03f8586835f6a91c63">Brig::BRIG_ATOMIC_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00285">Brig.h:285</a></div></div>
<div class="ttc" id="classHsailISA_1_1MemInst_html_a3d39de29f337bdbd3ea1686cb51b5e61"><div class="ttname"><a href="classHsailISA_1_1MemInst.html#a3d39de29f337bdbd3ea1686cb51b5e61">HsailISA::MemInst::getAddressOperand</a></div><div class="ttdeci">AddrOperandBase * getAddressOperand()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00086">mem.hh:86</a></div></div>
<div class="ttc" id="namespaceHsailISA_html_aa3cbca5c05b4e859aff674aa7d1459ac"><div class="ttname"><a href="namespaceHsailISA.html#aa3cbca5c05b4e859aff674aa7d1459ac">HsailISA::decodeLd</a></div><div class="ttdeci">GPUStaticInst * decodeLd(const Brig::BrigInstBase *ib, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00729">mem.hh:729</a></div></div>
<div class="ttc" id="namespaceBrig_html_a9fab6e9f8915d16efdb307286e14842ea7fc35cba3f1e485362956dbd86c86fe8"><div class="ttname"><a href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea7fc35cba3f1e485362956dbd86c86fe8">Brig::BRIG_TYPE_U8</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01010">Brig.h:1010</a></div></div>
<div class="ttc" id="classBrigObject_html_ab1918c74f5276d1353b39436282f64c2"><div class="ttname"><a href="classBrigObject.html#ab1918c74f5276d1353b39436282f64c2">BrigObject::getData</a></div><div class="ttdeci">const uint8_t * getData(int offs) const</div><div class="ttdef"><b>Definition:</b> <a href="brig__object_8cc_source.html#l00110">brig_object.cc:110</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInst_html"><div class="ttname"><a href="classHsailISA_1_1LdInst.html">HsailISA::LdInst</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00392">mem.hh:392</a></div></div>
<div class="ttc" id="decl_8hh_html"><div class="ttname"><a href="decl_8hh.html">decl.hh</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdaInst_html_a0bcf7c94c68c58f678feb14f7fec38b0"><div class="ttname"><a href="classHsailISA_1_1LdaInst.html#a0bcf7c94c68c58f678feb14f7fec38b0">HsailISA::LdaInst::LdaInst</a></div><div class="ttdeci">LdaInst(const Brig::BrigInstBase *ib, const BrigObject *obj, const char *_opcode)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00172">mem.hh:172</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aa24e49cba67f05821860709c74c4ec59"><div class="ttname"><a href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">MipsISA::k</a></div><div class="ttdeci">Bitfield&lt; 23 &gt; k</div><div class="ttdef"><b>Definition:</b> <a href="dt__constants_8hh_source.html#l00080">dt_constants.hh:80</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInstBase_html_aeba43f8644be124547886c11648e043c"><div class="ttname"><a href="classHsailISA_1_1AtomicInstBase.html#aeba43f8644be124547886c11648e043c">HsailISA::AtomicInstBase::opcode</a></div><div class="ttdeci">Brig::BrigOpcode opcode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01224">mem.hh:1224</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab3be624d2ce2e84d65a45d2b81a9828c"><div class="ttname"><a href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">ArmISA::d</a></div><div class="ttdeci">Bitfield&lt; 9 &gt; d</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00063">miscregs_types.hh:63</a></div></div>
<div class="ttc" id="classHsailISA_1_1MemInst_html_a139f0aaead5741ed3da0f11048d9b3f7"><div class="ttname"><a href="classHsailISA_1_1MemInst.html#a139f0aaead5741ed3da0f11048d9b3f7">HsailISA::MemInst::getMemOperandSize</a></div><div class="ttdeci">int getMemOperandSize()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00085">mem.hh:85</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a9bab751e4fa25d88bf84ee970a01a641"><div class="ttname"><a href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">MipsISA::vaddr</a></div><div class="ttdeci">vaddr</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00277">pra_constants.hh:277</a></div></div>
<div class="ttc" id="namespaceHsailISA_html_a4125d8919ba6d07a6db030340d63d637"><div class="ttname"><a href="namespaceHsailISA.html#a4125d8919ba6d07a6db030340d63d637">HsailISA::decodeAtomic</a></div><div class="ttdeci">GPUStaticInst * decodeAtomic(const Brig::BrigInstBase *ib, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01753">mem.hh:1753</a></div></div>
<div class="ttc" id="structBrig_1_1BrigInstMem_html"><div class="ttname"><a href="structBrig_1_1BrigInstMem.html">Brig::BrigInstMem</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01387">Brig.h:1387</a></div></div>
<div class="ttc" id="classWavefront_html_ae0651630713cafebaabfcb4cb2fdf6c7"><div class="ttname"><a href="classWavefront.html#ae0651630713cafebaabfcb4cb2fdf6c7">Wavefront::computeUnit</a></div><div class="ttdeci">ComputeUnit * computeUnit</div><div class="ttdef"><b>Definition:</b> <a href="wavefront_8hh_source.html#l00167">wavefront.hh:167</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInstBase_html_a421a5094dea773315f9b60fad75e01da"><div class="ttname"><a href="classHsailISA_1_1AtomicInstBase.html#a421a5094dea773315f9b60fad75e01da">HsailISA::AtomicInstBase::segment</a></div><div class="ttdeci">Brig::BrigSegment segment</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01220">mem.hh:1220</a></div></div>
<div class="ttc" id="namespaceBrig_html_a7d0db4324052c9a7d2ad1e4108fef1f7"><div class="ttname"><a href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7">Brig::BrigMemoryScope</a></div><div class="ttdeci">BrigMemoryScope</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00521">Brig.h:521</a></div></div>
<div class="ttc" id="namespaceBrig_html_a4dd532e0ef5262e245f3b8f59c364defa7319c646ea2c3e309d80f4910917ad27"><div class="ttname"><a href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defa7319c646ea2c3e309d80f4910917ad27">Brig::BRIG_ATOMIC_XOR</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00292">Brig.h:292</a></div></div>
<div class="ttc" id="namespaceBrig_html_a9fab6e9f8915d16efdb307286e14842eab4c627d1bc21fc6a52cb002e711df2a4"><div class="ttname"><a href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842eab4c627d1bc21fc6a52cb002e711df2a4">Brig::BRIG_TYPE_F64</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01020">Brig.h:1020</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInstBase_html_a7b85f9aecf875dde8482a82dba2668ae"><div class="ttname"><a href="classHsailISA_1_1StInstBase.html#a7b85f9aecf875dde8482a82dba2668ae">HsailISA::StInstBase::segment</a></div><div class="ttdeci">Brig::BrigSegment segment</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00786">mem.hh:786</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInstBase_html_abefe70029fafbcecdc6cb319ea847c12"><div class="ttname"><a href="classHsailISA_1_1LdInstBase.html#abefe70029fafbcecdc6cb319ea847c12">HsailISA::LdInstBase::segment</a></div><div class="ttdeci">Brig::BrigSegment segment</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00216">mem.hh:216</a></div></div>
<div class="ttc" id="classHsailISA_1_1MemInst_html_a5c2c8b3a1c2a9d30804c31c53eeeecfb"><div class="ttname"><a href="classHsailISA_1_1MemInst.html#a5c2c8b3a1c2a9d30804c31c53eeeecfb">HsailISA::MemInst::addr_operand</a></div><div class="ttdeci">AddrOperandBase * addr_operand</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00082">mem.hh:82</a></div></div>
<div class="ttc" id="classComputeUnit_html_ada7957bc1e5a7d9c862a1c81b4055aaa"><div class="ttname"><a href="classComputeUnit.html#ada7957bc1e5a7d9c862a1c81b4055aaa">ComputeUnit::wfSize</a></div><div class="ttdeci">int wfSize() const</div><div class="ttdef"><b>Definition:</b> <a href="compute__unit_8hh_source.html#l00252">compute_unit.hh:252</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInstBase_html_a6386828b9e0937876d57e775cf9742fb"><div class="ttname"><a href="classHsailISA_1_1AtomicInstBase.html#a6386828b9e0937876d57e775cf9742fb">HsailISA::AtomicInstBase::getOperandSize</a></div><div class="ttdeci">int getOperandSize(int operandIndex)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01432">mem.hh:1432</a></div></div>
<div class="ttc" id="namespaceBrig_html_a7d0db4324052c9a7d2ad1e4108fef1f7a798c96598e0ec87a81bf08219b100142"><div class="ttname"><a href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a798c96598e0ec87a81bf08219b100142">Brig::BRIG_MEMORY_SCOPE_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00528">Brig.h:528</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInstBase_html_ad2165ebdaecfab00a47fce5a6681843e"><div class="ttname"><a href="classHsailISA_1_1AtomicInstBase.html#ad2165ebdaecfab00a47fce5a6681843e">HsailISA::AtomicInstBase::memoryScope</a></div><div class="ttdeci">Brig::BrigMemoryScope memoryScope</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01223">mem.hh:1223</a></div></div>
<div class="ttc" id="classAddrOperandBase_html"><div class="ttname"><a href="classAddrOperandBase.html">AddrOperandBase</a></div><div class="ttdef"><b>Definition:</b> <a href="operand_8hh_source.html#l00580">operand.hh:580</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInst_html_ac1a9462bef0a76166ede33dcd1cc30e9"><div class="ttname"><a href="classHsailISA_1_1StInst.html#ac1a9462bef0a76166ede33dcd1cc30e9">HsailISA::StInst::initiateAcc</a></div><div class="ttdeci">void initiateAcc(GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01006">mem.hh:1006</a></div></div>
<div class="ttc" id="namespaceBrig_html_a4dd532e0ef5262e245f3b8f59c364defa52bd72a18b80d9b6ba738d908697402c"><div class="ttname"><a href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defa52bd72a18b80d9b6ba738d908697402c">Brig::BRIG_ATOMIC_CAS</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00282">Brig.h:282</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInst_html_a0779ca127dc1722903101253d4744070"><div class="ttname"><a href="classHsailISA_1_1AtomicInst.html#a0779ca127dc1722903101253d4744070">HsailISA::AtomicInst::execAtomicAcq</a></div><div class="ttdeci">void execAtomicAcq(GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01666">mem.hh:1666</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInstBase_html_a02068c3fe6e84fe84dd26dea24765fc8"><div class="ttname"><a href="classHsailISA_1_1LdInstBase.html#a02068c3fe6e84fe84dd26dea24765fc8">HsailISA::LdInstBase::LdInstBase</a></div><div class="ttdeci">LdInstBase(const Brig::BrigInstBase *ib, const BrigObject *obj, const char *_opcode)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00221">mem.hh:221</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInstBase_html_a373a87865d47e44939d2b511ade6622f"><div class="ttname"><a href="classHsailISA_1_1StInstBase.html#a373a87865d47e44939d2b511ade6622f">HsailISA::StInstBase::isScalarRegister</a></div><div class="ttdeci">bool isScalarRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00924">mem.hh:924</a></div></div>
<div class="ttc" id="classLdsChunk_html_a5dd3f93d266c172ef23013831fca45ae"><div class="ttname"><a href="classLdsChunk.html#a5dd3f93d266c172ef23013831fca45ae">LdsChunk::read</a></div><div class="ttdeci">T read(const uint32_t index)</div><div class="ttdoc">a read operation </div><div class="ttdef"><b>Definition:</b> <a href="lds__state_8hh_source.html#l00074">lds_state.hh:74</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdaInstBase_html_afc191f5337d25e1f9c2de69fe524964e"><div class="ttname"><a href="classHsailISA_1_1LdaInstBase.html#afc191f5337d25e1f9c2de69fe524964e">HsailISA::LdaInstBase::isCondRegister</a></div><div class="ttdeci">bool isCondRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00120">mem.hh:120</a></div></div>
<div class="ttc" id="structBrig_1_1BrigInstAtomic_html_ac8578224f3ff74b6dd8ee0a71071d38a"><div class="ttname"><a href="structBrig_1_1BrigInstAtomic.html#ac8578224f3ff74b6dd8ee0a71071d38a">Brig::BrigInstAtomic::atomicOperation</a></div><div class="ttdeci">BrigAtomicOperation8_t atomicOperation</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01340">Brig.h:1340</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_abbf89a8639f14e61b3b9a72ea14a06a8"><div class="ttname"><a href="namespaceMipsISA.html#abbf89a8639f14e61b3b9a72ea14a06a8">MipsISA::w</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; w</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00280">pra_constants.hh:280</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInstBase_html_a714c8aab8de9f627a0cea7268baf77b0"><div class="ttname"><a href="classHsailISA_1_1AtomicInstBase.html#a714c8aab8de9f627a0cea7268baf77b0">HsailISA::AtomicInstBase::dest</a></div><div class="ttdeci">OperandType::DestOperand dest</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01216">mem.hh:1216</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdaInstBase_html_ac859c3e3b4d989d7aea7860e090ed1a0"><div class="ttname"><a href="classHsailISA_1_1LdaInstBase.html#ac859c3e3b4d989d7aea7860e090ed1a0">HsailISA::LdaInstBase::numDstRegOperands</a></div><div class="ttdeci">int numDstRegOperands() override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00112">mem.hh:112</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInstBase_html_a7e2232b6c5bd3429fb69ce3b1fb98e75"><div class="ttname"><a href="classHsailISA_1_1StInstBase.html#a7e2232b6c5bd3429fb69ce3b1fb98e75">HsailISA::StInstBase::isCondRegister</a></div><div class="ttdeci">bool isCondRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00918">mem.hh:918</a></div></div>
<div class="ttc" id="classBrigRegOperandInfo_html_a39cda85bcc9fda00d7d18554398c955b"><div class="ttname"><a href="classBrigRegOperandInfo.html#a39cda85bcc9fda00d7d18554398c955b">BrigRegOperandInfo::type</a></div><div class="ttdeci">Brig::BrigType type</div><div class="ttdef"><b>Definition:</b> <a href="operand_8hh_source.html#l00081">operand.hh:81</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdaInstBase_html_a8c02a66a314eb23a297ca7c9021e3095"><div class="ttname"><a href="classHsailISA_1_1LdaInstBase.html#a8c02a66a314eb23a297ca7c9021e3095">HsailISA::LdaInstBase::isVectorRegister</a></div><div class="ttdeci">bool isVectorRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00114">mem.hh:114</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="namespaceBrig_html_aaacbe4fabb80e52ffc0ec15216de2a98a05a82779a5c5c7212ba2c74c07e326a4"><div class="ttname"><a href="namespaceBrig.html#aaacbe4fabb80e52ffc0ec15216de2a98a05a82779a5c5c7212ba2c74c07e326a4">Brig::BRIG_WIDTH_1</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01125">Brig.h:1125</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInst_html_ac78d0a177f4599c2ed102fc718ee2164"><div class="ttname"><a href="classHsailISA_1_1AtomicInst.html#ac78d0a177f4599c2ed102fc718ee2164">HsailISA::AtomicInst::initiateAcc</a></div><div class="ttdeci">void initiateAcc(GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01477">mem.hh:1477</a></div></div>
<div class="ttc" id="namespaceBrig_html_a8a3f4ee442232dde4f5927e3a8c1e841a29920c038956b7b828d68a8ed5743d9e"><div class="ttname"><a href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a29920c038956b7b828d68a8ed5743d9e">Brig::BRIG_SEGMENT_GROUP</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00938">Brig.h:938</a></div></div>
<div class="ttc" id="classHsailISA_1_1MemInst_html_a739f3925be130e82d8fe2010b3d39691"><div class="ttname"><a href="classHsailISA_1_1MemInst.html#a739f3925be130e82d8fe2010b3d39691">HsailISA::MemInst::size</a></div><div class="ttdeci">int size</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00081">mem.hh:81</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInstBase_html_af3f8a4c7e4a074ea42f429aca4990386"><div class="ttname"><a href="classHsailISA_1_1StInstBase.html#af3f8a4c7e4a074ea42f429aca4990386">HsailISA::StInstBase::isDstOperand</a></div><div class="ttdeci">bool isDstOperand(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00935">mem.hh:935</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInstBase_html_a07a4b45a77de8ec5845ad797ca6a06ca"><div class="ttname"><a href="classHsailISA_1_1LdInstBase.html#a07a4b45a77de8ec5845ad797ca6a06ca">HsailISA::LdInstBase::numSrcRegOperands</a></div><div class="ttdeci">int numSrcRegOperands() override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00335">mem.hh:335</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInstBase_html_abe7bc129b21d55e483fe039f8e322867"><div class="ttname"><a href="classHsailISA_1_1AtomicInstBase.html#abe7bc129b21d55e483fe039f8e322867">HsailISA::AtomicInstBase::AtomicInstBase</a></div><div class="ttdeci">AtomicInstBase(const Brig::BrigInstBase *ib, const BrigObject *obj, const char *_opcode)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01226">mem.hh:1226</a></div></div>
<div class="ttc" id="namespaceBrig_html_af9c70e3fb7bfa02a0e6ae2871dbab745a38d7c728711d20528cf8c8650f4b994e"><div class="ttname"><a href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a38d7c728711d20528cf8c8650f4b994e">Brig::BRIG_KIND_OPERAND_ADDRESS</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00210">Brig.h:210</a></div></div>
<div class="ttc" id="namespaceBrig_html_a8a3f4ee442232dde4f5927e3a8c1e841"><div class="ttname"><a href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841">Brig::BrigSegment</a></div><div class="ttdeci">BrigSegment</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00925">Brig.h:925</a></div></div>
<div class="ttc" id="structBrig_1_1BrigOperandConstantBytes_html"><div class="ttname"><a href="structBrig_1_1BrigOperandConstantBytes.html">Brig::BrigOperandConstantBytes</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01489">Brig.h:1489</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdaInstBase_html"><div class="ttname"><a href="classHsailISA_1_1LdaInstBase.html">HsailISA::LdaInstBase</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00090">mem.hh:90</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInst_html_afe5f71dc2ddfd929364ede3f5d3abe6a"><div class="ttname"><a href="classHsailISA_1_1LdInst.html#afe5f71dc2ddfd929364ede3f5d3abe6a">HsailISA::LdInst::isCondRegister</a></div><div class="ttdeci">bool isCondRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00618">mem.hh:618</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInst_html"><div class="ttname"><a href="classHsailISA_1_1StInst.html">HsailISA::StInst</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00952">mem.hh:952</a></div></div>
<div class="ttc" id="namespaceBrig_html_a4dd532e0ef5262e245f3b8f59c364defa87e81cf2294d2fecc83a4d6eb75e43eb"><div class="ttname"><a href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defa87e81cf2294d2fecc83a4d6eb75e43eb">Brig::BRIG_ATOMIC_ADD</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00280">Brig.h:280</a></div></div>
<div class="ttc" id="structBrig_1_1BrigOperandConstantBytes_html_a620beea1b9a2f9bc95ddf6597a6c1b6f"><div class="ttname"><a href="structBrig_1_1BrigOperandConstantBytes.html#a620beea1b9a2f9bc95ddf6597a6c1b6f">Brig::BrigOperandConstantBytes::base</a></div><div class="ttdeci">BrigBase base</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01490">Brig.h:1490</a></div></div>
<div class="ttc" id="operand_8hh_html_a3ad2b35d82568b8e30d73656b7d67ebf"><div class="ttname"><a href="operand_8hh.html#a3ad2b35d82568b8e30d73656b7d67ebf">DRegAddrOperand</a></div><div class="ttdeci">RegAddrOperand&lt; DRegOperand &gt; DRegAddrOperand</div><div class="ttdef"><b>Definition:</b> <a href="operand_8hh_source.html#l00704">operand.hh:704</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInstBase_html_a24e4bc072f0426e7c6c883469176139a"><div class="ttname"><a href="classHsailISA_1_1AtomicInstBase.html#a24e4bc072f0426e7c6c883469176139a">HsailISA::AtomicInstBase::isScalarRegister</a></div><div class="ttdeci">bool isScalarRegister(int operandIndex)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01405">mem.hh:1405</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInst_html_ad76e1fb22aea269ddfdce8e100a528c3"><div class="ttname"><a href="classHsailISA_1_1LdInst.html#ad76e1fb22aea269ddfdce8e100a528c3">HsailISA::LdInst::num_dest_operands</a></div><div class="ttdeci">uint16_t num_dest_operands</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00398">mem.hh:398</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a300e2be8a75f735b68e3d6c321c28cd2"><div class="ttname"><a href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">ArmISA::e</a></div><div class="ttdeci">Bitfield&lt; 9 &gt; e</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00064">miscregs_types.hh:64</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInstBase_html_aff10067204cb63dd8fd6757e75c2bc81"><div class="ttname"><a href="classHsailISA_1_1AtomicInstBase.html#aff10067204cb63dd8fd6757e75c2bc81">HsailISA::AtomicInstBase::addr</a></div><div class="ttdeci">AddrOperandType addr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01218">mem.hh:1218</a></div></div>
<div class="ttc" id="namespaceBrig_html_a8a3f4ee442232dde4f5927e3a8c1e841ae1371f792917f8174da38fe7f7b78004"><div class="ttname"><a href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841ae1371f792917f8174da38fe7f7b78004">Brig::BRIG_SEGMENT_PRIVATE</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00939">Brig.h:939</a></div></div>
<div class="ttc" id="namespaceHsailISA_html"><div class="ttname"><a href="namespaceHsailISA.html">HsailISA</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu__decoder_8hh_source.html#l00051">gpu_decoder.hh:51</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInstBase_html_ad47d7230e579c850d211adeae8d643f1"><div class="ttname"><a href="classHsailISA_1_1AtomicInstBase.html#ad47d7230e579c850d211adeae8d643f1">HsailISA::AtomicInstBase::numDstRegOperands</a></div><div class="ttdeci">int numDstRegOperands()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01378">mem.hh:1378</a></div></div>
<div class="ttc" id="classBrigObject_html_a8c95ee6f3f2c8b19688ae4f95f9363da"><div class="ttname"><a href="classBrigObject.html#a8c95ee6f3f2c8b19688ae4f95f9363da">BrigObject::getOperand</a></div><div class="ttdeci">const Brig::BrigOperand * getOperand(int offs) const</div><div class="ttdef"><b>Definition:</b> <a href="brig__object_8cc_source.html#l00116">brig_object.cc:116</a></div></div>
<div class="ttc" id="namespaceBrig_html_a9fab6e9f8915d16efdb307286e14842ea86a0932ddef74162490407100a18b3a6"><div class="ttname"><a href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea86a0932ddef74162490407100a18b3a6">Brig::BRIG_TYPE_B64</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01025">Brig.h:1025</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInst_html_a569a66db3e9b25349a751faca260de63"><div class="ttname"><a href="classHsailISA_1_1StInst.html#a569a66db3e9b25349a751faca260de63">HsailISA::StInst::completeAcc</a></div><div class="ttdeci">void completeAcc(GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01035">mem.hh:1035</a></div></div>
<div class="ttc" id="namespaceBrig_html_a9fab6e9f8915d16efdb307286e14842eacd1a8c184e9b761165941c66103640bd"><div class="ttname"><a href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842eacd1a8c184e9b761165941c66103640bd">Brig::BRIG_TYPE_S32</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01016">Brig.h:1016</a></div></div>
<div class="ttc" id="namespaceBrig_html_a8a3f4ee442232dde4f5927e3a8c1e841a13eb0943c3ea24e3d0b37f93a045bbb3"><div class="ttname"><a href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a13eb0943c3ea24e3d0b37f93a045bbb3">Brig::BRIG_SEGMENT_GLOBAL</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00935">Brig.h:935</a></div></div>
<div class="ttc" id="namespaceBrig_html_af9c70e3fb7bfa02a0e6ae2871dbab745a7f3be610c4ec80c53fd86d596ec7a0e0"><div class="ttname"><a href="namespaceBrig.html#af9c70e3fb7bfa02a0e6ae2871dbab745a7f3be610c4ec80c53fd86d596ec7a0e0">Brig::BRIG_KIND_OPERAND_OPERAND_LIST</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00219">Brig.h:219</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInstBase_html_ae12cc2b4630deb79528410e104c326cd"><div class="ttname"><a href="classHsailISA_1_1StInstBase.html#ae12cc2b4630deb79528410e104c326cd">HsailISA::StInstBase::getNumOperands</a></div><div class="ttdeci">int getNumOperands() override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00905">mem.hh:905</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdaInstBase_html_a7a53048caef64df9b239448fe8cd63d4"><div class="ttname"><a href="classHsailISA_1_1LdaInstBase.html#a7a53048caef64df9b239448fe8cd63d4">HsailISA::LdaInstBase::numSrcRegOperands</a></div><div class="ttdeci">int numSrcRegOperands() override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00110">mem.hh:110</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInstBase_html_a7030969fd20eb1358571438aa883183e"><div class="ttname"><a href="classHsailISA_1_1StInstBase.html#a7030969fd20eb1358571438aa883183e">HsailISA::StInstBase::numDstRegOperands</a></div><div class="ttdeci">int numDstRegOperands() override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00900">mem.hh:900</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27abde74ea51c68dd712daa840077cca672"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27abde74ea51c68dd712daa840077cca672">Request::RELEASE</a></div><div class="ttdoc">The request should be marked with RELEASE. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00161">request.hh:161</a></div></div>
<div class="ttc" id="classHsailISA_1_1MemInst_html_a4172070b8fbfff1bbf40d7fcd56364b7"><div class="ttname"><a href="classHsailISA_1_1MemInst.html#a4172070b8fbfff1bbf40d7fcd56364b7">HsailISA::MemInst::init_addr</a></div><div class="ttdeci">void init_addr(AddrOperandBase *_addr_operand)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00075">mem.hh:75</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102ac7f755b88d8c576770c6cdfc67af5fc9"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102ac7f755b88d8c576770c6cdfc67af5fc9">MemCmd::SwapReq</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00115">packet.hh:115</a></div></div>
<div class="ttc" id="namespaceBrig_html_a6a864102c33799368758cf53da405764a9915b485f34ebe0e3efe29550b9d4c15"><div class="ttname"><a href="namespaceBrig.html#a6a864102c33799368758cf53da405764a9915b485f34ebe0e3efe29550b9d4c15">Brig::BRIG_OPCODE_LD</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00651">Brig.h:651</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInst_html_a7118a06aa6a4ae2e25097967965cdc19"><div class="ttname"><a href="classHsailISA_1_1StInst.html#a7118a06aa6a4ae2e25097967965cdc19">HsailISA::StInst::isSrcOperand</a></div><div class="ttdeci">bool isSrcOperand(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01133">mem.hh:1133</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16">MemCmd::ReadReq</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00087">packet.hh:87</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInstBase_html_a9e12486a452bedf0e1451f9dd89a3a5b"><div class="ttname"><a href="classHsailISA_1_1StInstBase.html#a9e12486a452bedf0e1451f9dd89a3a5b">HsailISA::StInstBase::src</a></div><div class="ttdeci">SrcOperandType::SrcOperand src</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00783">mem.hh:783</a></div></div>
<div class="ttc" id="classComputeUnit_html_a2b64c52a2dd14737dd65123c70d3da97"><div class="ttname"><a href="classComputeUnit.html#a2b64c52a2dd14737dd65123c70d3da97">ComputeUnit::vrf</a></div><div class="ttdeci">std::vector&lt; VectorRegisterFile * &gt; vrf</div><div class="ttdef"><b>Definition:</b> <a href="compute__unit_8hh_source.html#l00140">compute_unit.hh:140</a></div></div>
<div class="ttc" id="structBrig_1_1BrigOperandOperandList_html_a9d46f4a1032a8b55ba8c9c8ad1688974"><div class="ttname"><a href="structBrig_1_1BrigOperandOperandList.html#a9d46f4a1032a8b55ba8c9c8ad1688974">Brig::BrigOperandOperandList::elements</a></div><div class="ttdeci">BrigDataOffsetOperandList32_t elements</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01523">Brig.h:1523</a></div></div>
<div class="ttc" id="classBrigRegOperandInfo_html"><div class="ttname"><a href="classBrigRegOperandInfo.html">BrigRegOperandInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="operand_8hh_source.html#l00077">operand.hh:77</a></div></div>
<div class="ttc" id="namespaceBrig_html_ac4720fd38d5c7859817dca036bd67b97a71f3763fd680ef204b50d82e74059f1d"><div class="ttname"><a href="namespaceBrig.html#ac4720fd38d5c7859817dca036bd67b97a71f3763fd680ef204b50d82e74059f1d">Brig::BRIG_REGISTER_KIND_SINGLE</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00805">Brig.h:805</a></div></div>
<div class="ttc" id="namespaceBrig_html_a8a3f4ee442232dde4f5927e3a8c1e841a822dbc2b70eab6842d6b4c196e158076"><div class="ttname"><a href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a822dbc2b70eab6842d6b4c196e158076">Brig::BRIG_SEGMENT_KERNARG</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00937">Brig.h:937</a></div></div>
<div class="ttc" id="namespaceBrig_html_a6a864102c33799368758cf53da405764a555733a87f7834ca8678646ca4e48153"><div class="ttname"><a href="namespaceBrig.html#a6a864102c33799368758cf53da405764a555733a87f7834ca8678646ca4e48153">Brig::BRIG_OPCODE_ST</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00652">Brig.h:652</a></div></div>
<div class="ttc" id="namespaceBrig_html_a706401f00d2ef9717214e8eeadcf3c00a2a69818b05180f065ae1275159f334f6"><div class="ttname"><a href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00a2a69818b05180f065ae1275159f334f6">Brig::BRIG_MEMORY_ORDER_SC_RELEASE</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00515">Brig.h:515</a></div></div>
<div class="ttc" id="namespaceBrig_html_a4dd532e0ef5262e245f3b8f59c364def"><div class="ttname"><a href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364def">Brig::BrigAtomicOperation</a></div><div class="ttdeci">BrigAtomicOperation</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00270">Brig.h:270</a></div></div>
<div class="ttc" id="namespaceHsailISA_html_aba9cd988777b494c26b8c41a5eba5234"><div class="ttname"><a href="namespaceHsailISA.html#aba9cd988777b494c26b8c41a5eba5234">HsailISA::constructAtomic</a></div><div class="ttdeci">GPUStaticInst * constructAtomic(const Brig::BrigInstBase *ib, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01691">mem.hh:1691</a></div></div>
<div class="ttc" id="namespaceHsailISA_html_a1a710079bf4429515772a6262363e3a7"><div class="ttname"><a href="namespaceHsailISA.html#a1a710079bf4429515772a6262363e3a7">HsailISA::decodeAtomicHelper</a></div><div class="ttdeci">GPUStaticInst * decodeAtomicHelper(const Brig::BrigInstBase *ib, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01721">mem.hh:1721</a></div></div>
<div class="ttc" id="classBrigRegOperandInfo_html_a3d5f1cfa1332b797b1cf5f1b18889ad0"><div class="ttname"><a href="classBrigRegOperandInfo.html#a3d5f1cfa1332b797b1cf5f1b18889ad0">BrigRegOperandInfo::regKind</a></div><div class="ttdeci">Brig::BrigRegisterKind regKind</div><div class="ttdef"><b>Definition:</b> <a href="operand_8hh_source.html#l00082">operand.hh:82</a></div></div>
<div class="ttc" id="classHsailISA_1_1MemInst_html"><div class="ttname"><a href="classHsailISA_1_1MemInst.html">HsailISA::MemInst</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00048">mem.hh:48</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInstBase_html_a0e6eb2b61b1008d2cb372744cff7a01e"><div class="ttname"><a href="classHsailISA_1_1AtomicInstBase.html#a0e6eb2b61b1008d2cb372744cff7a01e">HsailISA::AtomicInstBase::getNumOperands</a></div><div class="ttdeci">int getNumOperands()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01379">mem.hh:1379</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInstBase_html_af2574bcb17933f6b6bb4578fcea23890"><div class="ttname"><a href="classHsailISA_1_1StInstBase.html#af2574bcb17933f6b6bb4578fcea23890">HsailISA::StInstBase::getOperandSize</a></div><div class="ttdeci">int getOperandSize(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00936">mem.hh:936</a></div></div>
<div class="ttc" id="namespaceHsailISA_html_ae51296d28c6b72478435bb5e7b3fd2b1"><div class="ttname"><a href="namespaceHsailISA.html#ae51296d28c6b72478435bb5e7b3fd2b1">HsailISA::decodeAtomicNoRet</a></div><div class="ttdeci">GPUStaticInst * decodeAtomicNoRet(const Brig::BrigInstBase *ib, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01766">mem.hh:1766</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInst_html_ae260531842a34dc227133f691457d1b6"><div class="ttname"><a href="classHsailISA_1_1LdInst.html#ae260531842a34dc227133f691457d1b6">HsailISA::LdInst::LdInst</a></div><div class="ttdeci">LdInst(const Brig::BrigInstBase *ib, const BrigObject *obj, const char *_opcode)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00402">mem.hh:402</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInstBase_html_aaa35559e50b8619d290f6b4bfe2e9f31"><div class="ttname"><a href="classHsailISA_1_1AtomicInstBase.html#aaa35559e50b8619d290f6b4bfe2e9f31">HsailISA::AtomicInstBase::numSrcRegOperands</a></div><div class="ttdeci">int numSrcRegOperands()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01366">mem.hh:1366</a></div></div>
<div class="ttc" id="namespaceBrig_html_a706401f00d2ef9717214e8eeadcf3c00af10556c05d54e82480275825c6f26ac7"><div class="ttname"><a href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00af10556c05d54e82480275825c6f26ac7">Brig::BRIG_MEMORY_ORDER_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00512">Brig.h:512</a></div></div>
<div class="ttc" id="classLdsChunk_html_a35d84cac5adacf4bb905bc6e9a354efe"><div class="ttname"><a href="classLdsChunk.html#a35d84cac5adacf4bb905bc6e9a354efe">LdsChunk::write</a></div><div class="ttdeci">void write(const uint32_t index, const T value)</div><div class="ttdoc">a write operation </div><div class="ttdef"><b>Definition:</b> <a href="lds__state_8hh_source.html#l00087">lds_state.hh:87</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInstBase_html_a1e90277424f4857685fa71bd89bba00c"><div class="ttname"><a href="classHsailISA_1_1StInstBase.html#a1e90277424f4857685fa71bd89bba00c">HsailISA::StInstBase::getRegisterIndex</a></div><div class="ttdeci">int getRegisterIndex(int operandIndex, GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00942">mem.hh:942</a></div></div>
<div class="ttc" id="namespaceBrig_html_a9fab6e9f8915d16efdb307286e14842ea770926941480bdddaf84724cb208176d"><div class="ttname"><a href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea770926941480bdddaf84724cb208176d">Brig::BRIG_TYPE_F32</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01019">Brig.h:1019</a></div></div>
<div class="ttc" id="namespaceBrig_html_a9fab6e9f8915d16efdb307286e14842ea91021be2b1c2ef97ccff8b6393474a31"><div class="ttname"><a href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea91021be2b1c2ef97ccff8b6393474a31">Brig::BRIG_TYPE_B32</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01024">Brig.h:1024</a></div></div>
<div class="ttc" id="structBrig_1_1BrigBase_html"><div class="ttname"><a href="structBrig_1_1BrigBase.html">Brig::BrigBase</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01178">Brig.h:1178</a></div></div>
<div class="ttc" id="namespaceBrig_html"><div class="ttname"><a href="namespaceBrig.html">Brig</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00046">Brig.h:46</a></div></div>
<div class="ttc" id="namespaceBrig_html_a4dd532e0ef5262e245f3b8f59c364defa970e831f3ef6f668b16c257e710aab12"><div class="ttname"><a href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defa970e831f3ef6f668b16c257e710aab12">Brig::BRIG_ATOMIC_AND</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00281">Brig.h:281</a></div></div>
<div class="ttc" id="operand_8cc_html_ae0ac71fd39b385f582ba03dd0f79fd0e"><div class="ttname"><a href="operand_8cc.html#ae0ac71fd39b385f582ba03dd0f79fd0e">findRegDataType</a></div><div class="ttdeci">BrigRegOperandInfo findRegDataType(unsigned opOffset, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="operand_8cc_source.html#l00213">operand.cc:213</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a4007a753f3efe061571f1c4ce2e5114f"><div class="ttname"><a href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">X86ISA::op</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; op</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00080">types.hh:80</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInst_html_ad74aa6c72a6957e18c55a7c1bbdfc944"><div class="ttname"><a href="classHsailISA_1_1LdInst.html#ad74aa6c72a6957e18c55a7c1bbdfc944">HsailISA::LdInst::getNumOperands</a></div><div class="ttdeci">int getNumOperands() override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00691">mem.hh:691</a></div></div>
<div class="ttc" id="namespaceBrig_html_a706401f00d2ef9717214e8eeadcf3c00aaf3099ec00697c7e36bd9b383d2cd5b6"><div class="ttname"><a href="namespaceBrig.html#a706401f00d2ef9717214e8eeadcf3c00aaf3099ec00697c7e36bd9b383d2cd5b6">Brig::BRIG_MEMORY_ORDER_SC_ACQUIRE_RELEASE</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00516">Brig.h:516</a></div></div>
<div class="ttc" id="namespaceHsailISA_html_a8d13771200ec8a6393f30e66f70e8c28"><div class="ttname"><a href="namespaceHsailISA.html#a8d13771200ec8a6393f30e66f70e8c28">HsailISA::decodeLd2</a></div><div class="ttdeci">GPUStaticInst * decodeLd2(const Brig::BrigInstBase *ib, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00703">mem.hh:703</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInstBase_html_a942d45145073e01e7745102a7f28f478"><div class="ttname"><a href="classHsailISA_1_1LdInstBase.html#a942d45145073e01e7745102a7f28f478">HsailISA::LdInstBase::isSrcOperand</a></div><div class="ttdeci">bool isSrcOperand(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00363">mem.hh:363</a></div></div>
<div class="ttc" id="classWavefront_html_ac4c81c2070e71d1a02bdc3830ad72f18"><div class="ttname"><a href="classWavefront.html#ac4c81c2070e71d1a02bdc3830ad72f18">Wavefront::remap</a></div><div class="ttdeci">uint32_t remap(uint32_t vgprIndex, uint32_t size, uint8_t mode=0)</div><div class="ttdef"><b>Definition:</b> <a href="wavefront_8cc_source.html#l00282">wavefront.cc:282</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInstBase_html_a28fd89d14f91286294e4a352b0dc0e74"><div class="ttname"><a href="classHsailISA_1_1AtomicInstBase.html#a28fd89d14f91286294e4a352b0dc0e74">HsailISA::AtomicInstBase::memoryOrder</a></div><div class="ttdeci">Brig::BrigMemoryOrder memoryOrder</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01221">mem.hh:1221</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInst_html_a0ea6c2b53eef101dc1f18ae9f43f4465"><div class="ttname"><a href="classHsailISA_1_1LdInst.html#a0ea6c2b53eef101dc1f18ae9f43f4465">HsailISA::LdInst::getOperandSize</a></div><div class="ttdeci">int getOperandSize(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00662">mem.hh:662</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdaInstBase_html_adae1c30b5e92d11a240e6210af3ae963"><div class="ttname"><a href="classHsailISA_1_1LdaInstBase.html#adae1c30b5e92d11a240e6210af3ae963">HsailISA::LdaInstBase::LdaInstBase</a></div><div class="ttdeci">LdaInstBase(const Brig::BrigInstBase *ib, const BrigObject *obj, const char *_opcode)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00096">mem.hh:96</a></div></div>
<div class="ttc" id="namespaceHsailISA_html_a1801ee9476c0d1611ecab8a2a602dadd"><div class="ttname"><a href="namespaceHsailISA.html#a1801ee9476c0d1611ecab8a2a602dadd">HsailISA::decodeLda</a></div><div class="ttdeci">GPUStaticInst * decodeLda(const Brig::BrigInstBase *ib, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00185">mem.hh:185</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInstBase_html_a7d84e4f2ba5084882038a6170e9939ef"><div class="ttname"><a href="classHsailISA_1_1LdInstBase.html#a7d84e4f2ba5084882038a6170e9939ef">HsailISA::LdInstBase::getNumOperands</a></div><div class="ttdeci">int getNumOperands() override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00338">mem.hh:338</a></div></div>
<div class="ttc" id="namespaceHsailISA_html_a682eba4df1c95e647aee02da07f22b8e"><div class="ttname"><a href="namespaceHsailISA.html#a682eba4df1c95e647aee02da07f22b8e">HsailISA::decodeSt</a></div><div class="ttdeci">GPUStaticInst * decodeSt(const Brig::BrigInstBase *ib, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01178">mem.hh:1178</a></div></div>
<div class="ttc" id="namespaceBrig_html_a7d0db4324052c9a7d2ad1e4108fef1f7a01e83f68026c2481ebe4feb8c6b890f7"><div class="ttname"><a href="namespaceBrig.html#a7d0db4324052c9a7d2ad1e4108fef1f7a01e83f68026c2481ebe4feb8c6b890f7">Brig::BRIG_MEMORY_SCOPE_SYSTEM</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00533">Brig.h:533</a></div></div>
<div class="ttc" id="namespaceBrig_html_a9fab6e9f8915d16efdb307286e14842ea7a406c0e5b1682eafaf4fddaf4a9e9a4"><div class="ttname"><a href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842ea7a406c0e5b1682eafaf4fddaf4a9e9a4">Brig::BRIG_TYPE_U16</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01011">Brig.h:1011</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInstBase_html_aab4220a509b80292e906fbb9293a1e17"><div class="ttname"><a href="classHsailISA_1_1LdInstBase.html#aab4220a509b80292e906fbb9293a1e17">HsailISA::LdInstBase::isDstOperand</a></div><div class="ttdeci">bool isDstOperand(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00370">mem.hh:370</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInstBase_html_a92faddcd554c1f4b44dc7d239da89473"><div class="ttname"><a href="classHsailISA_1_1LdInstBase.html#a92faddcd554c1f4b44dc7d239da89473">HsailISA::LdInstBase::memoryScope</a></div><div class="ttdeci">Brig::BrigMemoryScope memoryScope</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00218">mem.hh:218</a></div></div>
<div class="ttc" id="namespaceBrig_html_a4dd532e0ef5262e245f3b8f59c364defa044cf22ebc09fc3108761908188742ec"><div class="ttname"><a href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defa044cf22ebc09fc3108761908188742ec">Brig::BRIG_ATOMIC_WRAPINC</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00291">Brig.h:291</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInst_html_ad04d5f2ee98643ec8bbbe729296df9fc"><div class="ttname"><a href="classHsailISA_1_1LdInst.html#ad04d5f2ee98643ec8bbbe729296df9fc">HsailISA::LdInst::isSrcOperand</a></div><div class="ttdeci">bool isSrcOperand(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00646">mem.hh:646</a></div></div>
<div class="ttc" id="structBrig_1_1BrigInstMem_html_adaf6c438e01821562c995ae6cdfc0731"><div class="ttname"><a href="structBrig_1_1BrigInstMem.html#adaf6c438e01821562c995ae6cdfc0731">Brig::BrigInstMem::width</a></div><div class="ttdeci">BrigWidth8_t width</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01392">Brig.h:1392</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInst_html_a8b8b3622ffd5f2549f30fba3fe9ccd25"><div class="ttname"><a href="classHsailISA_1_1LdInst.html#a8b8b3622ffd5f2549f30fba3fe9ccd25">HsailISA::LdInst::getRegisterIndex</a></div><div class="ttdeci">int getRegisterIndex(int operandIndex, GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00677">mem.hh:677</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27aaf47e6c5f68306617e83fcb45ffc7661"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27aaf47e6c5f68306617e83fcb45ffc7661">Request::ACQUIRE</a></div><div class="ttdoc">The request should be marked with ACQUIRE. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00159">request.hh:159</a></div></div>
<div class="ttc" id="classHsailISA_1_1AtomicInstBase_html_aaa7fcb339c54dca6bf7b66f37edd43ca"><div class="ttname"><a href="classHsailISA_1_1AtomicInstBase.html#aaa7fcb339c54dca6bf7b66f37edd43ca">HsailISA::AtomicInstBase::isVectorRegister</a></div><div class="ttdeci">bool isVectorRegister(int operandIndex)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01385">mem.hh:1385</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdaInstBase_html_aa1d462172aeab9cc038e84868288c333"><div class="ttname"><a href="classHsailISA_1_1LdaInstBase.html#aa1d462172aeab9cc038e84868288c333">HsailISA::LdaInstBase::isScalarRegister</a></div><div class="ttdeci">bool isScalarRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00126">mem.hh:126</a></div></div>
<div class="ttc" id="namespaceBrig_html_a5794ce8ddf5d20f942a9e042db592838"><div class="ttname"><a href="namespaceBrig.html#a5794ce8ddf5d20f942a9e042db592838">Brig::BrigWidth8_t</a></div><div class="ttdeci">uint8_t BrigWidth8_t</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00146">Brig.h:146</a></div></div>
<div class="ttc" id="classHsailISA_1_1LdInst_html_ac5abcc32643c5f649c4ae78aa0d44118"><div class="ttname"><a href="classHsailISA_1_1LdInst.html#ac5abcc32643c5f649c4ae78aa0d44118">HsailISA::LdInst::isScalarRegister</a></div><div class="ttdeci">bool isScalarRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00632">mem.hh:632</a></div></div>
<div class="ttc" id="namespaceBrig_html_a6a864102c33799368758cf53da405764"><div class="ttname"><a href="namespaceBrig.html#a6a864102c33799368758cf53da405764">Brig::BrigOpcode</a></div><div class="ttdeci">BrigOpcode</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00538">Brig.h:538</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInst_html_ae7737b3d7c27c03dc2199ff86eb88444"><div class="ttname"><a href="classHsailISA_1_1StInst.html#ae7737b3d7c27c03dc2199ff86eb88444">HsailISA::StInst::getOperandSize</a></div><div class="ttdeci">int getOperandSize(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l01139">mem.hh:1139</a></div></div>
<div class="ttc" id="namespaceBrig_html_a9fab6e9f8915d16efdb307286e14842eaf64e16c370b708d5207714a2d487b64d"><div class="ttname"><a href="namespaceBrig.html#a9fab6e9f8915d16efdb307286e14842eaf64e16c370b708d5207714a2d487b64d">Brig::BRIG_TYPE_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01009">Brig.h:1009</a></div></div>
<div class="ttc" id="classHsailISA_1_1StInst_html_a1a2f79719987c1821f266f8310cb4af4"><div class="ttname"><a href="classHsailISA_1_1StInst.html#a1a2f79719987c1821f266f8310cb4af4">HsailISA::StInst::StInst</a></div><div class="ttdeci">StInst(const Brig::BrigInstBase *ib, const BrigObject *obj, const char *_opcode, int srcIdx)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2mem_8hh_source.html#l00962">mem.hh:962</a></div></div>
<div class="ttc" id="namespaceBrig_html_a8a3f4ee442232dde4f5927e3a8c1e841a49836b8d5e5ac120d9cfe0b6e7622325"><div class="ttname"><a href="namespaceBrig.html#a8a3f4ee442232dde4f5927e3a8c1e841a49836b8d5e5ac120d9cfe0b6e7622325">Brig::BRIG_SEGMENT_ARG</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00941">Brig.h:941</a></div></div>
<div class="ttc" id="namespaceProbePoints_html_ad737652905dacb8536adf3c5c4051bc4"><div class="ttname"><a href="namespaceProbePoints.html#ad737652905dacb8536adf3c5c4051bc4">ProbePoints::Packet</a></div><div class="ttdeci">ProbePointArg&lt; PacketInfo &gt; Packet</div><div class="ttdoc">Packet probe point. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2probe_2mem_8hh_source.html#l00104">mem.hh:104</a></div></div>
<div class="ttc" id="classHsailISA_1_1HsailGPUStaticInst_html"><div class="ttname"><a href="classHsailISA_1_1HsailGPUStaticInst.html">HsailISA::HsailGPUStaticInst</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2gpu__static__inst_8hh_source.html#l00053">gpu_static_inst.hh:53</a></div></div>
<div class="ttc" id="structBrig_1_1BrigInstBase_html_a1b20a501f92d890e70e6229f89f962a9"><div class="ttname"><a href="structBrig_1_1BrigInstBase.html#a1b20a501f92d890e70e6229f89f962a9">Brig::BrigInstBase::opcode</a></div><div class="ttdeci">BrigOpcode16_t opcode</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01321">Brig.h:1321</a></div></div>
<div class="ttc" id="namespaceBrig_html_a4dd532e0ef5262e245f3b8f59c364defaaf0d10085ff1b9e08c86289bb8c59ba0"><div class="ttname"><a href="namespaceBrig.html#a4dd532e0ef5262e245f3b8f59c364defaaf0d10085ff1b9e08c86289bb8c59ba0">Brig::BRIG_ATOMIC_OR</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00287">Brig.h:287</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
