EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# R
#
DEF R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "R" -50 0 50 V V C CNN
F2 "" -70 0 30 V V C CNN
F3 "" 0 0 30 H V C CNN
$FPLIST
 R_*
 Resistor_*
$ENDFPLIST
DRAW
P 6 0 1 0  0 -100  25 -75  -25 -25  25 25  -25 75  0 100 N
X ~ 1 0 150 50 D 60 60 1 1 P
X ~ 2 0 -150 50 U 60 60 1 1 P
ENDDRAW
ENDDEF
#
# STM32F405RG
#
DEF STM32F405RG U 0 40 Y Y 1 F N
F0 "U" -1400 2550 60 H V C CNN
F1 "STM32F405RG" 1150 -2600 60 H V C CNN
F2 "LQFP64" 50 50 60 H V C CNN
F3 "" -50 1300 60 H V C CNN
DRAW
S -1500 2500 1550 -2500 0 1 0 N
X VBAT 1 -750 2800 300 D 50 50 1 1 W
X PC13 2 1850 -2100 300 L 50 50 1 1 B
X PC14/OSC32_IN 3 1850 -2250 300 L 50 50 1 1 B
X PC15/OSC32_OUT 4 1850 -2400 300 L 50 50 1 1 B
X PH0/OSC_IN 5 -1800 1750 300 R 50 50 1 1 B
X PH1/OSC_OUT 6 -1800 1600 300 R 50 50 1 1 B
X NRST 7 -1800 2000 300 R 50 50 1 1 B
X PC0 8 1850 -150 300 L 50 50 1 1 B
X PC1 9 1850 -300 300 L 50 50 1 1 B
X PC2 10 1850 -450 300 L 50 50 1 1 B
X PA4/SPI1_NSS 20 -1800 -750 300 R 50 50 1 1 B
X PB11 30 1850 750 300 L 50 50 1 1 B
X PC9 40 1850 -1500 300 L 50 50 1 1 B
X PA15 50 -1800 -2400 300 R 50 50 1 1 B
X BOOT0 60 -1800 1300 300 R 50 50 1 1 I
X PC3 11 1850 -600 300 L 50 50 1 1 B
X PA5/SPI1_SCK 21 -1800 -900 300 R 50 50 1 1 B
X VCAP_1 31 600 2800 300 D 50 50 1 1 W
X PA8 41 -1800 -1350 300 R 50 50 1 1 B
X PC10 51 1850 -1650 300 L 50 50 1 1 B
X PB8 61 1850 1200 300 L 50 50 1 1 B
X VSSA 12 300 -2800 300 U 50 50 1 1 W
X PA6/SPI1_MISO 22 -1800 -1050 300 R 50 50 1 1 B
X VDD 32 -150 2800 300 D 50 50 1 1 W
X PA9/OTG_FS_VBUS 42 -1800 -1500 300 R 50 50 1 1 B
X PC11 52 1850 -1800 300 L 50 50 1 1 B
X PB9 62 1850 1050 300 L 50 50 1 1 B
X VDDA 13 300 2800 300 D 50 50 1 1 W
X PA7/SPI1_MOSI 23 -1800 -1200 300 R 50 50 1 1 B
X PB12/OTG_HS_ID 33 1850 600 300 L 50 50 1 1 B
X PA10/OTG_FS_ID 43 -1800 -1650 300 R 50 50 1 1 B
X PC12 53 1850 -1950 300 L 50 50 1 1 B
X VSS 63 0 -2800 300 U 50 50 1 1 W
X PA0_WKUP 14 -1800 -150 300 R 50 50 1 1 B
X PC4 24 1850 -750 300 L 50 50 1 1 B
X PB13/OTG_HS_VBUS 34 1850 450 300 L 50 50 1 1 B
X PA11/OTG_FS_DM 44 -1800 -1800 300 R 50 50 1 1 B
X PD2 54 -1800 1000 300 R 50 50 1 1 B
X VDD 64 -450 2800 300 D 50 50 1 1 W
X PA1/ADC_IN1 15 -1800 -300 300 R 50 50 1 1 B
X PC5 25 1850 -900 300 L 50 50 1 1 B
X PB14/OTG_HS_DM 35 1850 300 300 L 50 50 1 1 B
X PA12/OTG_FS_DP 45 -1800 -1950 300 R 50 50 1 1 B
X PB3 55 1850 1950 300 L 50 50 1 1 B
X PA2 16 -1800 -450 300 R 50 50 1 1 B
X PB0 26 1850 2400 300 L 50 50 1 1 B
X PB15/OTG_HS_DP 36 1850 150 300 L 50 50 1 1 B
X PA13 46 -1800 -2100 300 R 50 50 1 1 B
X PB4 56 1850 1800 300 L 50 50 1 1 B
X PA3 17 -1800 -600 300 R 50 50 1 1 B
X PB1 27 1850 2250 300 L 50 50 1 1 B
X PC6 37 1850 -1050 300 L 50 50 1 1 B
X VCAP_2 47 750 2800 300 D 50 50 1 1 W
X PB5/I2C1_SMBA 57 1850 1650 300 L 50 50 1 1 B
X VSS 18 -150 -2800 300 U 50 50 1 1 W
X PB2 28 1850 2100 300 L 50 50 1 1 B
X PC7 38 1850 -1200 300 L 50 50 1 1 B
X VDD 48 -300 2800 300 D 50 50 1 1 W
X PB6/I2C1_SCL 58 1850 1500 300 L 50 50 1 1 B
X VDD 19 0 2800 300 D 50 50 1 1 W
X PB10 29 1850 900 300 L 50 50 1 1 B
X PC8 39 1850 -1350 300 L 50 50 1 1 B
X PA14 49 -1800 -2250 300 R 50 50 1 1 B
X PB7/I2C1_SDA 59 1850 1350 300 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# STM32F415RG
#
DEF STM32F415RG U 0 40 Y Y 1 F N
F0 "U" -1400 2550 60 H V C CNN
F1 "STM32F415RG" 1150 -2600 60 H V C CNN
F2 "LQFP64" 50 50 60 H V C CNN
F3 "" -50 1300 60 H V C CNN
DRAW
S -1500 2500 1550 -2500 0 1 0 N
X VBAT 1 -750 2800 300 D 50 50 1 1 W
X PC13 2 1850 -2100 300 L 50 50 1 1 B
X PC14/OSC32_IN 3 1850 -2250 300 L 50 50 1 1 B
X PC15/OSC32_OUT 4 1850 -2400 300 L 50 50 1 1 B
X PH0/OSC_IN 5 -1800 1750 300 R 50 50 1 1 B
X PH1/OSC_OUT 6 -1800 1600 300 R 50 50 1 1 B
X NRST 7 -1800 2000 300 R 50 50 1 1 B
X PC0 8 1850 -150 300 L 50 50 1 1 B
X PC1 9 1850 -300 300 L 50 50 1 1 B
X PC2 10 1850 -450 300 L 50 50 1 1 B
X PA4/SPI1_NSS 20 -1800 -750 300 R 50 50 1 1 B
X PB11 30 1850 750 300 L 50 50 1 1 B
X PC9 40 1850 -1500 300 L 50 50 1 1 B
X PA15 50 -1800 -2400 300 R 50 50 1 1 B
X BOOT0 60 -1800 1300 300 R 50 50 1 1 I
X PC3 11 1850 -600 300 L 50 50 1 1 B
X PA5/SPI1_SCK 21 -1800 -900 300 R 50 50 1 1 B
X VCAP_1 31 600 2800 300 D 50 50 1 1 W
X PA8 41 -1800 -1350 300 R 50 50 1 1 B
X PC10 51 1850 -1650 300 L 50 50 1 1 B
X PB8 61 1850 1200 300 L 50 50 1 1 B
X VSSA 12 300 -2800 300 U 50 50 1 1 W
X PA6/SPI1_MISO 22 -1800 -1050 300 R 50 50 1 1 B
X VDD 32 -150 2800 300 D 50 50 1 1 W
X PA9/OTG_FS_VBUS 42 -1800 -1500 300 R 50 50 1 1 B
X PC11 52 1850 -1800 300 L 50 50 1 1 B
X PB9 62 1850 1050 300 L 50 50 1 1 B
X VDDA 13 300 2800 300 D 50 50 1 1 W
X PA7/SPI1_MOSI 23 -1800 -1200 300 R 50 50 1 1 B
X PB12/OTG_HS_ID 33 1850 600 300 L 50 50 1 1 B
X PA10/OTG_FS_ID 43 -1800 -1650 300 R 50 50 1 1 B
X PC12 53 1850 -1950 300 L 50 50 1 1 B
X VSS 63 0 -2800 300 U 50 50 1 1 W
X PA0_WKUP 14 -1800 -150 300 R 50 50 1 1 B
X PC4 24 1850 -750 300 L 50 50 1 1 B
X PB13/OTG_HS_VBUS 34 1850 450 300 L 50 50 1 1 B
X PA11/OTG_FS_DM 44 -1800 -1800 300 R 50 50 1 1 B
X PD2 54 -1800 1000 300 R 50 50 1 1 B
X VDD 64 -450 2800 300 D 50 50 1 1 W
X PA1/ADC_IN1 15 -1800 -300 300 R 50 50 1 1 B
X PC5 25 1850 -900 300 L 50 50 1 1 B
X PB14/OTG_HS_DM 35 1850 300 300 L 50 50 1 1 B
X PA12/OTG_FS_DP 45 -1800 -1950 300 R 50 50 1 1 B
X PB3 55 1850 1950 300 L 50 50 1 1 B
X PA2 16 -1800 -450 300 R 50 50 1 1 B
X PB0 26 1850 2400 300 L 50 50 1 1 B
X PB15/OTG_HS_DP 36 1850 150 300 L 50 50 1 1 B
X PA13 46 -1800 -2100 300 R 50 50 1 1 B
X PB4 56 1850 1800 300 L 50 50 1 1 B
X PA3 17 -1800 -600 300 R 50 50 1 1 B
X PB1 27 1850 2250 300 L 50 50 1 1 B
X PC6 37 1850 -1050 300 L 50 50 1 1 B
X VCAP_2 47 750 2800 300 D 50 50 1 1 W
X PB5/I2C1_SMBA 57 1850 1650 300 L 50 50 1 1 B
X VSS 18 -150 -2800 300 U 50 50 1 1 W
X PB2 28 1850 2100 300 L 50 50 1 1 B
X PC7 38 1850 -1200 300 L 50 50 1 1 B
X VDD 48 -300 2800 300 D 50 50 1 1 W
X PB6/I2C1_SCL 58 1850 1500 300 L 50 50 1 1 B
X VDD 19 0 2800 300 D 50 50 1 1 W
X PB10 29 1850 900 300 L 50 50 1 1 B
X PC8 39 1850 -1350 300 L 50 50 1 1 B
X PA14 49 -1800 -2250 300 R 50 50 1 1 B
X PB7/I2C1_SDA 59 1850 1350 300 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# STM32F407VG
#
DEF STM32F407VG U 0 40 Y Y 1 F N
F0 "U" 0 0 60 H V C CNN
F1 "STM32F407VG" 0 100 60 H V C CNN
F2 "TQFP100" 0 -100 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -3400 -2700 3400 2700 0 1 0 f
X PE2/TRACECLK 1 3700 2350 300 L 50 50 1 1 I
X PE3/TRACED0 2 3700 2250 300 L 50 50 1 1 I
X PE4/TRACED1 3 3700 2150 300 L 50 50 1 1 I
X PE5/TRACED2/TIM9_CH1 4 3700 2050 300 L 50 50 1 1 I
X PE6/TRACED3_/TIM9_CH2 5 3700 1950 300 L 50 50 1 1 I
X VBAT 6 1400 3000 300 D 50 50 1 1 I
X PC13 7 3700 -2350 300 L 50 50 1 1 I
X PC14/OSC32_IN 8 3700 -2450 300 L 50 50 1 1 I
X PC15/OSC32_OUT 9 3700 -2550 300 L 50 50 1 1 I
X VSS 10 -400 -3000 300 U 50 50 1 1 I
X VSSA 20 400 -3000 300 U 50 50 1 1 I
X PA5/SPI1_SCK/TIM2_CH1_ETR/TIM8_CHIN 30 -3700 250 300 R 50 50 1 1 I
X PE9/TIM1_CH1 40 3700 1650 300 L 50 50 1 1 I
X VDD 50 300 3000 300 D 50 50 1 1 I
X PD13/TIM4_CH2 60 3700 -550 300 L 50 50 1 1 I
X PA11/USART1_CTS/TIM1_CH4_ 70 -3700 -350 300 R 50 50 1 1 I
X PC12/UART5_TX/SDIO_CK/SPI3_MOSI/I2S3_SD/USART3_CK 80 3700 -2250 300 L 50 50 1 1 I
X PB4/NJTRST/SPI3_MISO/TIM3_CH1/SPI1_MISO/I2S3ext_SD 90 -3700 -1450 300 R 50 50 1 1 I
X VDD 11 -600 3000 300 D 50 50 1 1 I
X VREF+ 21 -1600 3000 300 D 50 50 1 1 I
X PA6/SPI1_MISO/TIM8_BKIN/TIM13_CH1/TIM3_CH1/TIM1_BKIN 31 -3700 150 300 R 50 50 1 1 I
X PE10/TIM1_CH2N 41 3700 1550 300 L 50 50 1 1 I
X PB12/SPI2_NSS/I2S2_WS/I2C2_SMBA/USART3_CK/TIM1_BKIN 51 -3700 -2250 300 R 50 50 1 1 I
X PD14/TIM4_CH3 61 3700 -650 300 L 50 50 1 1 I
X PA12/USART1_RTS/TIM1_ETR 71 -3700 -450 300 R 50 50 1 1 I
X PD0 81 3700 750 300 L 50 50 1 1 I
X PB5/I2C1_SMBA/TIM3_CH2/SPI1_MOSI/SPI3_MOSI/I2S3_SD 91 -3700 -1550 300 R 50 50 1 1 I
X PH0/OSC_IN 12 -3700 2150 300 R 50 50 1 1 I
X VDDA 22 -1100 3000 300 D 50 50 1 1 I
X PA7/SPI1_MOSI/TIM8_CH1N/TIM14_CH1/TIM3_CH2/TIM1_CH1N/RMII_CRS_DV 32 -3700 50 300 R 50 50 1 1 I
X PE11/TIM1_CH2 42 3700 1450 300 L 50 50 1 1 I
X PB13/SPI2_SCK/I2S2_CK/USART3_CTS/TIM1_CH1N 52 -3700 -2350 300 R 50 50 1 1 I
X PD15/TIM4_CH4 62 3700 -750 300 L 50 50 1 1 I
X PA13/JTMS/SWDIO 72 -3700 -550 300 R 50 50 1 1 I
X PD1 82 3700 650 300 L 50 50 1 1 I
X PB6/I2C1_SCL/TIM4_CH1/USART1_TX 92 -3700 -1650 300 R 50 50 1 1 I
X PH1/OSC_OUT 13 -3700 1550 300 R 50 50 1 1 I
X PA0/WKUP/USART2_CTS/UART4_TX/TIM2_CH1_ETR/TIM5_CH1/TIM8_ETR 23 -3700 750 300 R 50 50 1 1 I
X PC4 33 3700 -1450 300 L 50 50 1 1 I
X PE12/TIM1_CH3N 43 3700 1350 300 L 50 50 1 1 I
X PB14/SPI2_MISO/TIM1_CH2N/TIM12_CH1/USART3_RTS/TIM8_CH2N/I2S2ext_SD 53 -3700 -2450 300 R 50 50 1 1 I
X PC6/I2S2_MCK/TIM8_CH1/SDIO_D6/USART6_TX/TIM3_CH1 63 3700 -1650 300 L 50 50 1 1 I
X VCAP_2 73 1400 -3000 300 U 50 50 1 1 I
X PD2/TIM3_ETR/UART5_RX/SDIO_CMD 83 3700 550 300 L 50 50 1 1 I
X PB7/I2C1_SDA/USART1_RX/TIM4_CH2 93 -3700 -1750 300 R 50 50 1 1 I
X NRST 14 -3700 2350 300 R 50 50 1 1 I
X PA1/USART2_RTS/UART4_RX/TIM5_CH2/TIMM2_CH2 24 -3700 650 300 R 50 50 1 1 I
X PC5 34 3700 -1550 300 L 50 50 1 1 I
X PE13/TIM1_CH3 44 3700 1250 300 L 50 50 1 1 I
X PB15/SPI2_MOSI/I2S2_SD/TIM1_CH3N/TIM8_CH3N/TIM12_CH2 54 -3700 -2550 300 R 50 50 1 1 I
X PC7/I2S3_MCK/TIM8_CH2/SDIO_D7/USART6_RX/TIM3_CH2 64 3700 -1750 300 L 50 50 1 1 I
X VSS 74 0 -3000 300 U 50 50 1 1 I
X PD3/USART2_CTS 84 3700 450 300 L 50 50 1 1 I
X BOOT0 94 -3700 2550 300 R 50 50 1 1 I
X PC0 15 3700 -1050 300 L 50 50 1 1 I
X PA2/USART2_TX/TIM5_CH3/TIM9_CH1/TIM2_CH3 25 -3700 550 300 R 50 50 1 1 I
X PB0/TIM3_CH3/TIM8_CH2N/TIM1_CH2N 35 -3700 -1050 300 R 50 50 1 1 I
X PE14/TIM1_CH4 45 3700 1150 300 L 50 50 1 1 I
X PD8/USART3_TX 55 3700 -50 300 L 50 50 1 1 I
X PC8/TIM8_CH3/SDIO_D0/TIM3_CH3/USART6_CK 65 3700 -1850 300 L 50 50 1 1 I
X VDD 75 600 3000 300 D 50 50 1 1 I
X PD4/USART2_RTS 85 3700 350 300 L 50 50 1 1 I
X PB8/TIM4_CH3/SDIO_D4/TIM10_CH1/I2C1_SCL 95 -3700 -1850 300 R 50 50 1 1 I
X PC1 16 3700 -1150 300 L 50 50 1 1 I
X PA3/USART2_RX/TIM5_CH4/TIM9_CH2/TIM2_CH4 26 -3700 450 300 R 50 50 1 1 I
X PB1/TIM3_CH4/TIM8_CH3N/TIM1_CH3N 36 -3700 -1150 300 R 50 50 1 1 I
X PE15/TIM1_BKIN 46 3700 1050 300 L 50 50 1 1 I
X PD9/USART3_RX 56 3700 -150 300 L 50 50 1 1 I
X PC9/I2S_CKIN/MCO2/TIM8_CH4/SDIO_D1/I2C3_SDA/TIM3_CH4 66 3700 -1950 300 L 50 50 1 1 I
X PA14/JTCK/SWCLK 76 -3700 -650 300 R 50 50 1 1 I
X PD5/USART2_TX 86 3700 250 300 L 50 50 1 1 I
X PB9/SPI2_NSS/I2S2_WS/TIM4_CH4/TIM11_CH1/SDIO_D5/I2C1_SDA 96 -3700 -1950 300 R 50 50 1 1 I
X PC2/SPI2_MISO/I2S2ext_SD 17 3700 -1250 300 L 50 50 1 1 I
X VSS 27 -200 -3000 300 U 50 50 1 1 I
X PB2/BOOT1 37 -3700 -1250 300 R 50 50 1 1 I
X PB10/SPI2_SCK/I2S2_CK/I2C2_SCL/USART3_TX/TIM2_CH3 47 -3700 -2050 300 R 50 50 1 1 I
X PD10/USART3_CK 57 3700 -250 300 L 50 50 1 1 I
X PA8/MCO1/USART1_CK/TIM1_CH1/I2C3_SCL 67 -3700 -50 300 R 50 50 1 1 I
X PA15/JTDI/SPI3_NSS/I2S3_WS/TIM2_CH1_ETR/SPI1_NSS 77 -3700 -750 300 R 50 50 1 1 I
X PD6/USART2_RX 87 3700 150 300 L 50 50 1 1 I
X PE0/TIM4_ETR 97 3700 2550 300 L 50 50 1 1 I
X PC3/SPI2_MOSI/I2S2_SD 18 3700 -1350 300 L 50 50 1 1 I
X VDD 28 0 3000 300 D 50 50 1 1 I
X PE7/TIM1_ETR 38 3700 1850 300 L 50 50 1 1 I
X PB11/I2C2_SDA/USART3_RX/TIM2_CH4 48 -3700 -2150 300 R 50 50 1 1 I
X PD11/USART3_CTS 58 3700 -350 300 L 50 50 1 1 I
X PA9/USART1_TX/TIM1_CH2/I2C3_SMBA 68 -3700 -150 300 R 50 50 1 1 I
X PC10/SPI3_SCK/I2S3_CK/UART4_TX/SDIO_D2/USART3_TX 78 3700 -2050 300 L 50 50 1 1 I
X PD7/USART2_CK 88 3700 50 300 L 50 50 1 1 I
X PE1 98 3700 2450 300 L 50 50 1 1 I
X VDD 19 -300 3000 300 D 50 50 1 1 I
X PA4/SPI1_NSS/SPI3_NSS/USART2_CK/I2S3_WS 29 -3700 350 300 R 50 50 1 1 I
X PE8/TIM1_CH1N 39 3700 1750 300 L 50 50 1 1 I
X VCAP_1 49 900 -3000 300 U 50 50 1 1 I
X PD12/TIM4_CH1/USART3_RTS 59 3700 -450 300 L 50 50 1 1 I
X PA10/USART1_RX/TIM1_CH3 69 -3700 -250 300 R 50 50 1 1 I
X PC11/UART4_RX/SPI3_MISO/SDIO_D3/USART3_RX/I2S3ext_SD 79 3700 -2150 300 L 50 50 1 1 I
X PB3/JTDO/TRACESWO/SPI3_SCK/I2S3_CK/TIM2_CH2/SPI1_SCK 89 -3700 -1350 300 R 50 50 1 1 I
X VSS 99 200 -3000 300 U 50 50 1 1 I
X VDD 100 900 3000 300 D 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
