timeout 900 ./Ultimate.py --spec termination.prp --file Incorrect_Initialization_1_T.c --architecture 64bit
 
 
-------------------------------------------------------------------------------------------------------
 
 
testfile: Incorrect_Initialization_1_T.c
Checking for termination
Using default analysis
Version 839c364b
Calling Ultimate with: /usr/bin/java -Dosgi.configuration.area=/home/ubuntu/tool/uautomizer/UAutomizer-linux/data/config -Xmx15G -Xms4m -jar /home/ubuntu/tool/uautomizer/UAutomizer-linux/plugins/org.eclipse.equinox.launcher_1.5.800.v20200727-1323.jar -data @noDefault -ultimatedata /home/ubuntu/tool/uautomizer/UAutomizer-linux/data -tc /home/ubuntu/tool/uautomizer/UAutomizer-linux/config/AutomizerTermination.xml -i /home/ubuntu/tool/FSE_benchmark/loop/Incorrect_Initialization_1_T.c -s /home/ubuntu/tool/uautomizer/UAutomizer-linux/config/svcomp-Termination-64bit-Automizer_Default.epf --cacsl2boogietranslator.entry.function main --witnessprinter.witness.directory /home/ubuntu/tool/uautomizer/UAutomizer-linux --witnessprinter.witness.filename witness.graphml --witnessprinter.write.witness.besides.input.file false --witnessprinter.graph.data.specification CHECK( init(main()), LTL(F end) )

 --witnessprinter.graph.data.producer Automizer --witnessprinter.graph.data.architecture 64bit --witnessprinter.graph.data.programhash 5f0bfdf771f2e22861232b8a5dde8b0103b94b0e232ab9af0d694090683dc816
--- Real Ultimate output ---
This is Ultimate 0.2.2-hotfix-svcomp22-839c364
[2022-05-11 16:39:04,406 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2022-05-11 16:39:04,407 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2022-05-11 16:39:04,426 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2022-05-11 16:39:04,427 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2022-05-11 16:39:04,428 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2022-05-11 16:39:04,429 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2022-05-11 16:39:04,430 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2022-05-11 16:39:04,431 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2022-05-11 16:39:04,431 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2022-05-11 16:39:04,432 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2022-05-11 16:39:04,433 INFO  L184        SettingsManager]: BÃ¼chi Program Product provides no preferences, ignoring...
[2022-05-11 16:39:04,433 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2022-05-11 16:39:04,434 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2022-05-11 16:39:04,434 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2022-05-11 16:39:04,435 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2022-05-11 16:39:04,436 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2022-05-11 16:39:04,436 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2022-05-11 16:39:04,437 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2022-05-11 16:39:04,438 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2022-05-11 16:39:04,439 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2022-05-11 16:39:04,440 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2022-05-11 16:39:04,441 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2022-05-11 16:39:04,441 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2022-05-11 16:39:04,443 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2022-05-11 16:39:04,443 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2022-05-11 16:39:04,443 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2022-05-11 16:39:04,444 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2022-05-11 16:39:04,444 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2022-05-11 16:39:04,445 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2022-05-11 16:39:04,445 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2022-05-11 16:39:04,446 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2022-05-11 16:39:04,446 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2022-05-11 16:39:04,447 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2022-05-11 16:39:04,447 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2022-05-11 16:39:04,447 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2022-05-11 16:39:04,448 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2022-05-11 16:39:04,448 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2022-05-11 16:39:04,448 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2022-05-11 16:39:04,449 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2022-05-11 16:39:04,449 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2022-05-11 16:39:04,450 INFO  L101        SettingsManager]: Beginning loading settings from /home/ubuntu/tool/uautomizer/UAutomizer-linux/config/svcomp-Termination-64bit-Automizer_Default.epf
[2022-05-11 16:39:04,466 INFO  L113        SettingsManager]: Loading preferences was successful
[2022-05-11 16:39:04,466 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2022-05-11 16:39:04,466 INFO  L136        SettingsManager]: Preferences of UltimateCore differ from their defaults:
[2022-05-11 16:39:04,466 INFO  L138        SettingsManager]:  * Log level for class=de.uni_freiburg.informatik.ultimate.lib.smtlibutils.quantifier.QuantifierPusher=ERROR;
[2022-05-11 16:39:04,467 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2022-05-11 16:39:04,467 INFO  L138        SettingsManager]:  * Create parallel compositions if possible=false
[2022-05-11 16:39:04,468 INFO  L138        SettingsManager]:  * Use SBE=true
[2022-05-11 16:39:04,468 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2022-05-11 16:39:04,468 INFO  L138        SettingsManager]:  * NCSB implementation=INTSET_LAZY3
[2022-05-11 16:39:04,468 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2022-05-11 16:39:04,468 INFO  L138        SettingsManager]:  * Use external solver (rank synthesis)=false
[2022-05-11 16:39:04,468 INFO  L138        SettingsManager]:  * Use only trivial implications for array writes=true
[2022-05-11 16:39:04,468 INFO  L138        SettingsManager]:  * Rank analysis=LINEAR_WITH_GUESSES
[2022-05-11 16:39:04,469 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2022-05-11 16:39:04,469 INFO  L138        SettingsManager]:  * Check unreachability of error function in SV-COMP mode=false
[2022-05-11 16:39:04,469 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2022-05-11 16:39:04,469 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2022-05-11 16:39:04,469 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=ASSUME
[2022-05-11 16:39:04,469 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=ASSUME
[2022-05-11 16:39:04,470 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=ASSUME
[2022-05-11 16:39:04,470 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2022-05-11 16:39:04,470 INFO  L138        SettingsManager]:  * Assume nondeterminstic values are in range=false
[2022-05-11 16:39:04,470 INFO  L138        SettingsManager]:  * Use constant arrays=true
[2022-05-11 16:39:04,470 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=ASSUME
[2022-05-11 16:39:04,471 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2022-05-11 16:39:04,471 INFO  L138        SettingsManager]:  * Size of a code block=SequenceOfStatements
[2022-05-11 16:39:04,471 INFO  L136        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2022-05-11 16:39:04,471 INFO  L138        SettingsManager]:  * Trace refinement strategy=CAMEL
[2022-05-11 16:39:04,471 INFO  L138        SettingsManager]:  * Trace refinement exception blacklist=NONE
[2022-05-11 16:39:04,472 INFO  L136        SettingsManager]: Preferences of IcfgTransformer differ from their defaults:
[2022-05-11 16:39:04,472 INFO  L138        SettingsManager]:  * TransformationType=MODULO_NEIGHBOR
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/home/ubuntu/tool/uautomizer/UAutomizer-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int)
WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator: Entry function -> main
Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Witness directory -> /home/ubuntu/tool/uautomizer/UAutomizer-linux
Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Witness filename -> witness.graphml
Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Write witness besides input file -> false
Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Graph data specification -> CHECK( init(main()), LTL(F end) )


Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Graph data producer -> Automizer
Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Graph data architecture -> 64bit
Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Graph data programhash -> 5f0bfdf771f2e22861232b8a5dde8b0103b94b0e232ab9af0d694090683dc816
[2022-05-11 16:39:04,659 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2022-05-11 16:39:04,674 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2022-05-11 16:39:04,676 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2022-05-11 16:39:04,676 INFO  L271        PluginConnector]: Initializing CDTParser...
[2022-05-11 16:39:04,677 INFO  L275        PluginConnector]: CDTParser initialized
[2022-05-11 16:39:04,678 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/ubuntu/tool/FSE_benchmark/loop/Incorrect_Initialization_1_T.c
[2022-05-11 16:39:04,716 INFO  L220              CDTParser]: Created temporary CDT project at /home/ubuntu/tool/uautomizer/UAutomizer-linux/data/2b28ea2a7/916f6e696b4e49db9462499557c4fd7a/FLAG2f6132d2b
[2022-05-11 16:39:05,031 INFO  L306              CDTParser]: Found 1 translation units.
[2022-05-11 16:39:05,031 INFO  L160              CDTParser]: Scanning /home/ubuntu/tool/FSE_benchmark/loop/Incorrect_Initialization_1_T.c
[2022-05-11 16:39:05,035 INFO  L349              CDTParser]: About to delete temporary CDT project at /home/ubuntu/tool/uautomizer/UAutomizer-linux/data/2b28ea2a7/916f6e696b4e49db9462499557c4fd7a/FLAG2f6132d2b
[2022-05-11 16:39:05,044 INFO  L357              CDTParser]: Successfully deleted /home/ubuntu/tool/uautomizer/UAutomizer-linux/data/2b28ea2a7/916f6e696b4e49db9462499557c4fd7a
[2022-05-11 16:39:05,046 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2022-05-11 16:39:05,047 INFO  L131        ToolchainWalker]: Walking toolchain with 6 elements.
[2022-05-11 16:39:05,048 INFO  L113        PluginConnector]: ------------------------CACSL2BoogieTranslator----------------------------
[2022-05-11 16:39:05,048 INFO  L271        PluginConnector]: Initializing CACSL2BoogieTranslator...
[2022-05-11 16:39:05,050 INFO  L275        PluginConnector]: CACSL2BoogieTranslator initialized
[2022-05-11 16:39:05,051 INFO  L185        PluginConnector]: Executing the observer ACSLObjectContainerObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 11.05 04:39:05" (1/1) ...
[2022-05-11 16:39:05,052 INFO  L205        PluginConnector]: Invalid model from CACSL2BoogieTranslator for observer de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator.ACSLObjectContainerObserver@625752d4 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:39:05, skipping insertion in model container
[2022-05-11 16:39:05,052 INFO  L185        PluginConnector]: Executing the observer CACSL2BoogieTranslatorObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 11.05 04:39:05" (1/1) ...
[2022-05-11 16:39:05,055 INFO  L145         MainTranslator]: Starting translation in SV-COMP mode 
[2022-05-11 16:39:05,062 INFO  L178         MainTranslator]: Built tables and reachable declarations
[2022-05-11 16:39:05,154 INFO  L209          PostProcessor]: Analyzing one entry point: main
[2022-05-11 16:39:05,159 INFO  L203         MainTranslator]: Completed pre-run
[2022-05-11 16:39:05,171 INFO  L209          PostProcessor]: Analyzing one entry point: main
[2022-05-11 16:39:05,192 INFO  L208         MainTranslator]: Completed translation
[2022-05-11 16:39:05,192 INFO  L202        PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:39:05 WrapperNode
[2022-05-11 16:39:05,192 INFO  L132        PluginConnector]: ------------------------ END CACSL2BoogieTranslator----------------------------
[2022-05-11 16:39:05,193 INFO  L113        PluginConnector]: ------------------------Boogie Procedure Inliner----------------------------
[2022-05-11 16:39:05,193 INFO  L271        PluginConnector]: Initializing Boogie Procedure Inliner...
[2022-05-11 16:39:05,193 INFO  L275        PluginConnector]: Boogie Procedure Inliner initialized
[2022-05-11 16:39:05,198 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Procedure Inliner for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:39:05" (1/1) ...
[2022-05-11 16:39:05,203 INFO  L185        PluginConnector]: Executing the observer Inliner from plugin Boogie Procedure Inliner for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:39:05" (1/1) ...
[2022-05-11 16:39:05,216 INFO  L137                Inliner]: procedures = 10, calls = 17, calls flagged for inlining = 3, calls inlined = 3, statements flattened = 82
[2022-05-11 16:39:05,216 INFO  L132        PluginConnector]: ------------------------ END Boogie Procedure Inliner----------------------------
[2022-05-11 16:39:05,217 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2022-05-11 16:39:05,217 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2022-05-11 16:39:05,217 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2022-05-11 16:39:05,222 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:39:05" (1/1) ...
[2022-05-11 16:39:05,222 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:39:05" (1/1) ...
[2022-05-11 16:39:05,224 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:39:05" (1/1) ...
[2022-05-11 16:39:05,224 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:39:05" (1/1) ...
[2022-05-11 16:39:05,227 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:39:05" (1/1) ...
[2022-05-11 16:39:05,230 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:39:05" (1/1) ...
[2022-05-11 16:39:05,231 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:39:05" (1/1) ...
[2022-05-11 16:39:05,232 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2022-05-11 16:39:05,233 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2022-05-11 16:39:05,233 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2022-05-11 16:39:05,233 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2022-05-11 16:39:05,233 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:39:05" (1/1) ...
[2022-05-11 16:39:05,238 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:05,248 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:05,256 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:05,262 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (1)] Waiting until timeout for monitored process
[2022-05-11 16:39:05,285 INFO  L130     BoogieDeclarations]: Found specification of procedure write~int
[2022-05-11 16:39:05,285 INFO  L130     BoogieDeclarations]: Found specification of procedure #Ultimate.allocInit
[2022-05-11 16:39:05,285 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2022-05-11 16:39:05,285 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2022-05-11 16:39:05,285 INFO  L130     BoogieDeclarations]: Found specification of procedure read~int
[2022-05-11 16:39:05,285 INFO  L130     BoogieDeclarations]: Found specification of procedure write~init~int
[2022-05-11 16:39:05,285 INFO  L130     BoogieDeclarations]: Found specification of procedure #Ultimate.allocOnStack
[2022-05-11 16:39:05,285 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.dealloc
[2022-05-11 16:39:05,335 INFO  L236             CfgBuilder]: Building ICFG
[2022-05-11 16:39:05,336 INFO  L262             CfgBuilder]: Building CFG for each procedure with an implementation
[2022-05-11 16:39:05,427 INFO  L277             CfgBuilder]: Performing block encoding
[2022-05-11 16:39:05,431 INFO  L296             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2022-05-11 16:39:05,432 INFO  L301             CfgBuilder]: Removed 4 assume(true) statements.
[2022-05-11 16:39:05,433 INFO  L202        PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 11.05 04:39:05 BoogieIcfgContainer
[2022-05-11 16:39:05,433 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2022-05-11 16:39:05,433 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2022-05-11 16:39:05,433 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2022-05-11 16:39:05,435 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2022-05-11 16:39:05,435 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2022-05-11 16:39:05,435 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "CDTParser AST 11.05 04:39:05" (1/3) ...
[2022-05-11 16:39:05,436 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@1293299e and model type de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 11.05 04:39:05, skipping insertion in model container
[2022-05-11 16:39:05,436 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2022-05-11 16:39:05,436 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 04:39:05" (2/3) ...
[2022-05-11 16:39:05,436 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@1293299e and model type de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 11.05 04:39:05, skipping insertion in model container
[2022-05-11 16:39:05,437 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2022-05-11 16:39:05,437 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 11.05 04:39:05" (3/3) ...
[2022-05-11 16:39:05,438 INFO  L388   chiAutomizerObserver]: Analyzing ICFG Incorrect_Initialization_1_T.c
[2022-05-11 16:39:05,466 INFO  L359         BuchiCegarLoop]: Interprodecural is true
[2022-05-11 16:39:05,466 INFO  L360         BuchiCegarLoop]: Hoare is false
[2022-05-11 16:39:05,466 INFO  L361         BuchiCegarLoop]: Compute interpolants for ForwardPredicates
[2022-05-11 16:39:05,466 INFO  L362         BuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2022-05-11 16:39:05,466 INFO  L363         BuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2022-05-11 16:39:05,466 INFO  L364         BuchiCegarLoop]: Difference is false
[2022-05-11 16:39:05,466 INFO  L365         BuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2022-05-11 16:39:05,466 INFO  L368         BuchiCegarLoop]: ======== Iteration 0==of CEGAR loop == BuchiCegarLoop========
[2022-05-11 16:39:05,478 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 20 states, 19 states have (on average 1.5263157894736843) internal successors, (29), 19 states have internal predecessors, (29), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:39:05,493 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 13
[2022-05-11 16:39:05,494 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:39:05,494 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:39:05,497 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [1, 1]
[2022-05-11 16:39:05,498 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1]
[2022-05-11 16:39:05,498 INFO  L425         BuchiCegarLoop]: ======== Iteration 1============
[2022-05-11 16:39:05,498 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 20 states, 19 states have (on average 1.5263157894736843) internal successors, (29), 19 states have internal predecessors, (29), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:39:05,499 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 13
[2022-05-11 16:39:05,499 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:39:05,499 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:39:05,500 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [1, 1]
[2022-05-11 16:39:05,500 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1]
[2022-05-11 16:39:05,504 INFO  L791   eck$LassoCheckResult]: Stem: 4#ULTIMATE.startENTRYtrue assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier;call #Ultimate.allocInit(2, 1);call write~init~int(10, 1, 0, 1);call write~init~int(0, 1, 1, 1); 8#L-1true assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~nondet7#1, main_#t~post6#1, main_~i~0#1, main_#t~ret8#1, main_#t~mem9#1, main_#t~post10#1.base, main_#t~post10#1.offset, main_~len~0#1, main_#t~mem11#1, main_~#buf~0#1.base, main_~#buf~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#buf~0#1.base, main_~#buf~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 10#L31-3true 
[2022-05-11 16:39:05,504 INFO  L793   eck$LassoCheckResult]: Loop: 10#L31-3true assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 19#L31-2true main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 10#L31-3true 
[2022-05-11 16:39:05,508 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:39:05,509 INFO  L85        PathProgramCache]: Analyzing trace with hash 963, now seen corresponding path program 1 times
[2022-05-11 16:39:05,514 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:39:05,514 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1094698571]
[2022-05-11 16:39:05,515 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:39:05,516 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:39:05,574 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:39:05,574 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:39:05,580 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:39:05,590 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:39:05,592 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:39:05,592 INFO  L85        PathProgramCache]: Analyzing trace with hash 1283, now seen corresponding path program 1 times
[2022-05-11 16:39:05,592 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:39:05,592 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1457679119]
[2022-05-11 16:39:05,592 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:39:05,592 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:39:05,598 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:39:05,599 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:39:05,604 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:39:05,606 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:39:05,607 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:39:05,608 INFO  L85        PathProgramCache]: Analyzing trace with hash 925765, now seen corresponding path program 1 times
[2022-05-11 16:39:05,608 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:39:05,608 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [30625753]
[2022-05-11 16:39:05,608 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:39:05,608 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:39:05,622 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:39:05,623 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:39:05,632 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:39:05,635 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:39:05,860 INFO  L210          LassoAnalysis]: Preferences:
[2022-05-11 16:39:05,861 INFO  L126   ssoRankerPreferences]: Compute integeral hull: false
[2022-05-11 16:39:05,861 INFO  L127   ssoRankerPreferences]: Enable LassoPartitioneer: true
[2022-05-11 16:39:05,861 INFO  L128   ssoRankerPreferences]: Term annotations enabled: false
[2022-05-11 16:39:05,861 INFO  L129   ssoRankerPreferences]: Use exernal solver: false
[2022-05-11 16:39:05,861 INFO  L130   ssoRankerPreferences]: SMT solver command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:05,861 INFO  L131   ssoRankerPreferences]: Dump SMT script to file: false
[2022-05-11 16:39:05,861 INFO  L132   ssoRankerPreferences]: Path of dumped script: 
[2022-05-11 16:39:05,861 INFO  L133   ssoRankerPreferences]: Filename of dumped script: Incorrect_Initialization_1_T.c_Iteration1_Lasso
[2022-05-11 16:39:05,861 INFO  L134   ssoRankerPreferences]: MapElimAlgo: Frank
[2022-05-11 16:39:05,861 INFO  L276          LassoAnalysis]: Starting lasso preprocessing...
[2022-05-11 16:39:05,875 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:39:05,879 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:39:05,883 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:39:05,886 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:39:05,888 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:39:05,891 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:39:05,893 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:39:05,896 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:39:05,899 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:39:05,901 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:39:05,904 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:39:05,906 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:39:05,909 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 16:39:06,210 INFO  L294          LassoAnalysis]: Preprocessing complete.
[2022-05-11 16:39:06,213 INFO  L490          LassoAnalysis]: Using template 'affine'.
[2022-05-11 16:39:06,214 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,216 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,217 INFO  L229       MonitoredProcess]: Starting monitored process 2 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,229 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (2)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,230 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:39:06,234 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:39:06,235 INFO  L351   nArgumentSynthesizer]: There is no stem transition; disabling supporting invariant generation.
[2022-05-11 16:39:06,235 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:39:06,235 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:39:06,235 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:39:06,236 INFO  L401   nArgumentSynthesizer]: We have 2 Motzkin's Theorem applications.
[2022-05-11 16:39:06,236 INFO  L402   nArgumentSynthesizer]: A total of 0 supporting invariants were added.
[2022-05-11 16:39:06,238 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:39:06,241 INFO  L540       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (2)] Forceful destruction successful, exit code 0
[2022-05-11 16:39:06,241 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,244 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,244 INFO  L229       MonitoredProcess]: Starting monitored process 3 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,252 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (3)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,253 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:39:06,257 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:39:06,257 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:39:06,258 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:39:06,258 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:39:06,263 INFO  L401   nArgumentSynthesizer]: We have 6 Motzkin's Theorem applications.
[2022-05-11 16:39:06,263 INFO  L402   nArgumentSynthesizer]: A total of 2 supporting invariants were added.
[2022-05-11 16:39:06,266 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:39:06,268 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (3)] Ended with exit code 0
[2022-05-11 16:39:06,269 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,271 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,272 INFO  L229       MonitoredProcess]: Starting monitored process 4 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,272 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (4)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,273 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:39:06,277 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:39:06,277 INFO  L351   nArgumentSynthesizer]: There is no stem transition; disabling supporting invariant generation.
[2022-05-11 16:39:06,278 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:39:06,278 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:39:06,278 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:39:06,278 INFO  L401   nArgumentSynthesizer]: We have 2 Motzkin's Theorem applications.
[2022-05-11 16:39:06,278 INFO  L402   nArgumentSynthesizer]: A total of 0 supporting invariants were added.
[2022-05-11 16:39:06,279 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:39:06,281 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (4)] Ended with exit code 0
[2022-05-11 16:39:06,282 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,284 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,284 INFO  L229       MonitoredProcess]: Starting monitored process 5 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,285 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (5)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,286 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:39:06,290 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:39:06,290 INFO  L351   nArgumentSynthesizer]: There is no stem transition; disabling supporting invariant generation.
[2022-05-11 16:39:06,290 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:39:06,290 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:39:06,291 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:39:06,291 INFO  L401   nArgumentSynthesizer]: We have 2 Motzkin's Theorem applications.
[2022-05-11 16:39:06,291 INFO  L402   nArgumentSynthesizer]: A total of 0 supporting invariants were added.
[2022-05-11 16:39:06,292 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:39:06,294 INFO  L540       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (5)] Forceful destruction successful, exit code 0
[2022-05-11 16:39:06,295 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,299 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,300 INFO  L229       MonitoredProcess]: Starting monitored process 6 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,300 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (6)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,301 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:39:06,305 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:39:06,305 INFO  L351   nArgumentSynthesizer]: There is no stem transition; disabling supporting invariant generation.
[2022-05-11 16:39:06,306 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:39:06,306 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:39:06,306 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:39:06,306 INFO  L401   nArgumentSynthesizer]: We have 2 Motzkin's Theorem applications.
[2022-05-11 16:39:06,306 INFO  L402   nArgumentSynthesizer]: A total of 0 supporting invariants were added.
[2022-05-11 16:39:06,307 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:39:06,309 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (6)] Ended with exit code 0
[2022-05-11 16:39:06,309 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,311 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,312 INFO  L229       MonitoredProcess]: Starting monitored process 7 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,313 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (7)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,313 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:39:06,317 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:39:06,318 INFO  L351   nArgumentSynthesizer]: There is no stem transition; disabling supporting invariant generation.
[2022-05-11 16:39:06,318 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:39:06,318 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:39:06,318 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:39:06,318 INFO  L401   nArgumentSynthesizer]: We have 2 Motzkin's Theorem applications.
[2022-05-11 16:39:06,318 INFO  L402   nArgumentSynthesizer]: A total of 0 supporting invariants were added.
[2022-05-11 16:39:06,319 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:39:06,321 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (7)] Ended with exit code 0
[2022-05-11 16:39:06,322 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,324 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,324 INFO  L229       MonitoredProcess]: Starting monitored process 8 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,325 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (8)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,326 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:39:06,330 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:39:06,330 INFO  L351   nArgumentSynthesizer]: There is no stem transition; disabling supporting invariant generation.
[2022-05-11 16:39:06,330 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:39:06,330 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:39:06,330 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:39:06,331 INFO  L401   nArgumentSynthesizer]: We have 2 Motzkin's Theorem applications.
[2022-05-11 16:39:06,331 INFO  L402   nArgumentSynthesizer]: A total of 0 supporting invariants were added.
[2022-05-11 16:39:06,332 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:39:06,333 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (8)] Ended with exit code 0
[2022-05-11 16:39:06,334 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,336 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,337 INFO  L229       MonitoredProcess]: Starting monitored process 9 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,337 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (9)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,338 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:39:06,342 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:39:06,342 INFO  L351   nArgumentSynthesizer]: There is no stem transition; disabling supporting invariant generation.
[2022-05-11 16:39:06,342 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:39:06,342 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:39:06,342 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:39:06,343 INFO  L401   nArgumentSynthesizer]: We have 2 Motzkin's Theorem applications.
[2022-05-11 16:39:06,343 INFO  L402   nArgumentSynthesizer]: A total of 0 supporting invariants were added.
[2022-05-11 16:39:06,344 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:39:06,346 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (9)] Ended with exit code 0
[2022-05-11 16:39:06,346 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,348 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,349 INFO  L229       MonitoredProcess]: Starting monitored process 10 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,349 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (10)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,350 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:39:06,355 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:39:06,355 INFO  L351   nArgumentSynthesizer]: There is no stem transition; disabling supporting invariant generation.
[2022-05-11 16:39:06,355 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:39:06,355 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:39:06,355 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:39:06,355 INFO  L401   nArgumentSynthesizer]: We have 2 Motzkin's Theorem applications.
[2022-05-11 16:39:06,355 INFO  L402   nArgumentSynthesizer]: A total of 0 supporting invariants were added.
[2022-05-11 16:39:06,356 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:39:06,358 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (10)] Ended with exit code 0
[2022-05-11 16:39:06,359 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,361 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,361 INFO  L229       MonitoredProcess]: Starting monitored process 11 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,362 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (11)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,363 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:39:06,367 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:39:06,367 INFO  L351   nArgumentSynthesizer]: There is no stem transition; disabling supporting invariant generation.
[2022-05-11 16:39:06,367 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:39:06,367 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:39:06,368 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:39:06,368 INFO  L401   nArgumentSynthesizer]: We have 2 Motzkin's Theorem applications.
[2022-05-11 16:39:06,368 INFO  L402   nArgumentSynthesizer]: A total of 0 supporting invariants were added.
[2022-05-11 16:39:06,369 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:39:06,371 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (11)] Ended with exit code 0
[2022-05-11 16:39:06,371 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,373 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,374 INFO  L229       MonitoredProcess]: Starting monitored process 12 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,375 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (12)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,375 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:39:06,380 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:39:06,380 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:39:06,380 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:39:06,380 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:39:06,382 INFO  L401   nArgumentSynthesizer]: We have 6 Motzkin's Theorem applications.
[2022-05-11 16:39:06,383 INFO  L402   nArgumentSynthesizer]: A total of 2 supporting invariants were added.
[2022-05-11 16:39:06,385 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:39:06,387 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (12)] Ended with exit code 0
[2022-05-11 16:39:06,387 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,390 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,390 INFO  L229       MonitoredProcess]: Starting monitored process 13 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,391 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (13)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,392 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:39:06,396 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:39:06,396 INFO  L351   nArgumentSynthesizer]: There is no stem transition; disabling supporting invariant generation.
[2022-05-11 16:39:06,396 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:39:06,396 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:39:06,396 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:39:06,397 INFO  L401   nArgumentSynthesizer]: We have 2 Motzkin's Theorem applications.
[2022-05-11 16:39:06,397 INFO  L402   nArgumentSynthesizer]: A total of 0 supporting invariants were added.
[2022-05-11 16:39:06,398 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:39:06,400 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (13)] Ended with exit code 0
[2022-05-11 16:39:06,400 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,402 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,403 INFO  L229       MonitoredProcess]: Starting monitored process 14 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,403 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (14)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,404 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:39:06,408 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:39:06,408 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:39:06,408 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:39:06,408 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:39:06,411 INFO  L401   nArgumentSynthesizer]: We have 6 Motzkin's Theorem applications.
[2022-05-11 16:39:06,411 INFO  L402   nArgumentSynthesizer]: A total of 2 supporting invariants were added.
[2022-05-11 16:39:06,415 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:39:06,417 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (14)] Ended with exit code 0
[2022-05-11 16:39:06,417 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,419 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,420 INFO  L229       MonitoredProcess]: Starting monitored process 15 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,420 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (15)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,421 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:39:06,425 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:39:06,426 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:39:06,426 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:39:06,426 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:39:06,428 INFO  L401   nArgumentSynthesizer]: We have 6 Motzkin's Theorem applications.
[2022-05-11 16:39:06,428 INFO  L402   nArgumentSynthesizer]: A total of 2 supporting invariants were added.
[2022-05-11 16:39:06,431 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:39:06,433 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (15)] Ended with exit code 0
[2022-05-11 16:39:06,433 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,435 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,436 INFO  L229       MonitoredProcess]: Starting monitored process 16 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,436 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (16)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,437 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:39:06,441 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:39:06,441 INFO  L351   nArgumentSynthesizer]: There is no stem transition; disabling supporting invariant generation.
[2022-05-11 16:39:06,441 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:39:06,441 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:39:06,441 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:39:06,442 INFO  L401   nArgumentSynthesizer]: We have 2 Motzkin's Theorem applications.
[2022-05-11 16:39:06,442 INFO  L402   nArgumentSynthesizer]: A total of 0 supporting invariants were added.
[2022-05-11 16:39:06,442 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:39:06,445 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (16)] Ended with exit code 0
[2022-05-11 16:39:06,445 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,447 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,447 INFO  L229       MonitoredProcess]: Starting monitored process 17 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,448 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (17)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,449 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:39:06,453 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:39:06,453 INFO  L351   nArgumentSynthesizer]: There is no stem transition; disabling supporting invariant generation.
[2022-05-11 16:39:06,453 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:39:06,453 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:39:06,453 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:39:06,454 INFO  L401   nArgumentSynthesizer]: We have 2 Motzkin's Theorem applications.
[2022-05-11 16:39:06,454 INFO  L402   nArgumentSynthesizer]: A total of 0 supporting invariants were added.
[2022-05-11 16:39:06,455 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:39:06,457 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (17)] Ended with exit code 0
[2022-05-11 16:39:06,457 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,459 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,460 INFO  L229       MonitoredProcess]: Starting monitored process 18 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,460 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (18)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,461 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:39:06,465 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:39:06,465 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:39:06,465 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:39:06,465 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:39:06,467 INFO  L401   nArgumentSynthesizer]: We have 6 Motzkin's Theorem applications.
[2022-05-11 16:39:06,468 INFO  L402   nArgumentSynthesizer]: A total of 2 supporting invariants were added.
[2022-05-11 16:39:06,470 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:39:06,472 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (18)] Ended with exit code 0
[2022-05-11 16:39:06,472 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,474 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,475 INFO  L229       MonitoredProcess]: Starting monitored process 19 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,476 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (19)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,477 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:39:06,481 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:39:06,481 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:39:06,481 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:39:06,481 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:39:06,483 INFO  L401   nArgumentSynthesizer]: We have 6 Motzkin's Theorem applications.
[2022-05-11 16:39:06,483 INFO  L402   nArgumentSynthesizer]: A total of 2 supporting invariants were added.
[2022-05-11 16:39:06,487 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:39:06,489 INFO  L540       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (19)] Forceful destruction successful, exit code 0
[2022-05-11 16:39:06,489 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,491 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,492 INFO  L229       MonitoredProcess]: Starting monitored process 20 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,493 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (20)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,493 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:39:06,498 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:39:06,498 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:39:06,498 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:39:06,498 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:39:06,500 INFO  L401   nArgumentSynthesizer]: We have 6 Motzkin's Theorem applications.
[2022-05-11 16:39:06,500 INFO  L402   nArgumentSynthesizer]: A total of 2 supporting invariants were added.
[2022-05-11 16:39:06,505 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 16:39:06,506 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (20)] Ended with exit code 0
[2022-05-11 16:39:06,507 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,509 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,509 INFO  L229       MonitoredProcess]: Starting monitored process 21 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,510 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (21)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,511 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 16:39:06,515 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 16:39:06,515 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 16:39:06,515 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 16:39:06,515 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 16:39:06,519 INFO  L401   nArgumentSynthesizer]: We have 6 Motzkin's Theorem applications.
[2022-05-11 16:39:06,519 INFO  L402   nArgumentSynthesizer]: A total of 2 supporting invariants were added.
[2022-05-11 16:39:06,525 INFO  L420   nArgumentSynthesizer]: Found a termination argument, trying to simplify.
[2022-05-11 16:39:06,541 INFO  L443   ModelExtractionUtils]: Simplification made 10 calls to the SMT solver.
[2022-05-11 16:39:06,542 INFO  L444   ModelExtractionUtils]: 0 out of 13 variables were initially zero. Simplification set additionally 10 variables to zero.
[2022-05-11 16:39:06,543 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 16:39:06,545 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,545 INFO  L229       MonitoredProcess]: Starting monitored process 22 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,548 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (22)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,549 INFO  L435   nArgumentSynthesizer]: Simplifying supporting invariants...
[2022-05-11 16:39:06,554 INFO  L438   nArgumentSynthesizer]: Removed 2 redundant supporting invariants from a total of 2.
[2022-05-11 16:39:06,555 INFO  L513          LassoAnalysis]: Proved termination.
[2022-05-11 16:39:06,555 INFO  L515          LassoAnalysis]: Termination argument consisting of:
Ranking function f(ULTIMATE.start_main_~i~0#1, v_rep(select #length ULTIMATE.start_main_~#buf~0#1.base)_1) = -2*ULTIMATE.start_main_~i~0#1 + 197*v_rep(select #length ULTIMATE.start_main_~#buf~0#1.base)_1
Supporting invariants []
[2022-05-11 16:39:06,558 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (21)] Ended with exit code 0
[2022-05-11 16:39:06,564 INFO  L297   tatePredicateManager]: 3 out of 3 supporting invariants were superfluous and have been removed
[2022-05-11 16:39:06,578 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:39:06,592 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:39:06,593 INFO  L263         TraceCheckSpWp]: Trace formula consists of 31 conjuncts, 2 conjunts are in the unsatisfiable core
[2022-05-11 16:39:06,593 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 16:39:06,604 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:39:06,605 INFO  L263         TraceCheckSpWp]: Trace formula consists of 13 conjuncts, 6 conjunts are in the unsatisfiable core
[2022-05-11 16:39:06,605 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 16:39:06,642 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:06,662 INFO  L152   lantAutomatonBouncer]: Defining deterministic Buchi interpolant automaton with honda bouncer for stem and without honda bouncer for loop.1 stem predicates 2 loop predicates 
[2022-05-11 16:39:06,663 INFO  L71    iDifferenceNCSBLazy3]: Start buchiDifferenceNCSBLazy3. First operand  has 20 states, 19 states have (on average 1.5263157894736843) internal successors, (29), 19 states have internal predecessors, (29), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0) Second operand  has 3 states, 3 states have (on average 1.3333333333333333) internal successors, (4), 3 states have internal predecessors, (4), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:39:06,712 INFO  L75    iDifferenceNCSBLazy3]: Finished buchiDifferenceNCSBLazy3. First operand  has 20 states, 19 states have (on average 1.5263157894736843) internal successors, (29), 19 states have internal predecessors, (29), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0). Second operand  has 3 states, 3 states have (on average 1.3333333333333333) internal successors, (4), 3 states have internal predecessors, (4), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0) Result 51 states and 76 transitions. Complement of second has 8 states.
[2022-05-11 16:39:06,713 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: Buchi interpolant automaton has 5 states 1 stem states 2 non-accepting loop states 1 accepting loop states 
[2022-05-11 16:39:06,716 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 3 states, 3 states have (on average 1.3333333333333333) internal successors, (4), 3 states have internal predecessors, (4), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:39:06,717 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 5 states to 5 states and 49 transitions.
[2022-05-11 16:39:06,718 INFO  L84            BuchiAccepts]: Start buchiAccepts Operand 5 states and 49 transitions. Stem has 2 letters. Loop has 2 letters.
[2022-05-11 16:39:06,718 INFO  L116           BuchiAccepts]: Finished buchiAccepts.
[2022-05-11 16:39:06,718 INFO  L84            BuchiAccepts]: Start buchiAccepts Operand 5 states and 49 transitions. Stem has 4 letters. Loop has 2 letters.
[2022-05-11 16:39:06,718 INFO  L116           BuchiAccepts]: Finished buchiAccepts.
[2022-05-11 16:39:06,718 INFO  L84            BuchiAccepts]: Start buchiAccepts Operand 5 states and 49 transitions. Stem has 2 letters. Loop has 4 letters.
[2022-05-11 16:39:06,718 INFO  L116           BuchiAccepts]: Finished buchiAccepts.
[2022-05-11 16:39:06,719 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 51 states and 76 transitions.
[2022-05-11 16:39:06,721 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 11
[2022-05-11 16:39:06,723 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 51 states to 17 states and 23 transitions.
[2022-05-11 16:39:06,724 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 14
[2022-05-11 16:39:06,724 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 15
[2022-05-11 16:39:06,724 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 17 states and 23 transitions.
[2022-05-11 16:39:06,724 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 16:39:06,724 INFO  L681         BuchiCegarLoop]: Abstraction has 17 states and 23 transitions.
[2022-05-11 16:39:06,733 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 17 states and 23 transitions.
[2022-05-11 16:39:06,737 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 17 to 17.
[2022-05-11 16:39:06,738 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 17 states, 17 states have (on average 1.3529411764705883) internal successors, (23), 16 states have internal predecessors, (23), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:39:06,738 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 17 states to 17 states and 23 transitions.
[2022-05-11 16:39:06,739 INFO  L704         BuchiCegarLoop]: Abstraction has 17 states and 23 transitions.
[2022-05-11 16:39:06,739 INFO  L587         BuchiCegarLoop]: Abstraction has 17 states and 23 transitions.
[2022-05-11 16:39:06,739 INFO  L425         BuchiCegarLoop]: ======== Iteration 2============
[2022-05-11 16:39:06,739 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 17 states and 23 transitions.
[2022-05-11 16:39:06,739 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 11
[2022-05-11 16:39:06,739 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:39:06,739 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:39:06,739 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1]
[2022-05-11 16:39:06,739 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1]
[2022-05-11 16:39:06,740 INFO  L791   eck$LassoCheckResult]: Stem: 126#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier;call #Ultimate.allocInit(2, 1);call write~init~int(10, 1, 0, 1);call write~init~int(0, 1, 1, 1); 127#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~nondet7#1, main_#t~post6#1, main_~i~0#1, main_#t~ret8#1, main_#t~mem9#1, main_#t~post10#1.base, main_#t~post10#1.offset, main_~len~0#1, main_#t~mem11#1, main_~#buf~0#1.base, main_~#buf~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#buf~0#1.base, main_~#buf~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 132#L31-3 assume !(main_~i~0#1 < 99); 133#L31-4 call write~int(0, main_~#buf~0#1.base, 99 + main_~#buf~0#1.offset, 1);main_~p~0#1.base, main_~p~0#1.offset := main_~#buf~0#1.base, main_~#buf~0#1.offset; 138#L39-2 
[2022-05-11 16:39:06,740 INFO  L793   eck$LassoCheckResult]: Loop: 138#L39-2 call main_#t~mem11#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 137#L35-1 assume !!(0 != main_#t~mem11#1);havoc main_#t~mem11#1;assume { :begin_inline_strcspn } true;strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset, strcspn_#in~str#1.base, strcspn_#in~str#1.offset := main_~p~0#1.base, main_~p~0#1.offset, 1, 0;havoc strcspn_#res#1;havoc strcspn_#t~mem2#1, strcspn_#t~mem3#1, strcspn_#t~pre4#1.base, strcspn_#t~pre4#1.offset, strcspn_#t~mem1#1, strcspn_#t~pre5#1.base, strcspn_#t~pre5#1.offset, strcspn_#t~mem0#1, strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset, strcspn_~str#1.base, strcspn_~str#1.offset, strcspn_~s~0#1.base, strcspn_~s~0#1.offset, strcspn_~t~0#1.base, strcspn_~t~0#1.offset;strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset := strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset;strcspn_~str#1.base, strcspn_~str#1.offset := strcspn_#in~str#1.base, strcspn_#in~str#1.offset;havoc strcspn_~s~0#1.base, strcspn_~s~0#1.offset;strcspn_~t~0#1.base, strcspn_~t~0#1.offset := strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset; 128#L15-3 call strcspn_#t~mem0#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1); 129#L15-1 assume !(0 != strcspn_#t~mem0#1);havoc strcspn_#t~mem0#1; 136#L15-4 strcspn_#res#1 := 0; 130#L26 main_#t~ret8#1 := strcspn_#res#1;assume { :end_inline_strcspn } true;main_~len~0#1 := main_#t~ret8#1;havoc main_#t~ret8#1;main_~p~0#1.base, main_~p~0#1.offset := main_~p~0#1.base, main_~p~0#1.offset + main_~len~0#1;call main_#t~mem9#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 131#L39 assume 0 != main_#t~mem9#1;havoc main_#t~mem9#1;main_#t~post10#1.base, main_#t~post10#1.offset := main_~p~0#1.base, main_~p~0#1.offset;main_~p~0#1.base, main_~p~0#1.offset := main_#t~post10#1.base, 1 + main_#t~post10#1.offset;havoc main_#t~post10#1.base, main_#t~post10#1.offset; 138#L39-2 
[2022-05-11 16:39:06,740 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:39:06,740 INFO  L85        PathProgramCache]: Analyzing trace with hash 925707, now seen corresponding path program 1 times
[2022-05-11 16:39:06,740 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:39:06,740 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1814880004]
[2022-05-11 16:39:06,740 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:39:06,741 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:39:06,746 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:39:06,767 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:06,767 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:39:06,767 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1814880004]
[2022-05-11 16:39:06,768 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1814880004] provided 1 perfect and 0 imperfect interpolant sequences
[2022-05-11 16:39:06,768 INFO  L186   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2022-05-11 16:39:06,768 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3
[2022-05-11 16:39:06,768 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1643384452]
[2022-05-11 16:39:06,768 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2022-05-11 16:39:06,770 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 16:39:06,771 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:39:06,771 INFO  L85        PathProgramCache]: Analyzing trace with hash -320390219, now seen corresponding path program 1 times
[2022-05-11 16:39:06,771 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:39:06,771 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [2064575271]
[2022-05-11 16:39:06,771 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:39:06,771 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:39:06,778 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:39:06,814 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:06,814 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:39:06,814 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [2064575271]
[2022-05-11 16:39:06,814 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [2064575271] provided 1 perfect and 0 imperfect interpolant sequences
[2022-05-11 16:39:06,814 INFO  L186   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2022-05-11 16:39:06,815 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [4] imperfect sequences [] total 4
[2022-05-11 16:39:06,815 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [2029374377]
[2022-05-11 16:39:06,815 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2022-05-11 16:39:06,815 INFO  L808   eck$LassoCheckResult]: loop already infeasible
[2022-05-11 16:39:06,815 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 16:39:06,817 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants.
[2022-05-11 16:39:06,817 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6
[2022-05-11 16:39:06,818 INFO  L87              Difference]: Start difference. First operand 17 states and 23 transitions. cyclomatic complexity: 8 Second operand  has 3 states, 3 states have (on average 1.3333333333333333) internal successors, (4), 3 states have internal predecessors, (4), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:39:06,826 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 16:39:06,826 INFO  L93              Difference]: Finished difference Result 18 states and 23 transitions.
[2022-05-11 16:39:06,827 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. 
[2022-05-11 16:39:06,827 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 18 states and 23 transitions.
[2022-05-11 16:39:06,828 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 11
[2022-05-11 16:39:06,828 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 18 states to 18 states and 23 transitions.
[2022-05-11 16:39:06,828 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 15
[2022-05-11 16:39:06,828 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 15
[2022-05-11 16:39:06,828 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 18 states and 23 transitions.
[2022-05-11 16:39:06,829 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 16:39:06,829 INFO  L681         BuchiCegarLoop]: Abstraction has 18 states and 23 transitions.
[2022-05-11 16:39:06,829 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 18 states and 23 transitions.
[2022-05-11 16:39:06,829 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 18 to 17.
[2022-05-11 16:39:06,830 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 17 states, 17 states have (on average 1.2941176470588236) internal successors, (22), 16 states have internal predecessors, (22), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:39:06,830 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 17 states to 17 states and 22 transitions.
[2022-05-11 16:39:06,830 INFO  L704         BuchiCegarLoop]: Abstraction has 17 states and 22 transitions.
[2022-05-11 16:39:06,830 INFO  L587         BuchiCegarLoop]: Abstraction has 17 states and 22 transitions.
[2022-05-11 16:39:06,830 INFO  L425         BuchiCegarLoop]: ======== Iteration 3============
[2022-05-11 16:39:06,830 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 17 states and 22 transitions.
[2022-05-11 16:39:06,830 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 11
[2022-05-11 16:39:06,833 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:39:06,833 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:39:06,834 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1]
[2022-05-11 16:39:06,834 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1]
[2022-05-11 16:39:06,834 INFO  L791   eck$LassoCheckResult]: Stem: 170#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier;call #Ultimate.allocInit(2, 1);call write~init~int(10, 1, 0, 1);call write~init~int(0, 1, 1, 1); 171#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~nondet7#1, main_#t~post6#1, main_~i~0#1, main_#t~ret8#1, main_#t~mem9#1, main_#t~post10#1.base, main_#t~post10#1.offset, main_~len~0#1, main_#t~mem11#1, main_~#buf~0#1.base, main_~#buf~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#buf~0#1.base, main_~#buf~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 176#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 177#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 178#L31-3 assume !(main_~i~0#1 < 99); 179#L31-4 call write~int(0, main_~#buf~0#1.base, 99 + main_~#buf~0#1.offset, 1);main_~p~0#1.base, main_~p~0#1.offset := main_~#buf~0#1.base, main_~#buf~0#1.offset; 182#L39-2 
[2022-05-11 16:39:06,834 INFO  L793   eck$LassoCheckResult]: Loop: 182#L39-2 call main_#t~mem11#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 181#L35-1 assume !!(0 != main_#t~mem11#1);havoc main_#t~mem11#1;assume { :begin_inline_strcspn } true;strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset, strcspn_#in~str#1.base, strcspn_#in~str#1.offset := main_~p~0#1.base, main_~p~0#1.offset, 1, 0;havoc strcspn_#res#1;havoc strcspn_#t~mem2#1, strcspn_#t~mem3#1, strcspn_#t~pre4#1.base, strcspn_#t~pre4#1.offset, strcspn_#t~mem1#1, strcspn_#t~pre5#1.base, strcspn_#t~pre5#1.offset, strcspn_#t~mem0#1, strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset, strcspn_~str#1.base, strcspn_~str#1.offset, strcspn_~s~0#1.base, strcspn_~s~0#1.offset, strcspn_~t~0#1.base, strcspn_~t~0#1.offset;strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset := strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset;strcspn_~str#1.base, strcspn_~str#1.offset := strcspn_#in~str#1.base, strcspn_#in~str#1.offset;havoc strcspn_~s~0#1.base, strcspn_~s~0#1.offset;strcspn_~t~0#1.base, strcspn_~t~0#1.offset := strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset; 172#L15-3 call strcspn_#t~mem0#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1); 173#L15-1 assume !(0 != strcspn_#t~mem0#1);havoc strcspn_#t~mem0#1; 180#L15-4 strcspn_#res#1 := 0; 174#L26 main_#t~ret8#1 := strcspn_#res#1;assume { :end_inline_strcspn } true;main_~len~0#1 := main_#t~ret8#1;havoc main_#t~ret8#1;main_~p~0#1.base, main_~p~0#1.offset := main_~p~0#1.base, main_~p~0#1.offset + main_~len~0#1;call main_#t~mem9#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 175#L39 assume 0 != main_#t~mem9#1;havoc main_#t~mem9#1;main_#t~post10#1.base, main_#t~post10#1.offset := main_~p~0#1.base, main_~p~0#1.offset;main_~p~0#1.base, main_~p~0#1.offset := main_#t~post10#1.base, 1 + main_#t~post10#1.offset;havoc main_#t~post10#1.base, main_#t~post10#1.offset; 182#L39-2 
[2022-05-11 16:39:06,834 INFO  L540       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (22)] Forceful destruction successful, exit code 0
[2022-05-11 16:39:06,834 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:39:06,835 INFO  L85        PathProgramCache]: Analyzing trace with hash 889660429, now seen corresponding path program 1 times
[2022-05-11 16:39:06,835 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:39:06,835 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1263491369]
[2022-05-11 16:39:06,835 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:39:06,835 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:39:06,842 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:39:06,861 INFO  L134       CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:06,861 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:39:06,861 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1263491369]
[2022-05-11 16:39:06,861 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1263491369] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 16:39:06,861 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [177833919]
[2022-05-11 16:39:06,862 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:39:06,862 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 16:39:06,864 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:06,865 INFO  L229       MonitoredProcess]: Starting monitored process 23 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 16:39:06,865 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (23)] Waiting until timeout for monitored process
[2022-05-11 16:39:06,899 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:39:06,900 INFO  L263         TraceCheckSpWp]: Trace formula consists of 55 conjuncts, 3 conjunts are in the unsatisfiable core
[2022-05-11 16:39:06,900 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 16:39:06,920 INFO  L134       CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:06,921 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 16:39:06,947 INFO  L134       CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:06,948 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [177833919] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 16:39:06,948 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 16:39:06,948 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [4, 4, 4] total 7
[2022-05-11 16:39:06,948 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1228696906]
[2022-05-11 16:39:06,948 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 16:39:06,948 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 16:39:06,948 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:39:06,948 INFO  L85        PathProgramCache]: Analyzing trace with hash -320390219, now seen corresponding path program 2 times
[2022-05-11 16:39:06,948 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:39:06,949 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [366188362]
[2022-05-11 16:39:06,949 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:39:06,949 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:39:06,953 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:39:06,996 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:06,996 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:39:06,996 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [366188362]
[2022-05-11 16:39:06,996 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [366188362] provided 1 perfect and 0 imperfect interpolant sequences
[2022-05-11 16:39:06,996 INFO  L186   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2022-05-11 16:39:06,996 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [4] imperfect sequences [] total 4
[2022-05-11 16:39:06,997 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1951846350]
[2022-05-11 16:39:06,997 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2022-05-11 16:39:06,997 INFO  L808   eck$LassoCheckResult]: loop already infeasible
[2022-05-11 16:39:06,997 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 16:39:06,997 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 7 interpolants.
[2022-05-11 16:39:06,997 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=21, Invalid=21, Unknown=0, NotChecked=0, Total=42
[2022-05-11 16:39:06,997 INFO  L87              Difference]: Start difference. First operand 17 states and 22 transitions. cyclomatic complexity: 7 Second operand  has 7 states, 7 states have (on average 1.8571428571428572) internal successors, (13), 7 states have internal predecessors, (13), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:39:07,018 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 16:39:07,018 INFO  L93              Difference]: Finished difference Result 23 states and 28 transitions.
[2022-05-11 16:39:07,018 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 6 states. 
[2022-05-11 16:39:07,019 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 23 states and 28 transitions.
[2022-05-11 16:39:07,020 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 11
[2022-05-11 16:39:07,020 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 23 states to 23 states and 28 transitions.
[2022-05-11 16:39:07,020 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 15
[2022-05-11 16:39:07,020 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 15
[2022-05-11 16:39:07,020 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 23 states and 28 transitions.
[2022-05-11 16:39:07,020 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 16:39:07,020 INFO  L681         BuchiCegarLoop]: Abstraction has 23 states and 28 transitions.
[2022-05-11 16:39:07,021 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 23 states and 28 transitions.
[2022-05-11 16:39:07,021 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 23 to 23.
[2022-05-11 16:39:07,022 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 23 states, 23 states have (on average 1.2173913043478262) internal successors, (28), 22 states have internal predecessors, (28), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:39:07,022 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 23 states to 23 states and 28 transitions.
[2022-05-11 16:39:07,022 INFO  L704         BuchiCegarLoop]: Abstraction has 23 states and 28 transitions.
[2022-05-11 16:39:07,022 INFO  L587         BuchiCegarLoop]: Abstraction has 23 states and 28 transitions.
[2022-05-11 16:39:07,022 INFO  L425         BuchiCegarLoop]: ======== Iteration 4============
[2022-05-11 16:39:07,022 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 23 states and 28 transitions.
[2022-05-11 16:39:07,033 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 11
[2022-05-11 16:39:07,033 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:39:07,033 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:39:07,034 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [4, 4, 1, 1, 1, 1]
[2022-05-11 16:39:07,034 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1]
[2022-05-11 16:39:07,034 INFO  L791   eck$LassoCheckResult]: Stem: 250#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier;call #Ultimate.allocInit(2, 1);call write~init~int(10, 1, 0, 1);call write~init~int(0, 1, 1, 1); 251#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~nondet7#1, main_#t~post6#1, main_~i~0#1, main_#t~ret8#1, main_#t~mem9#1, main_#t~post10#1.base, main_#t~post10#1.offset, main_~len~0#1, main_#t~mem11#1, main_~#buf~0#1.base, main_~#buf~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#buf~0#1.base, main_~#buf~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 259#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 260#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 261#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 262#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 272#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 271#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 270#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 269#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 268#L31-3 assume !(main_~i~0#1 < 99); 267#L31-4 call write~int(0, main_~#buf~0#1.base, 99 + main_~#buf~0#1.offset, 1);main_~p~0#1.base, main_~p~0#1.offset := main_~#buf~0#1.base, main_~#buf~0#1.offset; 265#L39-2 
[2022-05-11 16:39:07,034 INFO  L793   eck$LassoCheckResult]: Loop: 265#L39-2 call main_#t~mem11#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 263#L35-1 assume !!(0 != main_#t~mem11#1);havoc main_#t~mem11#1;assume { :begin_inline_strcspn } true;strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset, strcspn_#in~str#1.base, strcspn_#in~str#1.offset := main_~p~0#1.base, main_~p~0#1.offset, 1, 0;havoc strcspn_#res#1;havoc strcspn_#t~mem2#1, strcspn_#t~mem3#1, strcspn_#t~pre4#1.base, strcspn_#t~pre4#1.offset, strcspn_#t~mem1#1, strcspn_#t~pre5#1.base, strcspn_#t~pre5#1.offset, strcspn_#t~mem0#1, strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset, strcspn_~str#1.base, strcspn_~str#1.offset, strcspn_~s~0#1.base, strcspn_~s~0#1.offset, strcspn_~t~0#1.base, strcspn_~t~0#1.offset;strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset := strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset;strcspn_~str#1.base, strcspn_~str#1.offset := strcspn_#in~str#1.base, strcspn_#in~str#1.offset;havoc strcspn_~s~0#1.base, strcspn_~s~0#1.offset;strcspn_~t~0#1.base, strcspn_~t~0#1.offset := strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset; 255#L15-3 call strcspn_#t~mem0#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1); 256#L15-1 assume !(0 != strcspn_#t~mem0#1);havoc strcspn_#t~mem0#1; 264#L15-4 strcspn_#res#1 := 0; 257#L26 main_#t~ret8#1 := strcspn_#res#1;assume { :end_inline_strcspn } true;main_~len~0#1 := main_#t~ret8#1;havoc main_#t~ret8#1;main_~p~0#1.base, main_~p~0#1.offset := main_~p~0#1.base, main_~p~0#1.offset + main_~len~0#1;call main_#t~mem9#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 258#L39 assume 0 != main_#t~mem9#1;havoc main_#t~mem9#1;main_#t~post10#1.base, main_#t~post10#1.offset := main_~p~0#1.base, main_~p~0#1.offset;main_~p~0#1.base, main_~p~0#1.offset := main_#t~post10#1.base, 1 + main_#t~post10#1.offset;havoc main_#t~post10#1.base, main_#t~post10#1.offset; 265#L39-2 
[2022-05-11 16:39:07,034 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:39:07,034 INFO  L85        PathProgramCache]: Analyzing trace with hash 833936659, now seen corresponding path program 2 times
[2022-05-11 16:39:07,034 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:39:07,034 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [18856939]
[2022-05-11 16:39:07,034 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:39:07,034 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:39:07,044 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:39:07,088 INFO  L134       CoverageAnalysis]: Checked inductivity of 16 backedges. 0 proven. 16 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:07,088 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:39:07,088 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [18856939]
[2022-05-11 16:39:07,088 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [18856939] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 16:39:07,088 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [1819747445]
[2022-05-11 16:39:07,088 INFO  L93    rtionOrderModulation]: Changing assertion order to OUTSIDE_LOOP_FIRST1
[2022-05-11 16:39:07,088 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 16:39:07,090 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:07,091 INFO  L229       MonitoredProcess]: Starting monitored process 24 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 16:39:07,092 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (24)] Waiting until timeout for monitored process
[2022-05-11 16:39:07,134 INFO  L228   tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s)
[2022-05-11 16:39:07,134 INFO  L229   tOrderPrioritization]: Conjunction of SSA is unsat
[2022-05-11 16:39:07,135 INFO  L263         TraceCheckSpWp]: Trace formula consists of 88 conjuncts, 6 conjunts are in the unsatisfiable core
[2022-05-11 16:39:07,135 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 16:39:07,174 INFO  L134       CoverageAnalysis]: Checked inductivity of 16 backedges. 0 proven. 16 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:07,174 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 16:39:07,257 INFO  L134       CoverageAnalysis]: Checked inductivity of 16 backedges. 0 proven. 16 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:07,257 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [1819747445] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 16:39:07,257 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 16:39:07,257 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [7, 7, 7] total 13
[2022-05-11 16:39:07,257 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [860654030]
[2022-05-11 16:39:07,257 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 16:39:07,258 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 16:39:07,258 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:39:07,258 INFO  L85        PathProgramCache]: Analyzing trace with hash -320390219, now seen corresponding path program 3 times
[2022-05-11 16:39:07,258 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:39:07,258 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [192455179]
[2022-05-11 16:39:07,258 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:39:07,258 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:39:07,262 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:39:07,302 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:07,302 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:39:07,302 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [192455179]
[2022-05-11 16:39:07,302 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [192455179] provided 1 perfect and 0 imperfect interpolant sequences
[2022-05-11 16:39:07,302 INFO  L186   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2022-05-11 16:39:07,302 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [4] imperfect sequences [] total 4
[2022-05-11 16:39:07,302 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1830510534]
[2022-05-11 16:39:07,303 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2022-05-11 16:39:07,303 INFO  L808   eck$LassoCheckResult]: loop already infeasible
[2022-05-11 16:39:07,303 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 16:39:07,303 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants.
[2022-05-11 16:39:07,303 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=7, Invalid=13, Unknown=0, NotChecked=0, Total=20
[2022-05-11 16:39:07,303 INFO  L87              Difference]: Start difference. First operand 23 states and 28 transitions. cyclomatic complexity: 7 Second operand  has 5 states, 5 states have (on average 1.4) internal successors, (7), 4 states have internal predecessors, (7), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:39:07,347 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 16:39:07,347 INFO  L93              Difference]: Finished difference Result 30 states and 37 transitions.
[2022-05-11 16:39:07,348 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 5 states. 
[2022-05-11 16:39:07,348 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 30 states and 37 transitions.
[2022-05-11 16:39:07,349 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 18
[2022-05-11 16:39:07,349 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 30 states to 30 states and 37 transitions.
[2022-05-11 16:39:07,349 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 22
[2022-05-11 16:39:07,349 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 22
[2022-05-11 16:39:07,349 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 30 states and 37 transitions.
[2022-05-11 16:39:07,350 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 16:39:07,350 INFO  L681         BuchiCegarLoop]: Abstraction has 30 states and 37 transitions.
[2022-05-11 16:39:07,350 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 30 states and 37 transitions.
[2022-05-11 16:39:07,351 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 30 to 25.
[2022-05-11 16:39:07,351 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 25 states, 25 states have (on average 1.2) internal successors, (30), 24 states have internal predecessors, (30), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:39:07,351 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 25 states to 25 states and 30 transitions.
[2022-05-11 16:39:07,351 INFO  L704         BuchiCegarLoop]: Abstraction has 25 states and 30 transitions.
[2022-05-11 16:39:07,351 INFO  L587         BuchiCegarLoop]: Abstraction has 25 states and 30 transitions.
[2022-05-11 16:39:07,351 INFO  L425         BuchiCegarLoop]: ======== Iteration 5============
[2022-05-11 16:39:07,351 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 25 states and 30 transitions.
[2022-05-11 16:39:07,352 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 13
[2022-05-11 16:39:07,352 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:39:07,352 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:39:07,352 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [4, 4, 1, 1, 1, 1]
[2022-05-11 16:39:07,352 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 16:39:07,352 INFO  L791   eck$LassoCheckResult]: Stem: 393#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier;call #Ultimate.allocInit(2, 1);call write~init~int(10, 1, 0, 1);call write~init~int(0, 1, 1, 1); 394#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~nondet7#1, main_#t~post6#1, main_~i~0#1, main_#t~ret8#1, main_#t~mem9#1, main_#t~post10#1.base, main_#t~post10#1.offset, main_~len~0#1, main_#t~mem11#1, main_~#buf~0#1.base, main_~#buf~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#buf~0#1.base, main_~#buf~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 399#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 400#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 401#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 402#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 414#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 413#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 412#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 411#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 410#L31-3 assume !(main_~i~0#1 < 99); 408#L31-4 call write~int(0, main_~#buf~0#1.base, 99 + main_~#buf~0#1.offset, 1);main_~p~0#1.base, main_~p~0#1.offset := main_~#buf~0#1.base, main_~#buf~0#1.offset; 405#L39-2 
[2022-05-11 16:39:07,352 INFO  L793   eck$LassoCheckResult]: Loop: 405#L39-2 call main_#t~mem11#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 404#L35-1 assume !!(0 != main_#t~mem11#1);havoc main_#t~mem11#1;assume { :begin_inline_strcspn } true;strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset, strcspn_#in~str#1.base, strcspn_#in~str#1.offset := main_~p~0#1.base, main_~p~0#1.offset, 1, 0;havoc strcspn_#res#1;havoc strcspn_#t~mem2#1, strcspn_#t~mem3#1, strcspn_#t~pre4#1.base, strcspn_#t~pre4#1.offset, strcspn_#t~mem1#1, strcspn_#t~pre5#1.base, strcspn_#t~pre5#1.offset, strcspn_#t~mem0#1, strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset, strcspn_~str#1.base, strcspn_~str#1.offset, strcspn_~s~0#1.base, strcspn_~s~0#1.offset, strcspn_~t~0#1.base, strcspn_~t~0#1.offset;strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset := strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset;strcspn_~str#1.base, strcspn_~str#1.offset := strcspn_#in~str#1.base, strcspn_#in~str#1.offset;havoc strcspn_~s~0#1.base, strcspn_~s~0#1.offset;strcspn_~t~0#1.base, strcspn_~t~0#1.offset := strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset; 395#L15-3 call strcspn_#t~mem0#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1); 396#L15-1 assume !!(0 != strcspn_#t~mem0#1);havoc strcspn_#t~mem0#1;strcspn_~s~0#1.base, strcspn_~s~0#1.offset := strcspn_~str#1.base, strcspn_~str#1.offset; 406#L18-3 call strcspn_#t~mem1#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 390#L18-1 assume !!(0 != strcspn_#t~mem1#1);havoc strcspn_#t~mem1#1;call strcspn_#t~mem2#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1);call strcspn_#t~mem3#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 392#L20 assume strcspn_#t~mem2#1 == strcspn_#t~mem3#1;havoc strcspn_#t~mem2#1;havoc strcspn_#t~mem3#1;assume strcspn_~t~0#1.base == strcspn_~strSrc#1.base;strcspn_#res#1 := (if (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 <= 2147483647 then (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 else (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 - 4294967296); 397#L26 main_#t~ret8#1 := strcspn_#res#1;assume { :end_inline_strcspn } true;main_~len~0#1 := main_#t~ret8#1;havoc main_#t~ret8#1;main_~p~0#1.base, main_~p~0#1.offset := main_~p~0#1.base, main_~p~0#1.offset + main_~len~0#1;call main_#t~mem9#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 398#L39 assume 0 != main_#t~mem9#1;havoc main_#t~mem9#1;main_#t~post10#1.base, main_#t~post10#1.offset := main_~p~0#1.base, main_~p~0#1.offset;main_~p~0#1.base, main_~p~0#1.offset := main_#t~post10#1.base, 1 + main_#t~post10#1.offset;havoc main_#t~post10#1.base, main_#t~post10#1.offset; 405#L39-2 
[2022-05-11 16:39:07,352 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:39:07,353 INFO  L85        PathProgramCache]: Analyzing trace with hash 833936659, now seen corresponding path program 3 times
[2022-05-11 16:39:07,353 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:39:07,353 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [320209037]
[2022-05-11 16:39:07,353 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:39:07,353 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:39:07,361 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:39:07,403 INFO  L134       CoverageAnalysis]: Checked inductivity of 16 backedges. 0 proven. 16 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:07,403 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:39:07,403 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [320209037]
[2022-05-11 16:39:07,403 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [320209037] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 16:39:07,403 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [1208146264]
[2022-05-11 16:39:07,403 INFO  L93    rtionOrderModulation]: Changing assertion order to OUTSIDE_LOOP_FIRST2
[2022-05-11 16:39:07,403 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 16:39:07,405 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:07,406 INFO  L229       MonitoredProcess]: Starting monitored process 25 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 16:39:07,407 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (25)] Waiting until timeout for monitored process
[2022-05-11 16:39:07,445 INFO  L228   tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 5 check-sat command(s)
[2022-05-11 16:39:07,445 INFO  L229   tOrderPrioritization]: Conjunction of SSA is unsat
[2022-05-11 16:39:07,446 INFO  L263         TraceCheckSpWp]: Trace formula consists of 88 conjuncts, 6 conjunts are in the unsatisfiable core
[2022-05-11 16:39:07,446 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 16:39:07,483 INFO  L134       CoverageAnalysis]: Checked inductivity of 16 backedges. 0 proven. 16 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:07,483 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 16:39:07,561 INFO  L134       CoverageAnalysis]: Checked inductivity of 16 backedges. 0 proven. 16 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:07,561 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [1208146264] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 16:39:07,561 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 16:39:07,561 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [7, 7, 7] total 13
[2022-05-11 16:39:07,561 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [142640737]
[2022-05-11 16:39:07,561 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 16:39:07,562 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 16:39:07,562 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:39:07,562 INFO  L85        PathProgramCache]: Analyzing trace with hash 1382820452, now seen corresponding path program 1 times
[2022-05-11 16:39:07,562 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:39:07,562 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1092814036]
[2022-05-11 16:39:07,562 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:39:07,562 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:39:07,574 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:39:07,574 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:39:07,585 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:39:07,588 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:39:07,976 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 16:39:07,977 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants.
[2022-05-11 16:39:07,977 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=78, Invalid=78, Unknown=0, NotChecked=0, Total=156
[2022-05-11 16:39:07,977 INFO  L87              Difference]: Start difference. First operand 25 states and 30 transitions. cyclomatic complexity: 7 Second operand  has 13 states, 13 states have (on average 1.9230769230769231) internal successors, (25), 13 states have internal predecessors, (25), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:39:08,014 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 16:39:08,015 INFO  L93              Difference]: Finished difference Result 37 states and 42 transitions.
[2022-05-11 16:39:08,015 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 12 states. 
[2022-05-11 16:39:08,015 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 37 states and 42 transitions.
[2022-05-11 16:39:08,016 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 13
[2022-05-11 16:39:08,016 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 37 states to 37 states and 42 transitions.
[2022-05-11 16:39:08,016 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 17
[2022-05-11 16:39:08,016 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 17
[2022-05-11 16:39:08,017 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 37 states and 42 transitions.
[2022-05-11 16:39:08,017 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 16:39:08,017 INFO  L681         BuchiCegarLoop]: Abstraction has 37 states and 42 transitions.
[2022-05-11 16:39:08,017 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 37 states and 42 transitions.
[2022-05-11 16:39:08,018 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 37 to 37.
[2022-05-11 16:39:08,018 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 37 states, 37 states have (on average 1.135135135135135) internal successors, (42), 36 states have internal predecessors, (42), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:39:08,019 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 37 states to 37 states and 42 transitions.
[2022-05-11 16:39:08,019 INFO  L704         BuchiCegarLoop]: Abstraction has 37 states and 42 transitions.
[2022-05-11 16:39:08,019 INFO  L587         BuchiCegarLoop]: Abstraction has 37 states and 42 transitions.
[2022-05-11 16:39:08,019 INFO  L425         BuchiCegarLoop]: ======== Iteration 6============
[2022-05-11 16:39:08,019 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 37 states and 42 transitions.
[2022-05-11 16:39:08,019 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 13
[2022-05-11 16:39:08,019 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:39:08,019 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:39:08,020 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [10, 10, 1, 1, 1, 1]
[2022-05-11 16:39:08,020 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 16:39:08,020 INFO  L791   eck$LassoCheckResult]: Stem: 537#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier;call #Ultimate.allocInit(2, 1);call write~init~int(10, 1, 0, 1);call write~init~int(0, 1, 1, 1); 538#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~nondet7#1, main_#t~post6#1, main_~i~0#1, main_#t~ret8#1, main_#t~mem9#1, main_#t~post10#1.base, main_#t~post10#1.offset, main_~len~0#1, main_#t~mem11#1, main_~#buf~0#1.base, main_~#buf~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#buf~0#1.base, main_~#buf~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 543#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 544#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 545#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 546#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 553#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 570#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 569#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 568#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 567#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 566#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 565#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 564#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 563#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 562#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 561#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 560#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 559#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 557#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 556#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 555#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 554#L31-3 assume !(main_~i~0#1 < 99); 552#L31-4 call write~int(0, main_~#buf~0#1.base, 99 + main_~#buf~0#1.offset, 1);main_~p~0#1.base, main_~p~0#1.offset := main_~#buf~0#1.base, main_~#buf~0#1.offset; 549#L39-2 
[2022-05-11 16:39:08,020 INFO  L793   eck$LassoCheckResult]: Loop: 549#L39-2 call main_#t~mem11#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 547#L35-1 assume !!(0 != main_#t~mem11#1);havoc main_#t~mem11#1;assume { :begin_inline_strcspn } true;strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset, strcspn_#in~str#1.base, strcspn_#in~str#1.offset := main_~p~0#1.base, main_~p~0#1.offset, 1, 0;havoc strcspn_#res#1;havoc strcspn_#t~mem2#1, strcspn_#t~mem3#1, strcspn_#t~pre4#1.base, strcspn_#t~pre4#1.offset, strcspn_#t~mem1#1, strcspn_#t~pre5#1.base, strcspn_#t~pre5#1.offset, strcspn_#t~mem0#1, strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset, strcspn_~str#1.base, strcspn_~str#1.offset, strcspn_~s~0#1.base, strcspn_~s~0#1.offset, strcspn_~t~0#1.base, strcspn_~t~0#1.offset;strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset := strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset;strcspn_~str#1.base, strcspn_~str#1.offset := strcspn_#in~str#1.base, strcspn_#in~str#1.offset;havoc strcspn_~s~0#1.base, strcspn_~s~0#1.offset;strcspn_~t~0#1.base, strcspn_~t~0#1.offset := strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset; 539#L15-3 call strcspn_#t~mem0#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1); 540#L15-1 assume !!(0 != strcspn_#t~mem0#1);havoc strcspn_#t~mem0#1;strcspn_~s~0#1.base, strcspn_~s~0#1.offset := strcspn_~str#1.base, strcspn_~str#1.offset; 550#L18-3 call strcspn_#t~mem1#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 534#L18-1 assume !!(0 != strcspn_#t~mem1#1);havoc strcspn_#t~mem1#1;call strcspn_#t~mem2#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1);call strcspn_#t~mem3#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 536#L20 assume strcspn_#t~mem2#1 == strcspn_#t~mem3#1;havoc strcspn_#t~mem2#1;havoc strcspn_#t~mem3#1;assume strcspn_~t~0#1.base == strcspn_~strSrc#1.base;strcspn_#res#1 := (if (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 <= 2147483647 then (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 else (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 - 4294967296); 541#L26 main_#t~ret8#1 := strcspn_#res#1;assume { :end_inline_strcspn } true;main_~len~0#1 := main_#t~ret8#1;havoc main_#t~ret8#1;main_~p~0#1.base, main_~p~0#1.offset := main_~p~0#1.base, main_~p~0#1.offset + main_~len~0#1;call main_#t~mem9#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 542#L39 assume 0 != main_#t~mem9#1;havoc main_#t~mem9#1;main_#t~post10#1.base, main_#t~post10#1.offset := main_~p~0#1.base, main_~p~0#1.offset;main_~p~0#1.base, main_~p~0#1.offset := main_#t~post10#1.base, 1 + main_#t~post10#1.offset;havoc main_#t~post10#1.base, main_#t~post10#1.offset; 549#L39-2 
[2022-05-11 16:39:08,021 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:39:08,021 INFO  L85        PathProgramCache]: Analyzing trace with hash 2127272351, now seen corresponding path program 4 times
[2022-05-11 16:39:08,021 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:39:08,021 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1323568667]
[2022-05-11 16:39:08,021 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:39:08,021 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:39:08,038 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:39:08,144 INFO  L134       CoverageAnalysis]: Checked inductivity of 100 backedges. 0 proven. 100 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:08,145 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:39:08,145 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1323568667]
[2022-05-11 16:39:08,145 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1323568667] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 16:39:08,145 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [568874358]
[2022-05-11 16:39:08,145 INFO  L93    rtionOrderModulation]: Changing assertion order to TERMS_WITH_SMALL_CONSTANTS_FIRST
[2022-05-11 16:39:08,145 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 16:39:08,147 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:08,148 INFO  L229       MonitoredProcess]: Starting monitored process 26 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 16:39:08,148 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (26)] Waiting until timeout for monitored process
[2022-05-11 16:39:08,205 INFO  L228   tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s)
[2022-05-11 16:39:08,205 INFO  L229   tOrderPrioritization]: Conjunction of SSA is unsat
[2022-05-11 16:39:08,206 INFO  L263         TraceCheckSpWp]: Trace formula consists of 154 conjuncts, 12 conjunts are in the unsatisfiable core
[2022-05-11 16:39:08,207 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 16:39:08,282 INFO  L134       CoverageAnalysis]: Checked inductivity of 100 backedges. 0 proven. 100 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:08,282 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 16:39:08,543 INFO  L134       CoverageAnalysis]: Checked inductivity of 100 backedges. 0 proven. 100 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:08,543 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [568874358] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 16:39:08,543 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 16:39:08,543 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [13, 13, 13] total 25
[2022-05-11 16:39:08,544 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1865710627]
[2022-05-11 16:39:08,544 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 16:39:08,544 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 16:39:08,544 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:39:08,545 INFO  L85        PathProgramCache]: Analyzing trace with hash 1382820452, now seen corresponding path program 2 times
[2022-05-11 16:39:08,545 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:39:08,545 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1660779740]
[2022-05-11 16:39:08,545 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:39:08,547 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:39:08,554 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:39:08,555 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:39:08,560 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:39:08,562 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:39:08,935 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 16:39:08,936 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 25 interpolants.
[2022-05-11 16:39:08,936 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=300, Invalid=300, Unknown=0, NotChecked=0, Total=600
[2022-05-11 16:39:08,936 INFO  L87              Difference]: Start difference. First operand 37 states and 42 transitions. cyclomatic complexity: 7 Second operand  has 25 states, 25 states have (on average 1.96) internal successors, (49), 25 states have internal predecessors, (49), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:39:09,005 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 16:39:09,006 INFO  L93              Difference]: Finished difference Result 61 states and 66 transitions.
[2022-05-11 16:39:09,006 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 24 states. 
[2022-05-11 16:39:09,006 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 61 states and 66 transitions.
[2022-05-11 16:39:09,007 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 13
[2022-05-11 16:39:09,007 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 61 states to 61 states and 66 transitions.
[2022-05-11 16:39:09,008 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 17
[2022-05-11 16:39:09,008 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 17
[2022-05-11 16:39:09,008 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 61 states and 66 transitions.
[2022-05-11 16:39:09,008 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 16:39:09,008 INFO  L681         BuchiCegarLoop]: Abstraction has 61 states and 66 transitions.
[2022-05-11 16:39:09,008 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 61 states and 66 transitions.
[2022-05-11 16:39:09,010 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 61 to 61.
[2022-05-11 16:39:09,010 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 61 states, 61 states have (on average 1.0819672131147542) internal successors, (66), 60 states have internal predecessors, (66), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:39:09,010 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 61 states to 61 states and 66 transitions.
[2022-05-11 16:39:09,011 INFO  L704         BuchiCegarLoop]: Abstraction has 61 states and 66 transitions.
[2022-05-11 16:39:09,011 INFO  L587         BuchiCegarLoop]: Abstraction has 61 states and 66 transitions.
[2022-05-11 16:39:09,011 INFO  L425         BuchiCegarLoop]: ======== Iteration 7============
[2022-05-11 16:39:09,011 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 61 states and 66 transitions.
[2022-05-11 16:39:09,011 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 13
[2022-05-11 16:39:09,011 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:39:09,011 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:39:09,012 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [22, 22, 1, 1, 1, 1]
[2022-05-11 16:39:09,012 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 16:39:09,013 INFO  L791   eck$LassoCheckResult]: Stem: 801#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier;call #Ultimate.allocInit(2, 1);call write~init~int(10, 1, 0, 1);call write~init~int(0, 1, 1, 1); 802#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~nondet7#1, main_#t~post6#1, main_~i~0#1, main_#t~ret8#1, main_#t~mem9#1, main_#t~post10#1.base, main_#t~post10#1.offset, main_~len~0#1, main_#t~mem11#1, main_~#buf~0#1.base, main_~#buf~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#buf~0#1.base, main_~#buf~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 807#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 808#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 809#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 810#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 817#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 858#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 857#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 856#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 855#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 854#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 853#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 852#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 851#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 850#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 849#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 848#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 847#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 846#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 845#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 844#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 843#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 842#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 841#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 840#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 839#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 838#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 837#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 836#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 835#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 834#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 833#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 832#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 831#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 830#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 829#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 828#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 827#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 826#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 825#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 824#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 823#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 821#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 820#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 819#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 818#L31-3 assume !(main_~i~0#1 < 99); 816#L31-4 call write~int(0, main_~#buf~0#1.base, 99 + main_~#buf~0#1.offset, 1);main_~p~0#1.base, main_~p~0#1.offset := main_~#buf~0#1.base, main_~#buf~0#1.offset; 813#L39-2 
[2022-05-11 16:39:09,013 INFO  L793   eck$LassoCheckResult]: Loop: 813#L39-2 call main_#t~mem11#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 811#L35-1 assume !!(0 != main_#t~mem11#1);havoc main_#t~mem11#1;assume { :begin_inline_strcspn } true;strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset, strcspn_#in~str#1.base, strcspn_#in~str#1.offset := main_~p~0#1.base, main_~p~0#1.offset, 1, 0;havoc strcspn_#res#1;havoc strcspn_#t~mem2#1, strcspn_#t~mem3#1, strcspn_#t~pre4#1.base, strcspn_#t~pre4#1.offset, strcspn_#t~mem1#1, strcspn_#t~pre5#1.base, strcspn_#t~pre5#1.offset, strcspn_#t~mem0#1, strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset, strcspn_~str#1.base, strcspn_~str#1.offset, strcspn_~s~0#1.base, strcspn_~s~0#1.offset, strcspn_~t~0#1.base, strcspn_~t~0#1.offset;strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset := strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset;strcspn_~str#1.base, strcspn_~str#1.offset := strcspn_#in~str#1.base, strcspn_#in~str#1.offset;havoc strcspn_~s~0#1.base, strcspn_~s~0#1.offset;strcspn_~t~0#1.base, strcspn_~t~0#1.offset := strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset; 803#L15-3 call strcspn_#t~mem0#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1); 804#L15-1 assume !!(0 != strcspn_#t~mem0#1);havoc strcspn_#t~mem0#1;strcspn_~s~0#1.base, strcspn_~s~0#1.offset := strcspn_~str#1.base, strcspn_~str#1.offset; 814#L18-3 call strcspn_#t~mem1#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 798#L18-1 assume !!(0 != strcspn_#t~mem1#1);havoc strcspn_#t~mem1#1;call strcspn_#t~mem2#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1);call strcspn_#t~mem3#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 800#L20 assume strcspn_#t~mem2#1 == strcspn_#t~mem3#1;havoc strcspn_#t~mem2#1;havoc strcspn_#t~mem3#1;assume strcspn_~t~0#1.base == strcspn_~strSrc#1.base;strcspn_#res#1 := (if (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 <= 2147483647 then (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 else (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 - 4294967296); 805#L26 main_#t~ret8#1 := strcspn_#res#1;assume { :end_inline_strcspn } true;main_~len~0#1 := main_#t~ret8#1;havoc main_#t~ret8#1;main_~p~0#1.base, main_~p~0#1.offset := main_~p~0#1.base, main_~p~0#1.offset + main_~len~0#1;call main_#t~mem9#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 806#L39 assume 0 != main_#t~mem9#1;havoc main_#t~mem9#1;main_#t~post10#1.base, main_#t~post10#1.offset := main_~p~0#1.base, main_~p~0#1.offset;main_~p~0#1.base, main_~p~0#1.offset := main_#t~post10#1.base, 1 + main_#t~post10#1.offset;havoc main_#t~post10#1.base, main_#t~post10#1.offset; 813#L39-2 
[2022-05-11 16:39:09,013 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:39:09,013 INFO  L85        PathProgramCache]: Analyzing trace with hash 828161207, now seen corresponding path program 5 times
[2022-05-11 16:39:09,013 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:39:09,013 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [625629926]
[2022-05-11 16:39:09,013 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:39:09,014 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:39:09,035 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:39:09,387 INFO  L134       CoverageAnalysis]: Checked inductivity of 484 backedges. 0 proven. 484 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:09,387 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:39:09,387 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [625629926]
[2022-05-11 16:39:09,387 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [625629926] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 16:39:09,387 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [25614790]
[2022-05-11 16:39:09,387 INFO  L93    rtionOrderModulation]: Changing assertion order to INSIDE_LOOP_FIRST1
[2022-05-11 16:39:09,387 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 16:39:09,389 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:09,390 INFO  L229       MonitoredProcess]: Starting monitored process 27 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 16:39:09,391 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (27)] Waiting until timeout for monitored process
[2022-05-11 16:39:09,681 INFO  L228   tOrderPrioritization]: Assert order INSIDE_LOOP_FIRST1 issued 23 check-sat command(s)
[2022-05-11 16:39:09,681 INFO  L229   tOrderPrioritization]: Conjunction of SSA is unsat
[2022-05-11 16:39:09,683 INFO  L263         TraceCheckSpWp]: Trace formula consists of 286 conjuncts, 24 conjunts are in the unsatisfiable core
[2022-05-11 16:39:09,684 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 16:39:09,817 INFO  L134       CoverageAnalysis]: Checked inductivity of 484 backedges. 0 proven. 484 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:09,817 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 16:39:10,751 INFO  L134       CoverageAnalysis]: Checked inductivity of 484 backedges. 0 proven. 484 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:10,751 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [25614790] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 16:39:10,751 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 16:39:10,752 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [25, 25, 25] total 49
[2022-05-11 16:39:10,752 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [181499470]
[2022-05-11 16:39:10,752 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 16:39:10,752 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 16:39:10,752 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:39:10,752 INFO  L85        PathProgramCache]: Analyzing trace with hash 1382820452, now seen corresponding path program 3 times
[2022-05-11 16:39:10,752 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:39:10,753 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [2057283367]
[2022-05-11 16:39:10,753 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:39:10,753 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:39:10,759 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:39:10,759 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:39:10,765 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:39:10,767 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:39:11,136 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 16:39:11,136 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 49 interpolants.
[2022-05-11 16:39:11,137 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=1176, Invalid=1176, Unknown=0, NotChecked=0, Total=2352
[2022-05-11 16:39:11,137 INFO  L87              Difference]: Start difference. First operand 61 states and 66 transitions. cyclomatic complexity: 7 Second operand  has 49 states, 49 states have (on average 1.9795918367346939) internal successors, (97), 49 states have internal predecessors, (97), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:39:11,297 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 16:39:11,297 INFO  L93              Difference]: Finished difference Result 109 states and 114 transitions.
[2022-05-11 16:39:11,298 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 48 states. 
[2022-05-11 16:39:11,298 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 109 states and 114 transitions.
[2022-05-11 16:39:11,299 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 13
[2022-05-11 16:39:11,300 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 109 states to 109 states and 114 transitions.
[2022-05-11 16:39:11,300 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 17
[2022-05-11 16:39:11,300 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 17
[2022-05-11 16:39:11,300 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 109 states and 114 transitions.
[2022-05-11 16:39:11,300 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 16:39:11,300 INFO  L681         BuchiCegarLoop]: Abstraction has 109 states and 114 transitions.
[2022-05-11 16:39:11,300 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 109 states and 114 transitions.
[2022-05-11 16:39:11,303 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 109 to 109.
[2022-05-11 16:39:11,303 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 109 states, 109 states have (on average 1.0458715596330275) internal successors, (114), 108 states have internal predecessors, (114), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:39:11,304 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 109 states to 109 states and 114 transitions.
[2022-05-11 16:39:11,304 INFO  L704         BuchiCegarLoop]: Abstraction has 109 states and 114 transitions.
[2022-05-11 16:39:11,304 INFO  L587         BuchiCegarLoop]: Abstraction has 109 states and 114 transitions.
[2022-05-11 16:39:11,304 INFO  L425         BuchiCegarLoop]: ======== Iteration 8============
[2022-05-11 16:39:11,304 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 109 states and 114 transitions.
[2022-05-11 16:39:11,305 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 13
[2022-05-11 16:39:11,305 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:39:11,305 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:39:11,306 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [46, 46, 1, 1, 1, 1]
[2022-05-11 16:39:11,306 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 16:39:11,307 INFO  L791   eck$LassoCheckResult]: Stem: 1305#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier;call #Ultimate.allocInit(2, 1);call write~init~int(10, 1, 0, 1);call write~init~int(0, 1, 1, 1); 1306#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~nondet7#1, main_#t~post6#1, main_~i~0#1, main_#t~ret8#1, main_#t~mem9#1, main_#t~post10#1.base, main_#t~post10#1.offset, main_~len~0#1, main_#t~mem11#1, main_~#buf~0#1.base, main_~#buf~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#buf~0#1.base, main_~#buf~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 1311#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1312#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1313#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1314#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1321#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1410#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1409#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1408#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1407#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1406#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1405#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1404#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1403#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1402#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1401#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1400#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1399#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1398#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1397#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1396#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1395#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1394#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1393#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1392#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1391#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1390#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1389#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1388#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1387#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1386#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1385#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1384#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1383#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1382#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1381#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1380#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1379#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1378#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1377#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1376#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1375#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1374#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1373#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1372#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1371#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1370#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1369#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1368#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1367#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1366#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1365#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1364#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1363#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1362#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1361#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1360#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1359#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1358#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1357#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1356#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1355#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1354#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1353#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1352#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1351#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1350#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1349#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1348#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1347#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1346#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1345#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1344#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1343#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1342#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1341#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1340#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1339#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1338#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1337#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1336#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1335#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1334#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1333#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1332#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1331#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1330#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1329#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1328#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1327#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1325#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1324#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 1323#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 1322#L31-3 assume !(main_~i~0#1 < 99); 1320#L31-4 call write~int(0, main_~#buf~0#1.base, 99 + main_~#buf~0#1.offset, 1);main_~p~0#1.base, main_~p~0#1.offset := main_~#buf~0#1.base, main_~#buf~0#1.offset; 1317#L39-2 
[2022-05-11 16:39:11,307 INFO  L793   eck$LassoCheckResult]: Loop: 1317#L39-2 call main_#t~mem11#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 1315#L35-1 assume !!(0 != main_#t~mem11#1);havoc main_#t~mem11#1;assume { :begin_inline_strcspn } true;strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset, strcspn_#in~str#1.base, strcspn_#in~str#1.offset := main_~p~0#1.base, main_~p~0#1.offset, 1, 0;havoc strcspn_#res#1;havoc strcspn_#t~mem2#1, strcspn_#t~mem3#1, strcspn_#t~pre4#1.base, strcspn_#t~pre4#1.offset, strcspn_#t~mem1#1, strcspn_#t~pre5#1.base, strcspn_#t~pre5#1.offset, strcspn_#t~mem0#1, strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset, strcspn_~str#1.base, strcspn_~str#1.offset, strcspn_~s~0#1.base, strcspn_~s~0#1.offset, strcspn_~t~0#1.base, strcspn_~t~0#1.offset;strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset := strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset;strcspn_~str#1.base, strcspn_~str#1.offset := strcspn_#in~str#1.base, strcspn_#in~str#1.offset;havoc strcspn_~s~0#1.base, strcspn_~s~0#1.offset;strcspn_~t~0#1.base, strcspn_~t~0#1.offset := strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset; 1307#L15-3 call strcspn_#t~mem0#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1); 1308#L15-1 assume !!(0 != strcspn_#t~mem0#1);havoc strcspn_#t~mem0#1;strcspn_~s~0#1.base, strcspn_~s~0#1.offset := strcspn_~str#1.base, strcspn_~str#1.offset; 1318#L18-3 call strcspn_#t~mem1#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 1302#L18-1 assume !!(0 != strcspn_#t~mem1#1);havoc strcspn_#t~mem1#1;call strcspn_#t~mem2#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1);call strcspn_#t~mem3#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 1304#L20 assume strcspn_#t~mem2#1 == strcspn_#t~mem3#1;havoc strcspn_#t~mem2#1;havoc strcspn_#t~mem3#1;assume strcspn_~t~0#1.base == strcspn_~strSrc#1.base;strcspn_#res#1 := (if (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 <= 2147483647 then (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 else (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 - 4294967296); 1309#L26 main_#t~ret8#1 := strcspn_#res#1;assume { :end_inline_strcspn } true;main_~len~0#1 := main_#t~ret8#1;havoc main_#t~ret8#1;main_~p~0#1.base, main_~p~0#1.offset := main_~p~0#1.base, main_~p~0#1.offset + main_~len~0#1;call main_#t~mem9#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 1310#L39 assume 0 != main_#t~mem9#1;havoc main_#t~mem9#1;main_#t~post10#1.base, main_#t~post10#1.offset := main_~p~0#1.base, main_~p~0#1.offset;main_~p~0#1.base, main_~p~0#1.offset := main_#t~post10#1.base, 1 + main_#t~post10#1.offset;havoc main_#t~post10#1.base, main_#t~post10#1.offset; 1317#L39-2 
[2022-05-11 16:39:11,307 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:39:11,307 INFO  L85        PathProgramCache]: Analyzing trace with hash 830581479, now seen corresponding path program 6 times
[2022-05-11 16:39:11,307 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:39:11,307 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1170482441]
[2022-05-11 16:39:11,307 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:39:11,307 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:39:11,345 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:39:12,589 INFO  L134       CoverageAnalysis]: Checked inductivity of 2116 backedges. 0 proven. 2116 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:12,589 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:39:12,589 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1170482441]
[2022-05-11 16:39:12,589 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1170482441] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 16:39:12,589 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [1872325596]
[2022-05-11 16:39:12,589 INFO  L93    rtionOrderModulation]: Changing assertion order to MIX_INSIDE_OUTSIDE
[2022-05-11 16:39:12,589 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 16:39:12,591 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:12,612 INFO  L229       MonitoredProcess]: Starting monitored process 28 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 16:39:12,613 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (28)] Waiting until timeout for monitored process
[2022-05-11 16:39:49,605 INFO  L228   tOrderPrioritization]: Assert order MIX_INSIDE_OUTSIDE issued 47 check-sat command(s)
[2022-05-11 16:39:49,605 INFO  L229   tOrderPrioritization]: Conjunction of SSA is unsat
[2022-05-11 16:39:49,641 INFO  L263         TraceCheckSpWp]: Trace formula consists of 550 conjuncts, 48 conjunts are in the unsatisfiable core
[2022-05-11 16:39:49,643 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 16:39:49,909 INFO  L134       CoverageAnalysis]: Checked inductivity of 2116 backedges. 0 proven. 2116 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:49,909 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 16:39:53,382 INFO  L134       CoverageAnalysis]: Checked inductivity of 2116 backedges. 0 proven. 2116 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:53,382 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [1872325596] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 16:39:53,382 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 16:39:53,382 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [49, 49, 49] total 97
[2022-05-11 16:39:53,383 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1206811559]
[2022-05-11 16:39:53,383 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 16:39:53,383 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 16:39:53,383 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:39:53,383 INFO  L85        PathProgramCache]: Analyzing trace with hash 1382820452, now seen corresponding path program 4 times
[2022-05-11 16:39:53,383 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:39:53,384 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [202556728]
[2022-05-11 16:39:53,384 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:39:53,384 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:39:53,389 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:39:53,389 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:39:53,393 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:39:53,395 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:39:53,761 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 16:39:53,762 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 97 interpolants.
[2022-05-11 16:39:53,764 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=4656, Invalid=4656, Unknown=0, NotChecked=0, Total=9312
[2022-05-11 16:39:53,765 INFO  L87              Difference]: Start difference. First operand 109 states and 114 transitions. cyclomatic complexity: 7 Second operand  has 97 states, 97 states have (on average 1.9896907216494846) internal successors, (193), 97 states have internal predecessors, (193), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:39:54,063 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 16:39:54,063 INFO  L93              Difference]: Finished difference Result 205 states and 210 transitions.
[2022-05-11 16:39:54,064 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 96 states. 
[2022-05-11 16:39:54,064 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 205 states and 210 transitions.
[2022-05-11 16:39:54,067 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 13
[2022-05-11 16:39:54,068 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 205 states to 205 states and 210 transitions.
[2022-05-11 16:39:54,068 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 17
[2022-05-11 16:39:54,068 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 17
[2022-05-11 16:39:54,069 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 205 states and 210 transitions.
[2022-05-11 16:39:54,069 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 16:39:54,069 INFO  L681         BuchiCegarLoop]: Abstraction has 205 states and 210 transitions.
[2022-05-11 16:39:54,069 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 205 states and 210 transitions.
[2022-05-11 16:39:54,073 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 205 to 205.
[2022-05-11 16:39:54,074 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 205 states, 205 states have (on average 1.024390243902439) internal successors, (210), 204 states have internal predecessors, (210), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:39:54,075 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 205 states to 205 states and 210 transitions.
[2022-05-11 16:39:54,075 INFO  L704         BuchiCegarLoop]: Abstraction has 205 states and 210 transitions.
[2022-05-11 16:39:54,075 INFO  L587         BuchiCegarLoop]: Abstraction has 205 states and 210 transitions.
[2022-05-11 16:39:54,075 INFO  L425         BuchiCegarLoop]: ======== Iteration 9============
[2022-05-11 16:39:54,075 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 205 states and 210 transitions.
[2022-05-11 16:39:54,076 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 13
[2022-05-11 16:39:54,076 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:39:54,076 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:39:54,078 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [94, 94, 1, 1, 1, 1]
[2022-05-11 16:39:54,078 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 16:39:54,078 INFO  L791   eck$LassoCheckResult]: Stem: 2286#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier;call #Ultimate.allocInit(2, 1);call write~init~int(10, 1, 0, 1);call write~init~int(0, 1, 1, 1); 2287#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~nondet7#1, main_#t~post6#1, main_~i~0#1, main_#t~ret8#1, main_#t~mem9#1, main_#t~post10#1.base, main_#t~post10#1.offset, main_~len~0#1, main_#t~mem11#1, main_~#buf~0#1.base, main_~#buf~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#buf~0#1.base, main_~#buf~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 2295#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2296#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2297#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2298#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2305#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2490#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2489#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2488#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2487#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2486#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2485#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2484#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2483#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2482#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2481#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2480#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2479#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2478#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2477#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2476#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2475#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2474#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2473#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2472#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2471#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2470#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2469#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2468#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2467#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2466#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2465#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2464#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2463#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2462#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2461#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2460#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2459#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2458#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2457#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2456#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2455#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2454#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2453#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2452#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2451#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2450#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2449#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2448#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2447#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2446#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2445#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2444#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2443#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2442#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2441#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2440#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2439#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2438#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2437#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2436#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2435#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2434#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2433#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2432#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2431#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2430#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2429#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2428#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2427#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2426#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2425#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2424#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2423#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2422#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2421#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2420#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2419#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2418#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2417#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2416#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2415#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2414#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2413#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2412#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2411#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2410#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2409#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2408#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2407#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2406#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2405#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2404#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2403#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2402#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2401#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2400#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2399#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2398#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2397#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2396#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2395#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2394#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2393#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2392#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2391#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2390#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2389#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2388#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2387#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2386#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2385#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2384#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2383#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2382#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2381#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2380#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2379#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2378#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2377#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2376#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2375#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2374#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2373#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2372#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2371#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2370#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2369#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2368#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2367#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2366#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2365#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2364#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2363#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2362#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2361#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2360#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2359#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2358#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2357#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2356#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2355#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2354#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2353#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2352#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2351#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2350#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2349#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2348#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2347#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2346#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2345#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2344#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2343#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2342#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2341#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2340#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2339#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2338#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2337#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2336#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2335#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2334#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2333#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2332#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2331#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2330#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2329#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2328#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2327#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2326#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2325#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2324#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2323#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2322#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2321#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2320#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2319#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2318#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2317#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2316#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2315#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2314#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2313#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2312#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2311#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2309#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2308#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 2307#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 2306#L31-3 assume !(main_~i~0#1 < 99); 2304#L31-4 call write~int(0, main_~#buf~0#1.base, 99 + main_~#buf~0#1.offset, 1);main_~p~0#1.base, main_~p~0#1.offset := main_~#buf~0#1.base, main_~#buf~0#1.offset; 2301#L39-2 
[2022-05-11 16:39:54,078 INFO  L793   eck$LassoCheckResult]: Loop: 2301#L39-2 call main_#t~mem11#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 2299#L35-1 assume !!(0 != main_#t~mem11#1);havoc main_#t~mem11#1;assume { :begin_inline_strcspn } true;strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset, strcspn_#in~str#1.base, strcspn_#in~str#1.offset := main_~p~0#1.base, main_~p~0#1.offset, 1, 0;havoc strcspn_#res#1;havoc strcspn_#t~mem2#1, strcspn_#t~mem3#1, strcspn_#t~pre4#1.base, strcspn_#t~pre4#1.offset, strcspn_#t~mem1#1, strcspn_#t~pre5#1.base, strcspn_#t~pre5#1.offset, strcspn_#t~mem0#1, strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset, strcspn_~str#1.base, strcspn_~str#1.offset, strcspn_~s~0#1.base, strcspn_~s~0#1.offset, strcspn_~t~0#1.base, strcspn_~t~0#1.offset;strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset := strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset;strcspn_~str#1.base, strcspn_~str#1.offset := strcspn_#in~str#1.base, strcspn_#in~str#1.offset;havoc strcspn_~s~0#1.base, strcspn_~s~0#1.offset;strcspn_~t~0#1.base, strcspn_~t~0#1.offset := strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset; 2291#L15-3 call strcspn_#t~mem0#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1); 2292#L15-1 assume !!(0 != strcspn_#t~mem0#1);havoc strcspn_#t~mem0#1;strcspn_~s~0#1.base, strcspn_~s~0#1.offset := strcspn_~str#1.base, strcspn_~str#1.offset; 2302#L18-3 call strcspn_#t~mem1#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 2288#L18-1 assume !!(0 != strcspn_#t~mem1#1);havoc strcspn_#t~mem1#1;call strcspn_#t~mem2#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1);call strcspn_#t~mem3#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 2290#L20 assume strcspn_#t~mem2#1 == strcspn_#t~mem3#1;havoc strcspn_#t~mem2#1;havoc strcspn_#t~mem3#1;assume strcspn_~t~0#1.base == strcspn_~strSrc#1.base;strcspn_#res#1 := (if (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 <= 2147483647 then (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 else (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 - 4294967296); 2293#L26 main_#t~ret8#1 := strcspn_#res#1;assume { :end_inline_strcspn } true;main_~len~0#1 := main_#t~ret8#1;havoc main_#t~ret8#1;main_~p~0#1.base, main_~p~0#1.offset := main_~p~0#1.base, main_~p~0#1.offset + main_~len~0#1;call main_#t~mem9#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 2294#L39 assume 0 != main_#t~mem9#1;havoc main_#t~mem9#1;main_#t~post10#1.base, main_#t~post10#1.offset := main_~p~0#1.base, main_~p~0#1.offset;main_~p~0#1.base, main_~p~0#1.offset := main_#t~post10#1.base, 1 + main_#t~post10#1.offset;havoc main_#t~post10#1.base, main_#t~post10#1.offset; 2301#L39-2 
[2022-05-11 16:39:54,078 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:39:54,079 INFO  L85        PathProgramCache]: Analyzing trace with hash 1165371207, now seen corresponding path program 7 times
[2022-05-11 16:39:54,079 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:39:54,079 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1867457096]
[2022-05-11 16:39:54,079 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:39:54,079 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:39:54,172 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:39:58,819 INFO  L134       CoverageAnalysis]: Checked inductivity of 8836 backedges. 0 proven. 8836 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:58,819 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 16:39:58,819 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1867457096]
[2022-05-11 16:39:58,819 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1867457096] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 16:39:58,819 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [881808441]
[2022-05-11 16:39:58,819 INFO  L93    rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY
[2022-05-11 16:39:58,819 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 16:39:58,821 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 16:39:58,822 INFO  L229       MonitoredProcess]: Starting monitored process 29 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 16:39:58,823 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (29)] Waiting until timeout for monitored process
[2022-05-11 16:39:59,075 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 16:39:59,080 INFO  L263         TraceCheckSpWp]: Trace formula consists of 1078 conjuncts, 96 conjunts are in the unsatisfiable core
[2022-05-11 16:39:59,084 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 16:39:59,588 INFO  L134       CoverageAnalysis]: Checked inductivity of 8836 backedges. 0 proven. 8836 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:39:59,590 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 16:40:00,558 INFO  L134       CoverageAnalysis]: Checked inductivity of 8836 backedges. 0 proven. 8836 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 16:40:00,559 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [881808441] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 16:40:00,559 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 16:40:00,559 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [97, 97, 97] total 102
[2022-05-11 16:40:00,559 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1275419751]
[2022-05-11 16:40:00,559 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 16:40:00,559 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 16:40:00,560 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:40:00,560 INFO  L85        PathProgramCache]: Analyzing trace with hash 1382820452, now seen corresponding path program 5 times
[2022-05-11 16:40:00,560 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:40:00,560 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1705742471]
[2022-05-11 16:40:00,560 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:40:00,560 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:40:00,564 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:40:00,565 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:40:00,568 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:40:00,570 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:40:00,946 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 16:40:00,947 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 102 interpolants.
[2022-05-11 16:40:00,949 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=5151, Invalid=5151, Unknown=0, NotChecked=0, Total=10302
[2022-05-11 16:40:00,949 INFO  L87              Difference]: Start difference. First operand 205 states and 210 transitions. cyclomatic complexity: 7 Second operand  has 102 states, 102 states have (on average 2.0098039215686274) internal successors, (205), 102 states have internal predecessors, (205), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:40:01,235 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 16:40:01,237 INFO  L93              Difference]: Finished difference Result 215 states and 220 transitions.
[2022-05-11 16:40:01,237 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 101 states. 
[2022-05-11 16:40:01,238 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 215 states and 220 transitions.
[2022-05-11 16:40:01,239 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 13
[2022-05-11 16:40:01,240 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 215 states to 215 states and 220 transitions.
[2022-05-11 16:40:01,240 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 17
[2022-05-11 16:40:01,240 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 17
[2022-05-11 16:40:01,240 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 215 states and 220 transitions.
[2022-05-11 16:40:01,241 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 16:40:01,241 INFO  L681         BuchiCegarLoop]: Abstraction has 215 states and 220 transitions.
[2022-05-11 16:40:01,241 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 215 states and 220 transitions.
[2022-05-11 16:40:01,246 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 215 to 215.
[2022-05-11 16:40:01,246 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 215 states, 215 states have (on average 1.0232558139534884) internal successors, (220), 214 states have internal predecessors, (220), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 16:40:01,247 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 215 states to 215 states and 220 transitions.
[2022-05-11 16:40:01,247 INFO  L704         BuchiCegarLoop]: Abstraction has 215 states and 220 transitions.
[2022-05-11 16:40:01,247 INFO  L587         BuchiCegarLoop]: Abstraction has 215 states and 220 transitions.
[2022-05-11 16:40:01,247 INFO  L425         BuchiCegarLoop]: ======== Iteration 10============
[2022-05-11 16:40:01,247 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 215 states and 220 transitions.
[2022-05-11 16:40:01,248 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 13
[2022-05-11 16:40:01,248 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 16:40:01,249 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 16:40:01,251 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [99, 99, 1, 1, 1, 1]
[2022-05-11 16:40:01,251 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 16:40:01,251 INFO  L791   eck$LassoCheckResult]: Stem: 3957#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier;call #Ultimate.allocInit(2, 1);call write~init~int(10, 1, 0, 1);call write~init~int(0, 1, 1, 1); 3958#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~nondet7#1, main_#t~post6#1, main_~i~0#1, main_#t~ret8#1, main_#t~mem9#1, main_#t~post10#1.base, main_#t~post10#1.offset, main_~len~0#1, main_#t~mem11#1, main_~#buf~0#1.base, main_~#buf~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#buf~0#1.base, main_~#buf~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 3966#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3967#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3968#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3969#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3976#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4171#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4170#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4169#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4168#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4167#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4166#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4165#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4164#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4163#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4162#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4161#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4160#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4159#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4158#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4157#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4156#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4155#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4154#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4153#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4152#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4151#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4150#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4149#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4148#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4147#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4146#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4145#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4144#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4143#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4142#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4141#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4140#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4139#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4138#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4137#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4136#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4135#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4134#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4133#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4132#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4131#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4130#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4129#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4128#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4127#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4126#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4125#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4124#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4123#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4122#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4121#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4120#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4119#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4118#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4117#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4116#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4115#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4114#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4113#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4112#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4111#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4110#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4109#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4108#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4107#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4106#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4105#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4104#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4103#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4102#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4101#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4100#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4099#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4098#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4097#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4096#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4095#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4094#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4093#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4092#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4091#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4090#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4089#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4088#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4087#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4086#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4085#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4084#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4083#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4082#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4081#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4080#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4079#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4078#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4077#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4076#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4075#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4074#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4073#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4072#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4071#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4070#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4069#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4068#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4067#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4066#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4065#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4064#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4063#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4062#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4061#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4060#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4059#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4058#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4057#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4056#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4055#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4054#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4053#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4052#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4051#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4050#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4049#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4048#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4047#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4046#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4045#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4044#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4043#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4042#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4041#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4040#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4039#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4038#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4037#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4036#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4035#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4034#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4033#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4032#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4031#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4030#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4029#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4028#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4027#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4026#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4025#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4024#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4023#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4022#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4021#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4020#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4019#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4018#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4017#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4016#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4015#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4014#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4013#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4012#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4011#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4010#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4009#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4008#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4007#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4006#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4005#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4004#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4003#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4002#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 4001#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 4000#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3999#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3998#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3997#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3996#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3995#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3994#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3993#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3992#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3991#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3990#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3989#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3988#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3987#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3986#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3985#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3984#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3983#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3982#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3980#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3979#L31-3 assume !!(main_~i~0#1 < 99);call write~int(main_#t~nondet7#1, main_~#buf~0#1.base, main_~#buf~0#1.offset + main_~i~0#1, 1);havoc main_#t~nondet7#1; 3978#L31-2 main_#t~post6#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post6#1;havoc main_#t~post6#1; 3977#L31-3 assume !(main_~i~0#1 < 99); 3975#L31-4 call write~int(0, main_~#buf~0#1.base, 99 + main_~#buf~0#1.offset, 1);main_~p~0#1.base, main_~p~0#1.offset := main_~#buf~0#1.base, main_~#buf~0#1.offset; 3972#L39-2 
[2022-05-11 16:40:01,251 INFO  L793   eck$LassoCheckResult]: Loop: 3972#L39-2 call main_#t~mem11#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 3970#L35-1 assume !!(0 != main_#t~mem11#1);havoc main_#t~mem11#1;assume { :begin_inline_strcspn } true;strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset, strcspn_#in~str#1.base, strcspn_#in~str#1.offset := main_~p~0#1.base, main_~p~0#1.offset, 1, 0;havoc strcspn_#res#1;havoc strcspn_#t~mem2#1, strcspn_#t~mem3#1, strcspn_#t~pre4#1.base, strcspn_#t~pre4#1.offset, strcspn_#t~mem1#1, strcspn_#t~pre5#1.base, strcspn_#t~pre5#1.offset, strcspn_#t~mem0#1, strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset, strcspn_~str#1.base, strcspn_~str#1.offset, strcspn_~s~0#1.base, strcspn_~s~0#1.offset, strcspn_~t~0#1.base, strcspn_~t~0#1.offset;strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset := strcspn_#in~strSrc#1.base, strcspn_#in~strSrc#1.offset;strcspn_~str#1.base, strcspn_~str#1.offset := strcspn_#in~str#1.base, strcspn_#in~str#1.offset;havoc strcspn_~s~0#1.base, strcspn_~s~0#1.offset;strcspn_~t~0#1.base, strcspn_~t~0#1.offset := strcspn_~strSrc#1.base, strcspn_~strSrc#1.offset; 3962#L15-3 call strcspn_#t~mem0#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1); 3963#L15-1 assume !!(0 != strcspn_#t~mem0#1);havoc strcspn_#t~mem0#1;strcspn_~s~0#1.base, strcspn_~s~0#1.offset := strcspn_~str#1.base, strcspn_~str#1.offset; 3973#L18-3 call strcspn_#t~mem1#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 3959#L18-1 assume !!(0 != strcspn_#t~mem1#1);havoc strcspn_#t~mem1#1;call strcspn_#t~mem2#1 := read~int(strcspn_~t~0#1.base, strcspn_~t~0#1.offset, 1);call strcspn_#t~mem3#1 := read~int(strcspn_~s~0#1.base, strcspn_~s~0#1.offset, 1); 3961#L20 assume strcspn_#t~mem2#1 == strcspn_#t~mem3#1;havoc strcspn_#t~mem2#1;havoc strcspn_#t~mem3#1;assume strcspn_~t~0#1.base == strcspn_~strSrc#1.base;strcspn_#res#1 := (if (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 <= 2147483647 then (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 else (if strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset < 0 && 0 != (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) % 1 then 1 + (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1 else (strcspn_~t~0#1.offset - strcspn_~strSrc#1.offset) / 1) % 4294967296 - 4294967296); 3964#L26 main_#t~ret8#1 := strcspn_#res#1;assume { :end_inline_strcspn } true;main_~len~0#1 := main_#t~ret8#1;havoc main_#t~ret8#1;main_~p~0#1.base, main_~p~0#1.offset := main_~p~0#1.base, main_~p~0#1.offset + main_~len~0#1;call main_#t~mem9#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 3965#L39 assume 0 != main_#t~mem9#1;havoc main_#t~mem9#1;main_#t~post10#1.base, main_#t~post10#1.offset := main_~p~0#1.base, main_~p~0#1.offset;main_~p~0#1.base, main_~p~0#1.offset := main_#t~post10#1.base, 1 + main_#t~post10#1.offset;havoc main_#t~post10#1.base, main_#t~post10#1.offset; 3972#L39-2 
[2022-05-11 16:40:01,252 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:40:01,252 INFO  L85        PathProgramCache]: Analyzing trace with hash 1641540433, now seen corresponding path program 8 times
[2022-05-11 16:40:01,252 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:40:01,252 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [666558606]
[2022-05-11 16:40:01,252 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:40:01,252 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:40:01,350 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:40:01,350 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:40:01,439 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:40:01,480 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:40:01,480 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:40:01,480 INFO  L85        PathProgramCache]: Analyzing trace with hash 1382820452, now seen corresponding path program 6 times
[2022-05-11 16:40:01,481 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:40:01,481 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [558139764]
[2022-05-11 16:40:01,481 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:40:01,481 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:40:01,486 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:40:01,486 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:40:01,489 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:40:01,491 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 16:40:01,491 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 16:40:01,492 INFO  L85        PathProgramCache]: Analyzing trace with hash -734004972, now seen corresponding path program 1 times
[2022-05-11 16:40:01,492 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 16:40:01,492 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [775611423]
[2022-05-11 16:40:01,492 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 16:40:01,492 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 16:40:01,666 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:40:01,666 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 16:40:01,777 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 16:40:01,798 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
Killed by 15
Killed by 15
 
