Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ascon_top_behav xil_defaultlib.tb_ascon_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 128 for port 'state_in' [C:/Users/david/Documents/ASCON-project/project_ascon.srcs/sources_1/new/ascon_initalization.sv:36]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 12 for port 'round_number' [C:/Users/david/Documents/ASCON-project/project_ascon.srcs/sources_1/new/ascon_initalization.sv:38]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'round_num' [C:/Users/david/Documents/ASCON-project/project_ascon.srcs/sources_1/new/ascon_round.sv:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'round_number' [C:/Users/david/Documents/ASCON-project/project_ascon.srcs/sources_1/new/ascon_top.sv:65]
WARNING: [VRFC 10-3823] variable 'state_out' might have multiple concurrent drivers [C:/Users/david/Documents/ASCON-project/project_ascon.srcs/sources_1/new/ascon_round.sv:62]
WARNING: [VRFC 10-3705] select index 1663 into 'temp_round' is out of bounds [C:/Users/david/Documents/ASCON-project/project_ascon.srcs/sources_1/new/ascon_top.sv:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ascon_add_constant
Compiling module xil_defaultlib.ascon_sbox
Compiling module xil_defaultlib.ascon_linear_diffusion
Compiling module xil_defaultlib.ascon_round
Compiling module xil_defaultlib.ascon_initialization
Compiling module xil_defaultlib.ascon_key_schedule
Compiling module xil_defaultlib.ascon_finalization
Compiling module xil_defaultlib.ascon_truncation
Compiling module xil_defaultlib.ascon_top_default
Compiling module xil_defaultlib.tb_ascon_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ascon_top_behav
