Source Block: hdl/library/common/ad_pack.v@139:149@HdlStmAssign
      idata_packed = idata_dd_nx;
    end
  end
end

assign pack_wr = ivalid_d & |in_use_nx[SH_W-O_W:0];

generate
  if (O_REG) begin : o_reg

    always @(posedge clk) begin

Diff Content:
- 144 assign pack_wr = ivalid_d & |in_use_nx[SH_W-O_W:0];
+ 144   assign pack_wr = ivalid_d & |in_use_nx[SH_W-O_W:0];

Clone Blocks:
